
---------- Begin Simulation Statistics ----------
final_tick                               2542192915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222434                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   222433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.86                       # Real time elapsed on the host
host_tick_rate                              645907121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195509                       # Number of instructions simulated
sim_ops                                       4195509                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012183                       # Number of seconds simulated
sim_ticks                                 12183070500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.514393                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384659                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               746702                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2661                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            117241                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            929648                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31737                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          196468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           164731                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1135300                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71644                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29463                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195509                       # Number of instructions committed
system.cpu.committedOps                       4195509                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.804413                       # CPI: cycles per instruction
system.cpu.discardedOps                        312927                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617540                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479101                       # DTB hits
system.cpu.dtb.data_misses                       8355                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415839                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874794                       # DTB read hits
system.cpu.dtb.read_misses                       7514                       # DTB read misses
system.cpu.dtb.write_accesses                  201701                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604307                       # DTB write hits
system.cpu.dtb.write_misses                       841                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18229                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3669268                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163237                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687676                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17080077                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172283                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1006040                       # ITB accesses
system.cpu.itb.fetch_acv                          493                       # ITB acv
system.cpu.itb.fetch_hits                      999628                       # ITB hits
system.cpu.itb.fetch_misses                      6412                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4232     69.40%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.16% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6098                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14442                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5147                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11231743000     92.16%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9309500      0.08%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19870000      0.16%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926624500      7.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12187547000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899035                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944628                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8205433000     67.33%     67.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3982114000     32.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24352468                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85383      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541226     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839179     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592454     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195509                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7272391                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22792458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22792458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22792458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22792458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116884.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116884.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116884.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116884.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13030491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13030491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13030491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13030491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66823.030769                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66823.030769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66823.030769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66823.030769                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22442961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22442961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116890.421875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116890.421875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12830994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12830994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66828.093750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66828.093750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290930                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539685986000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290930                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205683                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205683                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130894                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34878                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88901                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34539                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28970                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28970                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41298                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11413056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11413056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6717696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6718137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18142457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160174                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002778                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052636                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159729     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160174                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836627036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378080000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474571750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5723392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10220160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5723392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5723392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469782392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369099727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838882119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469782392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469782392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183220806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183220806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183220806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469782392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369099727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022102926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184660500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159690                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10535                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2091                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043547000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4840203250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13700.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32450.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105515                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.137324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.081129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.463948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35240     42.36%     42.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24853     29.87%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10076     12.11%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4724      5.68%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2482      2.98%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1447      1.74%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.13%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.74%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2814      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.966533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.705758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1320     17.67%     17.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5670     75.90%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           297      3.98%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6626     88.70%     88.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.29%     89.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              501      6.71%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.38%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.83%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7470                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9545920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  674240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7772032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10220160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12183065500                       # Total gap between requests
system.mem_ctrls.avgGap                      43013.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5081280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7772032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417077123.537945508957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366462625.329140126705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637937045.509176015854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123551                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579029250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261174000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298449630750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28839.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32182.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415598.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319929120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170019795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568251180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314452800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5322478740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196212000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7852640595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.553489                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    456385500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11320045000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274133160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145686255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496715520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319453560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5278481580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233262240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7709029275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.765712                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    553727250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11222703250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12175870500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1725664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1725664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1725664                       # number of overall hits
system.cpu.icache.overall_hits::total         1725664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89492                       # number of overall misses
system.cpu.icache.overall_misses::total         89492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5505217000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5505217000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5505217000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5505217000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815156                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815156                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815156                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815156                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049303                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049303                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049303                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049303                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61516.303133                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61516.303133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61516.303133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61516.303133                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88901                       # number of writebacks
system.cpu.icache.writebacks::total             88901                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89492                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5415726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5415726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5415726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5415726000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60516.314307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60516.314307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60516.314307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60516.314307                       # average overall mshr miss latency
system.cpu.icache.replacements                  88901                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1725664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1725664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5505217000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5505217000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61516.303133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61516.303133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5415726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5415726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60516.314307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60516.314307                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.851424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1778464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88979                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.987458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.851424                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3719803                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3719803                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335592                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335592                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106000                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106000                       # number of overall misses
system.cpu.dcache.overall_misses::total        106000                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794629500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794629500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64100.278302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64100.278302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64100.278302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64100.278302                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34702                       # number of writebacks
system.cpu.dcache.writebacks::total             34702                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36603                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422979000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422979000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048139                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048139                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63734.440970                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63734.440970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63734.440970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63734.440970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69238                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67100.788720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67100.788720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2705553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2705553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66945.934577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66945.934577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3468175000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3468175000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61464.130011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61464.130011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59256.322672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59256.322672                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62370000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62370000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078924                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078924                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70634.201586                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70634.201586                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69634.201586                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69634.201586                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542192915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.413716                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396984                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.176550                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.413716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998066                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552075712500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 639067                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   639061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.09                       # Real time elapsed on the host
host_tick_rate                              626144377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7725680                       # Number of instructions simulated
sim_ops                                       7725680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007570                       # Number of seconds simulated
sim_ticks                                  7569546000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.292653                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  184223                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               397953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69422                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503040                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18372                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          106959                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            88587                       # Number of indirect misses.
system.cpu.branchPred.lookups                  674114                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81459                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18892                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2790738                       # Number of instructions committed
system.cpu.committedOps                       2790738                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.371608                       # CPI: cycles per instruction
system.cpu.discardedOps                        267747                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   353176                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       879089                       # DTB hits
system.cpu.dtb.data_misses                       2260                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   236121                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       546966                       # DTB read hits
system.cpu.dtb.read_misses                       1799                       # DTB read misses
system.cpu.dtb.write_accesses                  117055                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332123                       # DTB write hits
system.cpu.dtb.write_misses                       461                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204956                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2384315                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            716814                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383185                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10462968                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.186164                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  582962                       # ITB accesses
system.cpu.itb.fetch_acv                          138                       # ITB acv
system.cpu.itb.fetch_hits                      581489                       # ITB hits
system.cpu.itb.fetch_misses                      1473                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   185      3.51%      3.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.72% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4342     82.36%     86.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.64%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.82%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5272                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7331                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1827     38.90%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2822     60.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4697                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1824     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1824     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3696                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5110451500     67.49%     67.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69947500      0.92%     68.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9535500      0.13%     68.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2382312500     31.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7572247000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646350                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786885                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               481                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  11                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.555094                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.454545                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.708223                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5875353500     77.59%     77.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1484472500     19.60%     97.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            212421000      2.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      185                       # number of times the context was actually changed
system.cpu.numCycles                         14990750                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108386      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1699049     60.88%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4391      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57923      2.08%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 469850     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295391     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35252      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34872      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40152      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2790738                       # Class of committed instruction
system.cpu.quiesceCycles                       148342                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4527782                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2985363642                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2985363642                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2985363642                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2985363642                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118382.252439                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118382.252439                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118382.252439                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118382.252439                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           338                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    84.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1723008184                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1723008184                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1723008184                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1723008184                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68324.537394                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68324.537394                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68324.537394                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68324.537394                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7611467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7611467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115325.257576                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115325.257576                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4311467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4311467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65325.257576                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65325.257576                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2977752175                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2977752175                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118390.274133                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118390.274133                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1718696717                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1718696717                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68332.407642                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68332.407642                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80632                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38887                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67172                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9330                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10340                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10340                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12729                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       201506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8597312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8597312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2351232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2353824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12560864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116870                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001446                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038000                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116701     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116870                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2519000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           665757321                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          126495000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          357135000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4298304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1472192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5770496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4298304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4298304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2488768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2488768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         567841717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194488811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762330528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    567841717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        567841717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      328786958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            328786958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      328786958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        567841717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194488811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091117486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000374966750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6448                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99103                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105995                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105995                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3555                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   965                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1326187000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  433045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2950105750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15312.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34062.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       117                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73572                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105995                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    413                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.767699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.130306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.710068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22500     40.32%     40.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16845     30.18%     70.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7112     12.74%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3191      5.72%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1759      3.15%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          954      1.71%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          568      1.02%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      0.75%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2460      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55807                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.431297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.966168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1564     24.26%     24.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              41      0.64%     24.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            124      1.92%     26.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           648     10.05%     36.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3387     52.53%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           429      6.65%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           103      1.60%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            78      1.21%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            35      0.54%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.25%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.542339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5938     92.09%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           448      6.95%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            37      0.57%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.25%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6448                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5542976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  227520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6721600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5770496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6783680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       732.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       887.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    896.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7569546000                       # Total gap between requests
system.mem_ctrls.avgGap                      38588.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4077504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1465472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6721600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 538672200.419945955276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193601042.915915966034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 887979279.074332833290                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105995                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2142612000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    807493750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189747837250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31902.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35103.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1790158.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            221190060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117534945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           330710520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286849440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     597430080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3088545000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        308040000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4950300045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.975819                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    773481250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6549112250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177707460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94430985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           288234660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261798660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     597430080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3145947420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259728000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4825277265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.459270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    647630250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6675032250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               211500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131369642                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1464500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              733500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               60500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     808716.494845                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    295583.822953                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1645500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9804351500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     78445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1031768                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1031768                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1031768                       # number of overall hits
system.cpu.icache.overall_hits::total         1031768                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67173                       # number of overall misses
system.cpu.icache.overall_misses::total         67173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4400883000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4400883000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4400883000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4400883000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1098941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1098941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1098941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1098941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65515.653611                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65515.653611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65515.653611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65515.653611                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67172                       # number of writebacks
system.cpu.icache.writebacks::total             67172                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67173                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67173                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67173                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67173                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4333710000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4333710000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4333710000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4333710000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64515.653611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64515.653611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64515.653611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64515.653611                       # average overall mshr miss latency
system.cpu.icache.replacements                  67172                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1031768                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1031768                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4400883000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4400883000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1098941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1098941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65515.653611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65515.653611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4333710000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4333710000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64515.653611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64515.653611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998476                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1147045                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67172                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.076237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998476                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2265055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2265055                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       814576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           814576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       814576                       # number of overall hits
system.cpu.dcache.overall_hits::total          814576                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33838                       # number of overall misses
system.cpu.dcache.overall_misses::total         33838                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2230212000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2230212000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2230212000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2230212000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       848414                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       848414                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       848414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       848414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039884                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039884                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039884                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65908.505231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65908.505231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65908.505231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65908.505231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13735                       # number of writebacks
system.cpu.dcache.writebacks::total             13735                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1507569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1507569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1507569000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1507569000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138700000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138700000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66709.544670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66709.544670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66709.544670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66709.544670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data        95000                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total        95000                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22999                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       513155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          513155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1011107000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1011107000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71796.279202                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71796.279202                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    885533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    885533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138700000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138700000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72300.212280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72300.212280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       190000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       190000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1219105000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1219105000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61711.212351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61711.212351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    622036000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    622036000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60094.290407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60094.290407                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32916500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32916500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059784                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059784                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78186.460808                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78186.460808                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          420                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          420                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32477500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32477500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059642                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059642                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77327.380952                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77327.380952                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6910                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6910                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6910                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6910                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9882797000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              832281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23003                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.181411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1747735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1747735                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3176581286500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   426123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.58                       # Real time elapsed on the host
host_tick_rate                              354112150                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   751502571                       # Number of instructions simulated
sim_ops                                     751502571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.624506                       # Number of seconds simulated
sim_ticks                                624505574000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.288690                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19746107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22621610                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2251                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6108779                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22351593                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             690261                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1524413                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           834152                       # Number of indirect misses.
system.cpu.branchPred.lookups                32506876                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4167312                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       334665                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   743776891                       # Number of instructions committed
system.cpu.committedOps                     743776891                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.678437                       # CPI: cycles per instruction
system.cpu.discardedOps                      16961764                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                167319086                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    168848837                       # DTB hits
system.cpu.dtb.data_misses                       4765                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                119716587                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    120424653                       # DTB read hits
system.cpu.dtb.read_misses                       4082                       # DTB read misses
system.cpu.dtb.write_accesses                47602499                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    48424184                       # DTB write hits
system.cpu.dtb.write_misses                       683                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              486777                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          577677855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         131670990                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         51575091                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       579361805                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595792                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               117831624                       # ITB accesses
system.cpu.itb.fetch_acv                          191                       # ITB acv
system.cpu.itb.fetch_hits                   117806609                       # ITB hits
system.cpu.itb.fetch_misses                     25015                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.37%      0.37% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13544     82.38%     82.75% # number of callpals executed
system.cpu.kern.callpal::rdps                    1418      8.62%     91.38% # number of callpals executed
system.cpu.kern.callpal::rti                     1190      7.24%     98.61% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.75% # number of callpals executed
system.cpu.kern.callpal::rdunique                 206      1.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16441                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      42677                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4299     27.94%     27.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     639      4.15%     32.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10435     67.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15388                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4260     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      639      6.97%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4260     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9174                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             612380684500     98.18%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28838000      0.00%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               881520500      0.14%     98.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10430374000      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         623721417000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990928                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.408241                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.596179                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1127                      
system.cpu.kern.mode_good::user                  1125                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1247                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1125                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.903769                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.948653                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20319043500      3.26%      3.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         603320535500     96.73%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             81786000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1248382469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            47066394      6.33%      6.33% # Class of committed instruction
system.cpu.op_class_0::IntAlu               526238807     70.75%     77.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                4931314      0.66%     77.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                481081      0.06%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::MemRead              116617584     15.68%     93.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite              48202345      6.48%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11753      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8676      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               218585      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                743776891                       # Class of committed instruction
system.cpu.quiesceCycles                       628679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       669020664                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6912                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5268531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10536981                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2033253239                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2033253239                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2033253239                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2033253239                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117835.597740                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117835.597740                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117835.597740                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117835.597740                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            43                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.750000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169558798                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169558798                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169558798                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169558798                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67780.863402                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67780.863402                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67780.863402                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67780.863402                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4835485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4835485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123986.794872                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123986.794872                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2885485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2885485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73986.794872                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73986.794872                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2028417754                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2028417754                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117821.663220                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117821.663220                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1166673313                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1166673313                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67766.804891                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67766.804891                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5121440                       # Transaction distribution
system.membus.trans_dist::WriteReq               1189                       # Transaction distribution
system.membus.trans_dist::WriteResp              1189                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       217397                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4857919                       # Transaction distribution
system.membus.trans_dist::CleanEvict           193142                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            130247                       # Transaction distribution
system.membus.trans_dist::ReadExResp           130247                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4857919                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        263076                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14568318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14568318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1179856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1183124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15785954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    621465536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    621465536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6537                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     37981760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     37988297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               660555785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5476                       # Total snoops (count)
system.membus.snoopTraffic                     350464                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5270096                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001313                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036213                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263176     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    6920      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5270096                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3399000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31252586824                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2128335500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25649447500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      310558720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25170176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          335729024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    310558720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     310558720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13913408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13913408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4852480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          393284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5245766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       217397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             217397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         497287347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40304165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             537591717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    497287347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        497287347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22279077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22279077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22279077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        497287347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40304165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            559870795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5032091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4703478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    390811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000646484500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310729                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310729                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15068391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4725328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5245766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5068587                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5245766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5068587                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 151475                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            835260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            184200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            148630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            510106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            212390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            262946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            280698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           212613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           288748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           369900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           415415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           245765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           715177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            814496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            178344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            102232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            513698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            207848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            270709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            202277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            310038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           201346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           285500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           343741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           412228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           236886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           709619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  53928235750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25471455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149446192000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10586.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29336.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4328742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4099624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5245766                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5068587                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4932878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  156144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 299627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 311074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 312675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 311141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 311023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 313402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 310842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 310999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 311405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 311568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 310997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 310896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 310817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 310617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 310794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 310810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    195                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1698020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.673827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.145002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.917354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       405372     23.87%     23.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       391603     23.06%     46.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       230032     13.55%     60.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       148734      8.76%     69.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       104821      6.17%     75.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        89394      5.26%     80.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58902      3.47%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44556      2.62%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       224606     13.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1698020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.394595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.109189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.187782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2454      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          26541      8.54%      9.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        277932     89.45%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2633      0.85%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           563      0.18%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           232      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           117      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            69      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            57      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            30      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            19      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            22      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310729                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        284657     91.61%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         24563      7.90%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1453      0.47%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            40      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310729                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              326034624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9694400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               322053248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               335729024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            324389568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       522.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       515.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    537.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    519.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  624505555000                       # Total gap between requests
system.mem_ctrls.avgGap                      60547.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    301022592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25011904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    322053248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 482017462.345340132713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40050729.795407719910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 204.962141779058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 515693152.163922905922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4852480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       393284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5068587                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 135586056000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13859824250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       311750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15188696078500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27941.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35241.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    155875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2996633.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5979321600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3178115160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18727755900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13508300340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49298430480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     223341209310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51733332960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       365766465750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.689674                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132297065250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20853820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 471354688750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6144448380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3265870740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17645481840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12759167700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49298430480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     218989827030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55397654880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       363500881050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.061868                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142018830500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20853820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 461632923500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18405                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18405                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6537                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1680000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2079000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89914239                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              682500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    624183574000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    114296780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        114296780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    114296780                       # number of overall hits
system.cpu.icache.overall_hits::total       114296780                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4857918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4857918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4857918                       # number of overall misses
system.cpu.icache.overall_misses::total       4857918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 302185826000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 302185826000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 302185826000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 302185826000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119154698                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119154698                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119154698                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119154698                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040770                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040770                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040770                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040770                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62204.801728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62204.801728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62204.801728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62204.801728                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4857919                       # number of writebacks
system.cpu.icache.writebacks::total           4857919                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4857918                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4857918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4857918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4857918                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 297327907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 297327907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 297327907000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 297327907000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040770                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61204.801522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61204.801522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61204.801522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61204.801522                       # average overall mshr miss latency
system.cpu.icache.replacements                4857919                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    114296780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       114296780                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4857918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4857918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 302185826000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 302185826000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119154698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119154698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62204.801728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62204.801728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4857918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4857918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 297327907000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 297327907000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61204.801522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61204.801522                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119162738                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4858431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.527000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         243167315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        243167315                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    163302666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        163302666                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    163302666                       # number of overall hits
system.cpu.dcache.overall_hits::total       163302666                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       529551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         529551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       529551                       # number of overall misses
system.cpu.dcache.overall_misses::total        529551                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35333331500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35333331500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35333331500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35333331500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    163832217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    163832217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    163832217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    163832217                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66723.189079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66723.189079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66723.189079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66723.189079                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       200181                       # number of writebacks
system.cpu.dcache.writebacks::total            200181                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       137676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       137676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       137676                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       137676                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       391875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       391875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       391875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       391875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1634                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1634                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26270190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26270190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26270190000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26270190000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002392                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002392                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002392                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002392                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67037.167464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67037.167464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67037.167464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67037.167464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53642.594859                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53642.594859                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 393284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    115342973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       115342973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       295238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        295238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20433419500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20433419500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    115638211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    115638211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69209.991600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69209.991600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       261627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       261627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17923114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17923114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68506.362111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68506.362111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196970.786517                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196970.786517                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47959693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47959693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       234313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       234313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14899912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14899912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48194006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48194006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63589.779483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63589.779483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104065                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104065                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       130248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       130248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1189                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1189                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8347076000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8347076000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64086.020515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64086.020515                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10628                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10628                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1414                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1414                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    106064500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    106064500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.117422                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117422                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75010.254597                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75010.254597                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1413                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1413                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    104589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    104589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.117339                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117339                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74019.462137                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74019.462137                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 624505574000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           163769095                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            394308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            415.332925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         328105842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        328105842                       # Number of data accesses

---------- End Simulation Statistics   ----------
