Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:22:38 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/19bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.055ns  (logic 4.282ns (35.517%)  route 7.773ns (64.483%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           1.983     2.921    a_IBUF[1]
    SLICE_X43Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.045 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.997     4.042    s_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.166 f  s_OBUF[18]_inst_i_4/O
                         net (fo=5, routed)           1.262     5.428    s_OBUF[18]_inst_i_4_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  s_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.717     6.269    s_OBUF[18]_inst_i_2_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.150     6.419 r  s_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.814     9.234    s_OBUF[18]
    G17                  OBUF (Prop_obuf_I_O)         2.821    12.055 r  s_OBUF[18]_inst/O
                         net (fo=0)                   0.000    12.055    s[18]
    G17                                                               r  s[18] (OUT)
  -------------------------------------------------------------------    -------------------




