/*
 * Generated by Bluespec Compiler (build 14ff62d)
 * 
 * On Sun Mar 10 13:59:00 CST 2024
 * 
 */

/* Generation options: */
#ifndef __mkTestBenchFifo_h__
#define __mkTestBenchFifo_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkTestBenchFifo module */
class MOD_mkTestBenchFifo : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUInt32> INST_delay;
  MOD_Reg<tUInt32> INST_enqueue3;
  MOD_Reg<tUInt8> INST_feed_count;
  MOD_Reg<tUInt8> INST_init;
  MOD_Wire<tUInt32> INST_randomVal1_ignore;
  MOD_Reg<tUInt8> INST_randomVal1_initialized;
  MOD_Wire<tUInt32> INST_randomVal1_zaz;
  MOD_Fifo<tUInt32> INST_referenceFifo_bsfif;
  MOD_Reg<tUInt8> INST_stream_count;
  MOD_Reg<tUInt8> INST_success;
  MOD_Reg<tUInt64> INST_testFifo_d_0;
  MOD_Reg<tUInt64> INST_testFifo_d_1;
  MOD_Reg<tUInt64> INST_testFifo_d_2;
 
 /* Constructor */
 public:
  MOD_mkTestBenchFifo(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt64 DEF_testFifo_d_2___d9;
  tUInt64 DEF_testFifo_d_0___d23;
  tUInt32 DEF_x__h2340;
  tUInt32 DEF_x__h2454;
  tUInt8 DEF_x__h2192;
  tUInt8 DEF_x__h1986;
  tUInt8 DEF_testFifo_d_0_3_BIT_32___d24;
  tUInt8 DEF_testFifo_d_2_BIT_32___d10;
 
 /* Local definitions */
 private:
  tUInt8 DEF_testFifo_d_1_5_BIT_32___d26;
  tUInt32 DEF_new_value__h716;
  tUInt64 DEF_testFifo_d_1___d25;
  tUInt32 DEF_x_wget__h580;
  tUInt32 DEF_v__h755;
  tUInt64 DEF__1_CONCAT_IF_randomVal1_zaz_whas_THEN_randomVal_ETC___d28;
  tUInt8 DEF_testFifo_d_0_3_BIT_32_4_AND_NOT_testFifo_d_1_5_ETC___d30;
  tUInt8 DEF_testFifo_d_0_3_BIT_32_4_AND_testFifo_d_1_5_BIT_ETC___d27;
  tUInt8 DEF_NOT_testFifo_d_0_3_BIT_32_4___d31;
  tUInt8 DEF_x__h1974;
  tUInt8 DEF_x__h2182;
 
 /* Rules */
 public:
  void RL_randomVal1_every();
  void RL_randomVal1_every_1();
  void RL_initialize();
  void RL_feed();
  void RL_stream();
  void RL_presucces();
  void RL_finish();
  void RL_enqueueThree();
  void RL_dequeueThree();
  void RL_deadlock();
  void RL_timeout();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestBenchFifo &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTestBenchFifo &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTestBenchFifo &backing);
};

#endif /* ifndef __mkTestBenchFifo_h__ */
