#include <debug.h>
#include <devapc.h>
#include <platform.h>
#include <plat_private.h>
#include <mmio.h>
#include <bl31_fiq_handler.h>
#include <mtk_gic_v3_main.h>


static const struct INFRA_PERI_DEVICE_INFO D_APC_INFRA_Devices[] = {
	/*		module,					AP permission,   MD permission,   SSPM permission,
	 *							CONN permission, SCP permission,  SPM permission
	 */

	/* 0 */
	DAPC_INFRA_ATTR("INFRA_AO_TOPCKGEN",                    E_NO_PROTECTION, E_NO_PROTECTION, E_NO_PROTECTION,
								E_FORBIDDEN,     E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRA_AO_INFRASYS_CONFIG_REGS",        E_NO_PROTECTION, E_NO_PROTECTION, E_NO_PROTECTION,
								E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("IO_CFG_REG",                           E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_ PERICFG",                    E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_EFUSE_AO_DEBUG",              E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_GPIO",                        E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_NO_PROTECTION, E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRA_AO_SLEEP_CONTROLLER",            E_NO_PROTECTION, E_NO_PROTECTION, E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_TOPRGU",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_APXGPT",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 10 */
	DAPC_INFRA_ATTR("INFRA_AO_SEJ",                         E_SEC_RW_ONLY,   E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_AP_CIRQ_EINT",                E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_APMIXEDSYS",                  E_NO_PROTECTION, E_NO_PROTECTION, E_NO_PROTECTION,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_PMIC_WRAP",                   E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_DEVICE_APC_AO_INFRA_PERI",    E_SEC_RW_ONLY,   E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SLEEP_CONTROLLER_MD",         E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRA_AO_KEYPAD",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_TOP_MISC",                    E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_ DVFS_CTRL_PROC",             E_NO_PROTECTION, E_NO_PROTECTION, E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRA_AO_MBIST_AO_REG",                E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 20 */
	DAPC_INFRA_ATTR("INFRA_AO_CLDMA_AO_AP",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_AES_TOP_0",                   E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SYS_TIMER",                   E_NO_PROTECTION, E_SEC_RW_NS_R,   E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRA_AO_MDEM_TEMP_SHARE",             E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_DEVICE_APC_AO_MD",            E_SEC_RW_ONLY,   E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SECURITY_AO",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_TOPCKGEN_REG",                E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_DEVICE_APC_AO_MM",            E_SEC_RW_ONLY,   E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 30 */
	DAPC_INFRA_ATTR("INFRA_AO_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_SYS_CIRQ",                    E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_MM_IOMMU",                    E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_DEVICE_APC",                  E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 40 */
	DAPC_INFRA_ATTR("INFRASYS_DBG_TRACKER",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CCIF0_AP",                    E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CCIF0_MD",                    E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CCIF1_AP",                    E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CCIF1_MD",                    E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_MBIST",                       E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_INFRA_PDN_REGISTER",          E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_TRNG",                        E_SEC_RW_ONLY,   E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_DX_CC",                       E_SEC_RW_ONLY,   E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_MCUPM_SRAM2",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 50 */
	DAPC_INFRA_ATTR("INFRASYS_CQ_DMA",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_MCUPM_SRAM3",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_SRAMROM",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_MCUPM_REG",                   E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_MCUPM_SRAM0",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_MCUPM_SRAM1",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_EMI",                         E_NO_PROTECTION, E_NO_PROTECTION, E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CLDMA_PDN_AP",                E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 60 */
	DAPC_INFRA_ATTR("INFRASYS_CLDMA_PDN_MD",                E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_EMI_MPU",                     E_SEC_RW_NS_R,   E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH0_TOP0",              E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH0_TOP1",              E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH0_TOP2",              E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),

	/* 70 */
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH0_TOP3",              E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH0_TOP4",              E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH1_TOP0",              E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH1_TOP1",              E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH1_TOP2",              E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH1_TOP3",              E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_DRAMC_CH1_TOP4",              E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION),
	DAPC_INFRA_ATTR("INFRASYS_GCE",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CCIF2_AP",                    E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CCIF2_MD",                    E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 80 */
	DAPC_INFRA_ATTR("INFRASYS_CCIF3_AP",                    E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_CCIF3_MD",                    E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_1_1",                    E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_1_2",                    E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_1_3",                    E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_2",                      E_SEC_RW_NS_R,   E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_SEC_RW_ONLY),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_3",                      E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_4",                      E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_5",                      E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_6",                      E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 90 */
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_7",                      E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SSPM_8",                      E_FORBIDDEN,     E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRA_AO_SCP",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_RESERVE",                     E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("INFRASYS_DBUGSYS",                     E_NO_PROTECTION, E_FORBIDDEN,     E_SEC_RW_NS_R,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_APDMA",                        E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_AUXADC",                       E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_UART0",                        E_NO_PROTECTION, E_FORBIDDEN,     E_NO_PROTECTION,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_UART1",                        E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_I2C7",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 100 */
	DAPC_INFRA_ATTR("PERISYS_I2C8",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_PWM",                          E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_I2C0",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_I2C1",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_I2C2",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_SPI0",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_PTP",                          E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_BTIF",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_I2C6",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_DISP_PWM",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 110 */
	DAPC_INFRA_ATTR("PERISYS_I2C3",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_SPI1",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_I2C4",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_SPI2",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_SPI3",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_SPI4",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_SPI5",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_I2C5",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_IMP_IIC_WRAP",                 E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_NFI",                          E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 120 */
	DAPC_INFRA_ATTR("PERISYS_NFIECC",                       E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_USB",                          E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_USB_2.0_SUB",                  E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_MSDC0",                        E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_MSDC1",                        E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_RESERVE",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_RESERVE",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_RESERVE",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_RESERVE",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_RESERVE",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 130 */
	DAPC_INFRA_ATTR("PERISYS_RESERVE",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_AUDIO",                        E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_INFRA_ATTR("EAST_RESERVE",                         E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("EAST_ CSI_TOP_AO",                     E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("EAST_ RESERVE",                        E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("EAST_ RESERVE",                        E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("SOUTH_ RESERVE",                       E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("SOUTH_EFUSE",                          E_NO_PROTECTION, E_SEC_RW_NS_R,   E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("SOUTH_RESERVE_1",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("SOUTH_RESERVE_2",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 140 */
	DAPC_INFRA_ATTR("WEST_MIPI_TX_CONFIG",                  E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("WEST_MSDC1",                           E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("WEST_RESERVE_1",                       E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("WEST_RESERVE_2",                       E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("NORTH_USBSIF_TOP",                     E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("NORTH_MSDC0",                          E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("NORTH_RESERVE_0",                      E_NO_PROTECTION, E_SEC_RW_NS_R,   E_FORBIDDEN,
								E_SEC_RW_NS_R,   E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("NORTH_RESERVE_1",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_CONN",                         E_NO_PROTECTION, E_NO_PROTECTION, E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),
	DAPC_INFRA_ATTR("PERISYS_MD1",                          E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

	/* 150 */
	DAPC_INFRA_ATTR("PERISYS_RESERVE",                      E_NO_PROTECTION, E_FORBIDDEN,     E_FORBIDDEN,
								E_FORBIDDEN,     E_FORBIDDEN,     E_FORBIDDEN),

};


static const struct MM_DEVICE_INFO D_APC_MM_Devices[] = {
	/*              module,                     AP permission,   SSPM permission */

	/* 0 */
	DAPC_MM_ATTR("GPU config",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("GPU IP",                      E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("GPU mali_dvfs_hint",          E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("MFG_OTHERS",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("MMSYS_CONFIG",                E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("DISP_MUTEX",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("SMI_COMMON",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("SMI_LARB0",                   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("MDP_RDMA0",                   E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("MDP_CCORR0",                  E_NO_PROTECTION, E_NO_PROTECTION),

	/* 10 */
	DAPC_MM_ATTR("MDP_RSZ0",                    E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("MDP_RSZ1",                    E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("MDP_WDMA0",                   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("MDP_WROT0",                   E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("MDP_TDSHP0",                  E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_OVL0",                   E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_OVL0_2L",                E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_RDMA0",                  E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_WDMA0",                  E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_COLOR0",                 E_NO_PROTECTION, E_NO_PROTECTION),

	/* 20 */
	DAPC_MM_ATTR("DISP_CCORR0",                 E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_AAL0",                   E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_GAMMA0",                 E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_DITHER0",                E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DSI0",                        E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("DISP_RSZ0",                   E_NO_PROTECTION, E_NO_PROTECTION),
	DAPC_MM_ATTR("MM_MUTEX",                    E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("SMI_LARB0",                   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("SMI_LARB1",                   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("SMI_COMMON",                  E_NO_PROTECTION, E_FORBIDDEN),

	/* 30 */
	DAPC_MM_ATTR("IMGSYS_CONFIG",               E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_SMI_LARB2",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_DISP_A0",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_DISP_A1",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_DISP_A_NBC",           E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_DPE",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),

	/* 40 */
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_FDVT",                 E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("IMGSYS_RESERVE",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VDEC_GLOBAL_CON",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VDEC_MBIST",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VDEC_CONFG",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VDEC_FULL",                   E_NO_PROTECTION, E_FORBIDDEN),

	/* 50 */
	DAPC_MM_ATTR("VENC_GLOBAL_CON",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VENC_CONFG",                  E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VENC_I0",                     E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VENC_JPB_ENC_REG",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VENC_SRAM_POOL_MBIST_CTRL",   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VENC_SRAM_POOL_MBIST_CTRL",   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VENC_SRAM_POOL_MBIST_CTRL",   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("VENC_SRAM_POOL_MBIST_CTRL",   E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAMSYS_TOP",           E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_LARB3",                E_NO_PROTECTION, E_FORBIDDEN),

	/* 60 */
	DAPC_MM_ATTR("CAMSYS_CAM_TOP",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_A",                E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_B",                E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_TOP_SET",          E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_A_SET",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_B_SET",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_TOP_INNER",        E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_A_INNER",          E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_B_INNER",          E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_TOP_CLR",          E_NO_PROTECTION, E_FORBIDDEN),

	/* 70 */
	DAPC_MM_ATTR("CAMSYS_CAM_A_CLR",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_B_CLR",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_A_EXT",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAM_B_EXT",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_SENINF_A",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_SENINF_B",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_SENINF_C",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_SENINF_D",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_SENINF_E",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_SENINF_F",             E_NO_PROTECTION, E_FORBIDDEN),

	/* 80 */
	DAPC_MM_ATTR("CAMSYS_SENINF_G",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_SENINF_H",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAMSV_A",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAMSV_B",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAMSV_C",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CAMSV_D",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_OTHERS_0",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_MD32 DMEM",            E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_RESERVED",             E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_MD32 PMEM",            E_NO_PROTECTION, E_FORBIDDEN),

	/* 90 */
	DAPC_MM_ATTR("CAMSYS_MD32 IP",              E_NO_PROTECTION, E_FORBIDDEN),
	DAPC_MM_ATTR("CAMSYS_CCU_CTL",              E_NO_PROTECTION, E_FORBIDDEN),

};

static const struct MD_DEVICE_INFO D_APC_MD_Devices[] = {
	/*              module,                                  AP permission */

	 /* 0 */
	DAPC_MD_ATTR("MDPERISYS",                   E_NO_PROTECTION),
	DAPC_MD_ATTR("MDPERISYS",                   E_NO_PROTECTION),
	DAPC_MD_ATTR("MDMCU",                       E_NO_PROTECTION),
	DAPC_MD_ATTR("MDCORESYS",                   E_NO_PROTECTION),
	DAPC_MD_ATTR("MDINFRA",                     E_NO_PROTECTION),
	DAPC_MD_ATTR("MDINFRA",                     E_NO_PROTECTION),
	DAPC_MD_ATTR("MML2",                        E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),

	 /* 10 */
	DAPC_MD_ATTR("MD_INFRA",                    E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("uSIP Peripheral",             E_FORBIDDEN),
	DAPC_MD_ATTR("modeml1_ao_top_pwr_wrap",     E_FORBIDDEN),
	DAPC_MD_ATTR("md2gsys_pwr_wrap",            E_FORBIDDEN),
	DAPC_MD_ATTR("rxdfesys_pwr_wrap",           E_FORBIDDEN),

	 /* 20 */
	DAPC_MD_ATTR("cssys_pwr_wrap",              E_FORBIDDEN),
	DAPC_MD_ATTR("txsys_pwr_wrap",              E_FORBIDDEN),
	DAPC_MD_ATTR("bigramsys (mem)",             E_FORBIDDEN),
	DAPC_MD_ATTR("md32scq share (mem)",         E_FORBIDDEN),
	DAPC_MD_ATTR("md32scq_vu01 (mem)",          E_FORBIDDEN),
	DAPC_MD_ATTR("peripheral (reg)",            E_FORBIDDEN),
	DAPC_MD_ATTR("rakesys_pwr_wrap",            E_FORBIDDEN),
	DAPC_MD_ATTR("rakesys_pwr_wrap",            E_FORBIDDEN),
	DAPC_MD_ATTR("brpsys_pwr_wrap",             E_FORBIDDEN),
	DAPC_MD_ATTR("brpsys_pwr_wrap",             E_FORBIDDEN),

	 /* 30 */
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),
	DAPC_MD_ATTR("-",                           E_FORBIDDEN),

};

static uint32_t set_module_apc(enum DAPC_SLAVE_TYPE slave_type, uint32_t module,
	enum E_MASK_DOM domain_num, enum APC_ATTR permission)
{
	uint32_t *base = NULL;
	uint32_t apc_index;
	uint32_t apc_set_index;
	uint32_t clr_bit;
	uint32_t set_bit;

	if (permission != E_NO_PROTECTION &&
		permission != E_SEC_RW_ONLY &&
		permission != E_SEC_RW_NS_R &&
		permission != E_FORBIDDEN) {

		ERROR("[DEVAPC] permission=0x%x is not supported!\n",
			permission);
		return DEVAPC_ERR_PERMISSION_NOT_SUPPORTED;
	}

	apc_index = module / MOD_NO_IN_1_DEVAPC;
	apc_set_index = module % MOD_NO_IN_1_DEVAPC;
	clr_bit = 0xFFFFFFFF ^ (0x3 << (apc_set_index * 2));
	set_bit = permission << (apc_set_index * 2);

	/* Do boundary check */
	if (slave_type == E_DAPC_INFRA_SLAVE &&
		module <= SLAVE_INFRA_MAX_INDEX &&
		domain_num <= E_DOMAIN_7)
		base = (uint32_t *)((size_t)DEVAPC_INFRA_D0_APC_0 +
				domain_num * 0x100 + apc_index * 4);

	else if (slave_type == E_DAPC_MM_SLAVE &&
		module <= SLAVE_MM_MAX_INDEX &&
		domain_num <= E_DOMAIN_3)
		base = (uint32_t *)((size_t)DEVAPC_MM_D0_APC_0 +
				domain_num * 0x100 + apc_index * 4);

	else if (slave_type == E_DAPC_MD_SLAVE &&
		module <= SLAVE_MD_MAX_INDEX &&
		domain_num <= E_DOMAIN_3)
		base = (uint32_t *)((size_t)DEVAPC_MD_D0_APC_0 +
				domain_num * 0x100 + apc_index * 4);
	else {
		ERROR("[DEVAPC] out of boundary, %s=0x%x, %s=0x%x, %s=0x%x\n",
			"slave_type", slave_type,
			"module", module,
			"domain_num", domain_num);

		return DEVAPC_ERR_OUT_OF_BOUNDARY;
	}

	if (base != NULL) {
		devapc_writel(devapc_readl(base) & clr_bit, base);
		devapc_writel(devapc_readl(base) | set_bit, base);

		return DEVAPC_OK;
	}

	return DEVAPC_ERR_GENERIC;
}

static uint32_t set_mm2nd_apc(uint32_t module, uint32_t permission)
{
	uint32_t *base = NULL;
	uint32_t set_index;
	uint32_t register_index;
	uint32_t clr_bit;
	uint32_t set_bit;

	if (permission != E_NO_PROTECTION &&
		permission != E_SEC_RW_ONLY) {
		ERROR("[DEVAPC] permission=0x%x is not supported!\n",
			permission);
		return DEVAPC_ERR_PERMISSION_NOT_SUPPORTED;
	}

	if (module > SLAVE_MM2ND_MAX_INDEX) {
		ERROR("[DEVAPC] module index=0x%x is not supported!\n",
			module);
		return DEVAPC_ERR_SLAVE_IDX_NOT_SUPPORTED;
	}

	register_index = module / MOD_NO_MM_DEVAPC;
	set_index = module % MOD_NO_MM_DEVAPC;
	clr_bit = 0xFFFFFFFF ^ (0x1 << set_index);
	set_bit = permission << set_index;

	base = (uint32_t *)((size_t)DEVAPC_MM_SEC_EN_0 + register_index * 4);

	if (base != NULL) {
		devapc_writel(devapc_readl(base) & clr_bit, base);
		devapc_writel(devapc_readl(base) | set_bit, base);

		return DEVAPC_OK;
	}

	return DEVAPC_ERR_GENERIC;
}


static uint32_t set_master_transaction(enum DAPC_MASTER_TYPE master_type,
		uint32_t master_index, enum E_TRANSACTION transaction_type)
{
	uint32_t *base = NULL;
	uint32_t master_register_index;
	uint32_t master_set_index;

	master_register_index = master_index / (MOD_NO_IN_1_DEVAPC * 2);
	master_set_index = master_index % (MOD_NO_IN_1_DEVAPC * 2);

	if (master_type == E_DAPC_INFRA_MASTER &&
		master_index <= MASTER_INFRA_MAX_INDEX)
		base = (uint32_t *)((size_t)DEVAPC_INFRA_MAS_SEC_0 +
				master_register_index * 4);
	else {
		ERROR("[DEVAPC] out of boundary, %s=0x%x, %s=0x%x\n",
			"master_type", master_type,
			"master_index", master_index);

		return DEVAPC_ERR_OUT_OF_BOUNDARY;
	}

	if (base != NULL) {
		if (transaction_type == NON_SECURE_TRANSACTION)
			devapc_writel(devapc_readl(base) &
				(0xFFFFFFFF ^ (0x1 << master_set_index)), base);
		else if (transaction_type == SECURE_TRANSACTION)
			devapc_writel(devapc_readl(base) |
				(0x1 << master_set_index), base);
		else {
			ERROR("[DEVAPC] transaction=0x%x is not supported!\n",
					transaction_type);
			return DEVAPC_ERR_PERMISSION_NOT_SUPPORTED;
		}

		return DEVAPC_OK;
	}

	return DEVAPC_ERR_GENERIC;
}

static void dump_infra_apc(void)
{
	/* d: domain, i: register number */
	int d, i;

	for (d = 0 ; d < 8 ; d++)
		for (i = 0; i < 10; i++) {
			INFO("[DEVAPC] (INFRA)D%d_APC_%d = 0x%x\n", d, i,
				devapc_readl(DEVAPC_INFRA_D0_APC_0 + 0x100 * d + i * 4)
			);
		}

	INFO("[DEVAPC] (INFRA)MAS_SEC_0 = 0x%x\n", devapc_readl(DEVAPC_INFRA_MAS_SEC_0));
}

static void dump_mm_apc(void)
{
	/* d: domain, i: register number */
	int d, i;

	for (d = 0 ; d < 4 ; d++)
		for (i = 0; i < 6; i++) {
			INFO("[DEVAPC] (MM)D%d_APC_%d = 0x%x\n", d, i,
				devapc_readl(DEVAPC_MM_D0_APC_0 + 0x100 * d + i * 4)
			);
		}

	INFO("[DEVAPC] MM_SEC_EN_0: 0x%x, MM_SEC_EN_1: 0x%x, MM_SEC_EN_2: 0x%x\n",
		devapc_readl(DEVAPC_MM_SEC_EN_0),
		devapc_readl(DEVAPC_MM_SEC_EN_1),
		devapc_readl(DEVAPC_MM_SEC_EN_2));

}

static void dump_md_apc(void)
{
	/* d: domain, i: register number */
	int d, i;

	for (d = 0 ; d < 4 ; d++)
		for (i = 0; i < 2; i++) {
			INFO("[DEVAPC] (MD)D%d_APC_%d = 0x%x\n", d, i,
				devapc_readl(DEVAPC_MD_D0_APC_0 + 0x100 * d + i * 4)
			);
		}
}

static void dump_pms_info(void)
{
	INFO("[PMS][DEVAPC] AP2MD1_PMS_CTRL_EN = 0x%x\n", devapc_readl(AP2MD1_PMS_CTRL_EN));
	INFO("[PMS][DEVAPC] AP2MD1_PMS_CTRL_EN_LOCK = 0x%x\n", devapc_readl(AP2MD1_PMS_CTRL_EN_LOCK));
}

static void print_vio_mask_sta(void)
{
	int i;

	for (i = 0; i < VIO_MASK_STA_NUM; i++) {
		INFO("%s: (%d:0x%x) %s: (%d:0x%x)\n",
			"INFRA VIO_MASK", i,
			devapc_readl(DEVAPC_PD_INFRA_VIO_MASK(i)),
			"INFRA VIO_STA", i,
			devapc_readl(DEVAPC_PD_INFRA_VIO_STA(i))
		);
	}
}

static void unmask_infra_module(uint32_t module)
{
	uint32_t apc_index = 0;
	uint32_t apc_bit_index = 0;

	if (module > VIOLATION_MAX_INDEX) {
		ERROR("%s: module overflow!\n", __func__);
		return;
	}

	apc_index = module / (MOD_NO_IN_1_DEVAPC * 2);
	apc_bit_index = module % (MOD_NO_IN_1_DEVAPC * 2);

	devapc_writel(devapc_readl(DEVAPC_PD_INFRA_VIO_MASK(apc_index)) &
		(0xFFFFFFFF ^ (1 << apc_bit_index)),
		DEVAPC_PD_INFRA_VIO_MASK(apc_index));
}

static uint32_t clear_infra_vio_status(uint32_t module)
{
	uint32_t apc_index = 0;
	uint32_t apc_bit_index = 0;

	if (module > VIOLATION_MAX_INDEX) {
		ERROR("%s: module overflow!\n", __func__);
		return DEVAPC_ERR_OUT_OF_BOUNDARY;
	}

	apc_index = module / (MOD_NO_IN_1_DEVAPC * 2);
	apc_bit_index = module % (MOD_NO_IN_1_DEVAPC * 2);

	devapc_writel(0x1 << apc_bit_index,
		DEVAPC_PD_INFRA_VIO_STA(apc_index));

	return 0;
}

static int check_infra_vio_status(uint32_t module)
{
	uint32_t apc_index = 0;
	uint32_t apc_bit_index = 0;

	if (module > VIOLATION_MAX_INDEX) {
		ERROR("%s: module overflow!\n", __func__);
		return DEVAPC_ERR_OUT_OF_BOUNDARY;
	}

	apc_index = module / (MOD_NO_IN_1_DEVAPC * 2);
	apc_bit_index = module % (MOD_NO_IN_1_DEVAPC * 2);

	if (devapc_readl(DEVAPC_PD_INFRA_VIO_STA(apc_index)) &
			(0x1 << apc_bit_index))
		return VIOLATION_TRIGGERED;

	return 0;
}

static bool vio_shift_sta_handler(void)
{
	uint32_t vio_shift_sta = 0;

	vio_shift_sta = devapc_readl(DEVAPC_PD_INFRA_VIO_SHIFT_STA);
	INFO("[DEVAPC] (Pre)VIO_SHIFT_STA = 0x%x\n", vio_shift_sta);

	if (vio_shift_sta) {
		devapc_writel(vio_shift_sta, DEVAPC_PD_INFRA_VIO_SHIFT_STA);
		INFO("[DEVAPC] (Post)clear VIO_SHIFT_STA = 0x%x\n",
			devapc_readl(DEVAPC_PD_INFRA_VIO_SHIFT_STA));
	}

	return vio_shift_sta ? true : false;
}
#ifdef DEVAPC_UT
static void devapc_ut(void)
{
	INFO("[DEVAPC] test violation...\n");

	INFO("[DEVAPC] read blocked reg = 0x%x\n",
		devapc_readl((unsigned int *)BLOCKED_REG_BASE));

	devapc_writel(0xdead, (unsigned int *)BLOCKED_REG_BASE);
	INFO("[DEVAPC] read blocked reg = 0x%x\n",
		devapc_readl((unsigned int *)BLOCKED_REG_BASE));

	devapc_irq_handler(NULL);

	mt_irq_dump_status(DEVAPC_IRQ_BIT_ID);
}
#endif

void devapc_irq_handler(void __unused * cookie)
{
	int i;
	uint64_t vio_sta;
	uint64_t vio_addr;

	INFO("[DEVAPC] enter %s...\n", __func__);
	print_vio_mask_sta();
	if (!vio_shift_sta_handler()) {
		INFO("[DEVAPC] violation is not triggered or is clean before\n");
		return;
	}

	for (i = 0; i <= VIOLATION_MAX_INDEX; i++) {
		if (check_infra_vio_status(i) == VIOLATION_TRIGGERED) {
			INFO("[DEVAPC] violation is triggered, vio_idx=%d\n", i);
			if (i == SRAMROM_VIO_INDEX)
				handle_sramrom_vio(&vio_sta, &vio_addr);

			clear_infra_vio_status(i);
		}
	}

	print_vio_mask_sta();
}

void devapc_init(void)
{
	uint64_t sramrom_vio_sta;
	uint64_t sramrom_vio_addr;
	int i;

	INFO("[DEVAPC] %s...\n", __func__);
	/* Enable Devapc */
	/* Lock DAPC to secure access only */
	devapc_writel(0x80000001, DEVAPC_INFRA_APC_CON);
	devapc_writel(0x80000001, DEVAPC_MM_APC_CON);
	devapc_writel(0x80000001, DEVAPC_MD_APC_CON);
	devapc_writel(0x80000000, DEVAPC_PD_INFRA_APC_CON);

	/* clr sramrom vio if any */
	handle_sramrom_vio(&sramrom_vio_sta, &sramrom_vio_addr);

	print_vio_mask_sta();
	if (!vio_shift_sta_handler())
		INFO("[DEVAPC] no violation happened before init\n");

	/* clear vio_status & unmask vio_mask */
	INFO("[DEVAPC] clear vio_staus & unmask modules\n");
	for (i = 0; i <= VIOLATION_MAX_INDEX; i++) {
		clear_infra_vio_status(i);
		unmask_infra_module(i);
	}

	print_vio_mask_sta();
	INFO("[DEVAPC] %s done\n", __func__);
}

int start_devapc(void)
{
	unsigned int module_index = 0;
	unsigned int infra_size = sizeof(D_APC_INFRA_Devices)/sizeof(struct INFRA_PERI_DEVICE_INFO);
	unsigned int mm_size = sizeof(D_APC_MM_Devices)/sizeof(struct MM_DEVICE_INFO);
	unsigned int md_size = sizeof(D_APC_MD_Devices)/sizeof(struct MD_DEVICE_INFO);

	devapc_init();

	/* Set Necessary Masters to Secure Transaction
	 * SSPM will access SSPM memory region, but SSPM region is protected as
	 * secure access only by EMI MPU. So this setting is necessary.
	 */
	set_master_transaction(E_DAPC_INFRA_MASTER, MASTER_INFRA_SSPM, SECURE_TRANSACTION);

	/* Initial Permission */
	INFO("[DEVAPC] Walk initial permission setting - Infra_peri\n");
	for (module_index = 0; module_index < infra_size; module_index++) {
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_0,
				D_APC_INFRA_Devices[module_index].d0_permission);	/* APMCU */
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_1,
				D_APC_INFRA_Devices[module_index].d1_permission);	/* MD1 */
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_2,
				D_APC_INFRA_Devices[module_index].d2_permission);	/* SSPM */
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_3,
				D_APC_INFRA_Devices[module_index].d3_permission);	/* CONN2AP */
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_4,
				D_APC_INFRA_Devices[module_index].d4_permission);	/* SCP */
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_5,
				D_APC_INFRA_Devices[module_index].d5_permission);	/* SPM */
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_6,
				E_FORBIDDEN);						/* GZ */

		/* block all reserved domain */
		set_module_apc(E_DAPC_INFRA_SLAVE, module_index, E_DOMAIN_7,
				E_FORBIDDEN);
	}

	/* for PMIC Wrap MPU & Security RTC */
	set_module_apc(E_DAPC_INFRA_SLAVE, 13, E_DOMAIN_6, E_NO_PROTECTION);		/* GZ */

#ifdef MTK_DEBUGSYS_LOCK
	/* Block debugsys to avoid privilege escalation */
	INFO("[DEVAPC] lock debugsys reg\n");
	set_module_apc(E_DAPC_INFRA_SLAVE, 94, E_DOMAIN_0, E_SEC_RW_NS_R);
#endif

	INFO("[DEVAPC] Walk initial permission setting - MM\n");
	for (module_index = 0; module_index < mm_size; module_index++) {
		set_module_apc(E_DAPC_MM_SLAVE, module_index, E_DOMAIN_0,
				D_APC_MM_Devices[module_index].d0_permission);		/* APMCU */
		set_module_apc(E_DAPC_MM_SLAVE, module_index, E_DOMAIN_2,
				D_APC_MM_Devices[module_index].d2_permission);		/* SSPM */
		set_module_apc(E_DAPC_MM_SLAVE, module_index, E_DOMAIN_3,
				E_FORBIDDEN);  /* Set others to forbidden */
	}


	/* MD 2nd level protection */
	INFO("[DEVAPC] Walk initial permission setting - MD\n");
	for (module_index = 0; module_index < md_size; module_index++) {
		set_module_apc(E_DAPC_MD_SLAVE, module_index, E_DOMAIN_0,
				D_APC_MD_Devices[module_index].d0_permission);
		set_module_apc(E_DAPC_MD_SLAVE, module_index, E_DOMAIN_3,
				E_FORBIDDEN);  /* Set others to forbidden */
	}

	/* Dump Permission */
	dump_infra_apc();
	dump_mm_apc();
	dump_md_apc();

	/* Set CG to Secure (INFRACFG_AO) */
	devapc_writel(devapc_readl(INFRA_AO_SEC_CG_CON0) | SEJ_CG_PROTECT_BIT, INFRA_AO_SEC_CG_CON0);
	devapc_writel(devapc_readl(INFRA_AO_SEC_CG_CON1) | TRNG_CG_PROTECT_BIT, INFRA_AO_SEC_CG_CON1);
	devapc_writel(devapc_readl(INFRA_AO_SEC_CG_CON1) | DEVAPC_CG_PROTECT_BIT, INFRA_AO_SEC_CG_CON1);
	devapc_writel(devapc_readl(INFRA_AO_SEC_CG_CON1) | DXCC_SEC_CORE_CG_PROTECT_BIT, INFRA_AO_SEC_CG_CON1);
	devapc_writel(devapc_readl(INFRA_AO_SEC_CG_CON1) | DXCC_AO_CG_PROTECT_BIT, INFRA_AO_SEC_CG_CON1);
	devapc_writel(devapc_readl(INFRA_AO_SEC_CG_CON2) | AES_CG_PROTECT_BIT, INFRA_AO_SEC_CG_CON2);

#if 0
	INFO("[DEVAPC] INFRA_AO_SEC_CG_CON 0: 0x%x, 1: 0x%x, 2: 0x%x, 3: 0x%x\n",
		devapc_readl(INFRA_AO_SEC_CG_CON0),
		devapc_readl(INFRA_AO_SEC_CG_CON1),
		devapc_readl(INFRA_AO_SEC_CG_CON2),
		devapc_readl(INFRA_AO_SEC_CG_CON3));
#endif

	INFO("[DEVAPC] INFRA_APC_CON = 0x%x, MM_APC_CON = 0x%x, MD_APC_CON = 0x%x\n",
		devapc_readl(DEVAPC_INFRA_APC_CON),
		devapc_readl(DEVAPC_MM_APC_CON),
		devapc_readl(DEVAPC_MD_APC_CON));

	/* Set PMS(MD devapc) enable */
	devapc_writel(devapc_readl(AP2MD1_PMS_CTRL_EN) | 0x1, AP2MD1_PMS_CTRL_EN);
	devapc_writel(devapc_readl(AP2MD1_PMS_CTRL_EN_LOCK) | 0x1, AP2MD1_PMS_CTRL_EN_LOCK);
	dump_pms_info();

	devapc_irq_handler(NULL);
	INFO("[DEVAPC] Init Done\n");
#ifdef DEVAPC_UT
	devapc_ut();
#endif
	return 0;
}

/* It should clear SRAMROM vio before clear DEVAPC vio */
int handle_sramrom_vio(uint64_t *vio_sta, uint64_t *vio_addr)
{
	int sramrom = -1;
	INFO("[DEVAPC] clear SRAMROM violation\n");

	if (devapc_readl(SRAMROM_SEC_VIO_STA) & SRAM_SEC_VIO_BIT) {		/* SRAM part */
		INFO("[DEVAPC] SRAM violation is triggered\n");

		sramrom = 1;
		*vio_sta = devapc_readl(SRAMROM_SEC_VIO_STA);
		*vio_addr = devapc_readl(SRAMROM_SEC_VIO_ADDR);

		INFO("[DEVAPC](Pre) SRAMROM_SEC_VIO_STA: 0x%x, VIO_ADDR: 0x%x\n",
			(uint32_t)*vio_sta, (uint32_t)*vio_addr);

		devapc_writel(0x1, SRAMROM_SEC_VIO_CLR);

		INFO("[DEVAPC](Post) SRAMROM_SEC_VIO_STA: 0x%x, VIO_ADDR: 0x%x\n",
			devapc_readl(SRAMROM_SEC_VIO_STA),
			devapc_readl(SRAMROM_SEC_VIO_ADDR));

	} else if (devapc_readl(SRAMROM_ROM_SEC_VIO_STA) & ROM_SEC_VIO_BIT) {	/* ROM part */
		INFO("[DEVAPC] ROM violation is triggered\n");

		sramrom = 0;
		*vio_sta = devapc_readl(SRAMROM_ROM_SEC_VIO_STA);
		*vio_addr = devapc_readl(SRAMROM_ROM_SEC_VIO_ADDR);

		INFO("[DEVAPC](Pre) SRAMROM_ROM_SEC_VIO_STA: 0x%x, VIO_ADDR: 0x%x\n",
			(uint32_t)*vio_sta, (uint32_t)*vio_addr);

		devapc_writel(0x1, SRAMROM_ROM_SEC_VIO_CLR);

		INFO("[DEVAPC](Post) SRAMROM_ROM_SEC_VIO_STA: 0x%x, VIO_ADDR: 0x%x\n",
			devapc_readl(SRAMROM_ROM_SEC_VIO_STA),
			devapc_readl(SRAMROM_ROM_SEC_VIO_ADDR));
	} else {
		INFO("[DEVAPC] SRAMROM violation is not triggered\n");
	}

	return sramrom;
}

unsigned int devapc_perm_get(int type, int domain, int index)
{
	int d = domain; /* domain id */
	int reg = index / MOD_NO_IN_1_DEVAPC; /* register num */
	int mm_reg = index / MOD_NO_MM_DEVAPC; /* MM EN register num */
	unsigned int value = 0xdeadbeaf;

	INFO("[DEVAPC][INFRA] default value is 0x%x\n", value);
	if (type == E_DAPC_INFRA_SLAVE) {
		if (index > SLAVE_INFRA_MAX_INDEX)
			INFO("[DEVAPC][INFRA] slave index out of range\n");
		else if (d > E_DOMAIN_7)
			INFO("[DEVAPC][INFRA] domain id out of range\n");
		else {
			value = devapc_readl(DEVAPC_INFRA_D0_APC_0 + 0x100 * d + reg * 4);
			INFO("[DEVAPC][INFRA] D%d_APC_%d = 0x%x\n", d, reg, value);
		}
	} else if (type == E_DAPC_MM_SLAVE) {
		if (index > SLAVE_MM_MAX_INDEX)
			INFO("[DEVAPC][MM] slave index out of range\n");
		else if (d > E_DOMAIN_3)
			INFO("[DEVAPC][MM] domain id out of range\n");
		else {
			value = devapc_readl(DEVAPC_MM_D0_APC_0 + 0x100 * d + reg * 4);
			INFO("[DEVAPC][MM] D%d_APC_%d = 0x%x\n", d, reg, value);
		}
	} else if (type == E_DAPC_MD_SLAVE) {
		if (index > SLAVE_MD_MAX_INDEX)
			INFO("[DEVAPC][MD] slave index out of range\n");
		else if (d > E_DOMAIN_3)
			INFO("[DEVAPC][MD] domain id out of range\n");
		else {
			value = devapc_readl(DEVAPC_MD_D0_APC_0 + 0x100 * d + reg * 4);
			INFO("[DEVAPC][MD] D%d_APC_%d = 0x%x\n", d, reg, value);
		}
	} else if (type == E_DAPC_MM2ND_SLAVE) {
		if (index > SLAVE_MM2ND_MAX_INDEX)
			INFO("[DEVAPC][MM2nd] slave index out of range\n");
		else {
			value = devapc_readl(DEVAPC_MM_SEC_EN_0 + mm_reg * 4);
			INFO("[DEVAPC][MM2nd] MM_SEC_EN_%d = 0x%x\n", mm_reg, value);
		}
	} else {
		dump_infra_apc();
		dump_mm_apc();
		dump_md_apc();

		INFO("%s: dump PMS(DEVAPC) reg:\n", __func__);
		dump_pms_info();
	}

	return value;
}

uint64_t sip_tee_apc_request(uint32_t cmd, uint32_t x1, uint32_t x2, uint32_t x3)
{
	INFO("[DEVAPC] cmd=0x%x, x1=0x%x, x2=0x%x, x3=0x%x\n",
		cmd, x1, x2, x3);

	if (cmd == SIP_APC_MODULE_SET) {

		/* TEE OS only supported infra-peri/mm slave types */
		if (x1 != E_DAPC_INFRA_SLAVE && x1 != E_DAPC_MM_SLAVE) {
			ERROR("[DEVAPC] Not supported slave type=0x%x\n", x1);
			return DEVAPC_ERR_SLAVE_TYPE_NOT_SUPPORTED;

		} else
			return set_module_apc(x1, x2, E_DOMAIN_0, x3);

	} else if (cmd == SIP_APC_MM2ND_SET) {
		return set_mm2nd_apc(x1, x2);

	} else if (cmd == SIP_APC_MASTER_SET) {
		return set_master_transaction(E_DAPC_INFRA_MASTER, x1, x2);
	}

	ERROR("[DEVAPC] Not supported cmd=0x%x!\n", cmd);
	return DEVAPC_ERR_INVALID_CMD;
}
