###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       112772   # Number of WRITE/WRITEP commands
num_reads_done                 =       594396   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       452713   # Number of read row buffer hits
num_read_cmds                  =       594394   # Number of READ/READP commands
num_writes_done                =       112815   # Number of read requests issued
num_write_row_hits             =        82451   # Number of write row buffer hits
num_act_cmds                   =       172638   # Number of ACT commands
num_pre_cmds                   =       172608   # Number of PRE commands
num_ondemand_pres              =       149773   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9387659   # Cyles of rank active rank.0
rank_active_cycles.1           =      9104989   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       612341   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       895011   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       661401   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8503   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4681   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6199   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          893   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          416   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          542   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          819   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          902   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          929   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22029   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          164   # Write cmd latency (cycles)
write_latency[40-59]           =          228   # Write cmd latency (cycles)
write_latency[60-79]           =          443   # Write cmd latency (cycles)
write_latency[80-99]           =         1012   # Write cmd latency (cycles)
write_latency[100-119]         =         1906   # Write cmd latency (cycles)
write_latency[120-139]         =         3291   # Write cmd latency (cycles)
write_latency[140-159]         =         4588   # Write cmd latency (cycles)
write_latency[160-179]         =         5261   # Write cmd latency (cycles)
write_latency[180-199]         =         5588   # Write cmd latency (cycles)
write_latency[200-]            =        90282   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       245728   # Read request latency (cycles)
read_latency[40-59]            =        76544   # Read request latency (cycles)
read_latency[60-79]            =        87816   # Read request latency (cycles)
read_latency[80-99]            =        37403   # Read request latency (cycles)
read_latency[100-119]          =        26887   # Read request latency (cycles)
read_latency[120-139]          =        21180   # Read request latency (cycles)
read_latency[140-159]          =        12876   # Read request latency (cycles)
read_latency[160-179]          =         9662   # Read request latency (cycles)
read_latency[180-199]          =         7482   # Read request latency (cycles)
read_latency[200-]             =        68816   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.62958e+08   # Write energy
read_energy                    =   2.3966e+09   # Read energy
act_energy                     =  4.72338e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.93924e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.29605e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8579e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68151e+09   # Active standby energy rank.1
average_read_latency           =      103.664   # Average read request latency (cycles)
average_interarrival           =       14.138   # Average request interarrival latency (cycles)
total_energy                   =  1.63995e+10   # Total energy (pJ)
average_power                  =      1639.95   # Average power (mW)
average_bandwidth              =      6.03487   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       136515   # Number of WRITE/WRITEP commands
num_reads_done                 =       625813   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       462453   # Number of read row buffer hits
num_read_cmds                  =       625817   # Number of READ/READP commands
num_writes_done                =       136566   # Number of read requests issued
num_write_row_hits             =        98704   # Number of write row buffer hits
num_act_cmds                   =       201989   # Number of ACT commands
num_pre_cmds                   =       201961   # Number of PRE commands
num_ondemand_pres              =       178476   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9251789   # Cyles of rank active rank.0
rank_active_cycles.1           =      9239681   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       748211   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       760319   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       717964   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7205   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4822   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6007   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          854   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          385   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          551   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          836   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          897   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          993   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21908   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          187   # Write cmd latency (cycles)
write_latency[40-59]           =          219   # Write cmd latency (cycles)
write_latency[60-79]           =          379   # Write cmd latency (cycles)
write_latency[80-99]           =         1074   # Write cmd latency (cycles)
write_latency[100-119]         =         1821   # Write cmd latency (cycles)
write_latency[120-139]         =         3524   # Write cmd latency (cycles)
write_latency[140-159]         =         5268   # Write cmd latency (cycles)
write_latency[160-179]         =         6496   # Write cmd latency (cycles)
write_latency[180-199]         =         7139   # Write cmd latency (cycles)
write_latency[200-]            =       110401   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       235705   # Read request latency (cycles)
read_latency[40-59]            =        76051   # Read request latency (cycles)
read_latency[60-79]            =        96645   # Read request latency (cycles)
read_latency[80-99]            =        41906   # Read request latency (cycles)
read_latency[100-119]          =        30384   # Read request latency (cycles)
read_latency[120-139]          =        23928   # Read request latency (cycles)
read_latency[140-159]          =        14345   # Read request latency (cycles)
read_latency[160-179]          =        10700   # Read request latency (cycles)
read_latency[180-199]          =         8206   # Read request latency (cycles)
read_latency[200-]             =        87941   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.81483e+08   # Write energy
read_energy                    =  2.52329e+09   # Read energy
act_energy                     =  5.52642e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.59141e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64953e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77312e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76556e+09   # Active standby energy rank.1
average_read_latency           =      120.644   # Average read request latency (cycles)
average_interarrival           =      13.1161   # Average request interarrival latency (cycles)
total_energy                   =  1.67248e+10   # Total energy (pJ)
average_power                  =      1672.48   # Average power (mW)
average_bandwidth              =      6.50563   # Average bandwidth
