// Seed: 1641887588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  parameter id_6 = ~1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_3 = 32'd11
) (
    output wor  id_0,
    output wire _id_1,
    output tri0 id_2,
    input  tri  _id_3,
    output wand id_4,
    output wand id_5
);
  logic [id_3 : id_1] id_7 = id_7;
  wire id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8
  );
  wire [id_3 : 1] id_9;
endmodule
