# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1120 0.001024 4096 4.56179e-41 1410 21376 4.05053 113.054 130.81 247.967 248.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1120 0.001024 4096 4.57944e-41 1410 21384 4.05142 132.453 130.914 267.469 267.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1120 0.001024 4096 4.55548e-41 1410 21360 4.05162 137.128 130.921 272.155 272.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1120 0.001024 4096 4.58533e-41 1410 21312 4.04118 127.982 130.754 262.829 262.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1120 0.001024 4096 4.56473e-41 1410 21300 4.03053 127.628 130.599 262.309 262.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1120 0.001024 4096 4.57005e-41 1410 21280 4.03453 132.805 130.558 267.446 267.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1120 0.001024 4096 4.56963e-41 1410 21360 4.05085 135.034 131.014 270.153 270.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1120 0.001024 4096 4.57482e-41 1410 21248 4.03354 131.082 130.472 265.644 265.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1120 0.001024 4096 4.58701e-41 1410 21120 4.03008 128.864 130.249 263.194 263.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1120 0.001024 4096 4.58561e-41 1410 21200 4.03251 140.929 130.603 275.616 275.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1120 0.001024 4096 4.56263e-41 1410 20992 4.02474 159.94 129.889 293.904 293.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1120 0.001024 4096 4.56963e-41 1410 21440 4.05578 114.988 131.091 250.188 250.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1120 0.001024 4096 4.57874e-41 1410 21440 4.05392 113.156 131.139 248.4 248.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1120 0.001024 4096 4.58715e-41 1410 21408 4.04864 113.156 130.921 248.179 248.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1120 0.001024 4096 4.59079e-41 1410 21392 4.05312 117.191 130.978 252.276 252.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1120 0.001024 4096 4.56949e-41 1410 21376 4.05133 118.084 130.782 252.968 253.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1120 0.001024 4096 4.56683e-41 1410 21384 4.05046 135.625 130.902 270.631 270.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1120 0.001024 4096 4.57818e-41 1410 21360 4.05267 130.236 130.906 265.246 265.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1120 0.001024 4096 4.55954e-41 1410 21312 4.03866 139.098 130.739 273.935 273.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1120 0.001024 4096 4.57033e-41 1410 21300 4.03046 138.805 130.692 273.581 273.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1120 0.001024 4096 4.58967e-41 1410 21280 4.03456 139.895 130.555 274.535 274.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1120 0.001024 4096 4.56291e-41 1410 21360 4.05504 138.593 131.129 273.828 273.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1120 0.001024 4096 4.5737e-41 1410 21248 4.03459 131.088 130.599 265.775 265.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1120 0.001024 4096 4.5723e-41 1410 21120 4.0239 151.467 130.125 285.667 285.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1120 0.001024 4096 4.56221e-41 1410 21200 4.03197 154.107 130.595 288.787 288.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1120 0.001024 4096 4.58141e-41 1410 20992 4.0183 138.739 129.888 272.698 272.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1120 0.001024 4096 4.5793e-41 1420 21440 4.05885 107.093 131.112 242.316 242.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1120 0.001024 4096 4.56543e-41 1420 21400 4.05363 119.562 130.948 254.618 254.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1120 0.001024 4096 4.58295e-41 1420 21408 4.06061 114.578 131 249.693 249.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1120 0.001024 4096 4.56543e-41 1420 21392 4.05514 113.935 131.094 249.135 249.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1120 0.001024 4096 4.58869e-41 1420 21376 4.05466 115.378 130.893 250.379 250.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1120 0.001024 4096 4.57132e-41 1420 21384 4.05504 142.798 131.105 278.011 278.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1120 0.001024 4096 4.57132e-41 1420 21312 4.05859 101.388 131.01 236.508 236.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1120 0.001024 4096 4.57762e-41 1420 21360 4.05299 137.841 130.935 272.878 272.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1120 0.001024 4096 4.58757e-41 1420 21280 4.05773 98.7354 131.034 233.88 233.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1120 0.001024 4096 4.58211e-41 1420 21312 4.05094 128.121 130.87 263.092 263.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1120 0.001024 4096 4.5594e-41 1420 21120 4.02934 94.3636 130.363 228.807 228.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1120 0.001024 4096 4.56543e-41 1420 21300 4.04355 133.464 130.834 268.392 268.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1120 0.001024 4096 4.56921e-41 1420 21200 4.04083 97.1346 130.81 232.038 232.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1120 0.001024 4096 4.55828e-41 1420 21280 4.0407 169.18 130.779 304.05 304.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1120 0.001024 4096 4.58225e-41 1420 21056 4.02432 111.95 130.069 246.096 246.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1120 0.001024 4096 4.58981e-41 1420 21240 4.03421 163.082 130.603 297.771 297.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1120 0.001024 4096 4.57328e-41 1420 21120 4.036 112.245 130.514 246.844 246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1120 0.001024 4096 4.57524e-41 1420 21248 4.03402 158.151 130.678 292.915 292.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1120 0.001024 4096 4.56249e-41 1420 20992 4.02227 107.61 130.014 241.699 241.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1120 0.001024 4096 4.57496e-41 1420 21120 4.02861 138.826 130.338 273.244 273.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1120 0.001024 4096 4.57762e-41 1420 20736 4.00794 98.2774 129.225 231.563 231.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1120 0.001024 4096 4.58925e-41 1420 21200 4.04189 144.775 130.709 279.58 279.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1120 0.001024 4096 4.56375e-41 1420 20800 4.01632 104.575 129.644 238.287 238.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1120 0.001024 4096 4.56445e-41 1416 21440 4.05888 105.699 131.152 240.962 241.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1120 0.001024 4096 4.56221e-41 1416 21440 4.05645 112.615 131.338 248.063 248.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1120 0.001024 4096 4.558e-41 1416 21408 4.05898 112.912 130.938 247.966 248.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1120 0.001024 4096 4.57916e-41 1416 21312 4.0448 73.3717 130.802 208.272 208.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1120 0.001024 4096 4.58883e-41 1416 21392 4.05267 127.614 130.895 262.613 262.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1120 0.001024 4096 4.56361e-41 1416 21280 4.04003 84.341 130.646 219.082 219.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1120 0.001024 4096 4.57916e-41 1416 21376 4.05504 121.917 130.904 256.928 256.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1120 0.001024 4096 4.56977e-41 1416 21248 4.03085 81.521 130.646 216.25 216.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1120 0.001024 4096 4.56585e-41 1416 21384 4.05888 135.812 130.941 270.866 270.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1120 0.001024 4096 4.57762e-41 1416 21312 4.05843 98.2914 131.06 233.463 233.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1120 0.001024 4096 4.58421e-41 1416 21360 4.05648 130.054 130.981 265.143 265.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1120 0.001024 4096 4.58617e-41 1416 21280 4.05264 95.1972 130.906 230.207 230.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1120 0.001024 4096 4.57496e-41 1416 21312 4.0431 162.669 130.835 297.603 297.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1120 0.001024 4096 4.58098e-41 1416 21120 4.03069 107.144 130.214 241.441 241.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1120 0.001024 4096 4.55969e-41 1416 21300 4.04253 161.676 130.797 296.565 296.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1120 0.001024 4096 4.55926e-41 1416 21200 4.0407 112.495 130.776 247.366 247.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1120 0.001024 4096 4.58309e-41 1416 21280 4.03725 157.307 130.703 292.098 292.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1120 0.001024 4096 4.58575e-41 1416 21056 4.02605 105.949 130.046 240.074 240.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1120 0.001024 4096 4.55674e-41 1416 21360 4.06064 152.107 131.094 287.314 287.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1120 0.001024 4096 4.56739e-41 1416 21120 4.03456 101.688 130.474 236.249 236.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1120 0.001024 4096 4.58084e-41 1416 21248 4.03456 145.648 130.648 280.382 280.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1120 0.001024 4096 4.58141e-41 1416 20992 4.02432 100.418 129.847 234.345 234.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1120 0.001024 4096 4.56445e-41 1425 21408 4.05974 121.625 131.077 256.813 256.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1120 0.001024 4096 4.56025e-41 1425 21400 4.06544 110.075 131.102 245.295 245.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1120 0.001024 4096 4.56879e-41 1425 21360 4.06086 73.0275 130.967 208.106 208.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1120 0.001024 4096 4.58281e-41 1425 21408 4.05834 115.08 131.175 250.367 250.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1120 0.001024 4096 4.5793e-41 1425 21312 4.05709 76.4427 130.918 211.47 211.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1120 0.001024 4096 4.56277e-41 1425 21392 4.05398 122.897 131.041 258.044 258.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1120 0.001024 4096 4.55534e-41 1425 21280 4.0448 81.7033 130.744 216.545 216.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1120 0.001024 4096 4.57776e-41 1425 21376 4.05699 126.843 131.092 262.044 262.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1120 0.001024 4096 4.57762e-41 1425 21248 4.03891 84.0455 130.76 218.897 218.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1120 0.001024 4096 4.56907e-41 1425 21384 4.05914 135.42 131.07 270.602 270.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1120 0.001024 4096 4.55828e-41 1425 21312 4.05862 99.8117 131.172 235.095 235.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1120 0.001024 4096 4.56067e-41 1425 21360 4.05987 132.375 130.949 267.436 267.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1120 0.001024 4096 4.55786e-41 1425 21280 4.0616 95.2545 130.997 230.368 230.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1120 0.001024 4096 4.58127e-41 1425 21312 4.05734 159.447 130.917 294.476 294.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1120 0.001024 4096 4.5751e-41 1425 21120 4.03091 108.497 130.283 242.864 242.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1120 0.001024 4096 4.58827e-41 1425 21300 4.0489 160.825 130.889 295.815 295.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1120 0.001024 4096 4.55969e-41 1425 21200 4.04493 110.871 130.888 245.855 245.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1120 0.001024 4096 4.58323e-41 1425 21280 4.04342 156.015 130.845 290.954 291.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1120 0.001024 4096 4.56879e-41 1425 21056 4.02643 102.523 130.122 236.722 236.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1120 0.001024 4096 4.58056e-41 1425 21240 4.03866 150.078 130.66 284.834 284.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1120 0.001024 4096 4.55604e-41 1425 21120 4.04006 101.14 130.669 235.904 235.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1120 0.001024 4096 4.5723e-41 1425 21248 4.0407 144.751 130.761 279.605 279.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1120 0.001024 4096 4.57734e-41 1425 20992 4.02672 101.9 130.06 236.043 236.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1120 0.001024 4096 4.57832e-41 1408 21440 4.05658 104.792 130.964 239.866 239.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1120 0.001024 4096 4.58645e-41 1408 21376 4.05376 70.3408 130.919 205.365 205.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1120 0.001024 4096 4.57146e-41 1408 21440 4.05242 106.707 131.129 241.94 241.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1120 0.001024 4096 4.58379e-41 1408 21360 4.05546 72.3263 130.789 207.222 207.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1120 0.001024 4096 4.57748e-41 1408 21408 4.05299 117.176 130.986 252.267 252.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1120 0.001024 4096 4.58505e-41 1408 21312 4.03866 76.9906 130.641 211.72 211.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1120 0.001024 4096 4.58631e-41 1408 21392 4.0521 114.973 130.928 250.006 250.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1120 0.001024 4096 4.57804e-41 1408 21280 4.02845 77.1178 130.549 211.751 211.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1120 0.001024 4096 4.58309e-41 1408 21168 4.02227 64.0839 130.238 198.393 198.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1120 0.001024 4096 4.57902e-41 1408 21376 4.05293 114.342 130.916 249.361 249.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1120 0.001024 4096 4.55997e-41 1408 21248 4.03005 77.7421 130.57 212.392 212.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1120 0.001024 4096 4.57902e-41 1408 21120 4.03197 66.9189 130.203 201.205 201.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1120 0.001024 4096 4.56431e-41 1408 21384 4.05034 163.695 131 298.798 298.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1120 0.001024 4096 4.59065e-41 1408 21312 4.05315 105.894 130.878 240.879 240.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1120 0.001024 4096 4.56893e-41 1408 21168 4.02842 87.4975 130.489 222.067 222.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1120 0.001024 4096 4.57033e-41 1408 21360 4.05574 152.76 130.781 287.649 287.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1120 0.001024 4096 4.58953e-41 1408 21280 4.05526 106.693 130.89 241.69 241.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1120 0.001024 4096 4.56151e-41 1408 21120 4.03021 88.2036 130.363 222.648 222.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1120 0.001024 4096 4.58715e-41 1408 21312 4.03866 141.98 130.623 276.695 276.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1120 0.001024 4096 4.56067e-41 1408 21120 4.03046 97.1731 130.228 231.484 231.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1120 0.001024 4096 4.56319e-41 1408 21024 4.03389 86.0576 130.104 220.248 220.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1120 0.001024 4096 4.58897e-41 1408 21400 4.05488 142.623 131.239 277.967 278.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1120 0.001024 4096 4.58491e-41 1408 21200 4.02944 101.177 130.601 235.857 235.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1120 0.001024 4096 4.56627e-41 1408 21000 4.02208 86.0814 130.019 220.172 220.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1120 0.001024 4096 4.58841e-41 1408 21280 4.03117 136.936 130.635 271.654 271.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1120 0.001024 4096 4.58393e-41 1408 21056 4.02227 97.6896 130.042 231.804 231.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1120 0.001024 4096 4.56529e-41 1408 20832 4.00794 82.35 129.456 215.865 215.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1120 0.001024 4096 4.56039e-41 1408 21360 4.05709 137.086 131.008 272.204 272.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1120 0.001024 4096 4.57566e-41 1408 21120 4.03235 99.7028 130.457 234.243 234.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1120 0.001024 4096 4.58337e-41 1408 20880 4.01555 83.4724 129.721 217.262 217.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1120 0.001024 4096 4.57762e-41 1408 21248 4.03094 137.214 130.568 271.866 271.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1120 0.001024 4096 4.58855e-41 1408 20992 4.02422 96.1865 129.767 230.029 230.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1120 0.001024 4096 4.56193e-41 1408 20736 3.36499 79.3296 129.179 211.924 211.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1120 0.001024 4096 4.56081e-41 1440 21376 4.05504 110.506 131.099 245.709 245.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1120 0.001024 4096 4.56109e-41 1440 21312 4.05421 72.835 130.801 207.746 207.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1120 0.001024 4096 4.58673e-41 1440 21360 4.05331 122.134 131.029 257.268 257.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1120 0.001024 4096 4.58981e-41 1440 21280 4.04688 81.5073 130.823 216.434 216.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1120 0.001024 4096 4.58337e-41 1440 21240 4.0448 67.9916 130.824 202.915 202.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1120 0.001024 4096 4.58463e-41 1440 21360 4.0544 114.061 130.996 249.162 249.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1120 0.001024 4096 4.58603e-41 1440 21312 4.05875 76.4668 131.072 211.647 211.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1120 0.001024 4096 4.56851e-41 1440 21168 4.03165 65.2636 130.566 199.912 199.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1120 0.001024 4096 4.57902e-41 1440 21336 4.04829 158.579 131.001 293.683 293.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1120 0.001024 4096 4.58014e-41 1440 21280 4.05187 102.082 130.997 237.185 237.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1120 0.001024 4096 4.5786e-41 1440 21168 4.03373 83.7582 130.703 218.547 218.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1120 0.001024 4096 4.57636e-41 1440 21312 4.05094 149.111 130.797 284.011 284.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1120 0.001024 4096 4.56963e-41 1440 21248 4.05478 95.8042 130.801 230.712 230.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1120 0.001024 4096 4.57706e-41 1440 21120 4.03613 78.1663 130.579 212.836 212.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1120 0.001024 4096 4.58351e-41 1440 21312 4.05312 152.947 130.971 288.025 288.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1120 0.001024 4096 4.55969e-41 1440 21168 4.0319 102.958 130.568 237.611 237.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1120 0.001024 4096 4.56823e-41 1440 21168 4.0489 90.3127 130.949 225.362 225.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1120 0.001024 4096 4.57314e-41 1440 21024 4.03622 81.042 130.585 215.714 215.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1120 0.001024 4096 4.58491e-41 1440 21280 4.0495 144.685 130.839 279.626 279.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1120 0.001024 4096 4.56683e-41 1440 21120 4.03088 100.852 130.302 235.24 235.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1120 0.001024 4096 4.56235e-41 1440 21120 4.0448 86.6668 130.842 221.606 221.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1120 0.001024 4096 4.58855e-41 1440 20800 4.01251 84.4789 129.408 217.952 218.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1120 0.001024 4096 4.58631e-41 1440 21312 4.05245 137.421 130.993 272.519 272.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1120 0.001024 4096 4.57804e-41 1440 21120 4.03235 99.6312 130.479 234.195 234.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1120 0.001024 4096 4.58617e-41 1440 21024 4.03251 83.1376 130.581 217.802 217.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1120 0.001024 4096 4.58014e-41 1440 20736 4.00986 78.1033 129.551 211.716 211.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1120 0.001024 4096 4.56109e-41 1440 21300 4.04995 141.666 131.027 276.797 276.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1120 0.001024 4096 4.5758e-41 1440 21200 4.0464 100.939 131.032 236.067 236.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1120 0.001024 4096 4.57286e-41 1440 21000 4.01686 87.2147 130.503 221.785 221.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1120 0.001024 4096 4.58084e-41 1440 20800 4.02026 79.9275 129.966 213.966 214.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1120 0.001024 4096 4.56501e-41 1440 21376 4.05645 118.99 130.974 254.071 254.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1120 0.001024 4096 4.58477e-41 1440 21312 4.05114 77.2475 130.818 212.169 212.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1120 0.001024 4096 4.58295e-41 1440 21312 4.05504 67.3033 131.096 202.506 202.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1120 0.001024 4096 4.57033e-41 1440 21360 4.04842 113.64 131.038 248.779 248.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1120 0.001024 4096 4.58995e-41 1440 21280 4.04624 77.6281 130.847 212.575 212.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1120 0.001024 4096 4.58981e-41 1440 21240 4.04474 65.2453 130.711 200.053 200.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1120 0.001024 4096 4.58519e-41 1440 21360 4.05715 154.235 131.099 289.443 289.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1120 0.001024 4096 4.55548e-41 1440 21312 4.05501 100.34 131.082 235.528 235.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1120 0.001024 4096 4.55786e-41 1440 21168 4.03053 82.8368 130.552 217.475 217.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1120 0.001024 4096 4.56823e-41 1440 21120 4.02976 70.5434 130.568 205.197 205.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1120 0.001024 4096 4.56081e-41 1440 21336 4.04685 145.563 131.014 280.677 280.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1120 0.001024 4096 4.56921e-41 1440 21280 4.04842 93.7759 131.017 228.893 228.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1120 0.001024 4096 4.56921e-41 1440 21168 4.03066 77.5225 130.694 212.3 212.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1120 0.001024 4096 4.57258e-41 1440 21056 4.02678 70.7928 130.287 205.159 205.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1120 0.001024 4096 4.58295e-41 1440 21312 4.05165 137.137 130.928 272.169 272.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1120 0.001024 4096 4.55997e-41 1440 21248 4.05152 92.3996 130.802 227.305 227.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1120 0.001024 4096 4.57958e-41 1440 21120 4.0313 77.1035 130.539 211.724 211.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1120 0.001024 4096 4.58253e-41 1440 20992 4.02477 69.5931 130.223 203.893 203.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1120 0.001024 4096 4.5716e-41 1440 21312 4.04675 137.762 130.844 272.706 272.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1120 0.001024 4096 4.58365e-41 1440 21168 4.03398 99.7331 130.547 234.367 234.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1120 0.001024 4096 4.58645e-41 1440 21168 4.04474 85.8652 130.972 220.934 220.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1120 0.001024 4096 4.58491e-41 1440 21024 4.03046 85.2368 130.539 219.86 219.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1120 0.001024 4096 4.58617e-41 1440 21280 4.04525 136.484 130.717 271.299 271.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1120 0.001024 4096 4.57552e-41 1440 21120 4.02912 100.866 130.262 235.209 235.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1120 0.001024 4096 4.5772e-41 1440 21120 4.04275 84.6214 130.71 219.425 219.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1120 0.001024 4096 4.57678e-41 1440 20800 4.01168 78.4732 129.528 212.064 212.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1120 0.001024 4096 4.56263e-41 1450 21376 4.05741 122.574 131.088 257.772 257.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1120 0.001024 4096 4.56277e-41 1450 21312 4.05078 80.9911 130.915 216.009 216.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1120 0.001024 4096 4.55828e-41 1450 21312 4.05997 68.2082 131.063 203.384 203.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1120 0.001024 4096 4.58631e-41 1450 21360 4.0561 115.418 131.153 250.677 250.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1120 0.001024 4096 4.56991e-41 1450 21280 4.05504 75.5405 130.928 210.576 210.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1120 0.001024 4096 4.55814e-41 1450 21240 4.05171 65.5401 130.83 200.475 200.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1120 0.001024 4096 4.56669e-41 1450 21120 4.03046 58.4562 130.397 192.934 192.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1120 0.001024 4096 4.56641e-41 1450 21360 4.05709 153.542 131.109 288.763 288.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1120 0.001024 4096 4.57524e-41 1450 21312 4.0576 99.1663 131.185 234.461 234.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1120 0.001024 4096 4.573e-41 1450 21168 4.03661 80.2821 130.694 215.066 215.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1120 0.001024 4096 4.57832e-41 1450 21120 4.03149 70.7481 130.692 205.524 205.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1120 0.001024 4096 4.56249e-41 1450 21336 4.0592 141.371 131.126 276.608 276.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1120 0.001024 4096 4.5566e-41 1450 21280 4.05398 94.5242 131.018 229.651 229.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1120 0.001024 4096 4.57454e-41 1450 21168 4.04403 76.8563 130.702 211.653 211.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1120 0.001024 4096 4.5566e-41 1450 21056 4.03078 70.6282 130.531 205.241 205.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1120 0.001024 4096 4.56543e-41 1450 21312 4.05232 140.037 130.916 275.057 275.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1120 0.001024 4096 4.56907e-41 1450 21248 4.0529 91.5046 131.045 226.655 226.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1120 0.001024 4096 4.57986e-41 1450 21120 4.03046 78.9405 130.57 213.592 213.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1120 0.001024 4096 4.58575e-41 1450 20992 4.03059 70.3754 131.504 205.963 206.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1120 0.001024 4096 4.56417e-41 1450 21312 4.06294 145.447 131.045 280.609 280.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1120 0.001024 4096 4.56025e-41 1450 21168 4.03251 104.657 130.572 239.313 239.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1120 0.001024 4096 4.58042e-41 1450 21168 4.05914 86.5516 131.051 221.715 221.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1120 0.001024 4096 4.56949e-41 1450 21024 4.0344 84.7544 130.541 219.381 219.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1120 0.001024 4096 4.56991e-41 1450 20880 4.03088 76.0195 130.206 210.308 210.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1120 0.001024 4096 4.55856e-41 1450 21280 4.05504 139.621 130.832 274.559 274.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1120 0.001024 4096 4.55646e-41 1450 21120 4.0312 99.6347 130.398 234.114 234.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1120 0.001024 4096 4.56627e-41 1450 21120 4.05437 84.1954 130.938 219.239 219.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1120 0.001024 4096 4.57258e-41 1450 20800 4.01558 77.2734 129.655 210.999 211.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1120 0.001024 4096 4.57314e-41 1450 20800 4.02448 78.1082 130.082 212.265 212.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1120 0.001024 4096 4.56753e-41 1440 21376 4.05504 114.207 130.962 249.274 249.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1120 0.001024 4096 4.57916e-41 1440 21312 4.05136 76.9413 130.775 211.822 211.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1120 0.001024 4096 4.56921e-41 1440 21312 4.0504 63.4069 131.088 198.596 198.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1120 0.001024 4096 4.55954e-41 1440 21248 4.05107 56.6559 130.804 191.563 191.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1120 0.001024 4096 4.57972e-41 1440 21360 4.05283 152.502 131.04 287.648 287.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1120 0.001024 4096 4.58084e-41 1440 21280 4.04259 97.6035 130.815 232.511 232.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1120 0.001024 4096 4.58589e-41 1440 21240 4.04765 81.9857 130.838 216.922 216.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1120 0.001024 4096 4.58953e-41 1440 21120 4.02621 69.5132 130.401 203.994 204.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1120 0.001024 4096 4.56893e-41 1440 21360 4.05299 141.633 131.072 276.811 276.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1120 0.001024 4096 4.56277e-41 1440 21312 4.05472 92.1641 131.097 227.367 227.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1120 0.001024 4096 4.58589e-41 1440 21168 4.03069 76.9503 130.451 211.485 211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1120 0.001024 4096 4.56711e-41 1440 21120 4.02848 68.8108 130.581 203.473 203.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1120 0.001024 4096 4.56627e-41 1440 21120 4.04387 61.8808 130.814 196.793 196.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1120 0.001024 4096 4.57048e-41 1440 21336 4.04973 135.311 130.908 270.321 270.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1120 0.001024 4096 4.57328e-41 1440 21280 4.048 90.2001 130.884 225.183 225.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1120 0.001024 4096 4.57916e-41 1440 21168 4.03875 75.7714 130.682 210.546 210.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1120 0.001024 4096 4.56165e-41 1440 21056 4.02906 67.8781 130.382 202.344 202.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1120 0.001024 4096 4.56403e-41 1440 21000 4.02854 60.8796 130.394 195.353 195.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1120 0.001024 4096 4.55926e-41 1440 21312 4.05574 125.482 130.923 260.517 260.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1120 0.001024 4096 4.58309e-41 1440 21248 4.05078 87.497 130.803 222.405 222.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1120 0.001024 4096 4.55716e-41 1440 21120 4.0264 72.8323 130.475 207.386 207.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1120 0.001024 4096 4.58589e-41 1440 20992 4.03037 68.2287 130.094 202.407 202.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1120 0.001024 4096 4.58869e-41 1440 20800 4.00998 61.8639 129.552 195.476 195.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1120 0.001024 4096 4.57622e-41 1408 21440 4.05264 110.111 131.057 245.272 245.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1120 0.001024 4096 4.58561e-41 1408 21376 4.04973 74.9048 130.797 209.801 209.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1120 0.001024 4096 4.58757e-41 1408 21312 4.04045 63.2601 130.62 197.97 198.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1120 0.001024 4096 4.58028e-41 1408 21248 4.0328 53.9914 130.447 188.521 188.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1120 0.001024 4096 4.57048e-41 1408 21440 4.05501 145.794 131.01 280.91 280.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1120 0.001024 4096 4.58014e-41 1408 21360 4.05146 92.2635 130.811 227.175 227.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1120 0.001024 4096 4.57594e-41 1408 21360 4.05299 77.5656 131.114 212.785 212.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1120 0.001024 4096 4.57566e-41 1408 21280 4.05248 68.7268 130.795 203.626 203.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1120 0.001024 4096 4.57019e-41 1408 21200 4.02838 61.2909 130.579 195.95 196.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1120 0.001024 4096 4.58981e-41 1408 21408 4.05971 133.548 130.985 268.644 268.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1120 0.001024 4096 4.58855e-41 1408 21312 4.03866 86.6673 130.622 221.379 221.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1120 0.001024 4096 4.56781e-41 1408 21312 4.05299 72.8883 130.876 207.869 207.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1120 0.001024 4096 4.59093e-41 1408 21120 4.02723 66.1491 130.219 200.449 200.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1120 0.001024 4096 4.56291e-41 1408 21120 4.02637 58.6687 130.36 193.107 193.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1120 0.001024 4096 4.56613e-41 1408 21392 4.0545 128.037 130.946 263.089 263.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1120 0.001024 4096 4.58323e-41 1408 21280 4.03085 83.19 130.63 217.901 217.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1120 0.001024 4096 4.58323e-41 1408 21168 4.02176 70.7904 130.33 205.193 205.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1120 0.001024 4096 4.57692e-41 1408 21056 4.02371 64.0469 130.059 198.18 198.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1120 0.001024 4096 4.58127e-41 1408 21000 4.02176 56.8643 130.057 190.995 191.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1120 0.001024 4096 4.5716e-41 1408 21376 4.05283 124.383 130.812 259.3 259.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1120 0.001024 4096 4.56459e-41 1408 21248 4.03318 84.5775 130.445 219.108 219.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1120 0.001024 4096 4.55632e-41 1408 21120 4.0263 71.339 130.109 205.525 205.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1120 0.001024 4096 4.58491e-41 1408 20992 4.01818 65.5104 129.852 199.432 199.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1120 0.001024 4096 4.56375e-41 1408 21120 4.05171 62.1255 130.808 197.039 197.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1120 0.001024 4096 4.56949e-41 1408 20736 4.00435 57.956 129.07 191.081 191.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1120 0.001024 4096 4.56977e-41 1408 21472 4.05725 110.733 131.156 246 246.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1120 0.001024 4096 4.58505e-41 1408 21440 4.05606 121.2 131.044 256.351 256.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1120 0.001024 4096 4.55814e-41 1408 21376 4.04899 80.8555 130.899 215.857 215.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1120 0.001024 4096 4.55716e-41 1408 21312 4.03677 67.3736 130.716 202.181 202.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1120 0.001024 4096 4.56375e-41 1408 21248 4.03267 61.5793 130.418 196.083 196.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1120 0.001024 4096 4.57818e-41 1408 21280 4.04906 57.5287 130.89 192.52 192.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1120 0.001024 4096 4.56137e-41 1408 21120 4.02979 51.7038 130.2 185.984 186.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1120 0.001024 4096 4.56235e-41 1408 21056 4.02227 52.5251 130.057 186.655 186.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1120 0.001024 4096 4.56599e-41 1408 20992 4.01645 49.962 129.847 183.877 183.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1120 0.001024 4096 4.56417e-41 1440 21056 4.03053 49.1274 130.539 183.751 183.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1120 0.001024 4096 4.55646e-41 1408 21056 4.01984 48.0239 130.043 182.137 182.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1120 0.001024 4096 4.57538e-41 1450 21000 4.02765 47.7628 130.402 182.243 182.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1120 0.001024 4096 4.57902e-41 1440 21000 4.03021 47.7327 130.408 182.219 182.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1120 0.001024 4096 4.56725e-41 1408 21248 4.0289 54.5007 130.469 189.052 189.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1120 0.001024 4096 4.57174e-41 1408 20640 4.00074 74.5042 129.182 207.74 207.792
