<!--
/*************************************************************************
*
* Copyright © Microsoft Corporation. All rights reserved.
* Copyright © Broadcom Inc. All rights reserved.
* Licensed under the MIT License.
*
*************************************************************************/


!-->
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html lang="en">
<head>
  <meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
  <meta name="generator" content="Adobe GoLive 5">
  <title>CR_HUF_COMP</title>
</head>

<body>

<p>Generated on Wed Aug 15 06:10:35 2018</p>
<H1><a ID="Regs_Registers">CR_HUF_COMP Regs Registers</a></H1>
<A HREF="#CR_HUF_COMP Structures">Additional Data Structures</A><br>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="10%">Offset<br>(byte space)</th><th align="center" width="8%">Flags</th><th align="center" width="22%">Register Name </th><th align="center" width="60%">Description</th></tr>
  <tr><td align="center">0x0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_revision_config" >CR_HUF_COMP_revision_config</A></td><td>&nbsp;Revision read only register<br></td></tr>
  <tr><td align="center">0x4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_spare_config" >CR_HUF_COMP_spare_config</A></td><td>&nbsp;Spare configuration register<br></td></tr>
  <tr><td align="center">0x8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_prefix_adj" >CR_HUF_COMP_prefix_adj</A></td><td>&nbsp;Scheduler update prefix adjust register<br></td></tr>
  <tr><td align="center">0xc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_henc_huff_win_size_in_entries" >CR_HUF_COMP_henc_huff_win_size_in_entries</A></td><td>&nbsp;Huffman window size in 64-bit entires<br></td></tr>
  <tr><td align="center">0x10</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_henc_xp9_first_blk_thrsh" >CR_HUF_COMP_henc_xp9_first_blk_thrsh</A></td><td>&nbsp;XP9 first block size in bytes<br></td></tr>
  <tr><td align="center">0x14</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_SHORT_HT_CONFIG" >CR_HUF_COMP_SHORT_HT_CONFIG</A></td><td>&nbsp;Short Header Table Config<br></td></tr>
  <tr><td align="center">0x18</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_LONG_HT_CONFIG" >CR_HUF_COMP_LONG_HT_CONFIG</A></td><td>&nbsp;Long Header Table Config<br></td></tr>
  <tr><td align="center">0x1c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_ST_SHORT_HT_CONFIG" >CR_HUF_COMP_ST_SHORT_HT_CONFIG</A></td><td>&nbsp;Small table Short Header Table Config<br></td></tr>
  <tr><td align="center">0x20</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_ST_LONG_HT_CONFIG" >CR_HUF_COMP_ST_LONG_HT_CONFIG</A></td><td>&nbsp;Small table Long Header Table Config<br></td></tr>
  <tr><td align="center">0x24</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_XP9_DISABLE_MODES" >CR_HUF_COMP_XP9_DISABLE_MODES</A></td><td>&nbsp;XP9 Disable Encoding Mode Config<br></td></tr>
  <tr><td align="center">0x28</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_XP10_DISABLE_MODES" >CR_HUF_COMP_XP10_DISABLE_MODES</A></td><td>&nbsp;XP10 Disable Encoding Mode Config<br></td></tr>
  <tr><td align="center">0x2c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_DEFLATE_DISABLE_MODES" >CR_HUF_COMP_DEFLATE_DISABLE_MODES</A></td><td>&nbsp;Deflate Disable Encoding Mode Config<br></td></tr>
  <tr><td align="center">0x30</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_FORCE_BLOCK_STALL" >CR_HUF_COMP_FORCE_BLOCK_STALL</A></td><td>&nbsp;Spare configuration register<br></td></tr>
  <tr><td align="center">0x34</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_DISABLE_SUB_PIPE" >CR_HUF_COMP_DISABLE_SUB_PIPE</A></td><td>&nbsp;Disable Pipe 2 Config<br></td></tr>
  <tr><td align="center">0x38</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_DEBUG_CONTROL" >CR_HUF_COMP_DEBUG_CONTROL</A></td><td>&nbsp;Debug control Config<br></td></tr>
  <tr><td align="center">0x3c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_capability" >CR_HUF_COMP_out_ia_capability</A></td><td>&nbsp;OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x40</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_status" >CR_HUF_COMP_out_ia_status</A></td><td>&nbsp;OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x44</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_wdata_part0" >CR_HUF_COMP_out_ia_wdata_part0</A></td><td>&nbsp;OUT Indirect Access Write Data Register (OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x48</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_wdata_part1" >CR_HUF_COMP_out_ia_wdata_part1</A></td><td>&nbsp;OUT Indirect Access Write Data Register (OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x4c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_wdata_part2" >CR_HUF_COMP_out_ia_wdata_part2</A></td><td>&nbsp;OUT Indirect Access Write Data Register (OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x50</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_config" >CR_HUF_COMP_out_ia_config</A></td><td>&nbsp;OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x54</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_rdata_part0" >CR_HUF_COMP_out_ia_rdata_part0</A></td><td>&nbsp;OUT Indirect Access Read Data Register (OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x58</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_rdata_part1" >CR_HUF_COMP_out_ia_rdata_part1</A></td><td>&nbsp;OUT Indirect Access Read Data Register (OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x5c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_ia_rdata_part2" >CR_HUF_COMP_out_ia_rdata_part2</A></td><td>&nbsp;OUT Indirect Access Read Data Register (OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x60</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_im_config" >CR_HUF_COMP_out_im_config</A></td><td>&nbsp;OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x64</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_im_status" >CR_HUF_COMP_out_im_status</A></td><td>&nbsp;OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x68</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_out_im_read_done" >CR_HUF_COMP_out_im_read_done</A></td><td>&nbsp;OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x6c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_capability" >CR_HUF_COMP_sh_bl_ia_capability</A></td><td>&nbsp;SH_BL Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x70</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_status" >CR_HUF_COMP_sh_bl_ia_status</A></td><td>&nbsp;SH_BL Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x74</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_wdata_part0" >CR_HUF_COMP_sh_bl_ia_wdata_part0</A></td><td>&nbsp;SH_BL Indirect Access Write Data Register (SH_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0x78</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_wdata_part1" >CR_HUF_COMP_sh_bl_ia_wdata_part1</A></td><td>&nbsp;SH_BL Indirect Access Write Data Register (SH_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0x7c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_wdata_part2" >CR_HUF_COMP_sh_bl_ia_wdata_part2</A></td><td>&nbsp;SH_BL Indirect Access Write Data Register (SH_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0x80</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_config" >CR_HUF_COMP_sh_bl_ia_config</A></td><td>&nbsp;SH_BL Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x84</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_rdata_part0" >CR_HUF_COMP_sh_bl_ia_rdata_part0</A></td><td>&nbsp;SH_BL Indirect Access Read Data Register (SH_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0x88</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_rdata_part1" >CR_HUF_COMP_sh_bl_ia_rdata_part1</A></td><td>&nbsp;SH_BL Indirect Access Read Data Register (SH_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0x8c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_ia_rdata_part2" >CR_HUF_COMP_sh_bl_ia_rdata_part2</A></td><td>&nbsp;SH_BL Indirect Access Read Data Register (SH_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0x90</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_im_config" >CR_HUF_COMP_sh_bl_im_config</A></td><td>&nbsp;SH_BL Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x94</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_im_status" >CR_HUF_COMP_sh_bl_im_status</A></td><td>&nbsp;SH_BL Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x98</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_sh_bl_im_read_done" >CR_HUF_COMP_sh_bl_im_read_done</A></td><td>&nbsp;SH_BL Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x9c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_capability" >CR_HUF_COMP_lng_bl_ia_capability</A></td><td>&nbsp;LNG_BL Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0xa0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_status" >CR_HUF_COMP_lng_bl_ia_status</A></td><td>&nbsp;LNG_BL Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0xa4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_wdata_part0" >CR_HUF_COMP_lng_bl_ia_wdata_part0</A></td><td>&nbsp;LNG_BL Indirect Access Write Data Register (LNG_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0xa8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_wdata_part1" >CR_HUF_COMP_lng_bl_ia_wdata_part1</A></td><td>&nbsp;LNG_BL Indirect Access Write Data Register (LNG_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0xac</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_wdata_part2" >CR_HUF_COMP_lng_bl_ia_wdata_part2</A></td><td>&nbsp;LNG_BL Indirect Access Write Data Register (LNG_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0xb0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_config" >CR_HUF_COMP_lng_bl_ia_config</A></td><td>&nbsp;LNG_BL Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0xb4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_rdata_part0" >CR_HUF_COMP_lng_bl_ia_rdata_part0</A></td><td>&nbsp;LNG_BL Indirect Access Read Data Register (LNG_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0xb8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_rdata_part1" >CR_HUF_COMP_lng_bl_ia_rdata_part1</A></td><td>&nbsp;LNG_BL Indirect Access Read Data Register (LNG_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0xbc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_ia_rdata_part2" >CR_HUF_COMP_lng_bl_ia_rdata_part2</A></td><td>&nbsp;LNG_BL Indirect Access Read Data Register (LNG_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0xc0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_im_config" >CR_HUF_COMP_lng_bl_im_config</A></td><td>&nbsp;LNG_BL Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0xc4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_im_status" >CR_HUF_COMP_lng_bl_im_status</A></td><td>&nbsp;LNG_BL Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0xc8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_lng_bl_im_read_done" >CR_HUF_COMP_lng_bl_im_read_done</A></td><td>&nbsp;LNG_BL Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0xcc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_capability" >CR_HUF_COMP_st_sh_bl_ia_capability</A></td><td>&nbsp;ST_SH_BL Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0xd0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_status" >CR_HUF_COMP_st_sh_bl_ia_status</A></td><td>&nbsp;ST_SH_BL Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0xd4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_wdata_part0" >CR_HUF_COMP_st_sh_bl_ia_wdata_part0</A></td><td>&nbsp;ST_SH_BL Indirect Access Write Data Register (ST_SH_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0xd8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_wdata_part1" >CR_HUF_COMP_st_sh_bl_ia_wdata_part1</A></td><td>&nbsp;ST_SH_BL Indirect Access Write Data Register (ST_SH_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0xdc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_wdata_part2" >CR_HUF_COMP_st_sh_bl_ia_wdata_part2</A></td><td>&nbsp;ST_SH_BL Indirect Access Write Data Register (ST_SH_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0xe0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_config" >CR_HUF_COMP_st_sh_bl_ia_config</A></td><td>&nbsp;ST_SH_BL Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0xe4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_rdata_part0" >CR_HUF_COMP_st_sh_bl_ia_rdata_part0</A></td><td>&nbsp;ST_SH_BL Indirect Access Read Data Register (ST_SH_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0xe8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_rdata_part1" >CR_HUF_COMP_st_sh_bl_ia_rdata_part1</A></td><td>&nbsp;ST_SH_BL Indirect Access Read Data Register (ST_SH_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0xec</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_ia_rdata_part2" >CR_HUF_COMP_st_sh_bl_ia_rdata_part2</A></td><td>&nbsp;ST_SH_BL Indirect Access Read Data Register (ST_SH_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0xf0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_im_config" >CR_HUF_COMP_st_sh_bl_im_config</A></td><td>&nbsp;ST_SH_BL Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0xf4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_im_status" >CR_HUF_COMP_st_sh_bl_im_status</A></td><td>&nbsp;ST_SH_BL Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0xf8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_sh_bl_im_read_done" >CR_HUF_COMP_st_sh_bl_im_read_done</A></td><td>&nbsp;ST_SH_BL Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0xfc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_capability" >CR_HUF_COMP_st_lng_bl_ia_capability</A></td><td>&nbsp;ST_LNG_BL Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x100</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_status" >CR_HUF_COMP_st_lng_bl_ia_status</A></td><td>&nbsp;ST_LNG_BL Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x104</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_wdata_part0" >CR_HUF_COMP_st_lng_bl_ia_wdata_part0</A></td><td>&nbsp;ST_LNG_BL Indirect Access Write Data Register (ST_LNG_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0x108</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_wdata_part1" >CR_HUF_COMP_st_lng_bl_ia_wdata_part1</A></td><td>&nbsp;ST_LNG_BL Indirect Access Write Data Register (ST_LNG_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0x10c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_wdata_part2" >CR_HUF_COMP_st_lng_bl_ia_wdata_part2</A></td><td>&nbsp;ST_LNG_BL Indirect Access Write Data Register (ST_LNG_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0x110</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_config" >CR_HUF_COMP_st_lng_bl_ia_config</A></td><td>&nbsp;ST_LNG_BL Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x114</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_rdata_part0" >CR_HUF_COMP_st_lng_bl_ia_rdata_part0</A></td><td>&nbsp;ST_LNG_BL Indirect Access Read Data Register (ST_LNG_BL_Part0_t)<br></td></tr>
  <tr><td align="center">0x118</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_rdata_part1" >CR_HUF_COMP_st_lng_bl_ia_rdata_part1</A></td><td>&nbsp;ST_LNG_BL Indirect Access Read Data Register (ST_LNG_BL_Part1_t)<br></td></tr>
  <tr><td align="center">0x11c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_ia_rdata_part2" >CR_HUF_COMP_st_lng_bl_ia_rdata_part2</A></td><td>&nbsp;ST_LNG_BL Indirect Access Read Data Register (ST_LNG_BL_Part2_t)<br></td></tr>
  <tr><td align="center">0x120</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_im_config" >CR_HUF_COMP_st_lng_bl_im_config</A></td><td>&nbsp;ST_LNG_BL Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x124</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_im_status" >CR_HUF_COMP_st_lng_bl_im_status</A></td><td>&nbsp;ST_LNG_BL Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x128</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_st_lng_bl_im_read_done" >CR_HUF_COMP_st_lng_bl_im_read_done</A></td><td>&nbsp;ST_LNG_BL Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x130</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_SM_IN_TLV_Parse_Action_0" >CR_HUF_COMP_SM_IN_TLV_Parse_Action_0</A></td><td>&nbsp;TLV Parse Action 0<br></td></tr>
  <tr><td align="center">0x134</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_SM_IN_TLV_Parse_Action_1" >CR_HUF_COMP_SM_IN_TLV_Parse_Action_1</A></td><td>&nbsp;TLV Parse Action 1<br></td></tr>
  <tr><td align="center">0x13c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_SA_OUT_TLV_Parse_Action_0" >CR_HUF_COMP_SA_OUT_TLV_Parse_Action_0</A></td><td>&nbsp;TLV Parse Action 0<br></td></tr>
  <tr><td align="center">0x140</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_SA_OUT_TLV_Parse_Action_1" >CR_HUF_COMP_SA_OUT_TLV_Parse_Action_1</A></td><td>&nbsp;TLV Parse Action 1<br></td></tr>
  <tr><td align="center">0x144</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_short_rebuild_limit_count_a" >CR_HUF_COMP_short_rebuild_limit_count_a</A></td><td>&nbsp;Short rebuild limit<br></td></tr>
  <tr><td align="center">0x14c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_long_rebuild_limit_count_a" >CR_HUF_COMP_long_rebuild_limit_count_a</A></td><td>&nbsp;Long rebuild limit<br></td></tr>
  <tr><td align="center">0x154</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_short_st_rebuild_limit_count_a" >CR_HUF_COMP_short_st_rebuild_limit_count_a</A></td><td>&nbsp;Short St rebuild limit<br></td></tr>
  <tr><td align="center">0x15c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_long_st_rebuild_limit_count_a" >CR_HUF_COMP_long_st_rebuild_limit_count_a</A></td><td>&nbsp;Long St rebuild limit<br></td></tr>
  <tr><td align="center">0x164</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_short_rebuild_count_a" >CR_HUF_COMP_short_rebuild_count_a</A></td><td>&nbsp;Short rebuild<br></td></tr>
  <tr><td align="center">0x16c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_long_rebuild_count_a" >CR_HUF_COMP_long_rebuild_count_a</A></td><td>&nbsp;Long rebuild<br></td></tr>
  <tr><td align="center">0x174</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_short_st_rebuild_count_a" >CR_HUF_COMP_short_st_rebuild_count_a</A></td><td>&nbsp;Short St rebuild<br></td></tr>
  <tr><td align="center">0x17c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_long_st_rebuild_count_a" >CR_HUF_COMP_long_st_rebuild_count_a</A></td><td>&nbsp;Long St rebuild<br></td></tr>
  <tr><td align="center">0x188</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_MONITOR" >CR_HUF_COMP_BIMC_MONITOR</A></td><td>&nbsp;Interrupt Event Register<br></td></tr>
  <tr><td align="center">0x18c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_MONITOR_MASK" >CR_HUF_COMP_BIMC_MONITOR_MASK</A></td><td>&nbsp;BIMC Interrupt Mask Register<br></td></tr>
  <tr><td align="center">0x190</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT" >CR_HUF_COMP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting an uncorrectable ECC error.<br></td></tr>
  <tr><td align="center">0x194</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_ECC_CORRECTABLE_ERROR_CNT" >CR_HUF_COMP_BIMC_ECC_CORRECTABLE_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting a correctable ECC error.<br></td></tr>
  <tr><td align="center">0x198</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_PARITY_ERROR_CNT" >CR_HUF_COMP_BIMC_PARITY_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting a parity error.<br></td></tr>
  <tr><td align="center">0x19c</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_GLOBAL_CONFIG" >CR_HUF_COMP_BIMC_GLOBAL_CONFIG</A></td><td>&nbsp;Main configuration register for BIMC Master. Reset, ECC polling, Timer, and mem init<br></td></tr>
  <tr><td align="center">0x1a0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_MEMID" >CR_HUF_COMP_BIMC_MEMID</A></td><td>&nbsp;Reports the last/max memid on the BIMC memory chain. Value is typically equivalent to the number of memories.<br></td></tr>
  <tr><td align="center">0x1a4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_ECCPAR_DEBUG" >CR_HUF_COMP_BIMC_ECCPAR_DEBUG</A></td><td>&nbsp;Control data integrity errors<br></td></tr>
  <tr><td align="center">0x1a8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_CMD2" >CR_HUF_COMP_BIMC_CMD2</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1ac</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_CMD1" >CR_HUF_COMP_BIMC_CMD1</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1b0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_CMD0" >CR_HUF_COMP_BIMC_CMD0</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1b4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_RXCMD2" >CR_HUF_COMP_BIMC_RXCMD2</A></td><td>&nbsp;Command received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1b8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_RXCMD1" >CR_HUF_COMP_BIMC_RXCMD1</A></td><td>&nbsp;Command received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1bc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_RXCMD0" >CR_HUF_COMP_BIMC_RXCMD0</A></td><td>&nbsp;Command received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1c0</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_RXRSP2" >CR_HUF_COMP_BIMC_RXRSP2</A></td><td>&nbsp;Response [71:64] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1c4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_RXRSP1" >CR_HUF_COMP_BIMC_RXRSP1</A></td><td>&nbsp;Response [63:32] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1c8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_RXRSP0" >CR_HUF_COMP_BIMC_RXRSP0</A></td><td>&nbsp;Response [31:0] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1cc</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_POLLRSP2" >CR_HUF_COMP_BIMC_POLLRSP2</A></td><td>&nbsp;ECC/parity error polling response [71:64] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1d0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_POLLRSP1" >CR_HUF_COMP_BIMC_POLLRSP1</A></td><td>&nbsp;ECC/parity error polling response [63:32] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1d4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_POLLRSP0" >CR_HUF_COMP_BIMC_POLLRSP0</A></td><td>&nbsp;ECC/parity polling response [31:0] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x1d8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_DBGCMD2" >CR_HUF_COMP_BIMC_DBGCMD2</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll<br></td></tr>
  <tr><td align="center">0x1dc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_DBGCMD1" >CR_HUF_COMP_BIMC_DBGCMD1</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll<br></td></tr>
  <tr><td align="center">0x1e0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_HUF_COMP_BIMC_DBGCMD0" >CR_HUF_COMP_BIMC_DBGCMD0</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll<br></td></tr>
  <tr><td align="center">0x1e8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_HUF_COMP_GZIP_OS" >CR_HUF_COMP_GZIP_OS</A></td><td>&nbsp;GZIP Frame Header OS Field Config<br></td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p>
  <b><a ID="CR_HUF_COMP_revision_config">CR_HUF_COMP_revision_config - Revision read only register</a></b><br>
  Offset (byte space) = 32'h0<br>
  Verilog Macro Address = `CR_HUF_COMP_REVISION_CONFIG<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;revid</td><td align="left">Revision control register.<br>Connect to TIE cells in order to change<br>via 1 layer metal spin.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_spare_config">CR_HUF_COMP_spare_config - Spare configuration register</a></b><br>
  Offset (byte space) = 32'h4<br>
  Verilog Macro Address = `CR_HUF_COMP_SPARE_CONFIG<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;spare</td><td align="left">Spare control register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_prefix_adj">CR_HUF_COMP_prefix_adj - Scheduler update prefix adjust register</a></b><br>
  Offset (byte space) = 32'h8<br>
  Verilog Macro Address = `CR_HUF_COMP_PREFIX_ADJ<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxx00<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;prefix_adjust</td><td align="left">Scheduler update bytes_in adjustment value when Prefix data is present<br>0 = no adjust<br>1 = +256 byte adjust<br>2 = +512 byte adjust<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_henc_huff_win_size_in_entries">CR_HUF_COMP_henc_huff_win_size_in_entries - Huffman window size in 64-bit entires</a></b><br>
  Offset (byte space) = 32'hc<br>
  Verilog Macro Address = `CR_HUF_COMP_HENC_HUFF_WIN_SIZE_IN_ENTRIES<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_x0100000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;num_entries</td><td align="left">Huffman block size in symbol queue entries<br>Reset value is <i>8192</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_henc_xp9_first_blk_thrsh">CR_HUF_COMP_henc_xp9_first_blk_thrsh - XP9 first block size in bytes</a></b><br>
  Offset (byte space) = 32'h10<br>
  Verilog Macro Address = `CR_HUF_COMP_HENC_XP9_FIRST_BLK_THRSH<br>
  Reset Value = 32'bxxxxxxxx_x0000000_00100000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;num_bytes</td><td align="left">XP9 first block threshold in bytes<br>Reset value is <i>8192</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_SHORT_HT_CONFIG">CR_HUF_COMP_SHORT_HT_CONFIG - Short Header Table Config</a></b><br>
  Offset (byte space) = 32'h14<br>
  Verilog Macro Address = `CR_HUF_COMP_SHORT_HT_CONFIG<br>
  Reset Value = 32'bxxxxxxxx_x0111111_01111111_11111000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;deflate_max_code_length</td><td align="left">Maximum code length for deflate<br>Reset value is <i>15</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:13</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp_max_code_length</td><td align="left">Maximum code length for xp<br>Reset value is <i>27</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12:03</td><td valign="top"></td><td align="left" valign="top">&nbsp;max_rebuild_limit</td><td align="left">Maximum number of rebuilds<br>Reset value is <i>1023</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;force_rebuild</td><td align="left">Force rebuild<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_LONG_HT_CONFIG">CR_HUF_COMP_LONG_HT_CONFIG - Long Header Table Config</a></b><br>
  Offset (byte space) = 32'h18<br>
  Verilog Macro Address = `CR_HUF_COMP_LONG_HT_CONFIG<br>
  Reset Value = 32'bxxxxxxxx_x0111111_01111111_11111000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;deflate_max_code_length</td><td align="left">Maximum code length for deflate<br>Reset value is <i>15</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:13</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp_max_code_length</td><td align="left">Maximum code length for xp<br>Reset value is <i>27</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12:03</td><td valign="top"></td><td align="left" valign="top">&nbsp;max_rebuild_limit</td><td align="left">Maximum number of rebuilds<br>Reset value is <i>1023</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;force_rebuild</td><td align="left">Force rebuild<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_ST_SHORT_HT_CONFIG">CR_HUF_COMP_ST_SHORT_HT_CONFIG - Small table Short Header Table Config</a></b><br>
  Offset (byte space) = 32'h1c<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SHORT_HT_CONFIG<br>
  Reset Value = 32'bxxxxxxxx_xxx01111_00011111_11111000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:21</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:17</td><td valign="top"></td><td align="left" valign="top">&nbsp;deflate_max_code_length</td><td align="left">Maximum code length for small table deflate<br>Reset value is <i>7</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">16:13</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp_max_code_length</td><td align="left">Maximum code length for small table xp<br>Reset value is <i>8</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12:03</td><td valign="top"></td><td align="left" valign="top">&nbsp;max_rebuild_limit</td><td align="left">Maximum number of rebuilds<br>Reset value is <i>1023</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;force_rebuild</td><td align="left">Force rebuild<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_ST_LONG_HT_CONFIG">CR_HUF_COMP_ST_LONG_HT_CONFIG - Small table Long Header Table Config</a></b><br>
  Offset (byte space) = 32'h20<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LONG_HT_CONFIG<br>
  Reset Value = 32'bxxxxxxxx_xxx01111_00011111_11111000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:21</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:17</td><td valign="top"></td><td align="left" valign="top">&nbsp;deflate_max_code_length</td><td align="left">Maximum code length for small table deflate<br>Reset value is <i>7</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">16:13</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp_max_code_length</td><td align="left">Maximum code length for small table xp<br>Reset value is <i>8</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12:03</td><td valign="top"></td><td align="left" valign="top">&nbsp;max_rebuild_limit</td><td align="left">Maximum number of rebuilds<br>Reset value is <i>1023</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;force_rebuild</td><td align="left">Force rebuild<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_XP9_DISABLE_MODES">CR_HUF_COMP_XP9_DISABLE_MODES - XP9 Disable Encoding Mode Config</a></b><br>
  Offset (byte space) = 32'h24<br>
  Verilog Macro Address = `CR_HUF_COMP_XP9_DISABLE_MODES<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxx000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:03</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp9_disable_raw</td><td align="left">Disable raw encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp9_disable_ret</td><td align="left">Disable retrospective encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp9_disable_sim</td><td align="left">Disable simple encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_XP10_DISABLE_MODES">CR_HUF_COMP_XP10_DISABLE_MODES - XP10 Disable Encoding Mode Config</a></b><br>
  Offset (byte space) = 32'h28<br>
  Verilog Macro Address = `CR_HUF_COMP_XP10_DISABLE_MODES<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxx0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp10_disable_pre</td><td align="left">Disable predetermined encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp10_disable_raw</td><td align="left">Disable raw encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp10_disable_ret</td><td align="left">Disable retrospective encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;xp10_disable_sim</td><td align="left">Disable simple encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_DEFLATE_DISABLE_MODES">CR_HUF_COMP_DEFLATE_DISABLE_MODES - Deflate Disable Encoding Mode Config</a></b><br>
  Offset (byte space) = 32'h2c<br>
  Verilog Macro Address = `CR_HUF_COMP_DEFLATE_DISABLE_MODES<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxx0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;df_disable_sim</td><td align="left">Disable simple encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;df_disable_raw</td><td align="left">Disable raw encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;df_disable_ret</td><td align="left">Disable retrospective encode mode<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;df_reserved</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_FORCE_BLOCK_STALL">CR_HUF_COMP_FORCE_BLOCK_STALL - Spare configuration register</a></b><br>
  Offset (byte space) = 32'h30<br>
  Verilog Macro Address = `CR_HUF_COMP_FORCE_BLOCK_STALL<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;sq_sm_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_st_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;st_tw_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;tw_tb_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;tb_is_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;is_sc_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;sc_sm_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sm_lz77_stall</td><td align="left">Spare config register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_DISABLE_SUB_PIPE">CR_HUF_COMP_DISABLE_SUB_PIPE - Disable Pipe 2 Config</a></b><br>
  Offset (byte space) = 32'h34<br>
  Verilog Macro Address = `CR_HUF_COMP_DISABLE_SUB_PIPE<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxx0<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;disable_second_pipe</td><td align="left">Disable pipe 2 for both long and short paths<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_DEBUG_CONTROL">CR_HUF_COMP_DEBUG_CONTROL - Debug control Config</a></b><br>
  Offset (byte space) = 32'h38<br>
  Verilog Macro Address = `CR_HUF_COMP_DEBUG_CONTROL<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxx0<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ism_on</td><td align="left">Debug ISM active. Note that ISM can backpressure and hence not debug at line rate.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_capability">CR_HUF_COMP_out_ia_capability - OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h3c<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_status">CR_HUF_COMP_out_ia_status - OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h40<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The OUT indirect access status register is used to provide<br>information about OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_wdata_part0">CR_HUF_COMP_out_ia_wdata_part0 - OUT Indirect Access Write Data Register (OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h44<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_wdata_part1">CR_HUF_COMP_out_ia_wdata_part1 - OUT Indirect Access Write Data Register (OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h48<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_wdata_part2">CR_HUF_COMP_out_ia_wdata_part2 - OUT Indirect Access Write Data Register (OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h4c<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_config">CR_HUF_COMP_out_ia_config - OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h50<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The OUT indirect access config register is used to initiate<br>read/write accesses to the OUT table. The data to be written<br>is provided via the OUT_IA_WData register(s). Read<br>data is returned via the OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_rdata_part0">CR_HUF_COMP_out_ia_rdata_part0 - OUT Indirect Access Read Data Register (OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h54<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_rdata_part1">CR_HUF_COMP_out_ia_rdata_part1 - OUT Indirect Access Read Data Register (OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h58<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_ia_rdata_part2">CR_HUF_COMP_out_ia_rdata_part2 - OUT Indirect Access Read Data Register (OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h5c<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_im_config">CR_HUF_COMP_out_im_config - OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h60<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_im_status">CR_HUF_COMP_out_im_status - OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h64<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_out_im_read_done">CR_HUF_COMP_out_im_read_done - OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h68<br>
  Verilog Macro Address = `CR_HUF_COMP_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_capability">CR_HUF_COMP_sh_bl_ia_capability - SH_BL Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h6c<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The SH_BL indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to SH_BL Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_status">CR_HUF_COMP_sh_bl_ia_status - SH_BL Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h70<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxxx_10001111<br>
  Access = RO (32-bit only)<br>
</p>
The SH_BL indirect access status register is used to provide<br>information about SH_BL indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 143<br>indicating a memory with 144 entries.<br>Reset value is <i>143</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_wdata_part0">CR_HUF_COMP_sh_bl_ia_wdata_part0 - SH_BL Indirect Access Write Data Register (SH_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'h74<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_wdata_part1">CR_HUF_COMP_sh_bl_ia_wdata_part1 - SH_BL Indirect Access Write Data Register (SH_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'h78<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_wdata_part2">CR_HUF_COMP_sh_bl_ia_wdata_part2 - SH_BL Indirect Access Write Data Register (SH_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'h7c<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_config">CR_HUF_COMP_sh_bl_ia_config - SH_BL Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h80<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The SH_BL indirect access config register is used to initiate<br>read/write accesses to the SH_BL table. The data to be written<br>is provided via the SH_BL_IA_WData register(s). Read<br>data is returned via the SH_BL_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>SH_BL table has 144 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_rdata_part0">CR_HUF_COMP_sh_bl_ia_rdata_part0 - SH_BL Indirect Access Read Data Register (SH_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'h84<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_rdata_part1">CR_HUF_COMP_sh_bl_ia_rdata_part1 - SH_BL Indirect Access Read Data Register (SH_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'h88<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_ia_rdata_part2">CR_HUF_COMP_sh_bl_ia_rdata_part2 - SH_BL Indirect Access Read Data Register (SH_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'h8c<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_im_config">CR_HUF_COMP_sh_bl_im_config - SH_BL Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h90<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxxxx_10010000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>144</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_im_status">CR_HUF_COMP_sh_bl_im_status - SH_BL Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h94<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_sh_bl_im_read_done">CR_HUF_COMP_sh_bl_im_read_done - SH_BL Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h98<br>
  Verilog Macro Address = `CR_HUF_COMP_SH_BL_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_capability">CR_HUF_COMP_lng_bl_ia_capability - LNG_BL Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h9c<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The LNG_BL indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to LNG_BL Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_status">CR_HUF_COMP_lng_bl_ia_status - LNG_BL Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'ha0<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxxx_xx111101<br>
  Access = RO (32-bit only)<br>
</p>
The LNG_BL indirect access status register is used to provide<br>information about LNG_BL indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 61<br>indicating a memory with 62 entries.<br>Reset value is <i>61</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_wdata_part0">CR_HUF_COMP_lng_bl_ia_wdata_part0 - LNG_BL Indirect Access Write Data Register (LNG_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'ha4<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_wdata_part1">CR_HUF_COMP_lng_bl_ia_wdata_part1 - LNG_BL Indirect Access Write Data Register (LNG_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'ha8<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_wdata_part2">CR_HUF_COMP_lng_bl_ia_wdata_part2 - LNG_BL Indirect Access Write Data Register (LNG_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'hac<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_config">CR_HUF_COMP_lng_bl_ia_config - LNG_BL Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'hb0<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
The LNG_BL indirect access config register is used to initiate<br>read/write accesses to the LNG_BL table. The data to be written<br>is provided via the LNG_BL_IA_WData register(s). Read<br>data is returned via the LNG_BL_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>LNG_BL table has 62 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_rdata_part0">CR_HUF_COMP_lng_bl_ia_rdata_part0 - LNG_BL Indirect Access Read Data Register (LNG_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'hb4<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_rdata_part1">CR_HUF_COMP_lng_bl_ia_rdata_part1 - LNG_BL Indirect Access Read Data Register (LNG_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'hb8<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_ia_rdata_part2">CR_HUF_COMP_lng_bl_ia_rdata_part2 - LNG_BL Indirect Access Read Data Register (LNG_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'hbc<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_im_config">CR_HUF_COMP_lng_bl_im_config - LNG_BL Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'hc0<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxxxx_xx111110<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>62</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_im_status">CR_HUF_COMP_lng_bl_im_status - LNG_BL Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'hc4<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_lng_bl_im_read_done">CR_HUF_COMP_lng_bl_im_read_done - LNG_BL Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'hc8<br>
  Verilog Macro Address = `CR_HUF_COMP_LNG_BL_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_capability">CR_HUF_COMP_st_sh_bl_ia_capability - ST_SH_BL Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'hcc<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The ST_SH_BL indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to ST_SH_BL Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_status">CR_HUF_COMP_st_sh_bl_ia_status - ST_SH_BL Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'hd0<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxxx_xxxx1001<br>
  Access = RO (32-bit only)<br>
</p>
The ST_SH_BL indirect access status register is used to provide<br>information about ST_SH_BL indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 9<br>indicating a memory with 10 entries.<br>Reset value is <i>9</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_wdata_part0">CR_HUF_COMP_st_sh_bl_ia_wdata_part0 - ST_SH_BL Indirect Access Write Data Register (ST_SH_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'hd4<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_wdata_part1">CR_HUF_COMP_st_sh_bl_ia_wdata_part1 - ST_SH_BL Indirect Access Write Data Register (ST_SH_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'hd8<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_wdata_part2">CR_HUF_COMP_st_sh_bl_ia_wdata_part2 - ST_SH_BL Indirect Access Write Data Register (ST_SH_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'hdc<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_config">CR_HUF_COMP_st_sh_bl_ia_config - ST_SH_BL Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'he0<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_xxxx0000<br>
  Access = CFG (32-bit only)<br>
</p>
The ST_SH_BL indirect access config register is used to initiate<br>read/write accesses to the ST_SH_BL table. The data to be written<br>is provided via the ST_SH_BL_IA_WData register(s). Read<br>data is returned via the ST_SH_BL_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>ST_SH_BL table has 10 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_rdata_part0">CR_HUF_COMP_st_sh_bl_ia_rdata_part0 - ST_SH_BL Indirect Access Read Data Register (ST_SH_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'he4<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_rdata_part1">CR_HUF_COMP_st_sh_bl_ia_rdata_part1 - ST_SH_BL Indirect Access Read Data Register (ST_SH_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'he8<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_ia_rdata_part2">CR_HUF_COMP_st_sh_bl_ia_rdata_part2 - ST_SH_BL Indirect Access Read Data Register (ST_SH_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'hec<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_im_config">CR_HUF_COMP_st_sh_bl_im_config - ST_SH_BL Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'hf0<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxxxx_xxxx1010<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>10</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_im_status">CR_HUF_COMP_st_sh_bl_im_status - ST_SH_BL Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'hf4<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxxx_xxxx0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_sh_bl_im_read_done">CR_HUF_COMP_st_sh_bl_im_read_done - ST_SH_BL Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'hf8<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_SH_BL_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_capability">CR_HUF_COMP_st_lng_bl_ia_capability - ST_LNG_BL Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'hfc<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The ST_LNG_BL indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to ST_LNG_BL Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_status">CR_HUF_COMP_st_lng_bl_ia_status - ST_LNG_BL Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h100<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxxx_xxxx1001<br>
  Access = RO (32-bit only)<br>
</p>
The ST_LNG_BL indirect access status register is used to provide<br>information about ST_LNG_BL indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 9<br>indicating a memory with 10 entries.<br>Reset value is <i>9</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_wdata_part0">CR_HUF_COMP_st_lng_bl_ia_wdata_part0 - ST_LNG_BL Indirect Access Write Data Register (ST_LNG_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'h104<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_wdata_part1">CR_HUF_COMP_st_lng_bl_ia_wdata_part1 - ST_LNG_BL Indirect Access Write Data Register (ST_LNG_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'h108<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_wdata_part2">CR_HUF_COMP_st_lng_bl_ia_wdata_part2 - ST_LNG_BL Indirect Access Write Data Register (ST_LNG_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'h10c<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_config">CR_HUF_COMP_st_lng_bl_ia_config - ST_LNG_BL Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h110<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_xxxx0000<br>
  Access = CFG (32-bit only)<br>
</p>
The ST_LNG_BL indirect access config register is used to initiate<br>read/write accesses to the ST_LNG_BL table. The data to be written<br>is provided via the ST_LNG_BL_IA_WData register(s). Read<br>data is returned via the ST_LNG_BL_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>ST_LNG_BL table has 10 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_rdata_part0">CR_HUF_COMP_st_lng_bl_ia_rdata_part0 - ST_LNG_BL Indirect Access Read Data Register (ST_LNG_BL_Part0_t)</a></b><br>
  Offset (byte space) = 32'h114<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxx00000_00000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Control signals<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_data</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21</td><td valign="top"></td><td align="left" valign="top">&nbsp;build_error</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">20:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_rdata_part1">CR_HUF_COMP_st_lng_bl_ia_rdata_part1 - ST_LNG_BL Indirect Access Read Data Register (ST_LNG_BL_Part1_t)</a></b><br>
  Offset (byte space) = 32'h118<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, lower 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_3_0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_ia_rdata_part2">CR_HUF_COMP_st_lng_bl_ia_rdata_part2 - ST_LNG_BL Indirect Access Read Data Register (ST_LNG_BL_Part2_t)</a></b><br>
  Offset (byte space) = 32'h11c<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Lsb aligned, upper 4 bytewide bitlengths.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;bl_7_4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_im_config">CR_HUF_COMP_st_lng_bl_im_config - ST_LNG_BL Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h120<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxxxx_xxxx1010<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>10</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_im_status">CR_HUF_COMP_st_lng_bl_im_status - ST_LNG_BL Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h124<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxxx_xxxx0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_st_lng_bl_im_read_done">CR_HUF_COMP_st_lng_bl_im_read_done - ST_LNG_BL Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h128<br>
  Verilog Macro Address = `CR_HUF_COMP_ST_LNG_BL_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_SM_IN_TLV_Parse_Action_0">CR_HUF_COMP_SM_IN_TLV_Parse_Action_0 - TLV Parse Action 0</a></b><br>
  Offset (byte space) = 32'h130<br>
  Verilog Macro Address = `CR_HUF_COMP_SM_IN_TLV_PARSE_ACTION_0<br>
  Reset Value = 32'haaaa_aaaa<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_APP</td><td align="left">FRMD_INT_APP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_VM</td><td align="left">FRMD_USER_VM Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_PI64</td><td align="left">FRMD_USER_PI64 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_PI16</td><td align="left">FRMD_USER_PI16 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_NULL</td><td align="left">FRMD_USER_NULL Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;GUID</td><td align="left">GUID Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;CQE</td><td align="left">CQE Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;STAT</td><td align="left">STAT Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;LZ77</td><td align="left">LZ77 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;FTR</td><td align="left">FTR Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA</td><td align="left">DATA Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;PFD</td><td align="left">PFD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;PHD</td><td align="left">PHD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">KEY Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;CMD</td><td align="left">CMD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;RQE</td><td align="left">RQE Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_SM_IN_TLV_Parse_Action_1">CR_HUF_COMP_SM_IN_TLV_Parse_Action_1 - TLV Parse Action 1</a></b><br>
  Offset (byte space) = 32'h134<br>
  Verilog Macro Address = `CR_HUF_COMP_SM_IN_TLV_PARSE_ACTION_1<br>
  Reset Value = 32'h5555_56aa<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_9</td><td align="left">unused_9 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_8</td><td align="left">unused_8 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_7</td><td align="left">unused_7 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_6</td><td align="left">unused_6 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_5</td><td align="left">unused_5 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_4</td><td align="left">unused_4 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_3</td><td align="left">unused_3 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_2</td><td align="left">unused_2 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_1</td><td align="left">unused_1 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_0</td><td align="left">unused_0 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;AUX_CMD</td><td align="left">AUX_CMD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;CR_IV</td><td align="left">CR_IV Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA_UNK</td><td align="left">DATA_UNK Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_VM</td><td align="left">FRMD_INT_VM Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_LIP</td><td align="left">FRMD_INT_LIP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_SIP</td><td align="left">FRMD_INT_SIP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_SA_OUT_TLV_Parse_Action_0">CR_HUF_COMP_SA_OUT_TLV_Parse_Action_0 - TLV Parse Action 0</a></b><br>
  Offset (byte space) = 32'h13c<br>
  Verilog Macro Address = `CR_HUF_COMP_SA_OUT_TLV_PARSE_ACTION_0<br>
  Reset Value = 32'haaaa_aaaa<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_APP</td><td align="left">FRMD_INT_APP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_VM</td><td align="left">FRMD_USER_VM Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_PI64</td><td align="left">FRMD_USER_PI64 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_PI16</td><td align="left">FRMD_USER_PI16 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_NULL</td><td align="left">FRMD_USER_NULL Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;GUID</td><td align="left">GUID Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;CQE</td><td align="left">CQE Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;STAT</td><td align="left">STAT Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;LZ77</td><td align="left">LZ77 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;FTR</td><td align="left">FTR Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA</td><td align="left">DATA Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;PFD</td><td align="left">PFD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;PHD</td><td align="left">PHD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">KEY Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;CMD</td><td align="left">CMD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;RQE</td><td align="left">RQE Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_SA_OUT_TLV_Parse_Action_1">CR_HUF_COMP_SA_OUT_TLV_Parse_Action_1 - TLV Parse Action 1</a></b><br>
  Offset (byte space) = 32'h140<br>
  Verilog Macro Address = `CR_HUF_COMP_SA_OUT_TLV_PARSE_ACTION_1<br>
  Reset Value = 32'h5555_56aa<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_9</td><td align="left">unused_9 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_8</td><td align="left">unused_8 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_7</td><td align="left">unused_7 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_6</td><td align="left">unused_6 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_5</td><td align="left">unused_5 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_4</td><td align="left">unused_4 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_3</td><td align="left">unused_3 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_2</td><td align="left">unused_2 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_1</td><td align="left">unused_1 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_0</td><td align="left">unused_0 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;AUX_CMD</td><td align="left">AUX_CMD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;CR_IV</td><td align="left">CR_IV Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA_UNK</td><td align="left">DATA_UNK Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_VM</td><td align="left">FRMD_INT_VM Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_LIP</td><td align="left">FRMD_INT_LIP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_SIP</td><td align="left">FRMD_INT_SIP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_short_rebuild_limit_count_a">CR_HUF_COMP_short_rebuild_limit_count_a - Short rebuild limit</a></b><br>
  Offset (byte space) = 32'h144<br>
  Verilog Macro Address = `CR_HUF_COMP_SHORT_REBUILD_LIMIT_COUNT_A<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_short_rebuild_limit_hit_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_long_rebuild_limit_count_a">CR_HUF_COMP_long_rebuild_limit_count_a - Long rebuild limit</a></b><br>
  Offset (byte space) = 32'h14c<br>
  Verilog Macro Address = `CR_HUF_COMP_LONG_REBUILD_LIMIT_COUNT_A<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_long_rebuild_limit_hit_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_short_st_rebuild_limit_count_a">CR_HUF_COMP_short_st_rebuild_limit_count_a - Short St rebuild limit</a></b><br>
  Offset (byte space) = 32'h154<br>
  Verilog Macro Address = `CR_HUF_COMP_SHORT_ST_REBUILD_LIMIT_COUNT_A<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_short_st_rebuild_limit_hit_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_long_st_rebuild_limit_count_a">CR_HUF_COMP_long_st_rebuild_limit_count_a - Long St rebuild limit</a></b><br>
  Offset (byte space) = 32'h15c<br>
  Verilog Macro Address = `CR_HUF_COMP_LONG_ST_REBUILD_LIMIT_COUNT_A<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_long_st_rebuild_limit_hit_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_short_rebuild_count_a">CR_HUF_COMP_short_rebuild_count_a - Short rebuild</a></b><br>
  Offset (byte space) = 32'h164<br>
  Verilog Macro Address = `CR_HUF_COMP_SHORT_REBUILD_COUNT_A<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_short_rebuild_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_long_rebuild_count_a">CR_HUF_COMP_long_rebuild_count_a - Long rebuild</a></b><br>
  Offset (byte space) = 32'h16c<br>
  Verilog Macro Address = `CR_HUF_COMP_LONG_REBUILD_COUNT_A<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_long_rebuild_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_short_st_rebuild_count_a">CR_HUF_COMP_short_st_rebuild_count_a - Short St rebuild</a></b><br>
  Offset (byte space) = 32'h174<br>
  Verilog Macro Address = `CR_HUF_COMP_SHORT_ST_REBUILD_COUNT_A<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_short_st_rebuild_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_long_st_rebuild_count_a">CR_HUF_COMP_long_st_rebuild_count_a - Long St rebuild</a></b><br>
  Offset (byte space) = 32'h17c<br>
  Verilog Macro Address = `CR_HUF_COMP_LONG_ST_REBUILD_COUNT_A<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Indexed by %docenum he_long_st_rebuild_e%.<br>This register consists of the single field:<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;count</td><td align="left">Current count value. This is a read-only field. When read the<br>counter is automatically cleared. The count value saturates at<br>its maximum positive value.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_MONITOR">CR_HUF_COMP_BIMC_MONITOR - Interrupt Event Register</a></b><br>
  Offset (byte space) = 32'h188<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_MONITOR<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;unanswered_read</td><td align="left">Read command returned without response by any memories. Read<br>BIMC_RXCMD's to analyze what read_reg command went unanswered. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;rcv_invalid_opcode</td><td align="left">Opcode in received response frame is illegal. Corruption, or<br>slave operation error. Read BIMC_RXCMD's. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_chain_rcv_error</td><td align="left">Unrecognized BIMC chain command/data received. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_error</td><td align="left">Parity Error event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc_error</td><td align="left">Correctable ECC event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc_error</td><td align="left">Uncorrectable ECC event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_MONITOR_MASK">CR_HUF_COMP_BIMC_MONITOR_MASK - BIMC Interrupt Mask Register</a></b><br>
  Offset (byte space) = 32'h18c<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_MONITOR_MASK<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;unanswered_read</td><td align="left">Mask/Clear notification of unanswered read requests. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;rcv_invalid_opcode</td><td align="left">Mask/Clear illegal response frame Opcode interrupts. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_chain_rcv_error_enable</td><td align="left">Mask/Clear unrecognized BIMC chain command/data received. Deassert<br>after 1st complete frame sent following bimc_global_confic.soft_reset deassertion. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_error_enable</td><td align="left">Mask/Clear for Parity error event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc_error_enable</td><td align="left">Mask/Clear for Correctable ECC event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc_error_enable</td><td align="left">Mask/Clear for Uncorrectable ECC event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT">CR_HUF_COMP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT - Counter logging the number of polling events reporting an uncorrectable ECC error.</a></b><br>
  Offset (byte space) = 32'h190<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc</td><td align="left">Number of polling events reporting a new uncorrectable ECC error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_ECC_CORRECTABLE_ERROR_CNT">CR_HUF_COMP_BIMC_ECC_CORRECTABLE_ERROR_CNT - Counter logging the number of polling events reporting a correctable ECC error.</a></b><br>
  Offset (byte space) = 32'h194<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_ECC_CORRECTABLE_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc</td><td align="left">Number of polling events reporting a new correctable ECC error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_PARITY_ERROR_CNT">CR_HUF_COMP_BIMC_PARITY_ERROR_CNT - Counter logging the number of polling events reporting a parity error.</a></b><br>
  Offset (byte space) = 32'h198<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_PARITY_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_errors</td><td align="left">Number of polling events reporting a new parity error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_GLOBAL_CONFIG">CR_HUF_COMP_BIMC_GLOBAL_CONFIG - Main configuration register for BIMC Master. Reset, ECC polling, Timer, and mem init</a></b><br>
  Offset (byte space) = 32'h19c<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_GLOBAL_CONFIG<br>
  Reset Value = 32'h0000_0001<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;poll_ecc_par_timer</td><td align="left">Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.<br>Max of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC<br>frames 2x(2x73) or other commands may not get serviced. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;debug_write_en</td><td align="left">When this bit is set bimc_error_detection_cnt can be written. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;poll_ecc_par_error</td><td align="left">Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling<br>of the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_wr_init</td><td align="left">Write 1 to start the memory content initialization process for internal memories<br>that have this memory wrapper feature. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_mem_init_done</td><td align="left">This bit is set at the conclusion of memory ID assignment which starts after<br>reset deassertion. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;soft_reset</td><td align="left">Software sets this active high to instigate reset to the BIMC chain slaves.<br>User must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when<br>deasserting reset. rw<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_MEMID">CR_HUF_COMP_BIMC_MEMID - Reports the last/max memid on the BIMC memory chain. Value is typically equivalent to the number of memories.</a></b><br>
  Offset (byte space) = 32'h1a0<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_MEMID<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;max_memid</td><td align="left">Reports the last/max memid on the BIMC memory chain. Value is typically equivalent<br>to the number of memories. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_ECCPAR_DEBUG">CR_HUF_COMP_BIMC_ECCPAR_DEBUG - Control data integrity errors</a></b><br>
  Offset (byte space) = 32'h1a4<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_ECCPAR_DEBUG<br>
  Reset Value = 32'bxxx00000_00000000_00000000_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Write 1 then 0 to clear sent ack bit23 indicating transmission of ECCPAR_DEBUG contents to the memories.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;jabber_off</td><td align="left">Disable ECC or Parity error reporting of selected memory(s). Separate bits<br>for disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.<br>Memories with single disable use Bit[0]. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;sent</td><td align="left">Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.<br>Use this to check that SEND has taken place. w1tc<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;send</td><td align="left">Write 1 to initiate command transmission to the memories. Otherwise zero this<br>field if writing other fields. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;eccpar_disable</td><td align="left">Disable ECC or Parity of selected memory. Two bits to allow for separate write/read<br>disable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single<br>disable use Bit[0]. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;eccpar_corrupt</td><td align="left">cfg. 'b01:1-bit write side corrupt. 'b10:1-bit read side corrupt. 'b11:2-bit read side corrupt.<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory type to force data integrity error. rw<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;memaddr</td><td align="left">Memory id to execute the forced data integrity error. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_CMD2">CR_HUF_COMP_BIMC_CMD2 - Transmit command to memories on the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1a8<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_CMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxx000_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:11</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Write high then low to clear Sent Ack in bit9.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;sent</td><td align="left">Ack indicating transmission of CMD0/1/2 contents to<br>the memories. Use this to check that SEND has taken place. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;send</td><td align="left">Write 1 to initiate command transmission of CMD0/1/2 contents to the<br>memories. Otherwise zero this field if writing other fields. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction for memory. rw<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_CMD1">CR_HUF_COMP_BIMC_CMD1 - Transmit command to memories on the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1ac<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_CMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Indicate memory type the command is targetted at. cfg<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number to target. Value is typically greater than 0. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field to transmit. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_CMD0">CR_HUF_COMP_BIMC_CMD0 - Transmit command to memories on the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1b0<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_CMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field to transmit along BIMC memory chain. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_RXCMD2">CR_HUF_COMP_BIMC_RXCMD2 - Command received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1b4<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_RXCMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge rxcmd reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction for memory. ro<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_RXCMD1">CR_HUF_COMP_BIMC_RXCMD1 - Command received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1b8<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_RXCMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory type. ro<br>ENCODINGS =><br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number. Value is typically greater than 0. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field transmitted/returned. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_RXCMD0">CR_HUF_COMP_BIMC_RXCMD0 - Command received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1bc<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_RXCMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA</td><td align="left">Data field received from BIMC memory chain<br>Type: ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_RXRSP2">CR_HUF_COMP_BIMC_RXRSP2 - Response [71:64] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1c0<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_RXRSP2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge rxrsp reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [71:64] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_RXRSP1">CR_HUF_COMP_BIMC_RXRSP1 - Response [63:32] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1c4<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_RXRSP1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [63:32] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_RXRSP0">CR_HUF_COMP_BIMC_RXRSP0 - Response [31:0] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1c8<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_RXRSP0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [31:0] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_POLLRSP2">CR_HUF_COMP_BIMC_POLLRSP2 - ECC/parity error polling response [71:64] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1cc<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_POLLRSP2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge pollrsp reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [71:64] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_POLLRSP1">CR_HUF_COMP_BIMC_POLLRSP1 - ECC/parity error polling response [63:32] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1d0<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_POLLRSP1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [63:32] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_POLLRSP0">CR_HUF_COMP_BIMC_POLLRSP0 - ECC/parity polling response [31:0] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h1d4<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_POLLRSP0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [31:0] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_DBGCMD2">CR_HUF_COMP_BIMC_DBGCMD2 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll</a></b><br>
  Offset (byte space) = 32'h1d8<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_DBGCMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge dbgcmd reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction (should match transmitted value). ro<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_DBGCMD1">CR_HUF_COMP_BIMC_DBGCMD1 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll</a></b><br>
  Offset (byte space) = 32'h1dc<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_DBGCMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory-type field. ro<br>ENCODINGS =><br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number to target. Value is typically greater than 0. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field to transmit. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_BIMC_DBGCMD0">CR_HUF_COMP_BIMC_DBGCMD0 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll</a></b><br>
  Offset (byte space) = 32'h1e0<br>
  Verilog Macro Address = `CR_HUF_COMP_BIMC_DBGCMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field received from BIMC memory chain or<br>data field to transmit depending on context. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<p>
  <b><a ID="CR_HUF_COMP_GZIP_OS">CR_HUF_COMP_GZIP_OS - GZIP Frame Header OS Field Config</a></b><br>
  Offset (byte space) = 32'h1e8<br>
  Verilog Macro Address = `CR_HUF_COMP_GZIP_OS<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_00000011<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;gzip_os</td><td align="left">GZIP OS field<br>Reset value is <i>3</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_HUF_COMP Regs Table</A></p>
<H1><a ID="CR_HUF_COMP Structures">CR_HUF_COMP Structures</a></H1>
<table border=1 align="center" width="100%" cellpadding="0">
<tr bgcolor="#C0CFF0"><td align="center" width="4%"><b>Flags</b></td><td align="center" width="36%"><b>Structure Name </b></td><td align="center" width="60%"><b>Description</b></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_short_rebuild_limit_hit_Index_t Datatype" >CR_HUF_COMP_he_short_rebuild_limit_hit_Index_t</A></td><td valign="top">Enumeration of SHORT_REBUILD_LIMIT Counter Indices<br></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_long_rebuild_limit_hit_Index_t Datatype" >CR_HUF_COMP_he_long_rebuild_limit_hit_Index_t</A></td><td valign="top">Enumeration of LONG_REBUILD_LIMIT Counter Indices<br></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_short_st_rebuild_limit_hit_Index_t Datatype" >CR_HUF_COMP_he_short_st_rebuild_limit_hit_Index_t</A></td><td valign="top">Enumeration of SHORT_ST_REBUILD_LIMIT Counter Indices<br></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_long_st_rebuild_limit_hit_Index_t Datatype" >CR_HUF_COMP_he_long_st_rebuild_limit_hit_Index_t</A></td><td valign="top">Enumeration of LONG_ST_REBUILD_LIMIT Counter Indices<br></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_short_rebuild_Index_t Datatype" >CR_HUF_COMP_he_short_rebuild_Index_t</A></td><td valign="top">Enumeration of SHORT_REBUILD Counter Indices<br></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_long_rebuild_Index_t Datatype" >CR_HUF_COMP_he_long_rebuild_Index_t</A></td><td valign="top">Enumeration of LONG_REBUILD Counter Indices<br></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_short_st_rebuild_Index_t Datatype" >CR_HUF_COMP_he_short_st_rebuild_Index_t</A></td><td valign="top">Enumeration of SHORT_ST_REBUILD Counter Indices<br></td></tr>
  <tr><td valign="top"></td><td valign="top"><A HREF="#CR_HUF_COMP_he_long_st_rebuild_Index_t Datatype" >CR_HUF_COMP_he_long_st_rebuild_Index_t</A></td><td valign="top">Enumeration of LONG_ST_REBUILD Counter Indices<br></td></tr>
</table>
<p><b><a ID="CR_HUF_COMP_he_short_rebuild_limit_hit_Index_t Datatype">CR_HUF_COMP_he_short_rebuild_limit_hit_Index_t - Enumeration of SHORT_REBUILD_LIMIT Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>short_rebuild_limit</i><br>Counts number of events when Huffman Encoder short path hits tree rebuild limit. The limit is programmable.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
<p><b><a ID="CR_HUF_COMP_he_long_rebuild_limit_hit_Index_t Datatype">CR_HUF_COMP_he_long_rebuild_limit_hit_Index_t - Enumeration of LONG_REBUILD_LIMIT Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>long_rebuild_limit</i><br>Counts number of events when Huffman Encoder long path hits tree rebuild limit. The limit is programmable.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
<p><b><a ID="CR_HUF_COMP_he_short_st_rebuild_limit_hit_Index_t Datatype">CR_HUF_COMP_he_short_st_rebuild_limit_hit_Index_t - Enumeration of SHORT_ST_REBUILD_LIMIT Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>short_st_rebuild_limit</i><br>Counts number of events when Huffman Encoder short st path hits tree rebuild limit. The limit is programmable.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
<p><b><a ID="CR_HUF_COMP_he_long_st_rebuild_limit_hit_Index_t Datatype">CR_HUF_COMP_he_long_st_rebuild_limit_hit_Index_t - Enumeration of LONG_ST_REBUILD_LIMIT Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>long_st_rebuild_limit</i><br>Counts number of events when Huffman Encoder long st path hits tree rebuild limit. The limit is programmable.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
<p><b><a ID="CR_HUF_COMP_he_short_rebuild_Index_t Datatype">CR_HUF_COMP_he_short_rebuild_Index_t - Enumeration of SHORT_REBUILD Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>short_rebuild</i><br>Counts number of events when Huffman Encoder short path rebuilds the tree.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
<p><b><a ID="CR_HUF_COMP_he_long_rebuild_Index_t Datatype">CR_HUF_COMP_he_long_rebuild_Index_t - Enumeration of LONG_REBUILD Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>long_rebuild</i><br>Counts number of events when Huffman Encoder long path rebuilds the tree.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
<p><b><a ID="CR_HUF_COMP_he_short_st_rebuild_Index_t Datatype">CR_HUF_COMP_he_short_st_rebuild_Index_t - Enumeration of SHORT_ST_REBUILD Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>short_st_rebuild</i><br>Counts number of events when Huffman Encoder short st path rebuilds the tree.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
<p><b><a ID="CR_HUF_COMP_he_long_st_rebuild_Index_t Datatype">CR_HUF_COMP_he_long_st_rebuild_Index_t - Enumeration of LONG_ST_REBUILD Counter Indices</a></b></p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;index</td><td align="left">0 = <i>long_st_rebuild</i><br>Counts number of events when Huffman Encoder long st path rebuilds the tree.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#CR_HUF_COMP Structures">Return to CR_HUF_COMP structures table</A></p>
</body>
</html>
