{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 16:30:20 2017 " "Info: Processing started: Thu May 04 16:30:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Digital_clock -c Digital_clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|clk_freq_div~0 " "Warning: Node \"freq_divider:inst12\|clk_freq_div~0\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "97 " "Warning: Found combinational loop of 97 nodes" { { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~10 " "Warning: Node \"freq_divider:inst12\|Equal0~10\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~0 " "Warning: Node \"freq_divider:inst12\|Equal0~0\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~1 " "Warning: Node \"freq_divider:inst12\|Equal0~1\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~145 " "Warning: Node \"freq_divider:inst12\|Add0~145\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~142COUT1_222 " "Warning: Node \"freq_divider:inst12\|Add0~142COUT1_222\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~142 " "Warning: Node \"freq_divider:inst12\|Add0~142\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~140 " "Warning: Node \"freq_divider:inst12\|Add0~140\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~8 " "Warning: Node \"freq_divider:inst12\|Equal0~8\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~9 " "Warning: Node \"freq_divider:inst12\|Equal0~9\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~137COUT1_220 " "Warning: Node \"freq_divider:inst12\|Add0~137COUT1_220\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~137 " "Warning: Node \"freq_divider:inst12\|Add0~137\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~135 " "Warning: Node \"freq_divider:inst12\|Add0~135\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~132COUT1_218 " "Warning: Node \"freq_divider:inst12\|Add0~132COUT1_218\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~132 " "Warning: Node \"freq_divider:inst12\|Add0~132\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~130 " "Warning: Node \"freq_divider:inst12\|Add0~130\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~127COUT1_216 " "Warning: Node \"freq_divider:inst12\|Add0~127COUT1_216\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~127 " "Warning: Node \"freq_divider:inst12\|Add0~127\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~125 " "Warning: Node \"freq_divider:inst12\|Add0~125\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~95 " "Warning: Node \"freq_divider:inst12\|Add0~95\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~6 " "Warning: Node \"freq_divider:inst12\|Equal0~6\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~97 " "Warning: Node \"freq_divider:inst12\|Add0~97\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~105 " "Warning: Node \"freq_divider:inst12\|Add0~105\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~7 " "Warning: Node \"freq_divider:inst12\|Equal0~7\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~107COUT1_208 " "Warning: Node \"freq_divider:inst12\|Add0~107COUT1_208\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~112COUT1_210 " "Warning: Node \"freq_divider:inst12\|Add0~112COUT1_210\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~117COUT1_212 " "Warning: Node \"freq_divider:inst12\|Add0~117COUT1_212\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~122COUT1_214 " "Warning: Node \"freq_divider:inst12\|Add0~122COUT1_214\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~2 " "Warning: Node \"freq_divider:inst12\|Add0~2\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~0 " "Warning: Node \"freq_divider:inst12\|Add0~0\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|count\[25\]~1 " "Warning: Node \"freq_divider:inst12\|count\[25\]~1\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~120 " "Warning: Node \"freq_divider:inst12\|Add0~120\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~122 " "Warning: Node \"freq_divider:inst12\|Add0~122\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~115 " "Warning: Node \"freq_divider:inst12\|Add0~115\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~117 " "Warning: Node \"freq_divider:inst12\|Add0~117\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~110 " "Warning: Node \"freq_divider:inst12\|Add0~110\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~112 " "Warning: Node \"freq_divider:inst12\|Add0~112\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~107 " "Warning: Node \"freq_divider:inst12\|Add0~107\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~100 " "Warning: Node \"freq_divider:inst12\|Add0~100\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~102COUT1_204 " "Warning: Node \"freq_divider:inst12\|Add0~102COUT1_204\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~92COUT1_206 " "Warning: Node \"freq_divider:inst12\|Add0~92COUT1_206\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~90 " "Warning: Node \"freq_divider:inst12\|Add0~90\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~92 " "Warning: Node \"freq_divider:inst12\|Add0~92\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~102 " "Warning: Node \"freq_divider:inst12\|Add0~102\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~87COUT1_202 " "Warning: Node \"freq_divider:inst12\|Add0~87COUT1_202\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~87 " "Warning: Node \"freq_divider:inst12\|Add0~87\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~85 " "Warning: Node \"freq_divider:inst12\|Add0~85\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~82COUT1_200 " "Warning: Node \"freq_divider:inst12\|Add0~82COUT1_200\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~82 " "Warning: Node \"freq_divider:inst12\|Add0~82\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~80 " "Warning: Node \"freq_divider:inst12\|Add0~80\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~5 " "Warning: Node \"freq_divider:inst12\|Equal0~5\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~77 " "Warning: Node \"freq_divider:inst12\|Add0~77\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~75 " "Warning: Node \"freq_divider:inst12\|Add0~75\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~72COUT1_198 " "Warning: Node \"freq_divider:inst12\|Add0~72COUT1_198\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~72 " "Warning: Node \"freq_divider:inst12\|Add0~72\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~70 " "Warning: Node \"freq_divider:inst12\|Add0~70\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~67COUT1_196 " "Warning: Node \"freq_divider:inst12\|Add0~67COUT1_196\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~67 " "Warning: Node \"freq_divider:inst12\|Add0~67\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~65 " "Warning: Node \"freq_divider:inst12\|Add0~65\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~60 " "Warning: Node \"freq_divider:inst12\|Add0~60\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~4 " "Warning: Node \"freq_divider:inst12\|Equal0~4\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~62COUT1_192 " "Warning: Node \"freq_divider:inst12\|Add0~62COUT1_192\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~57COUT1_194 " "Warning: Node \"freq_divider:inst12\|Add0~57COUT1_194\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~55 " "Warning: Node \"freq_divider:inst12\|Add0~55\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~57 " "Warning: Node \"freq_divider:inst12\|Add0~57\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~62 " "Warning: Node \"freq_divider:inst12\|Add0~62\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~52 " "Warning: Node \"freq_divider:inst12\|Add0~52\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~50 " "Warning: Node \"freq_divider:inst12\|Add0~50\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~3 " "Warning: Node \"freq_divider:inst12\|Equal0~3\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~47COUT1_190 " "Warning: Node \"freq_divider:inst12\|Add0~47COUT1_190\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~47 " "Warning: Node \"freq_divider:inst12\|Add0~47\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~45 " "Warning: Node \"freq_divider:inst12\|Add0~45\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~42COUT1_188 " "Warning: Node \"freq_divider:inst12\|Add0~42COUT1_188\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~42 " "Warning: Node \"freq_divider:inst12\|Add0~42\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~40 " "Warning: Node \"freq_divider:inst12\|Add0~40\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Equal0~2 " "Warning: Node \"freq_divider:inst12\|Equal0~2\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~30 " "Warning: Node \"freq_divider:inst12\|Add0~30\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~32 " "Warning: Node \"freq_divider:inst12\|Add0~32\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~35 " "Warning: Node \"freq_divider:inst12\|Add0~35\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~37COUT1_184 " "Warning: Node \"freq_divider:inst12\|Add0~37COUT1_184\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~27COUT1_186 " "Warning: Node \"freq_divider:inst12\|Add0~27COUT1_186\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~25 " "Warning: Node \"freq_divider:inst12\|Add0~25\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~27 " "Warning: Node \"freq_divider:inst12\|Add0~27\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~37 " "Warning: Node \"freq_divider:inst12\|Add0~37\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~17COUT1_182 " "Warning: Node \"freq_divider:inst12\|Add0~17COUT1_182\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~17 " "Warning: Node \"freq_divider:inst12\|Add0~17\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~15 " "Warning: Node \"freq_divider:inst12\|Add0~15\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~12COUT1_180 " "Warning: Node \"freq_divider:inst12\|Add0~12COUT1_180\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~12 " "Warning: Node \"freq_divider:inst12\|Add0~12\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~10 " "Warning: Node \"freq_divider:inst12\|Add0~10\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|count\[0\]~4 " "Warning: Node \"freq_divider:inst12\|count\[0\]~4\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~20 " "Warning: Node \"freq_divider:inst12\|Add0~20\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|count\[1\]~2 " "Warning: Node \"freq_divider:inst12\|count\[1\]~2\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~22COUT1_176 " "Warning: Node \"freq_divider:inst12\|Add0~22COUT1_176\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~7COUT1_178 " "Warning: Node \"freq_divider:inst12\|Add0~7COUT1_178\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~5 " "Warning: Node \"freq_divider:inst12\|Add0~5\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~7 " "Warning: Node \"freq_divider:inst12\|Add0~7\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "freq_divider:inst12\|Add0~22 " "Warning: Node \"freq_divider:inst12\|Add0~22\"" {  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 11 -1 0 } } { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 15 -1 0 } } { "freq_divider.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/freq_divider.v" 8 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP_TOO_BIG" "97 " "Warning: Design contains combinational loop of 97 nodes. Estimating the delays through the loop." {  } {  } 0 0 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 88 80 248 104 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LED_Processing_Unit:inst1\|clk2 " "Info: Detected ripple clock \"LED_Processing_Unit:inst1\|clk2\" as buffer" {  } { { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Processing_Unit:inst1\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LED_Processing_Unit:inst1\|count\[2\] register LED_Processing_Unit:inst1\|count\[17\] 170.91 MHz 5.851 ns Internal " "Info: Clock \"clk\" has Internal fmax of 170.91 MHz between source register \"LED_Processing_Unit:inst1\|count\[2\]\" and destination register \"LED_Processing_Unit:inst1\|count\[17\]\" (period= 5.851 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.561 ns + Longest register register " "Info: + Longest register to register delay is 5.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED_Processing_Unit:inst1\|count\[2\] 1 REG LC_X9_Y13_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N0; Fanout = 4; REG Node = 'LED_Processing_Unit:inst1\|count\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Processing_Unit:inst1|count[2] } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.590 ns) 1.348 ns LED_Processing_Unit:inst1\|Equal0~0 2 COMB LC_X9_Y13_N4 1 " "Info: 2: + IC(0.758 ns) + CELL(0.590 ns) = 1.348 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; COMB Node = 'LED_Processing_Unit:inst1\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { LED_Processing_Unit:inst1|count[2] LED_Processing_Unit:inst1|Equal0~0 } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.590 ns) 3.502 ns LED_Processing_Unit:inst1\|Equal0~4 3 COMB LC_X8_Y11_N2 1 " "Info: 3: + IC(1.564 ns) + CELL(0.590 ns) = 3.502 ns; Loc. = LC_X8_Y11_N2; Fanout = 1; COMB Node = 'LED_Processing_Unit:inst1\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { LED_Processing_Unit:inst1|Equal0~0 LED_Processing_Unit:inst1|Equal0~4 } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.798 ns LED_Processing_Unit:inst1\|Equal0~9 4 COMB LC_X8_Y11_N3 9 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.798 ns; Loc. = LC_X8_Y11_N3; Fanout = 9; COMB Node = 'LED_Processing_Unit:inst1\|Equal0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { LED_Processing_Unit:inst1|Equal0~4 LED_Processing_Unit:inst1|Equal0~9 } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.478 ns) 5.561 ns LED_Processing_Unit:inst1\|count\[17\] 5 REG LC_X8_Y12_N0 4 " "Info: 5: + IC(1.285 ns) + CELL(0.478 ns) = 5.561 ns; Loc. = LC_X8_Y12_N0; Fanout = 4; REG Node = 'LED_Processing_Unit:inst1\|count\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { LED_Processing_Unit:inst1|Equal0~9 LED_Processing_Unit:inst1|count[17] } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 31.86 % ) " "Info: Total cell delay = 1.772 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 68.14 % ) " "Info: Total interconnect delay = 3.789 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { LED_Processing_Unit:inst1|count[2] LED_Processing_Unit:inst1|Equal0~0 LED_Processing_Unit:inst1|Equal0~4 LED_Processing_Unit:inst1|Equal0~9 LED_Processing_Unit:inst1|count[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { LED_Processing_Unit:inst1|count[2] {} LED_Processing_Unit:inst1|Equal0~0 {} LED_Processing_Unit:inst1|Equal0~4 {} LED_Processing_Unit:inst1|Equal0~9 {} LED_Processing_Unit:inst1|count[17] {} } { 0.000ns 0.758ns 1.564ns 0.182ns 1.285ns } { 0.000ns 0.590ns 0.590ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.029 ns - Smallest " "Info: - Smallest clock skew is -0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 284 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 284; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 88 80 248 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns LED_Processing_Unit:inst1\|count\[17\] 2 REG LC_X8_Y12_N0 4 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y12_N0; Fanout = 4; REG Node = 'LED_Processing_Unit:inst1\|count\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk LED_Processing_Unit:inst1|count[17] } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk LED_Processing_Unit:inst1|count[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|count[17] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 284 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 284; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 88 80 248 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns LED_Processing_Unit:inst1\|count\[2\] 2 REG LC_X9_Y13_N0 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X9_Y13_N0; Fanout = 4; REG Node = 'LED_Processing_Unit:inst1\|count\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk LED_Processing_Unit:inst1|count[2] } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk LED_Processing_Unit:inst1|count[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|count[2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk LED_Processing_Unit:inst1|count[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|count[17] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk LED_Processing_Unit:inst1|count[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|count[2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { LED_Processing_Unit:inst1|count[2] LED_Processing_Unit:inst1|Equal0~0 LED_Processing_Unit:inst1|Equal0~4 LED_Processing_Unit:inst1|Equal0~9 LED_Processing_Unit:inst1|count[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { LED_Processing_Unit:inst1|count[2] {} LED_Processing_Unit:inst1|Equal0~0 {} LED_Processing_Unit:inst1|Equal0~4 {} LED_Processing_Unit:inst1|Equal0~9 {} LED_Processing_Unit:inst1|count[17] {} } { 0.000ns 0.758ns 1.564ns 0.182ns 1.285ns } { 0.000ns 0.590ns 0.590ns 0.114ns 0.478ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk LED_Processing_Unit:inst1|count[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|count[17] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk LED_Processing_Unit:inst1|count[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|count[2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "anti_shaking:inst6\|KeyLow\[4\] MINS clk 7.733 ns register " "Info: tsu for register \"anti_shaking:inst6\|KeyLow\[4\]\" (data pin = \"MINS\", clock pin = \"clk\") is 7.733 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.598 ns + Longest pin register " "Info: + Longest pin to register delay is 10.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MINS 1 PIN PIN_121 62 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_121; Fanout = 62; PIN Node = 'MINS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MINS } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 392 80 248 408 "MINS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.017 ns) + CELL(1.112 ns) 10.598 ns anti_shaking:inst6\|KeyLow\[4\] 2 REG LC_X8_Y6_N9 3 " "Info: 2: + IC(8.017 ns) + CELL(1.112 ns) = 10.598 ns; Loc. = LC_X8_Y6_N9; Fanout = 3; REG Node = 'anti_shaking:inst6\|KeyLow\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.129 ns" { MINS anti_shaking:inst6|KeyLow[4] } "NODE_NAME" } } { "anti_shaking.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/anti_shaking.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 24.35 % ) " "Info: Total cell delay = 2.581 ns ( 24.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.017 ns ( 75.65 % ) " "Info: Total interconnect delay = 8.017 ns ( 75.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.598 ns" { MINS anti_shaking:inst6|KeyLow[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.598 ns" { MINS {} MINS~out0 {} anti_shaking:inst6|KeyLow[4] {} } { 0.000ns 0.000ns 8.017ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "anti_shaking.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/anti_shaking.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 284 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 284; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 88 80 248 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns anti_shaking:inst6\|KeyLow\[4\] 2 REG LC_X8_Y6_N9 3 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X8_Y6_N9; Fanout = 3; REG Node = 'anti_shaking:inst6\|KeyLow\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk anti_shaking:inst6|KeyLow[4] } "NODE_NAME" } } { "anti_shaking.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/anti_shaking.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk anti_shaking:inst6|KeyLow[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} anti_shaking:inst6|KeyLow[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.598 ns" { MINS anti_shaking:inst6|KeyLow[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.598 ns" { MINS {} MINS~out0 {} anti_shaking:inst6|KeyLow[4] {} } { 0.000ns 0.000ns 8.017ns } { 0.000ns 1.469ns 1.112ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk anti_shaking:inst6|KeyLow[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} anti_shaking:inst6|KeyLow[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED_OUT\[7\] LED_Processing_Unit:inst1\|LEDOut\[7\] 13.907 ns register " "Info: tco from clock \"clk\" to destination pin \"LED_OUT\[7\]\" through register \"LED_Processing_Unit:inst1\|LEDOut\[7\]\" is 13.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.928 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 284 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 284; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 88 80 248 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns LED_Processing_Unit:inst1\|clk2 2 REG LC_X8_Y12_N9 15 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y12_N9; Fanout = 15; REG Node = 'LED_Processing_Unit:inst1\|clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk LED_Processing_Unit:inst1|clk2 } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.068 ns) + CELL(0.711 ns) 7.928 ns LED_Processing_Unit:inst1\|LEDOut\[7\] 3 REG LC_X22_Y17_N1 1 " "Info: 3: + IC(4.068 ns) + CELL(0.711 ns) = 7.928 ns; Loc. = LC_X22_Y17_N1; Fanout = 1; REG Node = 'LED_Processing_Unit:inst1\|LEDOut\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.779 ns" { LED_Processing_Unit:inst1|clk2 LED_Processing_Unit:inst1|LEDOut[7] } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 39.29 % ) " "Info: Total cell delay = 3.115 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.813 ns ( 60.71 % ) " "Info: Total interconnect delay = 4.813 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { clk LED_Processing_Unit:inst1|clk2 LED_Processing_Unit:inst1|LEDOut[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.928 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|clk2 {} LED_Processing_Unit:inst1|LEDOut[7] {} } { 0.000ns 0.000ns 0.745ns 4.068ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.755 ns + Longest register pin " "Info: + Longest register to pin delay is 5.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED_Processing_Unit:inst1\|LEDOut\[7\] 1 REG LC_X22_Y17_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y17_N1; Fanout = 1; REG Node = 'LED_Processing_Unit:inst1\|LEDOut\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Processing_Unit:inst1|LEDOut[7] } "NODE_NAME" } } { "LED_Processing_Unit.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/LED_Processing_Unit.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.631 ns) + CELL(2.124 ns) 5.755 ns LED_OUT\[7\] 2 PIN PIN_14 0 " "Info: 2: + IC(3.631 ns) + CELL(2.124 ns) = 5.755 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'LED_OUT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { LED_Processing_Unit:inst1|LEDOut[7] LED_OUT[7] } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 168 1112 1288 184 "LED_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 36.91 % ) " "Info: Total cell delay = 2.124 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.631 ns ( 63.09 % ) " "Info: Total interconnect delay = 3.631 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { LED_Processing_Unit:inst1|LEDOut[7] LED_OUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.755 ns" { LED_Processing_Unit:inst1|LEDOut[7] {} LED_OUT[7] {} } { 0.000ns 3.631ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { clk LED_Processing_Unit:inst1|clk2 LED_Processing_Unit:inst1|LEDOut[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.928 ns" { clk {} clk~out0 {} LED_Processing_Unit:inst1|clk2 {} LED_Processing_Unit:inst1|LEDOut[7] {} } { 0.000ns 0.000ns 0.745ns 4.068ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { LED_Processing_Unit:inst1|LEDOut[7] LED_OUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.755 ns" { LED_Processing_Unit:inst1|LEDOut[7] {} LED_OUT[7] {} } { 0.000ns 3.631ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "anti_shaking:inst7\|KeyLow\[14\] HRS clk -4.719 ns register " "Info: th for register \"anti_shaking:inst7\|KeyLow\[14\]\" (data pin = \"HRS\", clock pin = \"clk\") is -4.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 284 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 284; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 88 80 248 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns anti_shaking:inst7\|KeyLow\[14\] 2 REG LC_X9_Y19_N9 3 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X9_Y19_N9; Fanout = 3; REG Node = 'anti_shaking:inst7\|KeyLow\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk anti_shaking:inst7|KeyLow[14] } "NODE_NAME" } } { "anti_shaking.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/anti_shaking.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk anti_shaking:inst7|KeyLow[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} anti_shaking:inst7|KeyLow[14] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "anti_shaking.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/anti_shaking.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.688 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns HRS 1 PIN PIN_224 62 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 62; PIN Node = 'HRS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HRS } "NODE_NAME" } } { "Digital_clock.bdf" "" { Schematic "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/Digital_clock.bdf" { { 504 80 248 520 "HRS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.101 ns) + CELL(1.112 ns) 7.688 ns anti_shaking:inst7\|KeyLow\[14\] 2 REG LC_X9_Y19_N9 3 " "Info: 2: + IC(5.101 ns) + CELL(1.112 ns) = 7.688 ns; Loc. = LC_X9_Y19_N9; Fanout = 3; REG Node = 'anti_shaking:inst7\|KeyLow\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { HRS anti_shaking:inst7|KeyLow[14] } "NODE_NAME" } } { "anti_shaking.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_clock/anti_shaking.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 33.65 % ) " "Info: Total cell delay = 2.587 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.101 ns ( 66.35 % ) " "Info: Total interconnect delay = 5.101 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { HRS anti_shaking:inst7|KeyLow[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { HRS {} HRS~out0 {} anti_shaking:inst7|KeyLow[14] {} } { 0.000ns 0.000ns 5.101ns } { 0.000ns 1.475ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk anti_shaking:inst7|KeyLow[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} anti_shaking:inst7|KeyLow[14] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { HRS anti_shaking:inst7|KeyLow[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { HRS {} HRS~out0 {} anti_shaking:inst7|KeyLow[14] {} } { 0.000ns 0.000ns 5.101ns } { 0.000ns 1.475ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 103 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 16:30:23 2017 " "Info: Processing ended: Thu May 04 16:30:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
