@inproceedings{DeVuystVT12,
author = {DeVuyst, Matthew and Venkat, Ashish and Tullsen, Dean M.},
title = {Execution Migration in a Heterogeneous-ISA Chip Multiprocessor},
year = {2012},
isbn = {9781450307598},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/2150976.2151004},
doi = {10.1145/2150976.2151004},
booktitle = {Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems},
pages = {261–272},
numpages = {12},
keywords = {thread migration, heterogeneous CMP},
location = {London, England, UK},
series = {ASPLOS XVII}
}

@INPROCEEDINGS{venkat,  author={Venkat, Ashish and Tullsen, Dean M.},  booktitle={2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)},   title={Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor},   year={2014},  volume={},  number={},  pages={121-132},  doi={10.1109/ISCA.2014.6853218}} 
@article{hill2008amdahl,
  title={Amdahl's law in the multicore era},
  author={Hill, Mark D and Marty, Michael R},
  journal={Computer},
  volume={41},
  number={7},
  pages={33--38},
  year={2008},
  publisher={IEEE}
}

@INPROCEEDINGS{blempower,  author={Blem, Emily and Menon, Jaikrishnan and Sankaralingam, Karthikeyan},  booktitle={2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)},   title={Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures},   year={2013},  volume={},  number={},  pages={1-12},  doi={10.1109/HPCA.2013.6522302}
}

@article{pricopi2012bahurupi,
author = {Pricopi, Mihai and Mitra, Tulika},
title = {Bahurupi: A Polymorphic Heterogeneous Multi-Core Architecture},
year = {2012},
issue_date = {January 2012},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {8},
number = {4},
issn = {1544-3566},
url = {https://doi.org/10.1145/2086696.2086701},
doi = {10.1145/2086696.2086701},
journal = {ACM Transactions on Architecture and Code Optimization (TACO)},
month = {Jan},
articleno = {22},
numpages = {21},
keywords = {multi-core, thread-level parallelism, Instruction-level parallelism}
}

@inproceedings{lukefahr2012composite,
  author={Lukefahr, Andrew and Padmanabha, Shruti and Das, Reetuparna and Sleiman, Faissal M. and Dreslinski, Ronald and Wenisch, Thomas F. and Mahlke, Scott},
  booktitle={2012 45th Annual IEEE/ACM International Symposium on Microarchitecture}, 
  title={Composite Cores: Pushing Heterogeneity Into a Core}, 
  year={2012},
  volume={},
  number={},
  pages={317-328},
  doi={10.1109/MICRO.2012.37}}

@inproceedings{suleman2012morphcore,
  author={Khubaib and Suleman, M. Aater and Hashemi, Milad and Wilkerson, Chris and Patt, Yale N.},
  booktitle={2012 45th Annual IEEE/ACM International Symposium on Microarchitecture}, 
  title={MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP}, 
  year={2012},
  volume={},
  number={},
  pages={305-316},
  doi={10.1109/MICRO.2012.36}}


@inproceedings{ipek2007core,
author = {Ipek, Engin and Kirman, Meyrem and Kirman, Nevin and Martinez, Jose F.},
title = {Core Fusion: Accommodating Software Diversity in Chip Multiprocessors},
year = {2007},
isbn = {9781595937063},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/1250662.1250686},
doi = {10.1145/1250662.1250686},
pages = {186–197},
numpages = {12},
keywords = {reconfigurable architectures, chip multiprocessors, software diversity},
location = {San Diego, California, USA},
series = {ISCA '07}
}

@article{gem5,
author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
title = {The Gem5 Simulator},
year = {2011},
issue_date = {May 2011},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {39},
number = {2},
issn = {0163-5964},
url = {https://doi.org/10.1145/2024716.2024718},
doi = {10.1145/2024716.2024718},
journal = {SIGARCH Comput. Archit. News},
month = {aug},
pages = {1–7},
numpages = {7}
}
@inproceedings{oldamdahl,
author = {Amdahl, Gene M.},
title = {Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities},
year = {1967},
isbn = {9781450378956},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/1465482.1465560},
doi = {10.1145/1465482.1465560},
booktitle = {Proceedings of the April 18-20, 1967, Spring Joint Computer Conference},
pages = {483–485},
numpages = {3},
location = {Atlantic City, New Jersey},
series = {AFIPS '67 (Spring)}
}

@INPROCEEDINGS{kumarheteroperf,
  author={Kumar, R. and Tullsen, D.M. and Ranganathan, P. and Jouppi, N.P. and Farkas, K.I.},
  booktitle={Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.}, 
  title={Single-ISA heterogeneous multi-core architectures for multithreaded workload performance}, 
  year={2004},
  volume={},
  number={},
  pages={64-75},
  doi={10.1109/ISCA.2004.1310764}}
  
@INPROCEEDINGS{kumarheteropower,
  author={Kumar, R. and Farkas, K.I. and Jouppi, N.P. and Ranganathan, P. and Tullsen, D.M.},
  booktitle={Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.}, 
  title={Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction}, 
  year={2003},
  volume={},
  number={},
  pages={81-92},
  doi={10.1109/MICRO.2003.1253185}}
  
@article{speccpu,
author = {Henning, John L.},
title = {SPEC CPU2006 Benchmark Descriptions},
year = {2006},
issue_date = {September 2006},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {34},
number = {4},
issn = {0163-5964},
url = {https://doi.org/10.1145/1186736.1186737},
doi = {10.1145/1186736.1186737},
abstract = {On August 24, 2006, the Standard Performance Evaluation Corporation (SPEC) announced CPU2006 [2], which replaces CPU2000. The SPEC CPU benchmarks are widely used in both industry and academia [3].},
journal = {SIGARCH Comput. Archit. News},
month = {sep},
pages = {1–17},
numpages = {17}
}

@INPROCEEDINGS{parsec,
  author={Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
  booktitle={2008 International Conference on Parallel Architectures and Compilation Techniques (PACT)}, 
  title={The PARSEC benchmark suite: Characterization and architectural implications}, 
  year={2008},
  volume={},
  number={},
  pages={72-81},
  doi={}}
  
@INPROCEEDINGS{hily1999,
  author={Hily, S. and Seznec, A.},
  booktitle={Proceedings Fifth International Symposium on High-Performance Computer Architecture}, 
  title={Out-of-order execution may not be cost-effective on processors featuring simultaneous multithreading}, 
  year={1999},
  volume={},
  number={},
  pages={64-67},
  doi={10.1109/HPCA.1999.744331}}