
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2019.1"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   set ADI_USE_OOC_SYNTHESIS 1
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##   set ADI_USE_OOC_SYNTHESIS 0
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_vcu118$" $project_name] {
##     set p_device "xcvu9p-flga2104-2L-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_coraz7s$" $project_name] {
##     set p_device "xc7z007sclg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_microzed$" $project_name] {
##     set p_device "xc7z010clg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set p_device "xczu9eg-ffvb1156-2-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##     set sys_zynq 2
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs 4 system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir $project_name.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_bad_timing.hdf
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   ## connect an IPI object to GND or VCC
##   ## instantiate xlconstant with the required width module if there isn't any
##   ## already
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name "$p_name_2\_$p_size"
##     if {[get_bd_cells -quiet $p_cell_name] eq ""} {
##       if {$p_name_2 eq "VCC"} {
##         set p_value [expr (1 << $p_size) - 1]
##       } else {
##         set p_value 0
##       }
##       ad_ip_instance xlconstant $p_cell_name
##       set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##       set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     }
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_name_1] [get_bd_pins $p_cell_name/dout]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {device_clk {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   if {$device_clk == {}} {
##     set device_clk ${u_xcvr}/${txrx}_out_clk_${index}
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
## 
##     if {$lane_map != {}} {
##       set phys_lane [lindex $lane_map $n]
##     } else {
##       set phys_lane $m
##     }
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##       if {$jesd204_type == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##       }
##     }
## 
##     if {(($n%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##     }
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##     ad_connect  ${device_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##     if {$phys_lane != {}} {
##       if {$jesd204_type == 0} {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##       } else {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##       }
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     ad_connect  ${a_jesd}/sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {[lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]] == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     ad_ip_instance axi_interconnect axi_cpu_interconnect
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects $p_hier_cell]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
## proc stringtohex {str blocksize} {
##   binary scan $str H* hex
##   return [format %0-[expr $blocksize * 2]s $hex]
## }
## proc checksum8bit {hex} {
## 
##   set chks 0
##   for {set i 0} {$i < [string length $hex]} {incr i} {
##     if { ($i+1) % 2 == 0} {
##       set chks [expr $chks + "0x[string range $hex $i-1 $i]"]
##     }
##   }
##   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]]
## }
## proc hexstr_flip {str} {
## 
##   set fstr {}
##   for {set i 0} {$i < [string length $str]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       set line [string range $str [expr $i - 7] $i]
##       set fline {}
##       for {set j 0} {$j < [string length $line]} {incr j} {
##         if { ($j+1) % 2 == 0} {
##           append fline [string reverse [append byte [string index $line $j]]]
##         } else {
##           set byte [string index $line $j]
##         }
##       }
##       append fstr [string reverse $fline]
##     }
##   }
##   return $fstr
## }
## proc sysid_gen_sys_init_file {{custom_string {}}} {
## 
##   # git sha
##   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
##     set gitsha_string 0
##   }
##   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]]
## 
##   #git clean
##   set git_clean_string "f"
##   if {$gitsha_string != 0} {
##     if {[catch {exec git status .} gitstat_string] == 0} {
##       if [expr [string match *modified $gitstat_string] == 0] {
##         set git_clean_string "t"
##       }
##     }
##   }
##   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]]
## 
##   # vadj check
##   set vadj_check_string "vadj"
##   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]]
## 
##   # time and date
##   set thetime [clock seconds]
##   set timedate_hex [hexstr_flip [stringtohex $thetime 12]]
## 
##   # merge components
##   set verh_hex {}
##   set verh_size 448
## 
##   append verh_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex
##   append verh_hex "00000000" [checksum8bit $verh_hex] "000000"
##   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex]
## 
##   # common header
##   # size in lines
##   set table_size 16
##   set comh_size [expr 8 * $table_size]
## 
##   # set version
##   set comh_ver_hex "00000001"
## 
##   set boardname [lindex [split [current_project] _] [expr [llength [split [current_project] _]] - 1]]
## 
##   # board name
##   set boardname_hex [hexstr_flip [stringtohex $boardname 32]]
##   
##   # project name
##   set projname_hex [hexstr_flip [stringtohex [string trimright [string trimright [current_project] $boardname] _] 32]]
## 
##   # custom string
##   set custom_hex [hexstr_flip [stringtohex $custom_string 64]]
## 
##   # pr offset
##   # not used
##   set pr_offset "00000000"
## 
##   # init - generate header
##   set comh_hex {}
##   append comh_hex $comh_ver_hex
## 
##   # offset for internal use area
##   set offset $table_size
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for projname_hex
##   set offset [expr $table_size + $verh_size]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for boardname_hex
##   set offset [expr $offset + [expr [string length $projname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for custom_hex
##   set offset [expr $offset + [expr [string length $boardname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for pr custom string
##   set offset $pr_offset
##   append comh_hex [format %08s $offset]
## 
##   # pad header to match size and add checksum
##   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex]
##   append comh_hex "00000000" [checksum8bit $comh_hex] "000000"
## 
##   # creating file
##   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]]
## 
##   set sys_mem_file [open "mem_init_sys.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $sys_mem_file [string index $sys_mem_hex $i]
##     } else {
##       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i]
##     }
##   }
##   close $sys_mem_file
## }
## proc sysid_gen_pr_init_file {custom_string} {
## 
##   set custom_hex [stringtohex $custom_string 64]
## 
##   # creating file
##   set pr_mem_file [open "mem_init_pr.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $pr_mem_file [string index $custom_hex $i]
##     } else {
##       puts -nonewline $pr_mem_file [string index $custom_hex $i]
##     }
##   }
##   close $pr_mem_file
## }
# adi_project fmcomms2_zc706
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Elliot/Desktop/FPGA/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <C:\Users\Elliot\Desktop\FPGA\hdl-hdl_2019_r2\projects\fmcomms2\zc706\fmcomms2_zc706.srcs\sources_1\bd\system\system.bd> 
## source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### create_bd_port -dir O hdmi_out_clk
### create_bd_port -dir O hdmi_hsync
### create_bd_port -dir O hdmi_vsync
### create_bd_port -dir O hdmi_data_e
### create_bd_port -dir O -from 23 -to 0 hdmi_data
### create_bd_port -dir O spdif
### ad_ip_instance processing_system7 sys_ps7
### ad_ip_parameter sys_ps7 CONFIG.preset ZC706
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA0 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_parameter axi_iic_main CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter axi_iic_main CONFIG.IIC_BOARD_INTERFACE Custom
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_200m_rstgen
### ad_ip_parameter sys_200m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance axi_clkgen axi_hdmi_clkgen
### ad_ip_instance axi_hdmi_tx axi_hdmi_core
### ad_ip_parameter axi_hdmi_core CONFIG.INTERFACE 24_BIT
### ad_ip_instance axi_dmac axi_hdmi_dma
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_hdmi_dma CONFIG.CYCLIC true
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_2D_TRANSFER true
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance clk_wiz sys_audio_clkgen
### ad_ip_parameter sys_audio_clkgen CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 12.288
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_LOCKED false
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_RESET true
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_PHASE_ALIGNMENT false
### ad_ip_parameter sys_audio_clkgen CONFIG.RESET_TYPE ACTIVE_LOW
### ad_ip_parameter sys_audio_clkgen CONFIG.PRIM_SOURCE No_buffer
### ad_ip_instance axi_spdif_tx axi_spdif_tx_core
### ad_ip_parameter axi_spdif_tx_core CONFIG.DMA_TYPE 1
### ad_ip_parameter axi_spdif_tx_core CONFIG.S_AXI_ADDRESS_WIDTH 16
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
create_bd_net sys_200m_clk
connect_bd_net -net /sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  sys_200m_reset sys_200m_rstgen/peripheral_reset
create_bd_net sys_200m_reset
connect_bd_net -net /sys_200m_reset /sys_200m_rstgen/peripheral_reset
### ad_connect  sys_200m_resetn sys_200m_rstgen/peripheral_aresetn
create_bd_net sys_200m_resetn
connect_bd_net -net /sys_200m_resetn /sys_200m_rstgen/peripheral_aresetn
### ad_connect  sys_200m_clk sys_200m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_200m_clk /sys_200m_rstgen/slowest_sync_clk
### ad_connect  sys_200m_rstgen/ext_reset_in sys_ps7/FCLK_RESET1_N
connect_bd_net /sys_200m_rstgen/ext_reset_in /sys_ps7/FCLK_RESET1_N
### set sys_cpu_clk      [get_bd_nets sys_cpu_clk]
### set sys_dma_clk      [get_bd_nets sys_200m_clk]
### set sys_iodelay_clk  [get_bd_nets sys_200m_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_200m_reset]
### set sys_dma_resetn        [get_bd_nets sys_200m_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_200m_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_200m_resetn]
### ad_connect  ddr sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i sys_ps7/GPIO_I
connect_bd_net /gpio_i /sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_o sys_ps7/GPIO_O
connect_bd_net /gpio_o /sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_t sys_ps7/GPIO_T
connect_bd_net /gpio_t /sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  fixed_io sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect  sys_200m_clk axi_hdmi_clkgen/clk
connect_bd_net -net /sys_200m_clk /axi_hdmi_clkgen/clk
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI1_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_cpu_clk axi_hdmi_core/vdma_clk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/vdma_clk
### ad_connect  axi_hdmi_core/hdmi_clk axi_hdmi_clkgen/clk_0
connect_bd_net /axi_hdmi_core/hdmi_clk /axi_hdmi_clkgen/clk_0
### ad_connect  axi_hdmi_core/hdmi_out_clk hdmi_out_clk
connect_bd_net /axi_hdmi_core/hdmi_out_clk /hdmi_out_clk
### ad_connect  axi_hdmi_core/hdmi_24_hsync hdmi_hsync
connect_bd_net /axi_hdmi_core/hdmi_24_hsync /hdmi_hsync
### ad_connect  axi_hdmi_core/hdmi_24_vsync hdmi_vsync
connect_bd_net /axi_hdmi_core/hdmi_24_vsync /hdmi_vsync
### ad_connect  axi_hdmi_core/hdmi_24_data_e hdmi_data_e
connect_bd_net /axi_hdmi_core/hdmi_24_data_e /hdmi_data_e
### ad_connect  axi_hdmi_core/hdmi_24_data hdmi_data
connect_bd_net /axi_hdmi_core/hdmi_24_data /hdmi_data
### ad_connect  axi_hdmi_dma/m_axis axi_hdmi_core/s_axis
connect_bd_intf_net /axi_hdmi_dma/m_axis /axi_hdmi_core/s_axis
### ad_connect  sys_cpu_resetn axi_hdmi_dma/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/s_axi_aresetn
### ad_connect  sys_cpu_resetn axi_hdmi_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/m_src_axi_aresetn
### ad_connect  sys_cpu_clk axi_hdmi_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/s_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_src_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_src_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axis_aclk
### ad_connect  sys_cpu_clk axi_spdif_tx_core/DMA_REQ_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/dma_req_aclk
### ad_connect  sys_cpu_clk sys_ps7/DMA0_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA0_ACLK
### ad_connect  sys_cpu_resetn axi_spdif_tx_core/DMA_REQ_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/dma_req_rstn
### ad_connect  sys_ps7/DMA0_REQ axi_spdif_tx_core/DMA_REQ
connect_bd_intf_net /sys_ps7/DMA0_REQ /axi_spdif_tx_core/dma_req
### ad_connect  sys_ps7/DMA0_ACK axi_spdif_tx_core/DMA_ACK
connect_bd_intf_net /sys_ps7/DMA0_ACK /axi_spdif_tx_core/dma_ack
### ad_connect  sys_200m_clk sys_audio_clkgen/clk_in1
connect_bd_net -net /sys_200m_clk /sys_audio_clkgen/clk_in1
### ad_connect  sys_cpu_resetn sys_audio_clkgen/resetn
connect_bd_net -net /sys_cpu_resetn /sys_audio_clkgen/resetn
### ad_connect  sys_audio_clkgen/clk_out1 axi_spdif_tx_core/spdif_data_clk
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_spdif_tx_core/spdif_data_clk
### ad_connect  spdif axi_spdif_tx_core/spdif_tx_o
connect_bd_net /spdif /axi_spdif_tx_core/spdif_tx_o
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_concat_intc/dout sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15 axi_hdmi_dma/irq
connect_bd_net /sys_concat_intc/In15 /axi_hdmi_dma/irq
### ad_connect  sys_concat_intc/In14 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In13 GND
connect_bd_net GND_1/dout sys_concat_intc/In13
### ad_connect  sys_concat_intc/In12 GND
connect_bd_net GND_1/dout sys_concat_intc/In12
### ad_connect  sys_concat_intc/In11 GND
connect_bd_net GND_1/dout sys_concat_intc/In11
### ad_connect  sys_concat_intc/In10 GND
connect_bd_net GND_1/dout sys_concat_intc/In10
### ad_connect  sys_concat_intc/In9 GND
connect_bd_net GND_1/dout sys_concat_intc/In9
### ad_connect  sys_concat_intc/In8 GND
connect_bd_net GND_1/dout sys_concat_intc/In8
### ad_connect  sys_concat_intc/In7 GND
connect_bd_net GND_1/dout sys_concat_intc/In7
### ad_connect  sys_concat_intc/In6 GND
connect_bd_net GND_1/dout sys_concat_intc/In6
### ad_connect  sys_concat_intc/In5 GND
connect_bd_net GND_1/dout sys_concat_intc/In5
### ad_connect  sys_concat_intc/In4 GND
connect_bd_net GND_1/dout sys_concat_intc/In4
### ad_connect  sys_concat_intc/In3 GND
connect_bd_net GND_1/dout sys_concat_intc/In3
### ad_connect  sys_concat_intc/In2 GND
connect_bd_net GND_1/dout sys_concat_intc/In2
### ad_connect  sys_concat_intc/In1 GND
connect_bd_net GND_1/dout sys_concat_intc/In1
### ad_connect  sys_concat_intc/In0 GND
connect_bd_net GND_1/dout sys_concat_intc/In0
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_sysid_0/s_axi
### ad_cpu_interconnect 0x79000000 axi_hdmi_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_clk /axi_hdmi_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_hdmi_clkgen/s_axi
### ad_cpu_interconnect 0x43000000 axi_hdmi_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_hdmi_dma/s_axi
### ad_cpu_interconnect 0x70e00000 axi_hdmi_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_hdmi_core/s_axi
### ad_cpu_interconnect 0x75c00000 axi_spdif_tx_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_spdif_tx_core/s_axi
### ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/aclk
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP0_ACLK
### ad_mem_hp0_interconnect sys_cpu_clk axi_hdmi_dma/m_src_axi
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_hdmi_dma/m_src_axi
WARNING: [BD 5-230] No cells matched 'get_bd_cells /sys_mb'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins -filter {NAME=~ *DLMB*} -of {}'
Slave segment </sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_hdmi_dma/m_src_axi> at <0x0000_0000 [ 1G ]>
## source ../common/fmcomms2_bd.tcl
### create_bd_port -dir I rx_clk_in_p
### create_bd_port -dir I rx_clk_in_n
### create_bd_port -dir I rx_frame_in_p
### create_bd_port -dir I rx_frame_in_n
### create_bd_port -dir I -from 5 -to 0 rx_data_in_p
### create_bd_port -dir I -from 5 -to 0 rx_data_in_n
### create_bd_port -dir O tx_clk_out_p
### create_bd_port -dir O tx_clk_out_n
### create_bd_port -dir O tx_frame_out_p
### create_bd_port -dir O tx_frame_out_n
### create_bd_port -dir O -from 5 -to 0 tx_data_out_p
### create_bd_port -dir O -from 5 -to 0 tx_data_out_n
### create_bd_port -dir O enable
### create_bd_port -dir O txnrx
### create_bd_port -dir I up_enable
### create_bd_port -dir I up_txnrx
### create_bd_port -dir O tdd_sync_o
### create_bd_port -dir I tdd_sync_i
### create_bd_port -dir O tdd_sync_t
### ad_ip_instance axi_ad9361 axi_ad9361
### ad_ip_parameter axi_ad9361 CONFIG.ID 0
### ad_ip_parameter axi_ad9361 CONFIG.DAC_DDS_TYPE 1
### ad_ip_parameter axi_ad9361 CONFIG.DAC_DDS_CORDIC_DW 14
### ad_connect $sys_iodelay_clk axi_ad9361/delay_clk
connect_bd_net -net /sys_200m_clk /axi_ad9361/delay_clk
### ad_connect axi_ad9361/l_clk axi_ad9361/clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361/clk
### ad_connect rx_clk_in_p axi_ad9361/rx_clk_in_p
connect_bd_net /rx_clk_in_p /axi_ad9361/rx_clk_in_p
### ad_connect rx_clk_in_n axi_ad9361/rx_clk_in_n
connect_bd_net /rx_clk_in_n /axi_ad9361/rx_clk_in_n
### ad_connect rx_frame_in_p axi_ad9361/rx_frame_in_p
connect_bd_net /rx_frame_in_p /axi_ad9361/rx_frame_in_p
### ad_connect rx_frame_in_n axi_ad9361/rx_frame_in_n
connect_bd_net /rx_frame_in_n /axi_ad9361/rx_frame_in_n
### ad_connect rx_data_in_p axi_ad9361/rx_data_in_p
connect_bd_net /rx_data_in_p /axi_ad9361/rx_data_in_p
### ad_connect rx_data_in_n axi_ad9361/rx_data_in_n
connect_bd_net /rx_data_in_n /axi_ad9361/rx_data_in_n
### ad_connect tx_clk_out_p axi_ad9361/tx_clk_out_p
connect_bd_net /tx_clk_out_p /axi_ad9361/tx_clk_out_p
### ad_connect tx_clk_out_n axi_ad9361/tx_clk_out_n
connect_bd_net /tx_clk_out_n /axi_ad9361/tx_clk_out_n
### ad_connect tx_frame_out_p axi_ad9361/tx_frame_out_p
connect_bd_net /tx_frame_out_p /axi_ad9361/tx_frame_out_p
### ad_connect tx_frame_out_n axi_ad9361/tx_frame_out_n
connect_bd_net /tx_frame_out_n /axi_ad9361/tx_frame_out_n
### ad_connect tx_data_out_p axi_ad9361/tx_data_out_p
connect_bd_net /tx_data_out_p /axi_ad9361/tx_data_out_p
### ad_connect tx_data_out_n axi_ad9361/tx_data_out_n
connect_bd_net /tx_data_out_n /axi_ad9361/tx_data_out_n
### ad_connect enable axi_ad9361/enable
connect_bd_net /enable /axi_ad9361/enable
### ad_connect txnrx axi_ad9361/txnrx
connect_bd_net /txnrx /axi_ad9361/txnrx
### ad_connect up_enable axi_ad9361/up_enable
connect_bd_net /up_enable /axi_ad9361/up_enable
### ad_connect up_txnrx axi_ad9361/up_txnrx
connect_bd_net /up_txnrx /axi_ad9361/up_txnrx
### ad_ip_instance util_tdd_sync util_ad9361_tdd_sync
### ad_ip_parameter util_ad9361_tdd_sync CONFIG.TDD_SYNC_PERIOD 10000000
### ad_connect $sys_cpu_clk util_ad9361_tdd_sync/clk
connect_bd_net -net /sys_cpu_clk /util_ad9361_tdd_sync/clk
### ad_connect $sys_cpu_resetn util_ad9361_tdd_sync/rstn
connect_bd_net -net /sys_cpu_resetn /util_ad9361_tdd_sync/rstn
### ad_connect util_ad9361_tdd_sync/sync_out axi_ad9361/tdd_sync
connect_bd_net /util_ad9361_tdd_sync/sync_out /axi_ad9361/tdd_sync
### ad_connect util_ad9361_tdd_sync/sync_mode axi_ad9361/tdd_sync_cntr
connect_bd_net /util_ad9361_tdd_sync/sync_mode /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_t axi_ad9361/tdd_sync_cntr
connect_bd_net /tdd_sync_t /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_o util_ad9361_tdd_sync/sync_out
connect_bd_net /tdd_sync_o /util_ad9361_tdd_sync/sync_out
### ad_connect tdd_sync_i util_ad9361_tdd_sync/sync_in
connect_bd_net /tdd_sync_i /util_ad9361_tdd_sync/sync_in
### ad_ip_instance xlconcat util_ad9361_divclk_sel_concat
WARNING: [BD 41-1753] The name 'util_ad9361_divclk_sel_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
### ad_ip_parameter util_ad9361_divclk_sel_concat CONFIG.NUM_PORTS 2
### ad_connect axi_ad9361/adc_r1_mode util_ad9361_divclk_sel_concat/In0
connect_bd_net /axi_ad9361/adc_r1_mode /util_ad9361_divclk_sel_concat/In0
### ad_connect axi_ad9361/dac_r1_mode util_ad9361_divclk_sel_concat/In1
connect_bd_net /axi_ad9361/dac_r1_mode /util_ad9361_divclk_sel_concat/In1
### ad_ip_instance util_reduced_logic util_ad9361_divclk_sel
### ad_ip_parameter util_ad9361_divclk_sel CONFIG.C_SIZE 2
### ad_connect util_ad9361_divclk_sel_concat/dout util_ad9361_divclk_sel/Op1
connect_bd_net /util_ad9361_divclk_sel_concat/dout /util_ad9361_divclk_sel/Op1
### ad_ip_instance util_clkdiv util_ad9361_divclk
### ad_connect util_ad9361_divclk_sel/Res util_ad9361_divclk/clk_sel
connect_bd_net /util_ad9361_divclk_sel/Res /util_ad9361_divclk/clk_sel
### ad_connect axi_ad9361/l_clk util_ad9361_divclk/clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_divclk/clk
### ad_ip_instance proc_sys_reset util_ad9361_divclk_reset
### ad_connect sys_rstgen/peripheral_aresetn util_ad9361_divclk_reset/ext_reset_in
connect_bd_net /sys_rstgen/peripheral_aresetn /util_ad9361_divclk_reset/ext_reset_in
### ad_connect util_ad9361_divclk/clk_out util_ad9361_divclk_reset/slowest_sync_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_divclk_reset/slowest_sync_clk
### ad_ip_instance util_wfifo util_ad9361_adc_fifo
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.NUM_OF_CHANNELS 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_connect axi_ad9361/l_clk util_ad9361_adc_fifo/din_clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_adc_fifo/din_clk
### ad_connect axi_ad9361/rst util_ad9361_adc_fifo/din_rst
connect_bd_net /axi_ad9361/rst /util_ad9361_adc_fifo/din_rst
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_fifo/dout_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_fifo/dout_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn util_ad9361_adc_fifo/dout_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /util_ad9361_adc_fifo/dout_rstn
### ad_connect axi_ad9361/adc_enable_i0 util_ad9361_adc_fifo/din_enable_0
connect_bd_net /axi_ad9361/adc_enable_i0 /util_ad9361_adc_fifo/din_enable_0
### ad_connect axi_ad9361/adc_valid_i0 util_ad9361_adc_fifo/din_valid_0
connect_bd_net /axi_ad9361/adc_valid_i0 /util_ad9361_adc_fifo/din_valid_0
### ad_connect axi_ad9361/adc_data_i0 util_ad9361_adc_fifo/din_data_0
connect_bd_net /axi_ad9361/adc_data_i0 /util_ad9361_adc_fifo/din_data_0
### ad_connect axi_ad9361/adc_enable_q0 util_ad9361_adc_fifo/din_enable_1
connect_bd_net /axi_ad9361/adc_enable_q0 /util_ad9361_adc_fifo/din_enable_1
### ad_connect axi_ad9361/adc_valid_q0 util_ad9361_adc_fifo/din_valid_1
connect_bd_net /axi_ad9361/adc_valid_q0 /util_ad9361_adc_fifo/din_valid_1
### ad_connect axi_ad9361/adc_data_q0 util_ad9361_adc_fifo/din_data_1
connect_bd_net /axi_ad9361/adc_data_q0 /util_ad9361_adc_fifo/din_data_1
### ad_connect axi_ad9361/adc_enable_i1 util_ad9361_adc_fifo/din_enable_2
connect_bd_net /axi_ad9361/adc_enable_i1 /util_ad9361_adc_fifo/din_enable_2
### ad_connect axi_ad9361/adc_valid_i1 util_ad9361_adc_fifo/din_valid_2
connect_bd_net /axi_ad9361/adc_valid_i1 /util_ad9361_adc_fifo/din_valid_2
### ad_connect axi_ad9361/adc_data_i1 util_ad9361_adc_fifo/din_data_2
connect_bd_net /axi_ad9361/adc_data_i1 /util_ad9361_adc_fifo/din_data_2
### ad_connect axi_ad9361/adc_enable_q1 util_ad9361_adc_fifo/din_enable_3
connect_bd_net /axi_ad9361/adc_enable_q1 /util_ad9361_adc_fifo/din_enable_3
### ad_connect axi_ad9361/adc_valid_q1 util_ad9361_adc_fifo/din_valid_3
connect_bd_net /axi_ad9361/adc_valid_q1 /util_ad9361_adc_fifo/din_valid_3
### ad_connect axi_ad9361/adc_data_q1 util_ad9361_adc_fifo/din_data_3
connect_bd_net /axi_ad9361/adc_data_q1 /util_ad9361_adc_fifo/din_data_3
### ad_connect util_ad9361_adc_fifo/din_ovf axi_ad9361/adc_dovf
connect_bd_net /util_ad9361_adc_fifo/din_ovf /axi_ad9361/adc_dovf
### ad_ip_instance util_cpack2 util_ad9361_adc_pack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_pack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_pack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_adc_pack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_adc_pack/reset
### ad_connect util_ad9361_adc_fifo/dout_valid_0 util_ad9361_adc_pack/fifo_wr_en
connect_bd_net /util_ad9361_adc_fifo/dout_valid_0 /util_ad9361_adc_pack/fifo_wr_en
### ad_connect util_ad9361_adc_pack/fifo_wr_overflow util_ad9361_adc_fifo/dout_ovf
connect_bd_net /util_ad9361_adc_pack/fifo_wr_overflow /util_ad9361_adc_fifo/dout_ovf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_adc_fifo/dout_enable_$i util_ad9361_adc_pack/enable_$i
###   ad_connect util_ad9361_adc_fifo/dout_data_$i util_ad9361_adc_pack/fifo_wr_data_$i
### }
connect_bd_net /util_ad9361_adc_fifo/dout_enable_0 /util_ad9361_adc_pack/enable_0
connect_bd_net /util_ad9361_adc_fifo/dout_data_0 /util_ad9361_adc_pack/fifo_wr_data_0
connect_bd_net /util_ad9361_adc_fifo/dout_enable_1 /util_ad9361_adc_pack/enable_1
connect_bd_net /util_ad9361_adc_fifo/dout_data_1 /util_ad9361_adc_pack/fifo_wr_data_1
connect_bd_net /util_ad9361_adc_fifo/dout_enable_2 /util_ad9361_adc_pack/enable_2
connect_bd_net /util_ad9361_adc_fifo/dout_data_2 /util_ad9361_adc_pack/fifo_wr_data_2
connect_bd_net /util_ad9361_adc_fifo/dout_enable_3 /util_ad9361_adc_pack/enable_3
connect_bd_net /util_ad9361_adc_fifo/dout_data_3 /util_ad9361_adc_pack/fifo_wr_data_3
### ad_ip_instance axi_dmac axi_ad9361_adc_dma
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_adc_dma/fifo_wr_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_adc_dma/fifo_wr_clk
### ad_connect util_ad9361_adc_pack/packed_fifo_wr axi_ad9361_adc_dma/fifo_wr
connect_bd_intf_net /util_ad9361_adc_pack/packed_fifo_wr /axi_ad9361_adc_dma/fifo_wr
### ad_connect $sys_cpu_resetn axi_ad9361_adc_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/m_dest_axi_aresetn
### ad_ip_instance util_rfifo axi_ad9361_dac_fifo
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_connect axi_ad9361/l_clk axi_ad9361_dac_fifo/dout_clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361_dac_fifo/dout_clk
### ad_connect axi_ad9361/rst axi_ad9361_dac_fifo/dout_rst
connect_bd_net /axi_ad9361/rst /axi_ad9361_dac_fifo/dout_rst
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_fifo/din_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_fifo/din_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_ad9361_dac_fifo/din_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_ad9361_dac_fifo/din_rstn
### ad_connect axi_ad9361_dac_fifo/dout_enable_0 axi_ad9361/dac_enable_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_0 /axi_ad9361/dac_enable_i0
### ad_connect axi_ad9361_dac_fifo/dout_valid_0 axi_ad9361/dac_valid_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_0 /axi_ad9361/dac_valid_i0
### ad_connect axi_ad9361_dac_fifo/dout_data_0 axi_ad9361/dac_data_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_0 /axi_ad9361/dac_data_i0
### ad_connect axi_ad9361_dac_fifo/dout_enable_1 axi_ad9361/dac_enable_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_1 /axi_ad9361/dac_enable_q0
### ad_connect axi_ad9361_dac_fifo/dout_valid_1 axi_ad9361/dac_valid_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_1 /axi_ad9361/dac_valid_q0
### ad_connect axi_ad9361_dac_fifo/dout_data_1 axi_ad9361/dac_data_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_1 /axi_ad9361/dac_data_q0
### ad_connect axi_ad9361_dac_fifo/dout_enable_2 axi_ad9361/dac_enable_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_2 /axi_ad9361/dac_enable_i1
### ad_connect axi_ad9361_dac_fifo/dout_valid_2 axi_ad9361/dac_valid_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_2 /axi_ad9361/dac_valid_i1
### ad_connect axi_ad9361_dac_fifo/dout_data_2 axi_ad9361/dac_data_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_2 /axi_ad9361/dac_data_i1
### ad_connect axi_ad9361_dac_fifo/dout_enable_3 axi_ad9361/dac_enable_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_3 /axi_ad9361/dac_enable_q1
### ad_connect axi_ad9361_dac_fifo/dout_valid_3 axi_ad9361/dac_valid_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_3 /axi_ad9361/dac_valid_q1
### ad_connect axi_ad9361_dac_fifo/dout_data_3 axi_ad9361/dac_data_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_3 /axi_ad9361/dac_data_q1
### ad_connect axi_ad9361_dac_fifo/dout_unf axi_ad9361/dac_dunf
connect_bd_net /axi_ad9361_dac_fifo/dout_unf /axi_ad9361/dac_dunf
### ad_ip_instance util_upack2 util_ad9361_dac_upack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_dac_upack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_dac_upack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_dac_upack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_dac_upack/reset
### ad_connect util_ad9361_dac_upack/fifo_rd_en axi_ad9361_dac_fifo/din_valid_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_en /axi_ad9361_dac_fifo/din_valid_0
### ad_connect util_ad9361_dac_upack/fifo_rd_underflow axi_ad9361_dac_fifo/din_unf
connect_bd_net /util_ad9361_dac_upack/fifo_rd_underflow /axi_ad9361_dac_fifo/din_unf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_dac_upack/enable_$i axi_ad9361_dac_fifo/din_enable_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_valid axi_ad9361_dac_fifo/din_valid_in_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_data_$i axi_ad9361_dac_fifo/din_data_$i
### }
connect_bd_net /util_ad9361_dac_upack/enable_0 /axi_ad9361_dac_fifo/din_enable_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_0 /axi_ad9361_dac_fifo/din_data_0
connect_bd_net /util_ad9361_dac_upack/enable_1 /axi_ad9361_dac_fifo/din_enable_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_1 /axi_ad9361_dac_fifo/din_data_1
connect_bd_net /util_ad9361_dac_upack/enable_2 /axi_ad9361_dac_fifo/din_enable_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_2 /axi_ad9361_dac_fifo/din_data_2
connect_bd_net /util_ad9361_dac_upack/enable_3 /axi_ad9361_dac_fifo/din_enable_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_3 /axi_ad9361_dac_fifo/din_data_3
### ad_ip_instance axi_dmac axi_ad9361_dac_dma
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.CYCLIC 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_dma/m_axis_aclk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_dma/m_axis_aclk
### ad_connect axi_ad9361_dac_dma/m_axis util_ad9361_dac_upack/s_axis
connect_bd_intf_net /axi_ad9361_dac_dma/m_axis /util_ad9361_dac_upack/s_axis
### ad_connect $sys_cpu_resetn axi_ad9361_dac_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/m_src_axi_aresetn
### ad_cpu_interconnect 0x79020000 axi_ad9361
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9361/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9361/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_ad9361/s_axi
### ad_cpu_interconnect 0x7C400000 axi_ad9361_adc_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_ad9361_adc_dma/s_axi
### ad_cpu_interconnect 0x7C420000 axi_ad9361_dac_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_ad9361_dac_dma/s_axi
### ad_mem_hp1_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/aclk
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP1_ACLK
### ad_mem_hp1_interconnect $sys_cpu_clk axi_ad9361_adc_dma/m_dest_axi
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9361_adc_dma/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/m_dest_axi_aclk
WARNING: [BD 5-230] No cells matched 'get_bd_cells /sys_mb'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins -filter {NAME=~ *DLMB*} -of {}'
Slave segment </sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </axi_ad9361_adc_dma/m_dest_axi> at <0x0000_0000 [ 1G ]>
### ad_mem_hp2_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/aclk
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP2_ACLK
### ad_mem_hp2_interconnect $sys_cpu_clk axi_ad9361_dac_dma/m_src_axi
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9361_dac_dma/m_src_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/m_src_axi_aclk
WARNING: [BD 5-230] No cells matched 'get_bd_cells /sys_mb'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins -filter {NAME=~ *DLMB*} -of {}'
Slave segment </sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into address space </axi_ad9361_dac_dma/m_src_axi> at <0x0000_0000 [ 1G ]>
### ad_cpu_interrupt ps-13 mb-12 axi_ad9361_adc_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9361_adc_dma/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9361_dac_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9361_dac_dma/irq
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## sysid_gen_sys_init_file
## ad_ip_parameter axi_ad9361 CONFIG.ADC_INIT_DELAY 20
Wrote  : <C:\Users\Elliot\Desktop\FPGA\hdl-hdl_2019_r2\projects\fmcomms2\zc706\fmcomms2_zc706.srcs\sources_1\bd\system\system.bd> 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/hdmi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_hdmi_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/hdmi_out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_hdmi_core_0_hdmi_out_clk 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/vdma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/spdif_data_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_audio_clkgen_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/dma_req_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_divclk/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_divclk/clk_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9361_divclk_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/din_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/din_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/dout_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9361_divclk_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9361_divclk_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/din_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9361_divclk_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/dout_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/dout_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9361_divclk_0_clk_out 
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Elliot\Desktop\FPGA\hdl-hdl_2019_r2\projects\fmcomms2\zc706\fmcomms2_zc706.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
Exporting to file c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/system_axi_hp0_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
Exporting to file c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.777 ; gain = 321.113
# adi_project_files fmcomms2_zc706 [list \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/zc706/zc706_system_constr.xdc" ]
# adi_project_run fmcomms2_zc706
[Sat Oct 25 13:52:25 2025] Launched synth_1...
Run output will be captured here: C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/runme.log
[Sat Oct 25 13:52:25 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Elliot/Desktop/FPGA/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.cache/ip 
Command: synth_design -top system_top -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 829.926 ; gain = 189.793
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-6157] synthesizing module 'system_top' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized1' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized1' (1#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1618]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (3#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter TDD_DISABLE bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter ADC_INIT_DELAY bound to: 20 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter DAC_INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter DAC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter MIMO_ENABLE bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter RX_NODPA bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DELAYCNTRL_DISABLE_INT bound to: 1 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_lvds_if' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/xilinx/axi_ad9361_lvds_if.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter CLK_DESKEW bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter RX_NODPA bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_data_in' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in' (8#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out' (11#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_clk' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (12#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_clk' (14#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 1 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in__parameterized0' (15#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (16#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out__parameterized0' (16#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_lvds_if' (17#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd_if' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tdd_if.v:38]
	Parameter LEVEL_OR_PULSE_N bound to: 1 - type: integer 
	Parameter PULSE_MODE bound to: 0 - type: integer 
	Parameter LEVEL_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd_if' (18#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
	Parameter ID bound to: 0 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b100000 
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (19#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 624 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (19#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (20#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl' (21#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_tdd_control' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
	Parameter TX_DATA_PATH_DELAY bound to: 0 - type: integer 
	Parameter CONTROL_PATH_DELAY bound to: 0 - type: integer 
	Parameter ON bound to: 1'b1 
	Parameter OFF bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ad_addsub' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
	Parameter A_DATA_WIDTH bound to: 24 - type: integer 
	Parameter B_DATA_VALUE bound to: 0 - type: integer 
	Parameter ADD_OR_SUB_N bound to: 0 - type: integer 
	Parameter ADDER bound to: 1 - type: integer 
	Parameter SUBSTRACTER bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ad_addsub' (22#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_tdd_control' (23#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd' (24#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 20 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter OOS_THRESHOLD bound to: 16 - type: integer 
	Parameter ALLOW_ZERO_MASKING bound to: 0 - type: integer 
	Parameter CNT_W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (25#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon' (26#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (27#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dcfilter' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12404]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (28#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12404]
INFO: [Synth 8-6155] done synthesizing module 'ad_dcfilter' (29#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DPW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12287]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (30#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12287]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (31#1) [C:/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (32#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:138]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (32#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:175]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (33#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (33#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (33#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (34#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DPW bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:138]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:175]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized1' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized2' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (35#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter START_CODE_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655714 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (36#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (36#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (37#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (38#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (39#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx' (40#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_rx.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DELAYCNTRL_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CLK_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter C_T_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 8192 - type: integer 
	Parameter X_FSCALE bound to: 16384 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 14'b01001101101011 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (41#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (42#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 15 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO__parameterized0' [C:/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 15 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO__parameterized0' (42#1) [C:/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (42#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (43#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (44#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (45#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (45#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (46#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter CONFIG bound to: 32 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 590178 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized4' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized4' (47#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (48#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 43 connections declared, but only 42 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx.v:372]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (48#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'dac_valid_q0_int_reg' into 'dac_valid_i0_int_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx.v:188]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q0_int_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx.v:188]
INFO: [Synth 8-4471] merging register 'dac_valid_q1_int_reg' into 'dac_valid_i1_int_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx.v:190]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q1_int_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx.v:190]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx' (49#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (50#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361' (51#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/969c/axi_ad9361.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (52#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9361' of module 'system_axi_ad9361_0' has 79 connections declared, but only 75 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:2283]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter PCORE_VERSION bound to: 263009 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:180]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (53#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (54#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (55#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (55#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (56#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (57#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (57#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (58#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_mm_axi' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/dest_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/address_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (59#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_response_handler' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/response_handler.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_handler' (60#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_mm_axi' (61#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (61#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_fifo_inf' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/src_fifo_inf.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_data_mover' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/data_mover.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ALLOW_ABORT bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_data_mover' (62#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/data_mover.v:38]
WARNING: [Synth 8-7023] instance 'i_data_mover' of module 'dmac_data_mover' has 29 connections declared, but only 22 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/src_fifo_inf.v:94]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_fifo_inf' (63#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (63#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (63#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (64#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized3' (64#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (65#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 7 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (66#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:86]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (67#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (68#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (69#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (69#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (69#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 63 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (69#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (70#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (70#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (71#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (72#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (73#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (74#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_adc_dma_0' (75#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' has 46 connections declared, but only 45 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:2359]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_dac_dma_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 8192 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 263009 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:180]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request__parameterized0' (75#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap__parameterized0' (75#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager__parameterized0' (75#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_axi_stream' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/dest_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_response_generator' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/response_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_generator' (76#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/response_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_axi_stream' (77#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/dest_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'splitter' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/splitter.v:38]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'splitter' (78#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/splitter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/src_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized0' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized4' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 63 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized4' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized5' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager__parameterized0' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb__parameterized0' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer__parameterized0' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac__parameterized0' (79#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_dac_dma_0' (80#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' has 48 connections declared, but only 41 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:2405]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_dac_fifo_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/synth/system_axi_ad9361_dac_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_rfifo' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4463/util_rfifo.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter DIN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DIN_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter M_MEM_RATIO bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter T_DIN_DATA_WIDTH bound to: 128 - type: integer 
	Parameter T_DOUT_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (81#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_rfifo' (82#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4463/util_rfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_dac_fifo_0' (83#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/synth/system_axi_ad9361_dac_fifo_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_fifo' of module 'system_axi_ad9361_dac_fifo_0' has 38 connections declared, but only 31 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:2447]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:3330]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (84#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (85#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (86#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (87#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (88#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:728]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (89#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:728]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:874]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (90#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:874]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GBLMBI' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GBLMBI' (91#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1020]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_E05M9W' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1166]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_E05M9W' (92#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1166]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1312]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (93#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (94#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (95#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (96#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (97#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (98#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (98#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (99#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (100#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (101#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (101#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (101#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (102#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (103#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (103#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (103#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (103#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (104#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (105#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (106#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (107#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (108#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (109#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (110#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1312]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001111001000000100000000000000000000000000000000000000000000000000111010111000000000000000000000000000000000000000000000000000000011100001110000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000111100100000000000000000000000000000000000000000000000000000000010001010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 288'b000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001111001000000100000000000000000000000000000000000000000000000000111010111000000000000000000000000000000000000000000000000000000011100001110000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000111100100000000000000000000000000000000000000000000000000000000010001010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 576'b000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000011111000100000000001111111111110000000000000000000000000000000001111001000000101111111111111111000000000000000000000000000000000111010111000000111111111111111100000000000000000000000000000000011100001110000011111111111111110000000000000000000000000000000001000011000000000000111111111111000000000000000000000000000000000111100100000000111111111111111100000000000000000000000000000000010001010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 10 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 9'b000000000 
	Parameter P_M_AXILITE_MASK bound to: 9'b000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 9 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 576'b000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001111001000000100000000000000000000000000000000000000000000000000111010111000000000000000000000000000000000000000000000000000000011100001110000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000111100100000000000000000000000000000000000000000000000000000000010001010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 576'b000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000011111000100000000001111111111110000000000000000000000000000000001111001000000101111111111111111000000000000000000000000000000000111010111000000111111111111111100000000000000000000000000000000011100001110000011111111111111110000000000000000000000000000000001000011000000000000111111111111000000000000000000000000000000000111100100000000111111111111111100000000000000000000000000000000010001010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 10'b0111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (111#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011100001110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (112#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (113#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (114#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (115#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (116#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (116#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (117#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (117#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (117#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (117#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (117#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (118#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (119#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (120#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (121#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:3330]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_clkgen_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_clkgen' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/78d4/axi_clkgen.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 970 - type: integer 
	Parameter CLKSEL_EN bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter VCO_DIV bound to: 11 - type: integer 
	Parameter VCO_MUL bound to: 49.000000 - type: float 
	Parameter CLK0_DIV bound to: 6.000000 - type: float 
	Parameter CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter CLK1_DIV bound to: 6 - type: integer 
	Parameter CLK1_PHASE bound to: 0.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'up_clkgen' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 970 - type: integer 
	Parameter PCORE_VERSION bound to: 327779 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clkgen' (122#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mmcm_drp' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 11 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 49.000000 - type: float 
	Parameter MMCM_CLK0_DIV bound to: 6.000000 - type: float 
	Parameter MMCM_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK2_DIV bound to: 2.000000 - type: float 
	Parameter MMCM_CLK2_PHASE bound to: 0.000000 - type: float 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (123#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6155] done synthesizing module 'ad_mmcm_drp' (124#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_clkgen' (125#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/78d4/axi_clkgen.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_clkgen_0' (126#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_core_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter INTERFACE bound to: 24_BIT - type: string 
	Parameter OUT_CLK_POLARITY bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
	Parameter XILINX_7SERIES bound to: 1 - type: integer 
	Parameter XILINX_ULTRASCALE bound to: 2 - type: integer 
	Parameter INTEL_5SERIES bound to: 101 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (126#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'up_hdmi_tx' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_hdmi_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 236 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized5' (126#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized1' (126#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_hdmi_tx' (127#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_hdmi_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_vdma' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_vdma.v:39]
	Parameter BUF_THRESHOLD_LO bound to: 9'b000000011 
	Parameter BUF_THRESHOLD_HI bound to: 9'b111111101 
	Parameter RDY_THRESHOLD_LO bound to: 9'b111000010 
	Parameter RDY_THRESHOLD_HI bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_vdma' (128#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_vdma.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_core' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:39]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem__parameterized0' (128#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_RGB2CrYCb' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:39]
	Parameter DELAY_DW bound to: 5 - type: integer 
	Parameter MUL_COEF_DW bound to: 17 - type: integer 
	Parameter SUM_COEF_DW bound to: 24 - type: integer 
	Parameter YCbCr_2_RGB bound to: 0 - type: integer 
	Parameter PIXEL_WD bound to: 9 - type: integer 
	Parameter MUL_DW bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc' (129#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_csc__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:39]
	Parameter DELAY_DW bound to: 0 - type: integer 
	Parameter MUL_COEF_DW bound to: 17 - type: integer 
	Parameter SUM_COEF_DW bound to: 24 - type: integer 
	Parameter YCbCr_2_RGB bound to: 0 - type: integer 
	Parameter PIXEL_WD bound to: 9 - type: integer 
	Parameter MUL_DW bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc__parameterized0' (129#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_RGB2CrYCb' (130#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:44]
INFO: [Synth 8-6157] synthesizing module 'ad_ss_444to422' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_ss_444to422.v:39]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ss_444to422' (131#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_ss_444to422.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_es' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_es.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_es' (132#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_es.v:39]
INFO: [Synth 8-4471] merging register 'hdmi_24_hsync_reg' into 'hdmi_36_hsync_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:467]
INFO: [Synth 8-4471] merging register 'hdmi_24_vsync_reg' into 'hdmi_36_vsync_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:468]
INFO: [Synth 8-4471] merging register 'hdmi_24_data_e_reg' into 'hdmi_36_data_e_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:469]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_hsync_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:467]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_vsync_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:468]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_data_e_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_core' (133#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx' (134#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_core_0' (135#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_dma_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 8192 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 263009 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:180]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized6' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized6' (135#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request__parameterized1' (135#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap__parameterized1' (135#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_2d_transfer' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/2d_transfer.v:38]
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmac_2d_transfer' (136#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/2d_transfer.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager__parameterized1' (136#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 7 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory__parameterized0' (136#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized7' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized7' (136#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb__parameterized1' (136#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer__parameterized1' (136#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac__parameterized1' (136#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1d/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_dma_0' (137#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' has 48 connections declared, but only 42 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:2766]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp0_interconnect_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/synth/system_axi_hp0_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1JU3II5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:367]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_one_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_0/synth/bd_a17c_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (137#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_one_0' (138#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_0/synth/bd_a17c_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_a17c_psr_aclk_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (139#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (140#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (141#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (142#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (143#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (144#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_a17c_psr_aclk_0' (145#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_a17c_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:402]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1JU3II5 does not have driver. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:383]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1JU3II5' (146#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:367]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_DR7KC6' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00e_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_9/synth/bd_a17c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00e_0' (156#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_9/synth/bd_a17c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_DR7KC6' (157#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00s2a_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_8/synth/bd_a17c_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00s2a_0' (159#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_8/synth/bd_a17c_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00a2s_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_5/synth/bd_a17c_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00a2s_0' (161#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_5/synth/bd_a17c_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1DL9FW5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:587]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00mmu_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_2/synth/bd_a17c_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00mmu_0' (165#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_2/synth/bd_a17c_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00sic_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_4/synth/bd_a17c_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00sic_0' (168#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_4/synth/bd_a17c_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00tr_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_3/synth/bd_a17c_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00tr_0' (171#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_3/synth/bd_a17c_s00tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_a17c_s00tr_0' has 38 connections declared, but only 37 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:834]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1DL9FW5' (172#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:587]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1AC8KA7' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:874]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_sarn_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_6/synth/bd_a17c_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4928 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 154 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 154 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 154 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 154 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 154 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 154 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 154 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (177#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (178#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_sarn_0' (187#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_6/synth/bd_a17c_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_srn_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_7/synth/bd_a17c_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3232 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 101 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 101 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 101 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 104 - type: integer 
	Parameter rstb_loop_iter bound to: 104 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (187#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (187#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_srn_0' (188#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_7/synth/bd_a17c_srn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1AC8KA7' (189#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:874]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c' (190#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp0_interconnect_0' (191#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/synth/system_axi_hp0_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp1_interconnect_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/synth/system_axi_hp1_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1V0WYD2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:451]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_one_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_0/synth/bd_31bd_one_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_one_0' (192#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_0/synth/bd_31bd_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_31bd_psr_aclk_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_31bd_psr_aclk_0' (193#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_31bd_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1V0WYD2 does not have driver. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:467]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1V0WYD2' (194#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:451]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_2KD8VH' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_m00e_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_10/synth/bd_31bd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_m00e_0' (195#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_10/synth/bd_31bd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_2KD8VH' (196#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_m00s2a_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_9/synth/bd_31bd_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_m00s2a_0' (197#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_9/synth/bd_31bd_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00a2s_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_5/synth/bd_31bd_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00a2s_0' (198#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_5/synth/bd_31bd_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_12BBSXA' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:706]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00mmu_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_2/synth/bd_31bd_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00mmu_0' (199#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_2/synth/bd_31bd_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00sic_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_4/synth/bd_31bd_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00sic_0' (200#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_4/synth/bd_31bd_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00tr_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_3/synth/bd_31bd_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00tr_0' (201#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_3/synth/bd_31bd_s00tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_31bd_s00tr_0' has 46 connections declared, but only 45 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1004]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_12BBSXA' (202#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:706]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_18B2IWK' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1052]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_sawn_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/synth/bd_31bd_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_sawn_0' (203#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/synth/bd_31bd_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_sbn_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_8/synth/bd_31bd_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (203#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (203#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_sbn_0' (204#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_8/synth/bd_31bd_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_swn_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/synth/bd_31bd_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 108 - type: integer 
	Parameter rstb_loop_iter bound to: 108 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (204#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (204#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_swn_0' (205#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/synth/bd_31bd_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_18B2IWK' (206#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1052]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd' (207#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp1_interconnect_0' (208#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/synth/system_axi_hp1_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp2_interconnect_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/synth/system_axi_hp2_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_QEY4IV' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:367]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_one_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_0/synth/bd_c0fd_one_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_one_0' (209#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_0/synth/bd_c0fd_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_c0fd_psr_aclk_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c0fd_psr_aclk_0' (210#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_c0fd_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:402]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_QEY4IV does not have driver. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:383]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_QEY4IV' (211#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:367]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1AI8LVG' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_m00e_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_9/synth/bd_c0fd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_m00e_0' (212#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_9/synth/bd_c0fd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1AI8LVG' (213#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_m00s2a_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/synth/bd_c0fd_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_m00s2a_0' (214#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/synth/bd_c0fd_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00a2s_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_5/synth/bd_c0fd_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00a2s_0' (215#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_5/synth/bd_c0fd_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_A6NOOV' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:587]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00mmu_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_2/synth/bd_c0fd_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00mmu_0' (216#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_2/synth/bd_c0fd_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00sic_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_4/synth/bd_c0fd_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00sic_0' (217#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_4/synth/bd_c0fd_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00tr_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_3/synth/bd_c0fd_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00tr_0' (218#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_3/synth/bd_c0fd_s00tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_c0fd_s00tr_0' has 38 connections declared, but only 37 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:834]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_A6NOOV' (219#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:587]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_DLXCPX' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:874]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_sarn_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/synth/bd_c0fd_sarn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_sarn_0' (220#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/synth/bd_c0fd_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_srn_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/synth/bd_c0fd_srn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_srn_0' (221#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/synth/bd_c0fd_srn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_DLXCPX' (222#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:874]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd' (223#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp2_interconnect_0' (224#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/synth/system_axi_hp2_interconnect_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (225#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (226#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (227#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (228#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (229#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (230#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (231#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (232#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (232#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (233#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (234#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_22_upcnt_n' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_22_upcnt_n' (235#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (236#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_22_upcnt_n__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_22_upcnt_n__parameterized0' (236#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (237#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (238#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (239#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (240#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (241#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (242#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (243#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (244#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (244#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (245#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (246#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (247#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-7023] instance 'axi_iic_main' of module 'system_axi_iic_main_0' has 27 connections declared, but only 26 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:2914]
INFO: [Synth 8-638] synthesizing module 'system_axi_spdif_tx_core_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:93]
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_spdif_tx' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/axi_spdif_tx.vhd:45' bound to instance 'U0' of component 'axi_spdif_tx' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'axi_spdif_tx' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/axi_spdif_tx.vhd:105]
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (248#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (249#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tx_encoder' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/tx_encoder.vhd:56' bound to instance 'TENC' of component 'tx_encoder' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/axi_spdif_tx.vhd:230]
INFO: [Synth 8-638] synthesizing module 'tx_encoder' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/tx_encoder.vhd:77]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/tx_encoder.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'tx_encoder' (250#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/tx_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (251#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_spdif_tx' (252#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/axi_spdif_tx.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spdif_tx_core_0' (253#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0/synth/system_axi_sysid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_sysid' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/07b8/axi_sysid.v:3]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter CORE_VERSION bound to: 32'b00000000000000010000000001100001 
	Parameter CORE_MAGIC bound to: 1398360388 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized1' (253#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_sysid' (254#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/07b8/axi_sysid.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (255#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0/synth/system_axi_sysid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sysid_rom' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/51ce/sysid_rom.v:3]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter PATH_TO_FILE bound to: C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/mem_init_sys.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/mem_init_sys.txt' is read successfully [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/51ce/sysid_rom.v:15]
INFO: [Synth 8-6155] done synthesizing module 'sysid_rom' (256#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/51ce/sysid_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (257#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_200m_rstgen_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/synth/system_sys_200m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/synth/system_sys_200m_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (257#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (257#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_200m_rstgen_0' (258#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/synth/system_sys_200m_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_200m_rstgen' of module 'system_sys_200m_rstgen_0' has 10 connections declared, but only 7 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:3003]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (258#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (259#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0' (260#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (261#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (262#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (263#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (264#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (265#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:877]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (266#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
WARNING: [Synth 8-7023] instance 'sys_ps7' of module 'system_sys_ps7_0' has 244 connections declared, but only 199 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:3033]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (267#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:3233]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_adc_fifo_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_wfifo' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d170/util_wfifo.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter DIN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DIN_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter M_MEM_RATIO bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter T_DIN_DATA_WIDTH bound to: 128 - type: integer 
	Parameter T_DOUT_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem__parameterized1' (267#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_wfifo' (268#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d170/util_wfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_adc_fifo_0' (269#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:57]
WARNING: [Synth 8-7023] instance 'util_ad9361_adc_fifo' of module 'system_util_ad9361_adc_fifo_0' has 30 connections declared, but only 27 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:3241]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_adc_pack_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/synth/system_util_ad9361_adc_pack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/a685/util_cpack2.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_cpack2_impl' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/a685/util_cpack2_impl.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 1 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (270#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_shell' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_network' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl' (271#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 1 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (271#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect' (272#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network' (273#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell' (274#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2_impl' (275#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/a685/util_cpack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2' (276#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/a685/util_cpack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_adc_pack_0' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/synth/system_util_ad9361_adc_pack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_dac_upack_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/synth/system_util_ad9361_dac_upack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_upack2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/7b43/util_upack2.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_upack2_impl' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/7b43/util_upack2_impl.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_shell__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_network__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl__parameterized0' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized1' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect__parameterized0' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network__parameterized0' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized2' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized2' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_network__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl__parameterized1' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized3' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized3' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect__parameterized1' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network__parameterized1' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell__parameterized0' (277#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_upack2_impl' (278#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/7b43/util_upack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_upack2' (279#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/7b43/util_upack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_dac_upack_0' (280#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/synth/system_util_ad9361_dac_upack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/synth/system_util_ad9361_divclk_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_clkdiv' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/067c/util_clkdiv.v:38]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SEL_0_DIV bound to: 4 - type: string 
	Parameter SEL_1_DIV bound to: 2 - type: string 
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (281#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6157] synthesizing module 'BUFR__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR__parameterized0' (281#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1203]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX_CTRL' (282#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1203]
INFO: [Synth 8-6155] done synthesizing module 'util_clkdiv' (283#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/067c/util_clkdiv.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_0' (284#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/synth/system_util_ad9361_divclk_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_divclk_reset_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized4' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (284#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized4' (284#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_divclk_reset_0' (285#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
WARNING: [Synth 8-7023] instance 'util_ad9361_divclk_reset' of module 'system_util_ad9361_divclk_reset_0' has 10 connections declared, but only 7 given [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:3307]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_sel_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/synth/system_util_ad9361_divclk_sel_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' (286#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_sel_0' (287#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/synth/system_util_ad9361_divclk_sel_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_sel_concat_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (287#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_sel_concat_0' (288#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_tdd_sync_0' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/synth/system_util_ad9361_tdd_sync_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_tdd_sync' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/abec/util_tdd_sync.v:44]
	Parameter TDD_SYNC_PERIOD bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_pulse_gen' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/util_pulse_gen.v:37]
	Parameter PULSE_WIDTH bound to: 7 - type: integer 
	Parameter PULSE_PERIOD bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_pulse_gen' (289#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/util_pulse_gen.v:37]
WARNING: [Synth 8-7023] instance 'i_tdd_sync' of module 'util_pulse_gen' has 7 connections declared, but only 6 given [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/abec/util_tdd_sync.v:67]
INFO: [Synth 8-6155] done synthesizing module 'util_tdd_sync' (290#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/abec/util_tdd_sync.v:44]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_tdd_sync_0' (291#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/synth/system_util_ad9361_tdd_sync_0.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system' (292#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/synth/system.v:1618]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (293#1) [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_top' (294#1) [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_top.v:38]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In2[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In3[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In4[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In5[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In7[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In8[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In9[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In10[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In11[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In12[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In13[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In14[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In15[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In16[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In17[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In18[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In19[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In20[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In21[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In22[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In23[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In24[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In25[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In26[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In27[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In28[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In29[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In30[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In31[0]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
INFO: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port rotate[1]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[7]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[5]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[4]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[3]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[1]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[0]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[23]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[22]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[21]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[17]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[16]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[15]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[11]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[10]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[9]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[5]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[4]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[3]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[3]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[2]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[1]
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_4
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_5
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_6
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_7
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_8
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_9
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_10
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_11
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_12
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_13
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_14
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_15
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_16
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_17
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_18
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_19
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_20
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_21
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_22
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_23
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_24
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_25
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_26
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_27
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_28
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_29
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_30
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_31
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_32
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_33
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_34
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_35
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_36
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_37
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_38
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_39
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_40
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_41
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_42
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_43
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_44
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_45
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_46
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_47
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_48
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_49
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_50
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_51
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_52
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_53
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_54
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_55
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_56
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_57
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_58
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_59
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_60
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_61
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_62
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_63
INFO: [Synth 8-3331] design util_cpack2_impl has unconnected port fifo_wr_en[3]
INFO: [Synth 8-3331] design util_cpack2_impl has unconnected port fifo_wr_en[2]
INFO: [Synth 8-3331] design util_cpack2_impl has unconnected port fifo_wr_en[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_4
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_5
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_6
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_7
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_8
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_9
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_10
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_11
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_12
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_13
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_14
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_15
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_16
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_17
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_18
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_19
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_20
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_21
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_22
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_23
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_24
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_25
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_26
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_27
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_28
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_29
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_30
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_31
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_32
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_33
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_34
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_35
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_36
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_37
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_38
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_39
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_40
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_41
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_42
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_43
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_44
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_45
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_46
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_47
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_48
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_49
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_50
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_51
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_52
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_53
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_54
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_55
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_56
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_57
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_58
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_59
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_60
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_61
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_62
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_63
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_4[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_5[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_6[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_7[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_8[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_9[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_10[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_11[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_12[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_13[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_14[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_15[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_16[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_17[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_18[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_19[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_20[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_21[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_22[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_23[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_24[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_25[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_26[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_27[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_28[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_29[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_30[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_31[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_32[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_33[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_34[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_35[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_36[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_37[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_38[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_39[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_40[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_41[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_42[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_43[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_44[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_45[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_46[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_47[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_48[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_49[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_50[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_51[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_52[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_53[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_54[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_55[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_56[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_57[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_58[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_59[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_60[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_61[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_62[0]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[15]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[14]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[13]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[12]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[11]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[10]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[9]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[8]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[7]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[6]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[5]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[4]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[3]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[2]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port fifo_wr_data_63[0]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_valid_4
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[15]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[14]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[13]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[12]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[11]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[10]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[9]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[8]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[7]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[6]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[5]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[4]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[3]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[2]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[1]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[0]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_valid_5
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[15]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[14]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[13]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[12]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[11]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[10]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[9]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[8]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[7]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[6]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[5]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[4]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[3]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[2]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[1]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[0]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_valid_6
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[15]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[14]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[13]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[12]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[11]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[10]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[9]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[8]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[7]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[6]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[5]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[4]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[3]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[2]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[1]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[0]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_valid_7
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[15]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[14]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[13]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[12]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[11]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[10]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[9]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[8]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[7]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[6]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[5]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[4]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[3]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[2]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[1]
INFO: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_awaddr[1]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_awaddr[0]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_wstrb[3]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_wstrb[2]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_wstrb[1]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_wstrb[0]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_araddr[1]
INFO: [Synth 8-3331] design up_axi__parameterized1 has unconnected port up_axi_araddr[0]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_awaddr[15]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_awaddr[14]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_awaddr[13]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_awprot[2]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_awprot[1]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_awprot[0]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_araddr[15]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_araddr[14]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_araddr[13]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_arprot[2]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_arprot[1]
INFO: [Synth 8-3331] design axi_sysid has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[15]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[14]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[13]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[12]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[11]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[10]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[9]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[8]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[7]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[6]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[5]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[4]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[1]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[0]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[3]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[2]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[1]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[0]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[15]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[14]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[13]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[12]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[11]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[10]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[9]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[8]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[7]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[6]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[5]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[4]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[1]
INFO: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[0]
INFO: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[3]
INFO: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[2]
INFO: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[1]
INFO: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[0]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[2]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[1]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[0]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[2]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[1]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_aclk
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_aresetn
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[31]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[30]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[29]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[28]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[27]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[26]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[25]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[24]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[23]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[22]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[21]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[20]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[19]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[18]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[17]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[16]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[15]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[14]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[13]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[12]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[11]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[10]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[9]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[8]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[7]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[6]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[5]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[4]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[3]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[2]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[1]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[0]
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tlast
INFO: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tvalid
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[0]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[1]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[2]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[4]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[6]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[7]
INFO: [Synth 8-3331] design iic_control has unconnected port Adr[0]
INFO: [Synth 8-3331] design iic_control has unconnected port Ten_adr[7]
INFO: [Synth 8-3331] design iic_control has unconnected port Ten_adr[6]
INFO: [Synth 8-3331] design iic_control has unconnected port Ten_adr[5]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[31]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[30]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[29]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[28]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[27]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[26]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[25]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[24]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[23]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[22]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[21]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[20]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[19]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[18]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[17]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[16]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[15]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[14]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[13]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[12]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[11]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[10]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[9]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[8]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[7]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[6]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[5]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[4]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[3]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[2]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
INFO: [Synth 8-3331] design debounce has unconnected port Rst
INFO: [Synth 8-3331] design debounce has unconnected port Stable
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Addr[0]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[0]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[1]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[2]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[3]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[4]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[5]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[6]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[7]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[8]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[9]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[10]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[11]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[12]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[13]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[14]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[15]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[16]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[17]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[18]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[19]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[20]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[21]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[1]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[3]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[5]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[6]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[7]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[0]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[1]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[2]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[3]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[4]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[5]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[6]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[7]
INFO: [Synth 8-3331] design reg_interface has unconnected port reg_empty
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[0]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[1]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[2]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[3]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[4]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[5]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[6]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[7]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[8]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[9]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[10]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[11]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[12]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[13]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[14]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[15]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[16]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[17]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[18]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[19]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[20]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[21]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[22]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[23]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[24]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[25]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[26]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[27]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[0]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[1]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[4]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[5]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[6]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[7]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[8]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[9]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[10]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[11]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[12]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[13]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[14]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[15]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[16]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[17]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[18]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[19]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[20]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[21]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[22]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[23]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[0]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[4]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[5]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[6]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[9]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[11]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[12]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[13]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[14]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[15]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[0]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[4]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[5]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[6]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[9]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[11]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[12]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[13]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[14]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[15]
INFO: [Synth 8-3331] design interrupt_control has unconnected port ipif_reg_interrupts[0]
INFO: [Synth 8-3331] design interrupt_control has unconnected port ipif_reg_interrupts[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port ipif_lvl_interrupts[0]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[1]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[2]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[3]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[4]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[5]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[6]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[7]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[8]
INFO: [Synth 8-3331] design pselect_f__parameterized16 has unconnected port A[7]
INFO: [Synth 8-3331] design pselect_f__parameterized16 has unconnected port A[8]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[3]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[4]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[5]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[6]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[7]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[8]
INFO: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
INFO: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclk
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclken
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port areset
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port web[0]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[100]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[99]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[98]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[97]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[96]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[95]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[94]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[93]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[92]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[91]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[90]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[89]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[88]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[87]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[86]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[85]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[84]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[83]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[82]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[81]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[80]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[79]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[78]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[77]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[76]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[75]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[74]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[73]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[72]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[71]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[70]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[69]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[68]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[67]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[66]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[65]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[64]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[63]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[62]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[61]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[60]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[59]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[58]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[57]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[56]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[55]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[54]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[53]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[52]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[51]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[50]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[49]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[48]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[47]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[46]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[45]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[44]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[43]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[42]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[41]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[40]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[39]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[38]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[37]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[36]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[35]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[34]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[33]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[32]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[31]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[30]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[29]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[28]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[27]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[26]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[25]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[24]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[23]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[22]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[21]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[20]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[19]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[18]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[17]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[16]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[10]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[9]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[8]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[7]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
INFO: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
INFO: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclk
INFO: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclken
INFO: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port areset
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclk
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclken
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port areset
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port areset
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_sc_req[0]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_sc_info[0]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tvalid
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[15]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[14]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[13]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[12]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[11]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[10]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[9]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[8]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[7]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[6]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[5]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[4]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[3]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[2]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[1]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port s_axis_arb_tdata[0]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized0 has unconnected port m_axis_arb_tready
INFO: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclk
INFO: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port areset
INFO: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclken
INFO: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized0 has unconnected port m_sc_aclk
INFO: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized0 has unconnected port m_sc_aclken
INFO: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized0 has unconnected port m_sc_aresetn
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port web[0]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[153]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[152]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[151]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[150]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[149]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[148]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[147]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[146]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[145]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[144]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[143]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[142]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[141]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[140]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[139]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[138]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[137]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[136]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[135]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[134]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[133]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[132]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[131]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[130]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[129]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[128]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[37]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[36]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[35]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[34]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[33]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[32]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
INFO: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized1 has unconnected port aclk
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized1 has unconnected port aclken
INFO: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized1 has unconnected port areset
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port areset
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_sc_req[0]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_sc_info[0]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tvalid
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[15]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[14]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[13]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[12]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[11]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[10]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[9]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[8]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[7]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[6]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[5]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[4]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[3]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[2]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[1]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port s_axis_arb_tdata[0]
INFO: [Synth 8-3331] design sc_node_v1_0_10_si_handler has unconnected port m_axis_arb_tready
INFO: [Synth 8-3331] design sc_node_v1_0_10_top has unconnected port m_sc_aclk
INFO: [Synth 8-3331] design sc_node_v1_0_10_top has unconnected port m_sc_aclken
INFO: [Synth 8-3331] design sc_node_v1_0_10_top has unconnected port m_sc_aresetn
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_singleorder has unconnected port aclk
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_singleorder has unconnected port aclken
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_singleorder has unconnected port areset
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_singleorder has unconnected port s_aid[0]
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_singleorder has unconnected port m_rlast
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_singleorder has unconnected port m_rvalid
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_singleorder has unconnected port m_rready
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_top has unconnected port m_axi_bid[0]
INFO: [Synth 8-3331] design sc_transaction_regulator_v1_0_8_top has unconnected port m_axi_rid[0]
INFO: [Synth 8-3331] design sc_util_v1_0_4_axi_reg_stall__parameterized0 has unconnected port aclk
INFO: [Synth 8-3331] design sc_util_v1_0_4_axi_reg_stall__parameterized0 has unconnected port aclken
INFO: [Synth 8-3331] design sc_util_v1_0_4_axi_reg_stall__parameterized0 has unconnected port areset
INFO: [Synth 8-3331] design sc_util_v1_0_4_axi_reg_stall__parameterized0 has unconnected port s_stall
INFO: [Synth 8-3331] design sc_util_v1_0_4_axi_reg_stall__parameterized0 has unconnected port resume
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2177]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2176]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2175]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2174]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2173]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2172]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2171]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2170]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2169]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2168]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2167]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2166]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2165]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2164]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2163]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2162]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2161]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2160]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2159]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2158]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2157]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2156]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2155]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2154]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2153]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2152]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2151]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2150]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2149]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2148]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2147]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2146]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2145]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2144]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2143]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2142]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2141]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2140]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2139]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2138]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2137]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2136]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2135]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2134]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2133]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2132]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2131]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2130]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2129]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2128]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2127]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2126]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2125]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2124]
INFO: [Synth 8-3331] design sc_util_v1_0_4_vector2axi__parameterized3 has unconnected port m_arvector[2123]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1282.176 ; gain = 642.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.176 ; gain = 642.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.176 ; gain = 642.043
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_constr.xdc]
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/common/zc706/zc706_system_constr.xdc]
Finished Parsing XDC File [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/common/zc706/zc706_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/common/zc706/zc706_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2310.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 146 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 24 instances
  FDR => FDRE: 87 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  SRL16 => SRL16E: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2310.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_sync_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_sync_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage1_tick_counter_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage2_tick_counter_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_i. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m3_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 4).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 207).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main/U0. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 215).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_200m_rstgen/U0. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 221).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 227).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 242).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 245).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 256).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 275).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 293).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 298).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_reset/U0. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 301).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 307).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 310).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 313).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst. (constraint file  C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/dont_touch.xdc, line 316).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_200m_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_sel_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_dac_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "adc_data_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_3_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:115]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_3_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_d2_reg' and it is trimmed from '24' to '8' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_2_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_2_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:108]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_d1_reg' and it is trimmed from '24' to '16' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_1_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:113]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_1_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_3_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:115]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_3_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_d2_reg' and it is trimmed from '24' to '8' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_2_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_2_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:108]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_d1_reg' and it is trimmed from '24' to '16' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_1_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:113]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_1_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:107]
INFO: [Synth 8-5546] ROM "up_dma_dest_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__parameterized1'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bufctrl_reg' in module 'tx_encoder'
INFO: [Synth 8-5544] ROM "bufctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-5546] ROM "lut_rom" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                read_cha |                              001 |                              001
                 cha_rdy |                              010 |                              011
                read_chb |                              011 |                              010
                 chb_rdy |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bufctrl_reg' using encoding 'sequential' in module 'tx_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                    resp |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     ack |                              010 |                               10
                    resp |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'axi_ctrlif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           1|         2|
|3     |axi_ad9361_lvds_if__GC0                    |           1|       578|
|4     |ad_dds                                     |           4|      5900|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      2669|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      2649|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      2649|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      2706|
|9     |axi_ad9361_tx__GC0                         |           1|      2306|
|10    |axi_ad9361__GC0                            |           1|     25359|
|11    |sc_util_v1_0_4_axi_reg_stall               |          24|      6610|
|12    |sc_exit_v1_0_8_axi3_conv__GC0              |           1|      4812|
|13    |sc_exit_v1_0_8_splitter__GC0               |           1|        18|
|14    |sc_exit_v1_0_8_top__GC0                    |           1|       525|
|15    |sc_mmu_v1_0_7_top__GC0                     |           1|      1745|
|16    |s00_entry_pipeline_imp_1DL9FW5__GC0        |           1|       268|
|17    |bd_a17c__GC0                               |           1|      1230|
|18    |sc_exit_v1_0_8_top__parameterized0__GC0    |           1|       523|
|19    |sc_mmu_v1_0_7_top__parameterized0__GC0     |           1|      1939|
|20    |s00_entry_pipeline_imp_12BBSXA__GC0        |           1|       268|
|21    |bd_31bd__GC0                               |           1|      1682|
|22    |s00_entry_pipeline_imp_A6NOOV__GC0         |           1|       268|
|23    |bd_c0fd__GC0                               |           1|      1230|
|24    |system__GC0                                |           1|     32733|
|25    |system_top__GC0                            |           1|        66|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     24 Bit       Adders := 23    
	   3 Input     24 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 30    
	   3 Input     16 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 192   
	   2 Input     14 Bit       Adders := 8     
	   3 Input     13 Bit       Adders := 96    
	   2 Input     12 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 73    
	   2 Input      5 Bit       Adders := 35    
	   2 Input      4 Bit       Adders := 74    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 14    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 29    
	   3 Input      2 Bit       Adders := 6     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 20    
+---XORs : 
	   2 Input     14 Bit         XORs := 192   
	   2 Input     13 Bit         XORs := 96    
	   2 Input      1 Bit         XORs := 444   
	   3 Input      1 Bit         XORs := 24    
	   4 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 10    
+---XORs : 
	               12 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 10    
+---Registers : 
	             2178 Bit    Registers := 78    
	              624 Bit    Registers := 2     
	              512 Bit    Registers := 6     
	              236 Bit    Registers := 2     
	              167 Bit    Registers := 8     
	              154 Bit    Registers := 3     
	              106 Bit    Registers := 1     
	              101 Bit    Registers := 2     
	               78 Bit    Registers := 8     
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 22    
	               63 Bit    Registers := 3     
	               48 Bit    Registers := 14    
	               47 Bit    Registers := 5     
	               44 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 72    
	               30 Bit    Registers := 10    
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 9     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 193   
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 30    
	               16 Bit    Registers := 256   
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 251   
	               13 Bit    Registers := 105   
	               12 Bit    Registers := 38    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 82    
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 57    
	                5 Bit    Registers := 49    
	                4 Bit    Registers := 157   
	                3 Bit    Registers := 90    
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 1662  
+---RAMs : 
	              24K Bit         RAMs := 1     
	               8K Bit         RAMs := 3     
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              136 Bit         RAMs := 1     
	              104 Bit         RAMs := 2     
	               40 Bit         RAMs := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 39    
	   2 Input    512 Bit        Muxes := 6     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 17    
	   4 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 5     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 65    
	  23 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 3     
	  15 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	 513 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 17    
	   4 Input     24 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 3     
	   5 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 57    
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 5     
	   3 Input     13 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 14    
	   5 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 10    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 46    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 43    
	   4 Input      7 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 18    
	   6 Input      6 Bit        Muxes := 3     
	  27 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 48    
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 70    
	  15 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 138   
	   4 Input      3 Bit        Muxes := 27    
	  11 Input      3 Bit        Muxes := 24    
	   7 Input      3 Bit        Muxes := 3     
	  21 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 106   
	   3 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 114   
	   2 Input      1 Bit        Muxes := 831   
	   7 Input      1 Bit        Muxes := 82    
	   3 Input      1 Bit        Muxes := 44    
	   6 Input      1 Bit        Muxes := 282   
	  10 Input      1 Bit        Muxes := 127   
	  12 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ad9361_lvds_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input     48 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module ad_dds_cordic_pipe__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_sine_cordic__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
Module ad_mul__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ad_dds_cordic_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_sine_cordic 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
Module ad_mul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ad_dds_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
Module ad_dds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_rst__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_ad9361_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_ad9361_tdd_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              624 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module up_tdd_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 26    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ad_addsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_tdd_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module axi_ad9361_tdd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_ad9361_rx_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_ad9361_rx_pnmon__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_ad9361_rx_pnmon__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_ad9361_rx_pnmon__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_rst__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               44 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  21 Input     32 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_delay_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 6     
Module axi_ad9361_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module up_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_ad9361 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 10    
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 8     
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	              154 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	              154 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              154 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_address_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dmac_src_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sync_bits__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module axi_dmac_burst_memory__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_address_sync__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_axis_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dmac_reset_manager__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_src_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ad_mem_asym__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sync_bits__parameterized1__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized0__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dmac_request_arb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module util_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ad_mmcm_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module up_axi__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              236 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_hdmi_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_hdmi_tx_vdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ad_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module ad_csc 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 4     
Module ad_csc__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 4     
Module ad_csc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 4     
Module ad_ss_444to422 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_hdmi_tx_es 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
Module axi_hdmi_tx_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_address_sync__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_axis_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              136 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module up_axi__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dmac_2d_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dmac_reset_manager__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_src_mm_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem_asym__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module util_axis_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dmac_request_arb__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_iic_v2_0_22_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_22_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_22_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 10    
Module SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module tx_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
Module axi_ctrlif 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module dma_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_spdif_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_sysid 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sysid_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 513 Input     32 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module ad_mem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module util_wfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pack_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 4     
Module pack_interconnect 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 4     
Module pack_network 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pack_shell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module util_cpack2_impl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module pack_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 4     
Module pack_interconnect__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 8     
Module pack_network__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module pack_ctrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 2     
Module pack_interconnect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module pack_network__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pack_shell__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module util_upack2_impl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module lpf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module util_pulse_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module util_tdd_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'j_csc_1_Cb/sync_1_m_reg[-1:0]' into 'j_csc_1_Y/sync_1_m_reg[-1:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:94]
INFO: [Synth 8-4471] merging register 'j_csc_1_Cb/sync_2_m_reg[-1:0]' into 'j_csc_1_Y/sync_2_m_reg[-1:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:95]
INFO: [Synth 8-4471] merging register 'j_csc_1_Cb/sync_3_m_reg[-1:0]' into 'j_csc_1_Y/sync_3_m_reg[-1:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_csc.v:96]
INFO: [Synth 8-5546] ROM "adc_data_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
WARNING: [Synth 8-6014] Unused sequential element i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_mem_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '28' to '1' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:97]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-4471] merging register 'hdmi_36_data_e_reg' into 'i_ss_444to422/s444_de_d_reg' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/69d0/axi_hdmi_tx_core.v:462]
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg, operation Mode is: (C:0xffffff800000)+((A:0x3fffda0e)*B2)'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_10 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cb/data_10 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg, operation Mode is: (PCIN+((A:0x3fffb582)*B'')')'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_20 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cb/data_20 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg, operation Mode is: (PCIN+((A:0x7070)*B'')')'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cb/data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_30 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cb/data_30 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg, operation Mode is: (C:0x100000)+((A:0x41bd)*B2)'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Y/s_data_10 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Y/data_10 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg, operation Mode is: (PCIN+((A:0x810f)*B'')')'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Y/s_data_20 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Y/data_20 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg, operation Mode is: (PCIN+((A:0x1910)*B'')')'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Y/data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Y/s_data_30 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Y/data_30 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg, operation Mode is: (C:0xffffff800000)+((A:0x7070)*B2)'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/data_1_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_10 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cr/data_10 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg, operation Mode is: (PCIN+((A:0x3fffa1d9)*B'')')'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/data_2_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_20 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cr/data_20 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg.
DSP Report: Generating DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg, operation Mode is: (PCIN+((A:0x3fffedb7)*B'')')'.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg.
DSP Report: register i_csc_RGB2CrYCb/j_csc_1_Cr/data_3_reg is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_30 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg.
DSP Report: operator i_csc_RGB2CrYCb/j_csc_1_Cr/data_30 is absorbed into DSP i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg.
WARNING: [Synth 8-6014] Unused sequential element i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_mem_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '28' to '1' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:97]
INFO: [Synth 8-4471] merging register 'TENC/bit_cnt_reg[4:0]' into 'TENC/bit_cnt_reg[4:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/tx_encoder.vhd:244]
INFO: [Synth 8-4471] merging register 'TENC/bit_cnt_reg[4:0]' into 'TENC/bit_cnt_reg[4:0]' [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/db7e/tx_encoder.vhd:244]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/i_upack/i_pack_shell/gen_prefix_count[3].prefix_count_reg' and it is trimmed from '2' to '1' bits. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:217]
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_13/i_up_dac_common/i_xfer_status/d_acc_data_reg[2]' (FDC) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_13/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_13/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]' (FDCE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_13/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_13/i_up_dac_common/i_xfer_status/up_data_status_int_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_13/i_up_dac_common/i_xfer_status/up_data_status_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[5]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[7]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[8]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[9]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[10]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[11]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[12]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[13]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[14]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[15]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[16]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[17]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[18]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[19]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[20]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[21]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[22]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[23]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[24]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[25]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[26]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[27]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[28]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[29]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[30]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_valid_in_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_in_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_valid_in_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_in_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_in_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_in_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_dcfilter/valid_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_2d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_dcfilter/valid_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_2d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_dcfilter/valid_2d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_dcfilter/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_dcfilter/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_dcfilter/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/up_status_or_reg)
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[0]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[1]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[2]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_cnt_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[1]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp0_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp0_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp0_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp0_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp0_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp1_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp2_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp2_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[3]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[2]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_regmap/i_regmap_request/up_dma_cyclic_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_response_manager/req_response_partial_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_d_reg[0]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_2d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_3d_reg' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[0]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[2]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[3]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[4]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[5]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[6]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[7]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[8]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[9]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[10]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[11]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[12]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[13]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[14]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[15]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[16]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[17]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[18]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[19]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[20]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[21]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[22]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[23]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[24]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[25]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[26]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[27]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[28]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[29]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[30]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[31]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[32]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[33]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[34]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[35]' (FD) to 'i_system_wrapper/system_i/i_0/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_response_manager/req_response_partial_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_id_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst/\i_transfer/i_2d_transfer/req_response_partial_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.dtre_i_reg' (FDR) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[7]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[5]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[4]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[3]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[2]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_spdif_tx_core/U0/\TENC/DA16.audio_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/rom_sys_0/inst/rom_data_reg[15]' (FD) to 'i_system_wrapper/system_i/i_0/rom_sys_0/inst/rom_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/rom_sys_0/inst/rom_data_reg[19]' (FD) to 'i_system_wrapper/system_i/i_0/rom_sys_0/inst/rom_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/rom_sys_0/\inst/rom_data_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/sys_200m_rstgen/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/sys_200m_rstgen/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/sys_200m_rstgen/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/sys_200m_rstgen/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__1.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_divclk_reset/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/util_ad9361_divclk_reset/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_divclk_reset/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/util_ad9361_divclk_reset/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[7]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[9]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[10]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[12]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[15]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[19]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[20]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[30]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_read_reg[31]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[7]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[9]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[30]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_read_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/util_ad9361_tdd_sync/inst/\i_tdd_sync/pulse_width_read_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[7]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[9]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[10]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[12]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[15]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[19]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[20]' (FDSE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[30]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_d_reg[31]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[7]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[9]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[30]' (FDRE) to 'i_system_wrapper/system_i/i_0/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_d_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[56]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[57]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[58]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[59]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[60]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[61]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[62]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awroute_d_reg[63]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[36]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[37]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[45]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[46]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[52]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[56]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[57]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[58]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[59]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[60]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[61]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[62]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[63]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[64]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[64]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[65]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[65]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[66]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[66]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[67]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[67]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[68]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[69]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[69]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[70]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[70]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[71]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[72]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[72]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[73]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[73]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[74]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[74]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[75]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[76]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[76]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[77]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[77]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[78]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[78]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[79]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[80]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[81]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[82]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[83]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[84]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[84]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[85]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[85]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[86]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[86]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[87]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[87]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[88]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[88]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[89]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[89]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[90]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[90]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[91]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[91]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[92]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[92]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[93]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[93]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[94]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[94]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[95]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[95]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[96]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[96]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[97]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[97]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[98]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[98]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[99]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[100]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[100]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[101]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[101]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[102]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[102]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[103]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[103]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[104]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[104]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[105]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[106]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[106]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[107]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[107]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[108]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[108]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[109]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[109]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[110]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[110]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[111]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[111]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[112]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[112]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[113]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[113]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[114]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[114]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[115]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[115]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[116]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[116]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[117]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[117]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[118]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[118]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[119]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[119]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[120]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[121]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[122]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[123]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[124]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[125]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[126]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[127]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[128]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[128]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[129]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[129]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[130]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[130]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[131]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[131]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[132]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[132]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[133]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[133]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[134]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[134]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[135]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[135]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[136]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[137]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[138]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[139]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[140]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[141]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[142]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[143]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[143]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[144]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[144]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[145]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[145]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[146]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[146]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[147]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[148]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[149]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[149]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[150]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[150]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[151]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[151]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[152]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[152]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[153]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[153]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[154]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[154]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[155]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[155]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[156]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[156]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[157]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[157]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[158]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[158]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[159]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[159]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[160]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[160]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[161]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[161]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[162]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[162]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[163]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[163]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[164]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[164]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[165]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[165]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[166]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[166]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[167]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[167]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[168]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[168]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[169]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[169]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[170]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[170]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[171]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[171]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[172]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[172]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[173]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[173]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[174]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[174]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[175]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[175]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[176]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[176]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[177]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[177]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[178]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[178]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[179]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[179]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[180]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[180]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[181]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[181]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[182]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[182]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[183]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[183]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[184]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[184]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[185]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[185]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[186]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[186]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[187]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[188]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[189]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[190]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[191]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[192]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[192]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[193]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[193]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[194]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[194]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[195]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[195]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[196]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[196]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[197]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[197]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[198]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[198]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[199]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[199]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[200]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[200]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[201]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[201]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[202]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[202]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[203]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[203]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[204]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[204]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[205]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[205]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[206]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[206]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[207]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[207]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[208]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[208]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[209]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[209]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[210]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[210]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[211]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[211]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[212]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[212]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[213]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[213]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[214]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[214]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[215]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[215]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[216]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[216]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[217]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[217]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[218]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[218]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[219]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[219]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[220]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[220]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[221]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[221]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[222]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[222]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[223]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[223]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[224]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[224]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[225]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[226]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[226]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[227]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[227]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[228]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[228]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[229]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[229]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[230]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[230]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[231]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[231]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[232]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[232]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[233]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[233]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[234]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[234]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[235]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[235]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[236]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[236]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[237]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[237]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[238]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[238]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[239]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[239]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[240]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[240]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[241]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[241]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[242]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[242]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[243]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[243]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[244]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[244]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[245]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[245]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[246]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[246]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[247]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[247]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[248]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[249]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[250]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[251]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[252]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[253]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[254]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[255]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[256]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[256]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[257]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[257]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[258]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[258]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[259]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[259]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[260]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[260]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[261]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[261]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[262]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[262]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[263]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[263]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[264]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[264]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[265]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[265]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[266]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[266]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[267]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[267]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[268]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[268]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[269]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[269]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[270]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[270]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[271]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[271]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[272]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[272]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[273]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[273]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[274]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[274]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[275]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[275]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[276]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[276]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[277]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[277]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[278]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[278]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[279]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[279]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[280]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[280]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[281]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[281]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[282]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[282]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[283]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[283]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[284]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[284]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[285]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[285]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[286]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[286]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[287]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[287]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[288]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[288]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[289]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[289]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[290]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[290]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[291]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[291]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[292]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[292]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[293]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[293]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[294]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[294]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[295]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[295]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[296]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[296]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[297]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[297]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[298]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[298]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[299]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[299]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[300]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[300]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[301]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[301]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[302]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[302]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[303]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[303]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[304]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[304]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[305]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[305]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[306]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[306]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[307]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[307]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[308]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[308]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[309]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[309]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[310]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[310]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[311]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[311]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[312]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[313]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[314]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[315]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[316]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[317]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[318]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[319]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[320]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[320]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[321]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[321]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[322]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[322]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[323]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[323]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[324]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[324]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[325]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[325]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[326]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[326]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[327]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[327]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[328]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[328]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[329]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[329]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[330]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[330]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[331]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[331]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[332]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[332]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[333]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[333]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[334]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[334]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[335]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[335]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[336]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[336]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[337]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[337]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[338]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[338]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[339]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[339]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[340]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[340]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[341]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[341]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[342]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[342]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[343]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[343]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[344]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[344]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[345]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[345]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[346]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[346]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[347]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[347]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[348]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[348]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[349]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[349]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[350]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[350]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[351]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[351]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[352]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[352]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[353]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[353]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[354]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[354]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[355]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[355]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[356]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[356]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[357]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[357]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[358]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[358]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[359]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[359]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[360]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[360]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[361]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[361]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[362]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[362]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[363]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[363]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[364]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[364]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[365]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[365]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[366]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[366]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[367]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[367]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[368]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[368]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[369]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[369]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[370]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[370]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[371]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[371]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[372]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[372]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[373]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[373]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[374]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[374]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[375]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[375]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[376]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[377]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[378]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[379]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[380]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[381]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[382]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[383]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[384]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[384]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[385]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[385]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[386]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[386]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[387]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[387]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[388]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[388]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[389]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[389]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[390]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[390]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[391]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[391]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[392]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[392]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[393]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[393]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[394]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[394]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[395]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[395]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[396]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[396]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[397]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[397]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[398]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[398]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[399]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[399]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[400]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[400]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[401]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[401]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[402]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[402]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[403]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[403]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[404]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[404]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[405]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[405]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[406]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[406]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[407]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[407]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[408]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[408]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[409]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[409]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[410]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[410]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[411]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[411]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[412]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[412]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[413]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[413]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[414]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[414]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[415]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[415]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[416]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[416]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[417]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[417]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[418]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[418]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[419]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[419]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[420]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[420]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[421]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[421]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[422]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[422]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[423]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[423]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[424]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[424]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[425]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[425]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[426]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[426]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[427]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[427]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[428]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[428]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[429]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[429]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[430]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[430]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[431]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[431]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[432]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[432]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[433]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[433]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[434]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[434]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[435]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[435]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[436]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[436]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[437]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[437]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[438]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[438]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[439]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[439]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[440]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[441]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[442]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[443]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[444]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[445]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[446]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[447]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[448]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[448]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[449]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[449]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[450]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[450]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[451]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[451]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[452]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[452]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[453]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[453]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[454]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[454]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[455]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[455]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[456]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[456]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[457]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[457]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[458]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[458]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[459]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[459]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[460]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[460]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[461]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[461]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[462]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[462]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[463]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[463]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[464]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[464]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[465]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[465]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[466]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[466]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[467]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[467]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[468]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[468]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[469]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[469]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[470]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[470]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[471]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[471]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[472]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[472]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[473]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[473]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[474]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[474]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[475]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[475]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[476]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[476]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[477]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[477]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[478]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[478]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[479]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[479]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[480]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[480]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[481]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[481]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[482]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[482]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[483]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[483]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[484]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[484]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[485]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[485]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[486]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[486]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[487]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[487]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[488]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[488]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[489]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[489]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[490]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[490]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[491]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[491]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[492]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[492]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[493]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[493]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[494]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[494]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[495]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[495]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[496]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[496]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[497]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[497]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[498]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[498]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[499]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[499]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[500]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[500]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[501]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[501]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[502]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[502]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[503]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[504]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[505]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[506]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[507]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[508]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[509]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[510]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.s_awuser_d_reg[511]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awuser_d_reg[511] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[56]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[57]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[58]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[59]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[60]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[61]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[62]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_arroute_d_reg[63]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[56]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[57]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[58]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[59]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[60]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[61]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[62]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_ardest_d_reg[63]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.ar_last_offset_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.ar_last_offset_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.ar_last_offset_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.ar_last_offset_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.ar_last_offset_d_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.ar_last_offset_d_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.ar_last_offset_d_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[56]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[57]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[58]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[59]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[60]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[61]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[62]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[63]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[64]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[65]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[66]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[67]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[68]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[69]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[70]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[71]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[72]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[73]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[74]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[75]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[76]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[77]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[78]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[79]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[80]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[81]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[82]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[83]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[84]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[85]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[86]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[87]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[88]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[89]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[90]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[91]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[92]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[93]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[94]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[95]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[96]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[97]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[98]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[99]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[100]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[101]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[102]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[103]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[104]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[105]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[106]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[107]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[108]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[109]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[110]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[111]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[112]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[113]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[114]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[115]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[116]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[117]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[118]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[119]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[120]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[121]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[122]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[123]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[124]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[125]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[126]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[127]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[128]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[129]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[130]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[131]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[132]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[133]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[134]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[135]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[143]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[144]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[145]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[146]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[147]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[148]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[149]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[150]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[151]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[152]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[153]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[154]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[155]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[156]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[157]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[158]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[159]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[160]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[161]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[162]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[163]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[164]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[165]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[166]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[167]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[168]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[169]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[170]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[171]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[172]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[173]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[174]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[175]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[176]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[177]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[178]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[179]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[180]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[181]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[182]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[183]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[184]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[185]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[186]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[187]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[188]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[189]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[190]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[191]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[192]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[193]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[194]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[195]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[196]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[197]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[198]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[199]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[200]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[201]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[202]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[203]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[204]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[205]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[206]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[207]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[208]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[209]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[210]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[211]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[212]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[213]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[214]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[215]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[216]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[217]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[218]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[219]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[220]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[221]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[222]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[223]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[224]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[225]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[226]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[227]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[228]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[229]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[230]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[231]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[232]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[233]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[234]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[235]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[236]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[237]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[238]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[239]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[240]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[241]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[242]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[243]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[244]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[245]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[246]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[247]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[248]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[249]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[250]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[251]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[252]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[253]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[254]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[255]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[256]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[257]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[258]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[259]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[260]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[261]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[262]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[263]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[264]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[265]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[266]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[267]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[268]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[269]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[270]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[271]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[272]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[273]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[274]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[275]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[276]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[277]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[278]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[279]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[280]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[281]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[282]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[283]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[284]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[285]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[286]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[287]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[288]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[289]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[290]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[291]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[292]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[293]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[294]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[295]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[296]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[297]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[298]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[299]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[300]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[301]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[302]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[303]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[304]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[305]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[306]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[307]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[308]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[309]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[310]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[311]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[312]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[313]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[314]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[315]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[316]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[317]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[318]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[319]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[320]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[321]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[322]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[323]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[324]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[325]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[326]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[327]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[328]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[329]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[330]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[331]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[332]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[333]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[334]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[335]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[336]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[337]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[338]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[339]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[340]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[341]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[342]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[343]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[344]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[345]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[346]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[347]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[348]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[349]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[350]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[351]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[352]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[353]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[354]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[355]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[356]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[357]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[358]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[359]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[360]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[361]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[362]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[363]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[364]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[365]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[366]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[367]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[368]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[369]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[370]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[371]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[372]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[373]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[374]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[375]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[376]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[377]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[378]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[379]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[380]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[381]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[382]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[383]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[384]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[385]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[386]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[387]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[388]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[389]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[390]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[391]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[392]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[393]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[394]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[395]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[396]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[397]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[398]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[399]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[400]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[401]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[402]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[403]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[404]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[405]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[406]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[407]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[408]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[409]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[410]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[411]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[412]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[413]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[414]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[415]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[416]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[417]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[418]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[419]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[420]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[421]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[422]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[423]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[424]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[425]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[426]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[427]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[428]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[429]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[430]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[431]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[432]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[433]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[434]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[435]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[436]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[437]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[438]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[439]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[440]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[441]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[442]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[443]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[444]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[445]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[446]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[447]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[448]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[449]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[450]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[451]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[452]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[453]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[454]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[455]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[456]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[457]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[458]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[459]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[460]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[461]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[462]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[463]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[464]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[465]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[466]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[467]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[468]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[469]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[470]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[471]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[472]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[473]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[474]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[475]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[476]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[477]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[478]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[479]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[480]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[481]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[482]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[483]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[484]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[485]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[486]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[487]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[488]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[489]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[490]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[491]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[492]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[493]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[494]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[495]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[496]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[497]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[498]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[499]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[500]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[501]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[502]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[503]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[504]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[505]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[506]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[507]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[508]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[509]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[510]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_aruser_d_reg[511]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.s_axi_arid_d_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_last_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_last_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_last_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_last_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arprot_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arqos_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arqos_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arqos_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arqos_d_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.s_axi_arcache_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.s_axi_arcache_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.r_acceptance_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.r_acceptance_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.r_acceptance_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.r_acceptance_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.r_acceptance_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.arsplit_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.arsplit_addr_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/i_44/gen_rsplitter.arsplit_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_44/\gen_rsplitter.arsplit_addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.artrans_cntr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.artrans_cntr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.sr_axi_awlen_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.sr_axi_awlen_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.sr_axi_awlen_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.sr_axi_awlen_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.wcnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.wcnt_last_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.w_burst_continue_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awroute_d_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awdest_d_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.aw_last_offset_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.aw_last_offset_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.aw_last_offset_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.aw_last_offset_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.aw_last_offset_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.aw_last_offset_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.aw_last_offset_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[140] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[145] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[410] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_awuser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awid_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.awsplit_len_last_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.awsplit_len_last_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.awsplit_len_last_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.awsplit_len_last_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awprot_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awprot_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awprot_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awqos_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awqos_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awqos_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awqos_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awcache_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awcache_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awcache_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.s_axi_awcache_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[1]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[2]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[3]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[4]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[5]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[6]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[7]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[8]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[9]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[10]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[11]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[12]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[13]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[14]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[15]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[16]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[17]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[18]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[19]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[20]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[21]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[22]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[23]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[24]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[25]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[26]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[27]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[28]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[29]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[30]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[31]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[32]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[33]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[34]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[35]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[36]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[37]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[38]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[39]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[40]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[41]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[42]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[43]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[44]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[45]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[46]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[47]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[48]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[49]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[50]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[51]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[52]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[53]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[54]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[55]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[56]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[57]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_arroute_d_reg[58]' (FDE) to 'sc_exit_v1_0_8_axi3_conv__GC0__1:/gen_rsplitter.s_aruser_d_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_rsplitter.s_aruser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.sr_axi_awlen_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.awsplit_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.awsplit_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.awsplit_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.awtrans_cntr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.w_split_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.w_split_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.w_split_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.w_split_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/i_44/\gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0__1:/\gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.mesg_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\skid_buffer_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\skid_buffer_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\skid_buffer_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\m_vector_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__8:/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_sreg/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.sr_axi_awlen_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg /\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg /\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__19:/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__19:/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg /\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg /\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__20:/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__20:/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:33 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem_asym:            | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym:            | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem:                 | m_ram_reg  | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized0: | m_ram_reg  | 512 x 48(NO_CHANGE)    | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym:            | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized1: | m_ram_reg  | 16 x 64(NO_CHANGE)     | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                                                     | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_hp0_interconnect/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp0_interconnect/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 101             | RAM32M x 17    | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 23              | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 106             | RAM32M x 18    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 101             | RAM32M x 17    | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg              | Implied        | 16 x 8               | RAM32M x 2     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 34               | RAM32M x 6     | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_0/axi_spdif_tx_core/U0                                                                                                                                                                           | pl330_dma_gen.fifo/fifo/data_fifo_reg                          | Implied        | 8 x 32               | RAM32M x 6     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping                             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axi_hdmi_tx_core | (C:0xffffff800000)+((A:0x3fffda0e)*B2)' | 9      | 15     | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (PCIN+((A:0x3fffb582)*B'')')'           | 16     | 9      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (PCIN+((A:0x7070)*B'')')'               | 16     | 9      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (C:0x100000)+((A:0x41bd)*B2)'           | 9      | 16     | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (PCIN+((A:0x810f)*B'')')'               | 17     | 9      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (PCIN+((A:0x1910)*B'')')'               | 14     | 9      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (C:0xffffff800000)+((A:0x7070)*B2)'     | 9      | 16     | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (PCIN+((A:0x3fffa1d9)*B'')')'           | 16     | 9      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|axi_hdmi_tx_core | (PCIN+((A:0x3fffedb7)*B'')')'           | 14     | 9      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------+-----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_hdmi_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           6|         2|
|3     |axi_ad9361_lvds_if__GC0                    |           1|       338|
|4     |ad_dds                                     |           4|      3737|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1937|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1923|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1923|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1952|
|9     |axi_ad9361_tx__GC0                         |           1|      1477|
|10    |axi_ad9361__GC0                            |           1|     16739|
|11    |sc_util_v1_0_4_axi_reg_stall               |           1|       342|
|12    |sc_exit_v1_0_8_axi3_conv__GC0              |           1|       579|
|13    |sc_exit_v1_0_8_splitter__GC0               |           2|        19|
|14    |sc_exit_v1_0_8_top__GC0                    |           2|       220|
|15    |sc_mmu_v1_0_7_top__GC0                     |           2|       156|
|16    |s00_entry_pipeline_imp_1DL9FW5__GC0        |           1|        32|
|17    |bd_a17c__GC0                               |           1|      1000|
|18    |sc_exit_v1_0_8_top__parameterized0__GC0    |           1|       171|
|19    |sc_mmu_v1_0_7_top__parameterized0__GC0     |           1|       247|
|20    |s00_entry_pipeline_imp_12BBSXA__GC0        |           1|       191|
|21    |bd_31bd__GC0                               |           1|      1346|
|22    |s00_entry_pipeline_imp_A6NOOV__GC0         |           1|        32|
|23    |bd_c0fd__GC0                               |           1|      1000|
|24    |system__GC0                                |           1|     21000|
|25    |system_top__GC0                            |           1|        66|
|26    |sc_exit_v1_0_8_axi3_conv__GC0__1           |           2|       418|
|27    |sc_util_v1_0_4_axi_reg_stall__1            |           1|        30|
|28    |sc_util_v1_0_4_axi_reg_stall__2            |           3|       292|
|29    |sc_util_v1_0_4_axi_reg_stall__3            |           3|        28|
|30    |sc_util_v1_0_4_axi_reg_stall__5            |           4|       382|
|31    |sc_util_v1_0_4_axi_reg_stall__7            |           2|        41|
|32    |sc_util_v1_0_4_axi_reg_stall__8            |           3|       292|
|33    |sc_util_v1_0_4_axi_reg_stall__9            |           2|        30|
|34    |sc_util_v1_0_4_axi_reg_stall__10           |           2|        30|
|35    |sc_util_v1_0_4_axi_reg_stall__11           |           2|        28|
|36    |sc_util_v1_0_4_axi_reg_stall__12           |           2|       412|
|37    |sc_util_v1_0_4_axi_reg_stall__14           |           1|        57|
|38    |sc_util_v1_0_4_axi_reg_stall__15           |           1|        41|
|39    |sc_util_v1_0_4_axi_reg_stall__16           |           1|        30|
|40    |sc_util_v1_0_4_axi_reg_stall__17           |           1|        28|
|41    |sc_util_v1_0_4_axi_reg_stall__18           |           1|        57|
|42    |sc_util_v1_0_4_axi_reg_stall__19           |           2|        30|
|43    |sc_util_v1_0_4_axi_reg_stall__20           |           2|       377|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:74]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem_asym:            | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym:            | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem:                 | m_ram_reg  | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized0: | m_ram_reg  | 512 x 48(NO_CHANGE)    | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym:            | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized1: | m_ram_reg  | 16 x 64(NO_CHANGE)     | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                                                     | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_hp0_interconnect/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp0_interconnect/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 101             | RAM32M x 17    | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 23              | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 106             | RAM32M x 18    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 101             | RAM32M x 17    | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg              | Implied        | 16 x 8               | RAM32M x 2     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
|\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 34               | RAM32M x 6     | 
|\i_system_wrapper/system_i /i_0/axi_hdmi_dma/inst                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_0/axi_spdif_tx_core/U0                                                                                                                                                                           | pl330_dma_gen.fifo/fifo/data_fifo_reg                          | Implied        | 8 x 32               | RAM32M x 6     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           6|         2|
|3     |axi_ad9361_lvds_if__GC0                    |           1|       338|
|4     |ad_dds                                     |           4|      3737|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1937|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1923|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1923|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1952|
|9     |axi_ad9361_tx__GC0                         |           1|      1477|
|10    |axi_ad9361__GC0                            |           1|     16739|
|11    |sc_util_v1_0_4_axi_reg_stall               |           1|       342|
|12    |sc_exit_v1_0_8_axi3_conv__GC0              |           1|       579|
|13    |sc_exit_v1_0_8_splitter__GC0               |           2|        19|
|14    |sc_exit_v1_0_8_top__GC0                    |           2|       220|
|15    |sc_mmu_v1_0_7_top__GC0                     |           2|       156|
|16    |s00_entry_pipeline_imp_1DL9FW5__GC0        |           1|        32|
|17    |bd_a17c__GC0                               |           1|      1000|
|18    |sc_exit_v1_0_8_top__parameterized0__GC0    |           1|       171|
|19    |sc_mmu_v1_0_7_top__parameterized0__GC0     |           1|       247|
|20    |s00_entry_pipeline_imp_12BBSXA__GC0        |           1|       191|
|21    |bd_31bd__GC0                               |           1|      1346|
|22    |s00_entry_pipeline_imp_A6NOOV__GC0         |           1|        32|
|23    |bd_c0fd__GC0                               |           1|      1000|
|24    |system__GC0                                |           1|     21000|
|25    |system_top__GC0                            |           1|        66|
|26    |sc_exit_v1_0_8_axi3_conv__GC0__1           |           2|       418|
|27    |sc_util_v1_0_4_axi_reg_stall__1            |           1|        30|
|28    |sc_util_v1_0_4_axi_reg_stall__2            |           3|       292|
|29    |sc_util_v1_0_4_axi_reg_stall__3            |           3|        28|
|30    |sc_util_v1_0_4_axi_reg_stall__5            |           4|       382|
|31    |sc_util_v1_0_4_axi_reg_stall__7            |           2|        41|
|32    |sc_util_v1_0_4_axi_reg_stall__8            |           3|       292|
|33    |sc_util_v1_0_4_axi_reg_stall__9            |           2|        30|
|34    |sc_util_v1_0_4_axi_reg_stall__10           |           2|        30|
|35    |sc_util_v1_0_4_axi_reg_stall__11           |           2|        28|
|36    |sc_util_v1_0_4_axi_reg_stall__12           |           2|       412|
|37    |sc_util_v1_0_4_axi_reg_stall__14           |           1|        57|
|38    |sc_util_v1_0_4_axi_reg_stall__15           |           1|        41|
|39    |sc_util_v1_0_4_axi_reg_stall__16           |           1|        30|
|40    |sc_util_v1_0_4_axi_reg_stall__17           |           1|        28|
|41    |sc_util_v1_0_4_axi_reg_stall__18           |           1|        57|
|42    |sc_util_v1_0_4_axi_reg_stall__19           |           2|        30|
|43    |sc_util_v1_0_4_axi_reg_stall__20           |           2|       377|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_7_top__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_7_top__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_7_top__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:02:57 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:56 ; elapsed = 00:02:59 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:56 ; elapsed = 00:02:59 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:03 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:03:03 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_ad9361  | i_tx/i_tx_channel_0/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_1/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_2/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_3/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_reg[23]          | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_reg[23]          | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_off_2_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_on_2_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_on_1_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_off_1_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_on_2_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_on_1_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_off_1_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_off_2_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_on_2_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_on_1_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_off_1_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_off_2_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_vsync_data_e_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_hsync_data_e_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_vsync_reg                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_hsync_reg                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/i_es/hdmi_data_5d_reg[15]                        | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|axi_hdmi_tx | i_tx_core/i_es/hdmi_data_5d_reg[14]                        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|axi_hdmi_tx | i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_4_m_reg[4]       | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|axi_hdmi_tx | i_tx_core/i_ss_444to422/s422_sync_reg[4]                   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        24|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |DSP48E       |     1|
|2     |DSP48E__1    |     1|
|3     |DSP48E__10   |     1|
|4     |DSP48E__11   |     1|
|5     |DSP48E__12   |     1|
|6     |DSP48E__13   |     1|
|7     |DSP48E__14   |     1|
|8     |DSP48E__15   |     1|
|9     |DSP48E__16   |     1|
|10    |DSP48E__17   |     1|
|11    |DSP48E__18   |     1|
|12    |DSP48E__19   |     1|
|13    |DSP48E__2    |     1|
|14    |DSP48E__20   |     1|
|15    |DSP48E__21   |     1|
|16    |DSP48E__22   |     1|
|17    |DSP48E__23   |     1|
|18    |DSP48E__3    |     1|
|19    |DSP48E__4    |     1|
|20    |DSP48E__5    |     1|
|21    |DSP48E__6    |     1|
|22    |DSP48E__7    |     1|
|23    |DSP48E__8    |     1|
|24    |DSP48E__9    |     1|
|25    |BIBUF        |   130|
|26    |BUFG         |     9|
|27    |BUFGMUX_CTRL |     1|
|28    |BUFR         |     1|
|29    |BUFR_1       |     1|
|30    |CARRY4       |  1757|
|31    |DSP48E1      |     4|
|32    |DSP48E1_1    |     3|
|33    |DSP48E1_2    |     6|
|34    |IDDR         |     7|
|35    |IDELAYCTRL   |     1|
|36    |IDELAYE2     |     7|
|37    |LUT1         |  2220|
|38    |LUT2         |  2075|
|39    |LUT3         |  6678|
|40    |LUT4         |  1566|
|41    |LUT5         |  1556|
|42    |LUT6         |  3527|
|43    |MMCME2_ADV   |     2|
|44    |MUXCY_L      |     9|
|45    |MUXF7        |    37|
|46    |MUXF8        |     4|
|47    |ODDR         |     1|
|48    |ODDR_1       |    10|
|49    |PS7          |     1|
|50    |RAM16X1D     |     9|
|51    |RAM32M       |   150|
|52    |RAMB36E1     |     3|
|53    |RAMB36E1_1   |     3|
|54    |SRL16        |     6|
|55    |SRL16E       |   756|
|56    |SRLC32E      |    47|
|57    |XORCY        |    12|
|58    |FDCE         |  4526|
|59    |FDPE         |    72|
|60    |FDR          |    47|
|61    |FDRE         | 18892|
|62    |FDSE         |   375|
|63    |IBUF         |     1|
|64    |IBUFDS       |     7|
|65    |IBUFGDS      |     1|
|66    |IOBUF        |    35|
|67    |OBUF         |    38|
|68    |OBUFDS       |     8|
+------+-------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                              |Module                                                         |Cells |
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                   |                                                               | 48297|
|2     |  i_system_wrapper                                                                                    |system_wrapper                                                 | 48227|
|3     |    system_i                                                                                          |system                                                         | 48225|
|4     |      axi_ad9361                                                                                      |system_axi_ad9361_0                                            | 31100|
|5     |        inst                                                                                          |axi_ad9361                                                     | 31100|
|6     |          i_dev_if                                                                                    |axi_ad9361_lvds_if                                             |   333|
|7     |            \g_rx_data[0].i_rx_data                                                                   |ad_data_in                                                     |     6|
|8     |            \g_rx_data[1].i_rx_data                                                                   |ad_data_in_337                                                 |    15|
|9     |            \g_rx_data[2].i_rx_data                                                                   |ad_data_in_338                                                 |     5|
|10    |            \g_rx_data[3].i_rx_data                                                                   |ad_data_in_339                                                 |     9|
|11    |            \g_rx_data[4].i_rx_data                                                                   |ad_data_in_340                                                 |     7|
|12    |            \g_rx_data[5].i_rx_data                                                                   |ad_data_in_341                                                 |     6|
|13    |            \g_tx_data[0].i_tx_data                                                                   |ad_data_out                                                    |     2|
|14    |            \g_tx_data[1].i_tx_data                                                                   |ad_data_out_342                                                |     2|
|15    |            \g_tx_data[2].i_tx_data                                                                   |ad_data_out_343                                                |     2|
|16    |            \g_tx_data[3].i_tx_data                                                                   |ad_data_out_344                                                |     2|
|17    |            \g_tx_data[4].i_tx_data                                                                   |ad_data_out_345                                                |     2|
|18    |            \g_tx_data[5].i_tx_data                                                                   |ad_data_out_346                                                |     2|
|19    |            i_clk                                                                                     |ad_data_clk                                                    |     2|
|20    |            i_enable                                                                                  |ad_data_out__parameterized0                                    |     2|
|21    |            i_rx_frame                                                                                |ad_data_in__parameterized0                                     |    18|
|22    |            i_tx_clk                                                                                  |ad_data_out_347                                                |     2|
|23    |            i_tx_frame                                                                                |ad_data_out_348                                                |     2|
|24    |            i_txnrx                                                                                   |ad_data_out__parameterized0_349                                |     2|
|25    |          i_rx                                                                                        |axi_ad9361_rx                                                  |  6378|
|26    |            i_delay_cntrl                                                                             |up_delay_cntrl                                                 |    67|
|27    |              i_delay_rst_reg                                                                         |ad_rst__xdcDup__3                                              |     5|
|28    |            i_rx_channel_0                                                                            |axi_ad9361_rx_channel                                          |  1436|
|29    |              i_ad_datafmt                                                                            |ad_datafmt_329                                                 |    13|
|30    |              i_ad_dcfilter                                                                           |ad_dcfilter_330                                                |   233|
|31    |              i_ad_iqcor                                                                              |ad_iqcor_331                                                   |   460|
|32    |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0_333                                     |   170|
|33    |                  i_mult_macro                                                                        |MULT_MACRO_336                                                 |   154|
|34    |                \g_loop[0].i_mul_q                                                                    |ad_mul_334                                                     |   154|
|35    |                  i_mult_macro                                                                        |MULT_MACRO_335                                                 |   154|
|36    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon                                            |   216|
|37    |                i_pnmon                                                                               |ad_pnmon_332                                                   |    86|
|38    |              i_up_adc_channel                                                                        |up_adc_channel                                                 |   514|
|39    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1__xdcDup__1                       |   243|
|40    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__2                      |    34|
|41    |            i_rx_channel_1                                                                            |axi_ad9361_rx_channel__parameterized0                          |  1464|
|42    |              i_ad_datafmt                                                                            |ad_datafmt_321                                                 |    13|
|43    |              i_ad_dcfilter                                                                           |ad_dcfilter_322                                                |   233|
|44    |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0_323                                   |   458|
|45    |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0_325                                     |   154|
|46    |                  i_mult_macro                                                                        |MULT_MACRO_328                                                 |   154|
|47    |                \g_loop[0].i_mul_q                                                                    |ad_mul_326                                                     |   170|
|48    |                  i_mult_macro                                                                        |MULT_MACRO_327                                                 |   154|
|49    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon__parameterized0                            |   247|
|50    |                i_pnmon                                                                               |ad_pnmon_324                                                   |    85|
|51    |              i_up_adc_channel                                                                        |up_adc_channel__parameterized0                                 |   513|
|52    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1__xdcDup__2                       |   243|
|53    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__3                      |    34|
|54    |            i_rx_channel_2                                                                            |axi_ad9361_rx_channel__parameterized1                          |  1459|
|55    |              i_ad_datafmt                                                                            |ad_datafmt_313                                                 |    13|
|56    |              i_ad_dcfilter                                                                           |ad_dcfilter_314                                                |   233|
|57    |              i_ad_iqcor                                                                              |ad_iqcor_315                                                   |   458|
|58    |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0_317                                     |   170|
|59    |                  i_mult_macro                                                                        |MULT_MACRO_320                                                 |   154|
|60    |                \g_loop[0].i_mul_q                                                                    |ad_mul_318                                                     |   154|
|61    |                  i_mult_macro                                                                        |MULT_MACRO_319                                                 |   154|
|62    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon__parameterized1                            |   241|
|63    |                i_pnmon                                                                               |ad_pnmon_316                                                   |    80|
|64    |              i_up_adc_channel                                                                        |up_adc_channel__parameterized1                                 |   514|
|65    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1__xdcDup__3                       |   243|
|66    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__4                      |    34|
|67    |            i_rx_channel_3                                                                            |axi_ad9361_rx_channel__parameterized2                          |  1438|
|68    |              i_ad_datafmt                                                                            |ad_datafmt                                                     |    13|
|69    |              i_ad_dcfilter                                                                           |ad_dcfilter                                                    |   233|
|70    |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0_308                                   |   458|
|71    |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0_309                                     |   154|
|72    |                  i_mult_macro                                                                        |MULT_MACRO_312                                                 |   154|
|73    |                \g_loop[0].i_mul_q                                                                    |ad_mul_310                                                     |   170|
|74    |                  i_mult_macro                                                                        |MULT_MACRO_311                                                 |   154|
|75    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon__parameterized2                            |   218|
|76    |                i_pnmon                                                                               |ad_pnmon                                                       |    89|
|77    |              i_up_adc_channel                                                                        |up_adc_channel__parameterized2                                 |   516|
|78    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1                                  |   243|
|79    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__5                      |    34|
|80    |            i_up_adc_common                                                                           |up_adc_common                                                  |   410|
|81    |              i_clock_mon                                                                             |up_clock_mon__xdcDup__2                                        |   145|
|82    |              i_core_rst_reg                                                                          |ad_rst__xdcDup__4                                              |     5|
|83    |              i_xfer_cntrl                                                                            |up_xfer_cntrl__parameterized2                                  |    33|
|84    |              i_xfer_status                                                                           |up_xfer_status__parameterized0__xdcDup__6                      |    34|
|85    |          i_tdd                                                                                       |axi_ad9361_tdd                                                 |  3611|
|86    |            i_tdd_control                                                                             |ad_tdd_control                                                 |  1340|
|87    |              i_rx_off_1_comp                                                                         |ad_addsub                                                      |    56|
|88    |              i_rx_off_2_comp                                                                         |ad_addsub_289                                                  |    56|
|89    |              i_rx_on_1_comp                                                                          |ad_addsub_290                                                  |    56|
|90    |              i_rx_on_2_comp                                                                          |ad_addsub_291                                                  |    56|
|91    |              i_tx_dp_off_1_comp                                                                      |ad_addsub_292                                                  |    56|
|92    |              i_tx_dp_off_2_comp                                                                      |ad_addsub_293                                                  |    56|
|93    |              i_tx_dp_on_1_comp                                                                       |ad_addsub_294                                                  |    56|
|94    |              i_tx_dp_on_2_comp                                                                       |ad_addsub_295                                                  |    56|
|95    |              i_tx_off_1_comp                                                                         |ad_addsub_296                                                  |    56|
|96    |              i_tx_off_2_comp                                                                         |ad_addsub_297                                                  |    56|
|97    |              i_tx_on_1_comp                                                                          |ad_addsub_298                                                  |    56|
|98    |              i_tx_on_2_comp                                                                          |ad_addsub_299                                                  |    56|
|99    |              i_vco_rx_off_1_comp                                                                     |ad_addsub_300                                                  |    56|
|100   |              i_vco_rx_off_2_comp                                                                     |ad_addsub_301                                                  |    56|
|101   |              i_vco_rx_on_1_comp                                                                      |ad_addsub_302                                                  |    56|
|102   |              i_vco_rx_on_2_comp                                                                      |ad_addsub_303                                                  |    56|
|103   |              i_vco_tx_off_1_comp                                                                     |ad_addsub_304                                                  |    56|
|104   |              i_vco_tx_off_2_comp                                                                     |ad_addsub_305                                                  |    56|
|105   |              i_vco_tx_on_1_comp                                                                      |ad_addsub_306                                                  |    56|
|106   |              i_vco_tx_on_2_comp                                                                      |ad_addsub_307                                                  |    56|
|107   |            i_up_tdd_cntrl                                                                            |up_tdd_cntrl                                                   |  2265|
|108   |              i_xfer_tdd_control                                                                      |up_xfer_cntrl                                                  |    63|
|109   |              i_xfer_tdd_counter_values                                                               |up_xfer_cntrl__parameterized0                                  |  1282|
|110   |              i_xfer_tdd_status                                                                       |up_xfer_status                                                 |    34|
|111   |          i_tdd_if                                                                                    |axi_ad9361_tdd_if                                              |     2|
|112   |          i_tx                                                                                        |axi_ad9361_tx                                                  | 19365|
|113   |            i_tx_channel_0                                                                            |axi_ad9361_tx_channel                                          |  4738|
|114   |              i_ad_iqcor                                                                              |ad_iqcor_250                                                   |   440|
|115   |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0_285                                     |   166|
|116   |                  i_mult_macro                                                                        |MULT_MACRO_288                                                 |   154|
|117   |                \g_loop[0].i_mul_q                                                                    |ad_mul_286                                                     |   154|
|118   |                  i_mult_macro                                                                        |MULT_MACRO_287                                                 |   154|
|119   |              i_dds                                                                                   |ad_dds_251                                                     |  3328|
|120   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2_252                                                   |  2106|
|121   |                  i_dds_1_0                                                                           |ad_dds_1_253                                                   |  1006|
|122   |                    i_dds_scale                                                                       |ad_mul__parameterized1_270                                     |   154|
|123   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_284                                 |   154|
|124   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_271                                         |   838|
|125   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_272                                         |    79|
|126   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_273                         |    66|
|127   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_274                        |    66|
|128   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_275                         |    66|
|129   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_276                         |    66|
|130   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_277                         |    66|
|131   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_278                         |    66|
|132   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_279                         |    66|
|133   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_280                         |    66|
|134   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_281                         |    66|
|135   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_282                         |    66|
|136   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_283                         |    66|
|137   |                  i_dds_1_1                                                                           |ad_dds_1_254                                                   |  1006|
|138   |                    i_dds_scale                                                                       |ad_mul__parameterized1_255                                     |   154|
|139   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_269                                 |   154|
|140   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_256                                         |   838|
|141   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_257                                         |    79|
|142   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_258                         |    66|
|143   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_259                        |    66|
|144   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_260                         |    66|
|145   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_261                         |    66|
|146   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_262                         |    66|
|147   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_263                         |    66|
|148   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_264                         |    66|
|149   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_265                         |    66|
|150   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_266                         |    66|
|151   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_267                         |    66|
|152   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_268                         |    66|
|153   |              i_up_dac_channel                                                                        |up_dac_channel                                                 |   858|
|154   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3__xdcDup__1                       |   382|
|155   |            i_tx_channel_1                                                                            |axi_ad9361_tx_channel__parameterized0                          |  4697|
|156   |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0_211                                   |   438|
|157   |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0_246                                     |   154|
|158   |                  i_mult_macro                                                                        |MULT_MACRO_249                                                 |   154|
|159   |                \g_loop[0].i_mul_q                                                                    |ad_mul_247                                                     |   166|
|160   |                  i_mult_macro                                                                        |MULT_MACRO_248                                                 |   154|
|161   |              i_dds                                                                                   |ad_dds_212                                                     |  3324|
|162   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2_213                                                   |  2106|
|163   |                  i_dds_1_0                                                                           |ad_dds_1_214                                                   |  1006|
|164   |                    i_dds_scale                                                                       |ad_mul__parameterized1_231                                     |   154|
|165   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_245                                 |   154|
|166   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_232                                         |   838|
|167   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_233                                         |    79|
|168   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_234                         |    66|
|169   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_235                        |    66|
|170   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_236                         |    66|
|171   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_237                         |    66|
|172   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_238                         |    66|
|173   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_239                         |    66|
|174   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_240                         |    66|
|175   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_241                         |    66|
|176   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_242                         |    66|
|177   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_243                         |    66|
|178   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_244                         |    66|
|179   |                  i_dds_1_1                                                                           |ad_dds_1_215                                                   |  1006|
|180   |                    i_dds_scale                                                                       |ad_mul__parameterized1_216                                     |   154|
|181   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_230                                 |   154|
|182   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_217                                         |   838|
|183   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_218                                         |    79|
|184   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_219                         |    66|
|185   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_220                        |    66|
|186   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_221                         |    66|
|187   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_222                         |    66|
|188   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_223                         |    66|
|189   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_224                         |    66|
|190   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_225                         |    66|
|191   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_226                         |    66|
|192   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_227                         |    66|
|193   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_228                         |    66|
|194   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_229                         |    66|
|195   |              i_up_dac_channel                                                                        |up_dac_channel__parameterized0                                 |   823|
|196   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3__xdcDup__2                       |   381|
|197   |            i_tx_channel_2                                                                            |axi_ad9361_tx_channel__parameterized1                          |  4697|
|198   |              i_ad_iqcor                                                                              |ad_iqcor                                                       |   438|
|199   |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0_207                                     |   166|
|200   |                  i_mult_macro                                                                        |MULT_MACRO_210                                                 |   154|
|201   |                \g_loop[0].i_mul_q                                                                    |ad_mul_208                                                     |   154|
|202   |                  i_mult_macro                                                                        |MULT_MACRO_209                                                 |   154|
|203   |              i_dds                                                                                   |ad_dds_173                                                     |  3324|
|204   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2_174                                                   |  2106|
|205   |                  i_dds_1_0                                                                           |ad_dds_1_175                                                   |  1006|
|206   |                    i_dds_scale                                                                       |ad_mul__parameterized1_192                                     |   154|
|207   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_206                                 |   154|
|208   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_193                                         |   838|
|209   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_194                                         |    79|
|210   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_195                         |    66|
|211   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_196                        |    66|
|212   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_197                         |    66|
|213   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_198                         |    66|
|214   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_199                         |    66|
|215   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_200                         |    66|
|216   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_201                         |    66|
|217   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_202                         |    66|
|218   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_203                         |    66|
|219   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_204                         |    66|
|220   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_205                         |    66|
|221   |                  i_dds_1_1                                                                           |ad_dds_1_176                                                   |  1006|
|222   |                    i_dds_scale                                                                       |ad_mul__parameterized1_177                                     |   154|
|223   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_191                                 |   154|
|224   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_178                                         |   838|
|225   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_179                                         |    79|
|226   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_180                         |    66|
|227   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_181                        |    66|
|228   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_182                         |    66|
|229   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_183                         |    66|
|230   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_184                         |    66|
|231   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_185                         |    66|
|232   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_186                         |    66|
|233   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_187                         |    66|
|234   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_188                         |    66|
|235   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_189                         |    66|
|236   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_190                         |    66|
|237   |              i_up_dac_channel                                                                        |up_dac_channel__parameterized1                                 |   823|
|238   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3__xdcDup__3                       |   381|
|239   |            i_tx_channel_3                                                                            |axi_ad9361_tx_channel__parameterized2                          |  4700|
|240   |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0                                       |   438|
|241   |                \g_loop[0].i_mul_i                                                                    |ad_mul__parameterized0                                         |   154|
|242   |                  i_mult_macro                                                                        |MULT_MACRO_172                                                 |   154|
|243   |                \g_loop[0].i_mul_q                                                                    |ad_mul                                                         |   166|
|244   |                  i_mult_macro                                                                        |MULT_MACRO                                                     |   154|
|245   |              i_dds                                                                                   |ad_dds                                                         |  3324|
|246   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2                                                       |  2106|
|247   |                  i_dds_1_0                                                                           |ad_dds_1                                                       |  1006|
|248   |                    i_dds_scale                                                                       |ad_mul__parameterized1_157                                     |   154|
|249   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_171                                 |   154|
|250   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_158                                         |   838|
|251   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_159                                         |    79|
|252   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_160                         |    66|
|253   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_161                        |    66|
|254   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_162                         |    66|
|255   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_163                         |    66|
|256   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_164                         |    66|
|257   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_165                         |    66|
|258   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_166                         |    66|
|259   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_167                         |    66|
|260   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_168                         |    66|
|261   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_169                         |    66|
|262   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_170                         |    66|
|263   |                  i_dds_1_1                                                                           |ad_dds_1_156                                                   |  1006|
|264   |                    i_dds_scale                                                                       |ad_mul__parameterized1                                         |   154|
|265   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0                                     |   154|
|266   |                    i_dds_sine                                                                        |ad_dds_sine_cordic                                             |   838|
|267   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe                                             |    79|
|268   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9                             |    66|
|269   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10                            |    66|
|270   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0                             |    66|
|271   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1                             |    66|
|272   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2                             |    66|
|273   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3                             |    66|
|274   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4                             |    66|
|275   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5                             |    66|
|276   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6                             |    66|
|277   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7                             |    66|
|278   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8                             |    66|
|279   |              i_up_dac_channel                                                                        |up_dac_channel__parameterized2                                 |   823|
|280   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3                                  |   381|
|281   |            i_up_dac_common                                                                           |up_dac_common                                                  |   473|
|282   |              i_clock_mon                                                                             |up_clock_mon                                                   |   146|
|283   |              i_core_rst_reg                                                                          |ad_rst__xdcDup__6                                              |     5|
|284   |              i_xfer_cntrl                                                                            |up_xfer_cntrl__parameterized4                                  |    90|
|285   |              i_xfer_status                                                                           |up_xfer_status__parameterized0                                 |    34|
|286   |          i_up_axi                                                                                    |up_axi_155                                                     |  1310|
|287   |      axi_hp0_interconnect                                                                            |system_axi_hp0_interconnect_0                                  |  1805|
|288   |        inst                                                                                          |bd_a17c                                                        |  1805|
|289   |          clk_map                                                                                     |clk_map_imp_1JU3II5                                            |    41|
|290   |            psr_aclk                                                                                  |bd_a17c_psr_aclk_0                                             |    41|
|291   |              U0                                                                                      |proc_sys_reset_150                                             |    41|
|292   |                EXT_LPF                                                                               |lpf_151                                                        |     9|
|293   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_154                                                   |     5|
|294   |                SEQ                                                                                   |sequence_psr_152                                               |    31|
|295   |                  SEQ_COUNTER                                                                         |proc_sys_reset_v5_0_13_upcnt_n_153                             |    13|
|296   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_DR7KC6                                   |   924|
|297   |            m00_exit                                                                                  |bd_a17c_m00e_0                                                 |   924|
|298   |              inst                                                                                    |sc_exit_v1_0_8_top__1                                          |   924|
|299   |                ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_126                               |   158|
|300   |                exit_inst                                                                             |sc_exit_v1_0_8_exit_127                                        |    82|
|301   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_134           |    81|
|302   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_135                                     |     2|
|303   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_136                                     |     2|
|304   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_137                                     |     2|
|305   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_138                                     |     2|
|306   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_139                                     |     2|
|307   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_140                                     |     3|
|308   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_141                                     |     2|
|309   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_142                                     |     2|
|310   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_143                                     |     2|
|311   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_144                                     |     2|
|312   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_145                                     |     2|
|313   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_146                                     |     2|
|314   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_147                                     |     2|
|315   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_148                                     |     2|
|316   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_149                                     |     2|
|317   |                r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_128                               |   219|
|318   |                splitter_inst                                                                         |sc_exit_v1_0_8_splitter_129                                    |   454|
|319   |                  \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv_130                                   |   453|
|320   |                    ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_131                               |   296|
|321   |                    \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_132                           |    31|
|322   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_133                                     |     3|
|323   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1DL9FW5                                 |   384|
|324   |            s00_mmu                                                                                   |bd_a17c_s00mmu_0                                               |   371|
|325   |              inst                                                                                    |sc_mmu_v1_0_7_top__1                                           |   371|
|326   |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_124                               |   158|
|327   |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_125                               |   211|
|328   |            s00_si_converter                                                                          |bd_a17c_s00sic_0                                               |    13|
|329   |              inst                                                                                    |sc_si_converter_v1_0_8_top__1                                  |    13|
|330   |          s00_nodes                                                                                   |s00_nodes_imp_1AC8KA7                                          |   456|
|331   |            s00_ar_node                                                                               |bd_a17c_sarn_0                                                 |   258|
|332   |              inst                                                                                    |sc_node_v1_0_10_top__xdcDup__1                                 |   258|
|333   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__xdcDup__1                          |   251|
|334   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                                |   249|
|335   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                      |   249|
|336   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__3                                           |   181|
|337   |                        xpm_memory_base_inst                                                          |xpm_memory_base__3                                             |   181|
|338   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_121                                     |    14|
|339   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_122                                     |    13|
|340   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_123                     |    31|
|341   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler_119                                 |     3|
|342   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_120                                    |     3|
|343   |            s00_r_node                                                                                |bd_a17c_srn_0                                                  |   198|
|344   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized0__xdcDup__1                 |   198|
|345   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0__xdcDup__1          |   190|
|346   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1                |   188|
|347   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1      |   188|
|348   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                           |   119|
|349   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__2                             |   119|
|350   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_116                                     |    14|
|351   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_117                                     |    13|
|352   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_118                     |    31|
|353   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0_114                 |     4|
|354   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_115                                    |     4|
|355   |      axi_hp1_interconnect                                                                            |system_axi_hp1_interconnect_0                                  |  2102|
|356   |        inst                                                                                          |bd_31bd                                                        |  2102|
|357   |          clk_map                                                                                     |clk_map_imp_1V0WYD2                                            |    41|
|358   |            psr_aclk                                                                                  |bd_31bd_psr_aclk_0                                             |    41|
|359   |              U0                                                                                      |proc_sys_reset_109                                             |    41|
|360   |                EXT_LPF                                                                               |lpf_110                                                        |     9|
|361   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_113                                                   |     5|
|362   |                SEQ                                                                                   |sequence_psr_111                                               |    31|
|363   |                  SEQ_COUNTER                                                                         |proc_sys_reset_v5_0_13_upcnt_n_112                             |    13|
|364   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_2KD8VH                                   |   945|
|365   |            m00_exit                                                                                  |bd_31bd_m00e_0                                                 |   945|
|366   |              inst                                                                                    |sc_exit_v1_0_8_top__parameterized0                             |   945|
|367   |                aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_95                                |   158|
|368   |                b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_96                                |    20|
|369   |                exit_inst                                                                             |sc_exit_v1_0_8_exit__parameterized0                            |    26|
|370   |                  \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3               |    26|
|371   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_108                                     |     3|
|372   |                splitter_inst                                                                         |sc_exit_v1_0_8_splitter_97                                     |   501|
|373   |                  \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv_99                                    |   501|
|374   |                    aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_100                               |   270|
|375   |                    \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_101                           |    33|
|376   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_107                                     |     5|
|377   |                    \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0               |    60|
|378   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_102                                     |     3|
|379   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_103                                     |     2|
|380   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_104                                     |     2|
|381   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_105                                     |     2|
|382   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_106                                     |     3|
|383   |                w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_98                                |   229|
|384   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_12BBSXA                                 |   549|
|385   |            s00_mmu                                                                                   |bd_31bd_s00mmu_0                                               |   441|
|386   |              inst                                                                                    |sc_mmu_v1_0_7_top__parameterized0                              |   441|
|387   |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_92                                |   160|
|388   |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_93                                |    24|
|389   |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_94                                |   240|
|390   |            s00_si_converter                                                                          |bd_31bd_s00sic_0                                               |   108|
|391   |              inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized0                     |   108|
|392   |                splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                                |   106|
|393   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4               |   105|
|394   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_78                                      |     2|
|395   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_79                                      |     2|
|396   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_80                                      |     2|
|397   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_81                                      |     2|
|398   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_82                                      |     3|
|399   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_83                                      |     2|
|400   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_84                                      |     2|
|401   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_85                                      |     2|
|402   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_86                                      |     2|
|403   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_87                                      |     2|
|404   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_88                                      |    15|
|405   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_89                                      |     2|
|406   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_90                                      |     2|
|407   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_91                                      |     2|
|408   |          s00_nodes                                                                                   |s00_nodes_imp_18B2IWK                                          |   567|
|409   |            s00_aw_node                                                                               |bd_31bd_sawn_0                                                 |   258|
|410   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized1                            |   258|
|411   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                     |   251|
|412   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__2                                |   249|
|413   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                      |   249|
|414   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__4                                           |   181|
|415   |                        xpm_memory_base_inst                                                          |xpm_memory_base__4                                             |   181|
|416   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_75                                      |    14|
|417   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_76                                      |    13|
|418   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_77                      |    31|
|419   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                     |     3|
|420   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_74                                     |     3|
|421   |            s00_b_node                                                                                |bd_31bd_sbn_0                                                  |   106|
|422   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized2                            |   106|
|423   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                     |    98|
|424   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                           |    96|
|425   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                 |    96|
|426   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |    28|
|427   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                |    28|
|428   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_71                                      |    14|
|429   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_72                                      |    13|
|430   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_73                      |    31|
|431   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                     |     4|
|432   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_70                                     |     4|
|433   |            s00_w_node                                                                                |bd_31bd_swn_0                                                  |   203|
|434   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized3                            |   203|
|435   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                     |   196|
|436   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                           |   194|
|437   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                 |   194|
|438   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |   125|
|439   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |   125|
|440   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_67                                      |    14|
|441   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_68                                      |    13|
|442   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_69                      |    31|
|443   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                     |     3|
|444   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_66                                     |     3|
|445   |      axi_hp2_interconnect                                                                            |system_axi_hp2_interconnect_0                                  |  1805|
|446   |        inst                                                                                          |bd_c0fd                                                        |  1805|
|447   |          clk_map                                                                                     |clk_map_imp_QEY4IV                                             |    41|
|448   |            psr_aclk                                                                                  |bd_c0fd_psr_aclk_0                                             |    41|
|449   |              U0                                                                                      |proc_sys_reset                                                 |    41|
|450   |                EXT_LPF                                                                               |lpf                                                            |     9|
|451   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_65                                                    |     5|
|452   |                SEQ                                                                                   |sequence_psr_63                                                |    31|
|453   |                  SEQ_COUNTER                                                                         |proc_sys_reset_v5_0_13_upcnt_n_64                              |    13|
|454   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1AI8LVG                                  |   924|
|455   |            m00_exit                                                                                  |bd_c0fd_m00e_0                                                 |   924|
|456   |              inst                                                                                    |sc_exit_v1_0_8_top                                             |   924|
|457   |                ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_45                                |   158|
|458   |                exit_inst                                                                             |sc_exit_v1_0_8_exit                                            |    82|
|459   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2               |    81|
|460   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_48                                      |     2|
|461   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_49                                      |     2|
|462   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_50                                      |     2|
|463   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_51                                      |     2|
|464   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_52                                      |     2|
|465   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_53                                      |     3|
|466   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_54                                      |     2|
|467   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_55                                      |     2|
|468   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_56                                      |     2|
|469   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_57                                      |     2|
|470   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_58                                      |     2|
|471   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_59                                      |     2|
|472   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_60                                      |     2|
|473   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_61                                      |     2|
|474   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_62                                      |     2|
|475   |                r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_46                                |   219|
|476   |                splitter_inst                                                                         |sc_exit_v1_0_8_splitter                                        |   454|
|477   |                  \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv                                       |   453|
|478   |                    ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_47                                |   296|
|479   |                    \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo                               |    31|
|480   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl                                         |     3|
|481   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_A6NOOV                                  |   384|
|482   |            s00_mmu                                                                                   |bd_c0fd_s00mmu_0                                               |   371|
|483   |              inst                                                                                    |sc_mmu_v1_0_7_top                                              |   371|
|484   |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall                                   |   158|
|485   |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_44                                |   211|
|486   |            s00_si_converter                                                                          |bd_c0fd_s00sic_0                                               |    13|
|487   |              inst                                                                                    |sc_si_converter_v1_0_8_top                                     |    13|
|488   |          s00_nodes                                                                                   |s00_nodes_imp_DLXCPX                                           |   456|
|489   |            s00_ar_node                                                                               |bd_c0fd_sarn_0                                                 |   258|
|490   |              inst                                                                                    |sc_node_v1_0_10_top                                            |   258|
|491   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                     |   251|
|492   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                           |   249|
|493   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                 |   249|
|494   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |   181|
|495   |                        xpm_memory_base_inst                                                          |xpm_memory_base                                                |   181|
|496   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_41                                      |    14|
|497   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_42                                      |    13|
|498   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_43                      |    31|
|499   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                     |     3|
|500   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_40                                     |     3|
|501   |            s00_r_node                                                                                |bd_c0fd_srn_0                                                  |   198|
|502   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized0                            |   198|
|503   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                     |   190|
|504   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                           |   188|
|505   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                 |   188|
|506   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |   119|
|507   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                |   119|
|508   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                         |    14|
|509   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_39                                      |    13|
|510   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                         |    31|
|511   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                     |     4|
|512   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                        |     4|
|513   |      GND_1                                                                                           |system_GND_1_0                                                 |     0|
|514   |      axi_ad9361_adc_dma                                                                              |system_axi_ad9361_adc_dma_0                                    |  1209|
|515   |        inst                                                                                          |axi_dmac                                                       |  1209|
|516   |          i_regmap                                                                                    |axi_dmac_regmap                                                |   635|
|517   |            i_regmap_request                                                                          |axi_dmac_regmap_request                                        |   207|
|518   |              i_transfer_lenghts_fifo                                                                 |util_axis_fifo_37                                              |    69|
|519   |                i_address_sync                                                                        |fifo_address_sync_38                                           |    24|
|520   |            i_up_axi                                                                                  |up_axi__parameterized0_36                                      |   352|
|521   |          i_transfer                                                                                  |axi_dmac_transfer                                              |   574|
|522   |            i_request_arb                                                                             |dmac_request_arb                                               |   524|
|523   |              i_dest_dma_mm                                                                           |dmac_dest_mm_axi                                               |   106|
|524   |                i_addr_gen                                                                            |dmac_address_generator_35                                      |    92|
|525   |                i_response_handler                                                                    |dmac_response_handler                                          |    12|
|526   |              i_dest_req_fifo                                                                         |util_axis_fifo__parameterized1__xdcDup__1                      |    39|
|527   |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__1                           |     7|
|528   |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__2                           |     3|
|529   |              i_req_gen                                                                               |dmac_request_generator_31                                      |    75|
|530   |              i_response_manager                                                                      |axi_dmac_response_manager_32                                   |    63|
|531   |                i_dest_response_fifo                                                                  |util_axis_fifo__parameterized3_34                              |    24|
|532   |              i_src_dest_bl_fifo                                                                      |util_axis_fifo__parameterized0                                 |    15|
|533   |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__3                           |     4|
|534   |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__4                           |     5|
|535   |              i_src_dma_fifo                                                                          |dmac_src_fifo_inf                                              |    54|
|536   |                i_data_mover                                                                          |dmac_data_mover                                                |    53|
|537   |              i_src_req_fifo                                                                          |util_axis_fifo__parameterized2                                 |    40|
|538   |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__5                           |     4|
|539   |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__6                           |     2|
|540   |              i_store_and_forward                                                                     |axi_dmac_burst_memory__xdcDup__1                               |    83|
|541   |                i_dest_sync_id                                                                        |sync_bits__parameterized1__xdcDup__1                           |    10|
|542   |                i_mem                                                                                 |ad_mem_asym_33                                                 |     2|
|543   |                i_src_sync_id                                                                         |sync_bits__parameterized1__xdcDup__2                           |    10|
|544   |              i_sync_src_request_id                                                                   |sync_bits__parameterized1__xdcDup__3                           |    10|
|545   |            i_reset_manager                                                                           |axi_dmac_reset_manager                                         |    50|
|546   |              i_sync_control_src                                                                      |sync_bits__parameterized0__xdcDup__7                           |     2|
|547   |              i_sync_status_src                                                                       |sync_bits__parameterized0__xdcDup__8                           |     6|
|548   |      axi_ad9361_dac_dma                                                                              |system_axi_ad9361_dac_dma_0                                    |  1028|
|549   |        inst                                                                                          |axi_dmac__parameterized0                                       |  1028|
|550   |          i_regmap                                                                                    |axi_dmac_regmap__parameterized0                                |   568|
|551   |            i_regmap_request                                                                          |axi_dmac_regmap_request__parameterized0                        |   120|
|552   |              i_transfer_lenghts_fifo                                                                 |util_axis_fifo                                                 |     3|
|553   |                i_address_sync                                                                        |fifo_address_sync_30                                           |     3|
|554   |            i_up_axi                                                                                  |up_axi__parameterized0_29                                      |   372|
|555   |          i_transfer                                                                                  |axi_dmac_transfer__parameterized0                              |   460|
|556   |            i_request_arb                                                                             |dmac_request_arb__parameterized0                               |   416|
|557   |              i_dest_dma_stream                                                                       |dmac_dest_axi_stream_21                                        |    28|
|558   |                i_response_generator                                                                  |dmac_response_generator_28                                     |    12|
|559   |              i_dest_req_fifo                                                                         |util_axis_fifo__parameterized1                                 |    13|
|560   |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__9                           |     6|
|561   |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__10                          |     4|
|562   |              i_req_gen                                                                               |dmac_request_generator_22                                      |    78|
|563   |              i_response_manager                                                                      |axi_dmac_response_manager__parameterized0                      |    42|
|564   |                i_dest_response_fifo                                                                  |util_axis_fifo__parameterized5                                 |    18|
|565   |                  i_raddr_sync                                                                        |sync_bits__parameterized0__xdcDup__11                          |     3|
|566   |                  i_waddr_sync                                                                        |sync_bits__parameterized0__xdcDup__12                          |    11|
|567   |              i_src_dma_mm                                                                            |dmac_src_mm_axi_23                                             |   114|
|568   |                i_addr_gen                                                                            |dmac_address_generator_26                                      |   100|
|569   |                i_req_splitter                                                                        |splitter_27                                                    |     4|
|570   |              i_src_req_fifo                                                                          |util_axis_fifo__parameterized4_24                              |    39|
|571   |              i_store_and_forward                                                                     |axi_dmac_burst_memory                                          |    81|
|572   |                i_dest_sync_id                                                                        |sync_bits__parameterized1__xdcDup__4                           |    12|
|573   |                i_mem                                                                                 |ad_mem_asym_25                                                 |     2|
|574   |                i_src_sync_id                                                                         |sync_bits__parameterized1__xdcDup__5                           |    10|
|575   |              i_sync_req_response_id                                                                  |sync_bits__parameterized1                                      |     8|
|576   |            i_reset_manager                                                                           |axi_dmac_reset_manager__parameterized0                         |    44|
|577   |              i_sync_control_dest                                                                     |sync_bits__parameterized0__xdcDup__13                          |     2|
|578   |              i_sync_status_dest                                                                      |sync_bits__parameterized0                                      |     6|
|579   |      axi_ad9361_dac_fifo                                                                             |system_axi_ad9361_dac_fifo_0                                   |   221|
|580   |        inst                                                                                          |util_rfifo                                                     |   221|
|581   |          i_mem                                                                                       |ad_mem                                                         |     1|
|582   |      axi_cpu_interconnect                                                                            |system_axi_cpu_interconnect_0                                  |  1701|
|583   |        xbar                                                                                          |system_xbar_0                                                  |   561|
|584   |          inst                                                                                        |axi_crossbar_v2_1_20_axi_crossbar                              |   561|
|585   |            \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_20_crossbar_sasd                             |   561|
|586   |              addr_arbiter_inst                                                                       |axi_crossbar_v2_1_20_addr_arbiter_sasd                         |   197|
|587   |              \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_20_decerr_slave                              |    13|
|588   |              reg_slice_r                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized7 |   301|
|589   |              splitter_ar                                                                             |axi_crossbar_v2_1_20_splitter__parameterized0                  |     5|
|590   |              splitter_aw                                                                             |axi_crossbar_v2_1_20_splitter                                  |    19|
|591   |        s00_couplers                                                                                  |s00_couplers_imp_WZLZH6                                        |  1140|
|592   |          auto_pc                                                                                     |system_auto_pc_0                                               |  1140|
|593   |            inst                                                                                      |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1140|
|594   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_19_b2s                             |  1140|
|595   |                \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   177|
|596   |                  ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    32|
|597   |                  cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator_18           |   133|
|598   |                    incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd_19                 |    67|
|599   |                    wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_20                 |    61|
|600   |                \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    92|
|601   |                  rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    50|
|602   |                  transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    28|
|603   |                SI_REG                                                                                |axi_register_slice_v2_1_19_axi_register_slice                  |   636|
|604   |                  \ar.ar_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice                 |   219|
|605   |                  \aw.aw_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice_17              |   223|
|606   |                  \b.b_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    48|
|607   |                  \r.r_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   146|
|608   |                \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   173|
|609   |                  aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    16|
|610   |                  cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   141|
|611   |                    incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    64|
|612   |                    wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    73|
|613   |                \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    60|
|614   |                  bid_fifo_0                                                                          |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    26|
|615   |                  bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |    10|
|616   |      axi_hdmi_clkgen                                                                                 |system_axi_hdmi_clkgen_0                                       |   439|
|617   |        inst                                                                                          |axi_clkgen                                                     |   439|
|618   |          i_mmcm_drp                                                                                  |ad_mmcm_drp                                                    |    24|
|619   |          i_up_axi                                                                                    |up_axi_16                                                      |   259|
|620   |          i_up_clkgen                                                                                 |up_clkgen                                                      |   156|
|621   |            i_mmcm_rst_reg                                                                            |ad_rst                                                         |     5|
|622   |      axi_hdmi_core                                                                                   |system_axi_hdmi_core_0                                         |  2601|
|623   |        inst                                                                                          |axi_hdmi_tx                                                    |  2601|
|624   |          i_tx_core                                                                                   |axi_hdmi_tx_core                                               |   874|
|625   |            i_csc_RGB2CrYCb                                                                           |ad_csc_RGB2CrYCb                                               |    24|
|626   |              j_csc_1_Cb                                                                              |ad_csc__parameterized0                                         |     3|
|627   |              j_csc_1_Cr                                                                              |ad_csc                                                         |    18|
|628   |              j_csc_1_Y                                                                               |ad_csc__parameterized0_15                                      |     3|
|629   |            i_es                                                                                      |axi_hdmi_tx_es                                                 |   104|
|630   |            i_mem                                                                                     |ad_mem__parameterized0                                         |    34|
|631   |            i_ss_444to422                                                                             |ad_ss_444to422                                                 |   168|
|632   |          i_up                                                                                        |up_hdmi_tx                                                     |  1132|
|633   |            i_clock_mon                                                                               |up_clock_mon__xdcDup__1                                        |   145|
|634   |            i_core_rst_reg                                                                            |ad_rst__xdcDup__1                                              |     6|
|635   |            i_vdma_rst_reg                                                                            |ad_rst__xdcDup__2                                              |     6|
|636   |            i_vdma_xfer_status                                                                        |up_xfer_status__parameterized0__xdcDup__1                      |    38|
|637   |            i_xfer_cntrl                                                                              |up_xfer_cntrl__parameterized5                                  |   567|
|638   |            i_xfer_status                                                                             |up_xfer_status__parameterized1                                 |    34|
|639   |          i_up_axi                                                                                    |up_axi                                                         |   383|
|640   |          i_vdma                                                                                      |axi_hdmi_tx_vdma                                               |   211|
|641   |      axi_hdmi_dma                                                                                    |system_axi_hdmi_dma_0                                          |  1347|
|642   |        inst                                                                                          |axi_dmac__parameterized1                                       |  1347|
|643   |          i_regmap                                                                                    |axi_dmac_regmap__parameterized1                                |   689|
|644   |            i_regmap_request                                                                          |axi_dmac_regmap_request__parameterized1                        |   253|
|645   |              i_transfer_lenghts_fifo                                                                 |util_axis_fifo__parameterized6                                 |     3|
|646   |                i_address_sync                                                                        |fifo_address_sync                                              |     3|
|647   |            i_up_axi                                                                                  |up_axi__parameterized0                                         |   360|
|648   |          i_transfer                                                                                  |axi_dmac_transfer__parameterized1                              |   658|
|649   |            i_2d_transfer                                                                             |dmac_2d_transfer                                               |   239|
|650   |            i_request_arb                                                                             |dmac_request_arb__parameterized1                               |   387|
|651   |              i_dest_dma_stream                                                                       |dmac_dest_axi_stream                                           |    30|
|652   |                i_response_generator                                                                  |dmac_response_generator                                        |    14|
|653   |              i_dest_req_fifo                                                                         |util_axis_fifo__parameterized7                                 |     9|
|654   |              i_req_gen                                                                               |dmac_request_generator                                         |    79|
|655   |              i_response_manager                                                                      |axi_dmac_response_manager                                      |    38|
|656   |                i_dest_response_fifo                                                                  |util_axis_fifo__parameterized3                                 |    14|
|657   |              i_src_dma_mm                                                                            |dmac_src_mm_axi                                                |   114|
|658   |                i_addr_gen                                                                            |dmac_address_generator                                         |   100|
|659   |                i_req_splitter                                                                        |splitter                                                       |     4|
|660   |              i_src_req_fifo                                                                          |util_axis_fifo__parameterized4                                 |    39|
|661   |              i_store_and_forward                                                                     |axi_dmac_burst_memory__parameterized0                          |    65|
|662   |                i_mem                                                                                 |ad_mem_asym                                                    |     2|
|663   |            i_reset_manager                                                                           |axi_dmac_reset_manager__parameterized1                         |    32|
|664   |      axi_iic_main                                                                                    |system_axi_iic_main_0                                          |   876|
|665   |        U0                                                                                            |axi_iic                                                        |   876|
|666   |          X_IIC                                                                                       |iic                                                            |   876|
|667   |            DYN_MASTER_I                                                                              |dynamic_master                                                 |    34|
|668   |            FILTER_I                                                                                  |filter                                                         |    10|
|669   |              SCL_DEBOUNCE                                                                            |debounce                                                       |     5|
|670   |                INPUT_DOUBLE_REGS                                                                     |cdc_sync__parameterized0_14                                    |     5|
|671   |              SDA_DEBOUNCE                                                                            |debounce_13                                                    |     5|
|672   |                INPUT_DOUBLE_REGS                                                                     |cdc_sync__parameterized0                                       |     5|
|673   |            IIC_CONTROL_I                                                                             |iic_control                                                    |   281|
|674   |              BITCNT                                                                                  |axi_iic_v2_0_22_upcnt_n__parameterized0                        |    17|
|675   |              CLKCNT                                                                                  |axi_iic_v2_0_22_upcnt_n                                        |    33|
|676   |              I2CDATA_REG                                                                             |shift8                                                         |    18|
|677   |              I2CHEADER_REG                                                                           |shift8_11                                                      |    24|
|678   |              SETUP_CNT                                                                               |axi_iic_v2_0_22_upcnt_n_12                                     |    25|
|679   |            READ_FIFO_I                                                                               |SRL_FIFO                                                       |    32|
|680   |            REG_INTERFACE_I                                                                           |reg_interface                                                  |   195|
|681   |            WRITE_FIFO_CTRL_I                                                                         |SRL_FIFO__parameterized0                                       |    22|
|682   |            WRITE_FIFO_I                                                                              |SRL_FIFO_10                                                    |    33|
|683   |            X_AXI_IPIF_SSP1                                                                           |axi_ipif_ssp1                                                  |   265|
|684   |              AXI_LITE_IPIF_I                                                                         |axi_lite_ipif                                                  |   217|
|685   |                I_SLAVE_ATTACHMENT                                                                    |slave_attachment                                               |   217|
|686   |                  I_DECODER                                                                           |address_decoder                                                |   100|
|687   |              X_INTERRUPT_CONTROL                                                                     |interrupt_control                                              |    31|
|688   |              X_SOFT_RESET                                                                            |soft_reset                                                     |    13|
|689   |      axi_spdif_tx_core                                                                               |system_axi_spdif_tx_core_0                                     |   328|
|690   |        U0                                                                                            |axi_spdif_tx                                                   |   328|
|691   |          TENC                                                                                        |tx_encoder                                                     |   157|
|692   |          ctrlif                                                                                      |axi_ctrlif                                                     |    50|
|693   |          \pl330_dma_gen.fifo                                                                         |pl330_dma_fifo                                                 |    56|
|694   |            fifo                                                                                      |dma_fifo                                                       |    46|
|695   |      axi_sysid_0                                                                                     |system_axi_sysid_0_0                                           |   329|
|696   |        inst                                                                                          |axi_sysid                                                      |   329|
|697   |          i_up_axi                                                                                    |up_axi__parameterized1                                         |   261|
|698   |      rom_sys_0                                                                                       |system_rom_sys_0_0                                             |    89|
|699   |        inst                                                                                          |sysid_rom                                                      |    89|
|700   |      sys_200m_rstgen                                                                                 |system_sys_200m_rstgen_0                                       |    62|
|701   |        U0                                                                                            |proc_sys_reset__parameterized2                                 |    62|
|702   |          EXT_LPF                                                                                     |lpf__parameterized0_5                                          |    19|
|703   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_8                                                     |     6|
|704   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_9                                                     |     5|
|705   |          SEQ                                                                                         |sequence_psr_6                                                 |    38|
|706   |            SEQ_COUNTER                                                                               |proc_sys_reset_v5_0_13_upcnt_n_7                               |    13|
|707   |      sys_audio_clkgen                                                                                |system_sys_audio_clkgen_0                                      |     3|
|708   |        inst                                                                                          |system_sys_audio_clkgen_0_clk_wiz                              |     3|
|709   |      sys_concat_intc                                                                                 |system_sys_concat_intc_0                                       |     0|
|710   |      sys_ps7                                                                                         |system_sys_ps7_0                                               |   246|
|711   |        inst                                                                                          |processing_system7_v5_5_processing_system7                     |   246|
|712   |      sys_rstgen                                                                                      |system_sys_rstgen_0                                            |    62|
|713   |        U0                                                                                            |proc_sys_reset__parameterized2__1                              |    62|
|714   |          EXT_LPF                                                                                     |lpf__parameterized0                                            |    19|
|715   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_3                                                     |     6|
|716   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_4                                                     |     5|
|717   |          SEQ                                                                                         |sequence_psr_1                                                 |    38|
|718   |            SEQ_COUNTER                                                                               |proc_sys_reset_v5_0_13_upcnt_n_2                               |    13|
|719   |      util_ad9361_adc_fifo                                                                            |system_util_ad9361_adc_fifo_0                                  |   132|
|720   |        inst                                                                                          |util_wfifo                                                     |   132|
|721   |          i_mem                                                                                       |ad_mem__parameterized1                                         |     1|
|722   |      util_ad9361_adc_pack                                                                            |system_util_ad9361_adc_pack_0                                  |   271|
|723   |        inst                                                                                          |util_cpack2                                                    |   271|
|724   |          i_cpack                                                                                     |util_cpack2_impl                                               |   271|
|725   |            i_pack_shell                                                                              |pack_shell                                                     |   205|
|726   |              \gen_network[0].i_ctrl_interconnect                                                     |pack_network                                                   |   117|
|727   |      util_ad9361_dac_upack                                                                           |system_util_ad9361_dac_upack_0                                 |   286|
|728   |        inst                                                                                          |util_upack2                                                    |   286|
|729   |          i_upack                                                                                     |util_upack2_impl                                               |   286|
|730   |            i_pack_shell                                                                              |pack_shell__parameterized0                                     |   220|
|731   |              \gen_input_buffer.i_ext_ctrl_interconnect                                               |pack_network__parameterized0                                   |   143|
|732   |              \gen_network[1].i_ctrl_interconnect                                                     |pack_network__parameterized1                                   |     4|
|733   |      util_ad9361_divclk                                                                              |system_util_ad9361_divclk_0                                    |     3|
|734   |        inst                                                                                          |util_clkdiv                                                    |     3|
|735   |      util_ad9361_divclk_reset                                                                        |system_util_ad9361_divclk_reset_0                              |    66|
|736   |        U0                                                                                            |proc_sys_reset__parameterized4                                 |    66|
|737   |          EXT_LPF                                                                                     |lpf__parameterized1                                            |    23|
|738   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                       |     6|
|739   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_0                                                     |     6|
|740   |          SEQ                                                                                         |sequence_psr                                                   |    38|
|741   |            SEQ_COUNTER                                                                               |proc_sys_reset_v5_0_13_upcnt_n                                 |    13|
|742   |      util_ad9361_divclk_sel                                                                          |system_util_ad9361_divclk_sel_0                                |     1|
|743   |      util_ad9361_divclk_sel_concat                                                                   |system_util_ad9361_divclk_sel_concat_0                         |     0|
|744   |      util_ad9361_tdd_sync                                                                            |system_util_ad9361_tdd_sync_0                                  |   113|
|745   |        inst                                                                                          |util_tdd_sync                                                  |   113|
|746   |          i_tdd_sync                                                                                  |util_pulse_gen                                                 |   110|
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 2310.441 ; gain = 1670.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6348 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:22 . Memory (MB): peak = 2310.441 ; gain = 642.043
Synthesis Optimization Complete : Time (s): cpu = 00:03:01 ; elapsed = 00:03:04 . Memory (MB): peak = 2310.441 ; gain = 1670.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2310.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 284 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 24 instances
  FDR => FDRE: 47 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 35 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 150 instances
  SRL16 => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
6034 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:03:16 . Memory (MB): peak = 2310.441 ; gain = 2019.289
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2310.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 25 13:55:55 2025...
[Sat Oct 25 13:56:00 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1061.410 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 2083 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_constr.xdc]
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_constr.xdc]
Parsing XDC File [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/common/zc706/zc706_system_constr.xdc]
Finished Parsing XDC File [C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/common/zc706/zc706_system_constr.xdc]
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.621 ; gain = 642.438
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2043.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 202 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 35 instances
  OBUFDS => OBUFDS: 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 150 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2043.621 ; gain = 982.211
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2102.363 ; gain = 58.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2102.363 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2120.367 ; gain = 17.965
[Sat Oct 25 13:56:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2153.234 ; gain = 50.871
[Sat Oct 25 13:56:34 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 290.566 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 2083 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1573.965 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1573.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1573.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 35 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 150 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1573.965 ; gain = 1283.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Elliot/Desktop/FPGA/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1583.027 ; gain = 9.062

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16619cb35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1583.027 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 86 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18a877cdc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.914 ; gain = 0.230
INFO: [Opt 31-389] Phase Retarget created 317 cells and removed 1838 cells
INFO: [Opt 31-1021] In phase Retarget, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 16388735e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1707.914 ; gain = 0.230
INFO: [Opt 31-389] Phase Constant propagation created 1193 cells and removed 1565 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f8cc0ed2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1707.914 ; gain = 0.230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2187 cells
INFO: [Opt 31-1021] In phase Sweep, 35 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f8cc0ed2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1707.914 ; gain = 0.230
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f8cc0ed2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1707.914 ; gain = 0.230
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1424f0f63

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1707.914 ; gain = 0.230
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             317  |            1838  |                                             22  |
|  Constant propagation         |            1193  |            1565  |                                             36  |
|  Sweep                        |               0  |            2187  |                                             35  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             21  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1707.914 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1632ec4a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1707.914 ; gain = 0.230

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.704 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 9 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: eb830bcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1998.512 ; gain = 0.000
Ending Power Optimization Task | Checksum: eb830bcb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1998.512 ; gain = 290.598

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1ed9afd2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1998.512 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1ed9afd2c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.512 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1998.512 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ed9afd2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1998.512 ; gain = 424.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[10] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[4]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[1]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[8] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[2]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[9] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[3]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_4) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_4) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_4) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENBWREN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[0] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[1] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[2] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[8] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[9] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10e6d05bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1998.512 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135552630

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ffd72c73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ffd72c73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ffd72c73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2453551b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1998.512 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1fd4dad20

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1a8eaaa71

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a8eaaa71

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc40bd01

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2883604ef

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29dee253f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28f9ed263

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25796b243

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2094b6b69

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d522a618

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d522a618

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6a8ee57b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 6a8ee57b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.835. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9bed5a19

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 9bed5a19

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9bed5a19

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9bed5a19

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.512 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 111b5ad82

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.512 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 111b5ad82

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.512 ; gain = 0.000
Ending Placer Task | Checksum: 9fe77a2d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1998.512 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1998.512 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1998.512 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 223edd0f ConstDB: 0 ShapeSum: 7da89d1e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e264a262

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2136.500 ; gain = 137.988
Post Restoration Checksum: NetGraph: ae13f783 NumContArr: 3450aadf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e264a262

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2162.000 ; gain = 163.488

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e264a262

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2170.223 ; gain = 171.711

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e264a262

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2170.223 ; gain = 171.711
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15360983b

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 2329.852 ; gain = 331.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.732  | TNS=0.000  | WHS=-0.385 | THS=-1703.494|

Phase 2 Router Initialization | Checksum: 17adf45ff

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2351.270 ; gain = 352.758

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30770
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30769
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d60567a4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1680
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.910  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f3a4b089

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2361.539 ; gain = 363.027
Phase 4 Rip-up And Reroute | Checksum: 1f3a4b089

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f3a4b089

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f3a4b089

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2361.539 ; gain = 363.027
Phase 5 Delay and Skew Optimization | Checksum: 1f3a4b089

Time (s): cpu = 00:01:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22ba0379e

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2361.539 ; gain = 363.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.922  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 230404b17

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2361.539 ; gain = 363.027
Phase 6 Post Hold Fix | Checksum: 230404b17

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.22347 %
  Global Horizontal Routing Utilization  = 2.11788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dd69f66e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:23 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dd69f66e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:23 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1152cfd48

Time (s): cpu = 00:01:54 ; elapsed = 00:01:25 . Memory (MB): peak = 2361.539 ; gain = 363.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.922  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1152cfd48

Time (s): cpu = 00:01:54 ; elapsed = 00:01:26 . Memory (MB): peak = 2361.539 ; gain = 363.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:54 ; elapsed = 00:01:26 . Memory (MB): peak = 2361.539 ; gain = 363.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:28 . Memory (MB): peak = 2361.539 ; gain = 363.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2361.539 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2361.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2361.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2431.270 ; gain = 69.730
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2433.504 ; gain = 2.234
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[10] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[4]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[1]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[8] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[2]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[9] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[3]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_4) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_4) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_4) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENBWREN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[0] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[1] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[2] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[8] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[9] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings, 25 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 75215616 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2897.930 ; gain = 463.559
INFO: [Common 17-206] Exiting Vivado at Sat Oct 25 14:02:17 2025...
[Sat Oct 25 14:02:19 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:45 . Memory (MB): peak = 2153.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2553.820 ; gain = 7.945
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2553.820 ; gain = 7.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2553.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 35 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 87 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.820 ; gain = 400.586
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2641.805 ; gain = 87.984
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl
## set m_file [open "axi_ad9361_delay.log" w]
## set m_ios [get_ports -filter {NAME =~ rx_*_in*}]
## set m_ddr_ios [get_pins -hierarchical -filter {NAME =~ *i_rx_data_iddr/C || NAME =~ *i_rx_data_iddr/D}]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 100 -nworst 1 -delay_type max -sort_by slack.
## set m_info [report_timing -no_header -return_string -from $m_ios -to $m_ddr_ios -max_paths 100]
## set m_sources {}
## set m_string $m_info
## while {[regexp {\s+Source:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_sources $m_value
## }
## set m_destinations {}
## set m_string $m_info
## while {[regexp {\s+Destination:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_destinations $m_value
## }
## set m_delays {}
## set m_string $m_info
## while {[regexp {\s+Data\s+Path\s+Delay:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_delays $m_value
## }
## set m_size [llength $m_sources]
## if {[llength $m_destinations] != $m_size} {
##   puts "CRITICAL WARNING: axi_ad9361_delay.tcl, source-destination size mismatch"
## }
## if {[llength $m_delays] != $m_size} {
##   puts "CRITICAL WARNING: axi_ad9361_delay.tcl, source-delay size mismatch"
## }
## for {set m_index 0} {$m_index < $m_size} {incr m_index} {
##   set m_delay [lindex $m_delays $m_index]
##   set m_source [lindex $m_sources $m_index]
##   set m_destination [lindex $m_destinations $m_index]
##   puts "$m_source $m_destination $m_delay"
##   puts $m_file "$m_source $m_destination $m_delay"
## }
rx_data_in_p[2] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D 1.549ns
rx_data_in_p[1] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D 1.514ns
rx_data_in_p[4] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D 1.501ns
rx_frame_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D 1.487ns
rx_data_in_p[0] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D 1.480ns
rx_data_in_p[3] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D 1.472ns
rx_data_in_p[5] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D 1.465ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C 4.564ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C 4.564ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C 4.564ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C 4.561ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C 4.558ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C 4.555ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C 4.554ns
## puts $m_file "\nDetails:\n"
## puts $m_file $m_info
## close $m_file
INFO: [Common 17-206] Exiting Vivado at Sat Oct 25 14:02:37 2025...
