INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab2/ECE385_Lab2.srcs/sim_1/imports/sim_source/testbench_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
