* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Sep 9 2018 06:16:06

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : transmit_module.video_signal_controller.n320
T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g2_4
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g2_4
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g2_4
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_24_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g2_4
T_6_25_wire_logic_cluster/lc_5/s_r

End 

Net : transmit_module.video_signal_controller.n471_cascade_
T_5_23_wire_logic_cluster/lc_2/ltout
T_5_23_wire_logic_cluster/lc_3/in_2

End 

Net : transmit_module.video_signal_controller.n8_adj_232
T_5_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g3_4
T_5_23_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n313
T_5_23_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g1_3
T_5_24_wire_logic_cluster/lc_3/in_3

T_5_23_wire_logic_cluster/lc_3/out
T_5_19_sp4_v_t_43
T_6_23_sp4_h_l_0
T_6_23_lc_trk_g1_5
T_6_23_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_19_sp4_v_t_43
T_6_23_sp4_h_l_0
T_6_23_lc_trk_g1_5
T_6_23_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_19_sp4_v_t_43
T_6_23_sp4_h_l_0
T_6_23_lc_trk_g1_5
T_6_23_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_5/s_r

T_5_23_wire_logic_cluster/lc_3/out
T_3_23_sp4_h_l_3
T_6_23_sp4_v_t_38
T_6_25_lc_trk_g3_3
T_6_25_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_3_23_sp4_h_l_3
T_6_23_sp4_v_t_38
T_6_25_lc_trk_g3_3
T_6_25_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_3_23_sp4_h_l_3
T_6_23_sp4_v_t_38
T_6_25_lc_trk_g3_3
T_6_25_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_3_23_sp4_h_l_3
T_6_23_sp4_v_t_38
T_6_25_lc_trk_g3_3
T_6_25_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

T_5_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_0/cen

End 

Net : transmit_module.video_signal_controller.n16_cascade_
T_5_24_wire_logic_cluster/lc_3/ltout
T_5_24_wire_logic_cluster/lc_4/in_2

End 

Net : transmit_module.video_signal_controller.VGA_X_2
T_6_22_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g1_2
T_5_23_wire_logic_cluster/lc_4/in_1

T_6_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g1_2
T_6_22_wire_logic_cluster/lc_2/in_1

T_6_22_wire_logic_cluster/lc_2/out
T_6_22_sp4_h_l_9
T_5_22_sp4_v_t_44
T_4_23_lc_trk_g3_4
T_4_23_wire_logic_cluster/lc_3/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_3
T_6_22_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g1_3
T_6_22_wire_logic_cluster/lc_3/in_1

T_6_22_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g3_3
T_5_22_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_3/out
T_7_21_sp4_v_t_39
T_4_25_sp4_h_l_2
T_3_25_sp4_v_t_45
T_3_27_lc_trk_g3_0
T_3_27_wire_logic_cluster/lc_4/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_4
T_6_22_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g1_4
T_5_23_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g3_4
T_6_22_wire_logic_cluster/lc_4/in_1

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g2_4
T_5_22_wire_logic_cluster/lc_1/in_1

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g2_4
T_5_22_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_22_sp4_h_l_8
T_6_22_sp4_v_t_45
T_6_26_sp4_v_t_41
T_5_30_lc_trk_g1_4
T_5_30_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n309_cascade_
T_5_23_wire_logic_cluster/lc_1/ltout
T_5_23_wire_logic_cluster/lc_2/in_2

End 

Net : transmit_module.video_signal_controller.VGA_X_6
T_6_22_wire_logic_cluster/lc_6/out
T_5_23_lc_trk_g0_6
T_5_23_wire_logic_cluster/lc_1/in_1

T_6_22_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g1_6
T_6_22_wire_logic_cluster/lc_6/in_1

T_6_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g3_6
T_5_22_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g3_6
T_5_22_wire_logic_cluster/lc_5/in_0

T_6_22_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g2_6
T_7_23_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_7
T_6_22_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g0_7
T_5_23_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_7/out
T_6_22_lc_trk_g3_7
T_6_22_wire_logic_cluster/lc_7/in_1

T_6_22_wire_logic_cluster/lc_7/out
T_5_22_lc_trk_g3_7
T_5_22_wire_logic_cluster/lc_5/in_3

T_6_22_wire_logic_cluster/lc_7/out
T_7_23_lc_trk_g2_7
T_7_23_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_5
T_6_22_wire_logic_cluster/lc_5/out
T_5_23_lc_trk_g1_5
T_5_23_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_5/out
T_6_22_lc_trk_g3_5
T_6_22_wire_logic_cluster/lc_5/in_1

T_6_22_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g2_5
T_5_22_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g2_5
T_5_22_wire_logic_cluster/lc_4/in_1

T_6_22_wire_logic_cluster/lc_5/out
T_6_21_sp4_v_t_42
T_6_25_sp4_v_t_38
T_6_29_lc_trk_g1_3
T_6_29_wire_logic_cluster/lc_6/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_0
T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_24_lc_trk_g0_5
T_5_24_wire_logic_cluster/lc_1/in_0

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_lc_trk_g3_0
T_6_24_wire_logic_cluster/lc_0/in_1

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_24_lc_trk_g0_5
T_5_24_wire_logic_cluster/lc_5/in_0

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_28_lc_trk_g3_0
T_6_28_wire_logic_cluster/lc_7/in_0

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_24_sp4_v_t_40
T_5_27_lc_trk_g1_0
T_5_27_wire_logic_cluster/lc_4/in_3

End 

Net : transmit_module.video_signal_controller.n17
T_5_24_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g2_1
T_5_24_wire_logic_cluster/lc_4/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_1
T_6_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g1_1
T_5_23_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g1_1
T_6_22_wire_logic_cluster/lc_1/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_6_22_sp4_h_l_7
T_5_22_sp4_v_t_36
T_4_24_lc_trk_g0_1
T_4_24_wire_logic_cluster/lc_0/in_1

End 

Net : transmit_module.video_signal_controller.VGA_X_0
T_6_22_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g1_0
T_5_23_wire_logic_cluster/lc_2/in_1

T_6_22_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g3_0
T_6_22_wire_logic_cluster/lc_0/in_1

T_6_22_wire_logic_cluster/lc_0/out
T_5_22_sp4_h_l_8
T_4_22_sp4_v_t_45
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_4/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_9
T_6_25_wire_logic_cluster/lc_1/out
T_6_22_sp4_v_t_42
T_5_24_lc_trk_g0_7
T_5_24_input_2_1
T_5_24_wire_logic_cluster/lc_1/in_2

T_6_25_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g3_1
T_6_25_wire_logic_cluster/lc_1/in_1

T_6_25_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g2_1
T_5_25_input_2_5
T_5_25_wire_logic_cluster/lc_5/in_2

T_6_25_wire_logic_cluster/lc_1/out
T_6_25_sp4_h_l_7
T_5_21_sp4_v_t_37
T_4_24_lc_trk_g2_5
T_4_24_wire_logic_cluster/lc_3/in_0

End 

Net : receive_module.n514
T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

End 

Net : TVP_VSYNC_c
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_8
T_15_5_sp12_v_t_23
T_15_11_sp4_v_t_39
T_12_15_sp4_h_l_2
T_8_15_sp4_h_l_5
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_1/in_3

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_8
T_15_5_sp12_v_t_23
T_15_11_sp4_v_t_39
T_12_15_sp4_h_l_2
T_8_15_sp4_h_l_5
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_8
T_15_5_sp12_v_t_23
T_15_11_sp4_v_t_39
T_12_15_sp4_h_l_2
T_8_15_sp4_h_l_5
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_5/in_3

End 

Net : receive_module.n7_cascade_
T_7_15_wire_logic_cluster/lc_1/ltout
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : receive_module.FRAME_COUNTER_5__N_13
T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_5_15_sp4_h_l_2
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_5_15_sp4_h_l_2
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_5_15_sp4_h_l_2
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_5_15_sp4_h_l_2
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_5_15_sp4_h_l_2
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_5_15_sp4_h_l_2
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_7_7_sp12_v_t_23
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

End 

Net : transmit_module.video_signal_controller.VGA_X_8
T_6_23_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g3_0
T_5_23_wire_logic_cluster/lc_3/in_0

T_6_23_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g3_0
T_6_23_wire_logic_cluster/lc_0/in_1

T_6_23_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g3_0
T_5_23_wire_logic_cluster/lc_6/in_3

T_6_23_wire_logic_cluster/lc_0/out
T_5_22_lc_trk_g2_0
T_5_22_wire_logic_cluster/lc_6/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_6
T_6_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g2_6
T_5_24_wire_logic_cluster/lc_1/in_1

T_6_24_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g1_6
T_6_24_wire_logic_cluster/lc_6/in_1

T_6_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g2_6
T_5_24_input_2_0
T_5_24_wire_logic_cluster/lc_0/in_2

T_6_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_4
T_4_24_lc_trk_g0_4
T_4_24_wire_logic_cluster/lc_5/in_3

T_6_24_wire_logic_cluster/lc_6/out
T_7_23_sp4_v_t_45
T_7_27_sp4_v_t_41
T_7_30_lc_trk_g0_1
T_7_30_wire_logic_cluster/lc_6/in_1

T_6_24_wire_logic_cluster/lc_6/out
T_5_24_sp12_h_l_0
T_4_24_sp12_v_t_23
T_4_30_lc_trk_g3_4
T_4_30_wire_logic_cluster/lc_7/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_9
T_6_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_3/in_1

T_6_23_wire_logic_cluster/lc_1/out
T_6_23_lc_trk_g3_1
T_6_23_wire_logic_cluster/lc_1/in_1

T_6_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_5/in_1

T_6_23_wire_logic_cluster/lc_1/out
T_5_22_lc_trk_g2_1
T_5_22_wire_logic_cluster/lc_6/in_1

End 

Net : transmit_module.video_signal_controller.n561
T_6_25_wire_logic_cluster/lc_2/cout
T_6_25_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_1
T_6_24_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_1/in_3

T_6_24_wire_logic_cluster/lc_1/out
T_6_24_lc_trk_g1_1
T_6_24_wire_logic_cluster/lc_1/in_1

T_6_24_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_5/in_3

T_6_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_10
T_4_24_lc_trk_g0_2
T_4_24_wire_logic_cluster/lc_2/in_0

T_6_24_wire_logic_cluster/lc_1/out
T_6_21_sp12_v_t_22
T_6_27_lc_trk_g3_5
T_6_27_wire_logic_cluster/lc_3/in_3

T_6_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_10
T_4_24_sp4_v_t_41
T_4_27_lc_trk_g0_1
T_4_27_wire_logic_cluster/lc_0/in_1

End 

Net : transmit_module.video_signal_controller.VGA_X_10
T_6_23_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g2_2
T_5_23_wire_logic_cluster/lc_3/in_3

T_6_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g3_2
T_6_23_wire_logic_cluster/lc_2/in_1

T_6_23_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g2_2
T_5_23_wire_logic_cluster/lc_5/in_3

T_6_23_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g3_2
T_5_22_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.n550
T_6_23_wire_logic_cluster/lc_1/cout
T_6_23_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n560
T_6_25_wire_logic_cluster/lc_1/cout
T_6_25_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n287_cascade_
T_5_24_wire_logic_cluster/lc_2/ltout
T_5_24_wire_logic_cluster/lc_3/in_2

End 

Net : transmit_module.video_signal_controller.VGA_Y_11
T_6_25_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g3_3
T_5_24_wire_logic_cluster/lc_2/in_0

T_6_25_wire_logic_cluster/lc_3/out
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_3/in_1

T_6_25_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g3_3
T_5_24_wire_logic_cluster/lc_7/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_8
T_6_25_wire_logic_cluster/lc_0/out
T_5_24_lc_trk_g3_0
T_5_24_wire_logic_cluster/lc_2/in_1

T_6_25_wire_logic_cluster/lc_0/out
T_6_25_lc_trk_g3_0
T_6_25_wire_logic_cluster/lc_0/in_1

T_6_25_wire_logic_cluster/lc_0/out
T_5_24_lc_trk_g3_0
T_5_24_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_10
T_6_25_wire_logic_cluster/lc_2/out
T_5_24_lc_trk_g2_2
T_5_24_input_2_2
T_5_24_wire_logic_cluster/lc_2/in_2

T_6_25_wire_logic_cluster/lc_2/out
T_6_25_lc_trk_g1_2
T_6_25_wire_logic_cluster/lc_2/in_1

T_6_25_wire_logic_cluster/lc_2/out
T_5_24_lc_trk_g2_2
T_5_24_wire_logic_cluster/lc_0/in_0

End 

Net : transmit_module.video_signal_controller.n549
T_6_23_wire_logic_cluster/lc_0/cout
T_6_23_wire_logic_cluster/lc_1/in_3

Net : transmit_module.video_signal_controller.n559
T_6_25_wire_logic_cluster/lc_0/cout
T_6_25_wire_logic_cluster/lc_1/in_3

Net : transmit_module.video_signal_controller.VGA_Y_2
T_6_24_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g1_2
T_6_24_wire_logic_cluster/lc_2/in_1

T_6_24_wire_logic_cluster/lc_2/out
T_5_24_lc_trk_g3_2
T_5_24_wire_logic_cluster/lc_4/in_1

T_6_24_wire_logic_cluster/lc_2/out
T_5_24_lc_trk_g3_2
T_5_24_wire_logic_cluster/lc_0/in_3

T_6_24_wire_logic_cluster/lc_2/out
T_4_24_sp4_h_l_1
T_4_24_lc_trk_g1_4
T_4_24_wire_logic_cluster/lc_2/in_1

T_6_24_wire_logic_cluster/lc_2/out
T_6_23_sp4_v_t_36
T_6_26_lc_trk_g0_4
T_6_26_wire_logic_cluster/lc_1/in_3

T_6_24_wire_logic_cluster/lc_2/out
T_6_23_sp4_v_t_36
T_3_23_sp4_h_l_1
T_3_23_lc_trk_g1_4
T_3_23_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_7
T_6_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g2_7
T_5_24_wire_logic_cluster/lc_2/in_3

T_6_24_wire_logic_cluster/lc_7/out
T_6_24_lc_trk_g3_7
T_6_24_wire_logic_cluster/lc_7/in_1

T_6_24_wire_logic_cluster/lc_7/out
T_5_25_lc_trk_g1_7
T_5_25_wire_logic_cluster/lc_5/in_3

T_6_24_wire_logic_cluster/lc_7/out
T_7_23_sp4_v_t_47
T_7_27_sp4_v_t_43
T_7_30_lc_trk_g1_3
T_7_30_wire_logic_cluster/lc_5/in_3

T_6_24_wire_logic_cluster/lc_7/out
T_6_23_sp4_v_t_46
T_6_27_sp4_v_t_42
T_5_30_lc_trk_g3_2
T_5_30_wire_logic_cluster/lc_0/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_3
T_6_24_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_3/in_1

T_6_24_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g2_3
T_5_24_wire_logic_cluster/lc_3/in_0

T_6_24_wire_logic_cluster/lc_3/out
T_6_24_sp4_h_l_11
T_2_24_sp4_h_l_2
T_4_24_lc_trk_g2_7
T_4_24_wire_logic_cluster/lc_2/in_3

T_6_24_wire_logic_cluster/lc_3/out
T_5_25_lc_trk_g0_3
T_5_25_wire_logic_cluster/lc_5/in_0

T_6_24_wire_logic_cluster/lc_3/out
T_6_24_sp4_h_l_11
T_2_24_sp4_h_l_2
T_3_24_lc_trk_g2_2
T_3_24_wire_logic_cluster/lc_3/in_3

T_6_24_wire_logic_cluster/lc_3/out
T_6_24_sp4_h_l_11
T_5_24_sp4_v_t_46
T_6_28_sp4_h_l_5
T_7_28_lc_trk_g2_5
T_7_28_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_6_23_0_
T_6_23_wire_logic_cluster/carry_in_mux/cout
T_6_23_wire_logic_cluster/lc_0/in_3

Net : bfn_6_25_0_
T_6_25_wire_logic_cluster/carry_in_mux/cout
T_6_25_wire_logic_cluster/lc_0/in_3

Net : transmit_module.video_signal_controller.VGA_Y_4
T_6_24_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g2_4
T_5_24_wire_logic_cluster/lc_3/in_1

T_6_24_wire_logic_cluster/lc_4/out
T_6_24_lc_trk_g3_4
T_6_24_wire_logic_cluster/lc_4/in_1

T_6_24_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g2_4
T_5_24_wire_logic_cluster/lc_6/in_0

T_6_24_wire_logic_cluster/lc_4/out
T_5_24_sp4_h_l_0
T_4_24_lc_trk_g0_0
T_4_24_wire_logic_cluster/lc_3/in_1

T_6_24_wire_logic_cluster/lc_4/out
T_5_24_sp4_h_l_0
T_4_24_sp4_v_t_37
T_3_25_lc_trk_g2_5
T_3_25_wire_logic_cluster/lc_7/in_0

T_6_24_wire_logic_cluster/lc_4/out
T_7_22_sp4_v_t_36
T_7_26_sp4_v_t_41
T_7_29_lc_trk_g1_1
T_7_29_wire_logic_cluster/lc_4/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_5
T_6_24_wire_logic_cluster/lc_5/out
T_6_24_lc_trk_g1_5
T_6_24_wire_logic_cluster/lc_5/in_1

T_6_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g3_5
T_5_24_wire_logic_cluster/lc_4/in_0

T_6_24_wire_logic_cluster/lc_5/out
T_5_24_sp4_h_l_2
T_4_24_lc_trk_g1_2
T_4_24_wire_logic_cluster/lc_5/in_0

T_6_24_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g1_5
T_5_25_wire_logic_cluster/lc_5/in_1

T_6_24_wire_logic_cluster/lc_5/out
T_5_24_sp4_h_l_2
T_4_24_sp4_v_t_45
T_4_25_lc_trk_g3_5
T_4_25_wire_logic_cluster/lc_1/in_3

T_6_24_wire_logic_cluster/lc_5/out
T_6_17_sp12_v_t_22
T_6_28_lc_trk_g3_2
T_6_28_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.n547
T_6_22_wire_logic_cluster/lc_6/cout
T_6_22_wire_logic_cluster/lc_7/in_3

Net : transmit_module.video_signal_controller.n557
T_6_24_wire_logic_cluster/lc_6/cout
T_6_24_wire_logic_cluster/lc_7/in_3

Net : transmit_module.video_signal_controller.n546
T_6_22_wire_logic_cluster/lc_5/cout
T_6_22_wire_logic_cluster/lc_6/in_3

Net : transmit_module.video_signal_controller.n556
T_6_24_wire_logic_cluster/lc_5/cout
T_6_24_wire_logic_cluster/lc_6/in_3

Net : transmit_module.video_signal_controller.n545
T_6_22_wire_logic_cluster/lc_4/cout
T_6_22_wire_logic_cluster/lc_5/in_3

Net : transmit_module.video_signal_controller.n555
T_6_24_wire_logic_cluster/lc_4/cout
T_6_24_wire_logic_cluster/lc_5/in_3

Net : transmit_module.video_signal_controller.n544
T_6_22_wire_logic_cluster/lc_3/cout
T_6_22_wire_logic_cluster/lc_4/in_3

Net : transmit_module.video_signal_controller.n554
T_6_24_wire_logic_cluster/lc_3/cout
T_6_24_wire_logic_cluster/lc_4/in_3

Net : transmit_module.video_signal_controller.n543
T_6_22_wire_logic_cluster/lc_2/cout
T_6_22_wire_logic_cluster/lc_3/in_3

Net : transmit_module.video_signal_controller.n553
T_6_24_wire_logic_cluster/lc_2/cout
T_6_24_wire_logic_cluster/lc_3/in_3

Net : transmit_module.video_signal_controller.n542
T_6_22_wire_logic_cluster/lc_1/cout
T_6_22_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n552
T_6_24_wire_logic_cluster/lc_1/cout
T_6_24_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n541
T_6_22_wire_logic_cluster/lc_0/cout
T_6_22_wire_logic_cluster/lc_1/in_3

Net : transmit_module.video_signal_controller.n551
T_6_24_wire_logic_cluster/lc_0/cout
T_6_24_wire_logic_cluster/lc_1/in_3

Net : receive_module.n511_cascade_
T_7_15_wire_logic_cluster/lc_0/ltout
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : receive_module.FRAME_COUNTER_2
T_6_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g1_2
T_6_15_wire_logic_cluster/lc_2/in_1

End 

Net : receive_module.FRAME_COUNTER_4
T_6_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g1_4
T_7_15_wire_logic_cluster/lc_0/in_1

T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g3_4
T_6_15_wire_logic_cluster/lc_4/in_1

End 

Net : receive_module.FRAME_COUNTER_1
T_6_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_1/in_1

End 

Net : receive_module.FRAME_COUNTER_5
T_6_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g3_5
T_6_15_wire_logic_cluster/lc_5/in_1

End 

Net : receive_module.O_VS_DELAY
T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g3_5
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g3_5
T_7_15_wire_logic_cluster/lc_2/in_0

End 

Net : receive_module.FRAME_COUNTER_3
T_6_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g1_3
T_6_15_wire_logic_cluster/lc_3/in_1

T_6_15_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_7/in_0

End 

Net : receive_module.FRAME_COUNTER_0
T_6_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_2/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_0/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_7/in_3

End 

Net : receive_module.n511
T_7_15_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_7/in_1

End 

Net : receive_module.n540
T_6_15_wire_logic_cluster/lc_4/cout
T_6_15_wire_logic_cluster/lc_5/in_3

End 

Net : receive_module.n539
T_6_15_wire_logic_cluster/lc_3/cout
T_6_15_wire_logic_cluster/lc_4/in_3

Net : receive_module.n538
T_6_15_wire_logic_cluster/lc_2/cout
T_6_15_wire_logic_cluster/lc_3/in_3

Net : receive_module.n537
T_6_15_wire_logic_cluster/lc_1/cout
T_6_15_wire_logic_cluster/lc_2/in_3

Net : receive_module.n536
T_6_15_wire_logic_cluster/lc_0/cout
T_6_15_wire_logic_cluster/lc_1/in_3

Net : receive_module.PULSE_1HZ
T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g2_7
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_6/in_0

End 

Net : LED_c
T_7_13_wire_logic_cluster/lc_6/out
T_0_13_span12_horz_7
T_9_1_sp12_v_t_23
T_10_1_sp12_h_l_0
T_19_1_sp4_h_l_11
T_22_0_span4_vert_11
T_22_0_lc_trk_g0_3
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : TVP_CLK_c
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_1_glb2local_0
T_16_1_lc_trk_g0_4
T_16_1_wire_logic_cluster/lc_2/in_0

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_6_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_6_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_6_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_6_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_6_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_6_15_wire_logic_cluster/lc_3/clk

End 

Net : VGA_HS_N_224
T_5_22_wire_logic_cluster/lc_6/out
T_5_22_sp4_h_l_1
T_0_22_span4_horz_1
T_0_18_span4_vert_t_12
T_0_21_lc_trk_g0_4
T_0_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_6_15_0_
Net : bfn_6_22_0_
Net : bfn_6_24_0_
Net : ADV_B_c_0
T_6_28_wire_logic_cluster/lc_7/out
T_7_27_sp4_v_t_47
T_8_31_sp4_h_l_4
T_11_31_sp4_v_t_41
T_11_33_lc_trk_g1_4
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_1
T_6_27_wire_logic_cluster/lc_3/out
T_6_26_sp12_v_t_22
T_7_26_sp12_h_l_1
T_18_26_sp12_v_t_22
T_18_29_sp4_v_t_42
T_18_33_span4_horz_r_1
T_19_33_lc_trk_g0_5
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_2
T_6_26_wire_logic_cluster/lc_1/out
T_2_26_sp12_h_l_1
T_13_26_sp12_v_t_22
T_13_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_17_33_span4_horz_r_1
T_20_33_lc_trk_g0_5
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_3
T_7_28_wire_logic_cluster/lc_2/out
T_2_28_sp12_h_l_0
T_14_28_sp12_h_l_0
T_21_28_sp4_h_l_9
T_24_28_sp4_v_t_44
T_24_32_sp4_v_t_37
T_24_33_span4_horz_r_2
T_27_33_lc_trk_g0_6
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_B_c_4
T_7_29_wire_logic_cluster/lc_4/out
T_8_29_sp12_h_l_0
T_20_29_sp12_h_l_0
T_23_29_sp4_h_l_5
T_26_29_sp4_v_t_47
T_26_33_lc_trk_g1_2
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_5
T_6_28_wire_logic_cluster/lc_6/out
T_5_28_sp12_h_l_0
T_17_28_sp12_h_l_0
T_28_28_sp12_v_t_23
T_28_33_lc_trk_g0_7
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_6
T_7_30_wire_logic_cluster/lc_6/out
T_6_30_sp12_h_l_0
T_18_30_sp12_h_l_0
T_27_30_sp4_h_l_11
T_30_30_sp4_v_t_41
T_30_33_lc_trk_g0_1
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : transmit_module.video_signal_controller.VGA_VISIBLE
T_5_23_wire_logic_cluster/lc_6/out
T_4_23_lc_trk_g2_6
T_4_23_wire_logic_cluster/lc_3/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_7_23_lc_trk_g2_4
T_7_23_wire_logic_cluster/lc_6/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_7_23_lc_trk_g2_4
T_7_23_wire_logic_cluster/lc_3/in_1

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_3_23_lc_trk_g0_4
T_3_23_wire_logic_cluster/lc_6/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g1_6
T_4_24_wire_logic_cluster/lc_0/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_41
T_4_25_lc_trk_g1_4
T_4_25_wire_logic_cluster/lc_1/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_3_24_lc_trk_g3_2
T_3_24_wire_logic_cluster/lc_3/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_17_sp12_v_t_23
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_4/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_3_25_lc_trk_g0_7
T_3_25_wire_logic_cluster/lc_4/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_7_23_sp4_v_t_44
T_6_26_lc_trk_g3_4
T_6_26_wire_logic_cluster/lc_1/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_3_25_lc_trk_g1_7
T_3_25_wire_logic_cluster/lc_7/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_7_23_sp4_v_t_44
T_6_27_lc_trk_g2_1
T_6_27_wire_logic_cluster/lc_3/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_4_27_lc_trk_g0_7
T_4_27_wire_logic_cluster/lc_0/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_40
T_6_25_sp4_v_t_36
T_6_28_lc_trk_g0_4
T_6_28_wire_logic_cluster/lc_7/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_40
T_6_25_sp4_v_t_36
T_6_28_lc_trk_g0_4
T_6_28_wire_logic_cluster/lc_6/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_3_27_lc_trk_g1_7
T_3_27_wire_logic_cluster/lc_4/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_40
T_6_25_sp4_v_t_36
T_6_29_sp4_v_t_41
T_5_30_lc_trk_g3_1
T_5_30_wire_logic_cluster/lc_2/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_40
T_6_25_sp4_v_t_36
T_6_29_sp4_v_t_41
T_5_30_lc_trk_g3_1
T_5_30_wire_logic_cluster/lc_0/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_7_23_sp4_v_t_44
T_7_27_sp4_v_t_44
T_7_28_lc_trk_g2_4
T_7_28_wire_logic_cluster/lc_2/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_40
T_6_25_sp4_v_t_36
T_6_29_lc_trk_g0_1
T_6_29_wire_logic_cluster/lc_6/in_1

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_7_23_sp4_v_t_44
T_7_27_sp4_v_t_44
T_7_29_lc_trk_g2_1
T_7_29_wire_logic_cluster/lc_4/in_1

T_5_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_4_27_sp4_v_t_47
T_4_30_lc_trk_g1_7
T_4_30_wire_logic_cluster/lc_7/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_7_23_sp4_v_t_44
T_7_27_sp4_v_t_44
T_7_30_lc_trk_g1_4
T_7_30_wire_logic_cluster/lc_5/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_7_23_sp4_v_t_44
T_7_27_sp4_v_t_44
T_7_30_lc_trk_g1_4
T_7_30_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_VISIBLE_N_230
T_4_24_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g3_3
T_5_23_wire_logic_cluster/lc_6/in_0

End 

Net : ADV_B_c_7
T_7_30_wire_logic_cluster/lc_5/out
T_7_23_sp12_v_t_22
T_8_23_sp12_h_l_1
T_20_23_sp12_h_l_1
T_31_23_sp12_v_t_22
T_31_33_lc_trk_g0_5
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_CLK_c
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_41
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_6_23_lc_trk_g1_1
T_6_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_6_23_lc_trk_g1_1
T_6_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_6_23_lc_trk_g1_1
T_6_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_4_19_sp4_h_l_6
T_0_19_span4_horz_19
T_0_15_span4_vert_t_15
T_0_18_lc_trk_g1_7
T_0_18_wire_io_cluster/io_0/D_OUT_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_41
T_6_24_lc_trk_g3_1
T_6_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_36
T_6_25_lc_trk_g1_1
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_36
T_6_25_lc_trk_g1_1
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_36
T_6_25_lc_trk_g1_1
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_4_15_sp4_h_l_1
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_36
T_7_23_sp4_v_t_36
T_6_25_lc_trk_g1_1
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_17_27_sp12_h_l_0
T_26_27_sp4_h_l_11
T_29_27_sp4_v_t_46
T_29_31_sp4_v_t_39
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_0
T_3_25_wire_logic_cluster/lc_4/out
T_4_25_sp12_h_l_0
T_3_25_sp4_h_l_1
T_2_25_sp4_v_t_36
T_2_29_sp4_v_t_41
T_2_33_lc_trk_g0_4
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_1
T_4_24_wire_logic_cluster/lc_0/out
T_4_24_sp4_h_l_5
T_3_24_sp4_v_t_40
T_3_28_sp4_v_t_45
T_3_32_sp4_v_t_41
T_3_33_lc_trk_g0_1
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_2
T_4_23_wire_logic_cluster/lc_3/out
T_4_22_sp12_v_t_22
T_4_33_lc_trk_g0_2
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_3
T_3_27_wire_logic_cluster/lc_4/out
T_3_26_sp4_v_t_40
T_3_30_sp4_v_t_40
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_4
T_5_30_wire_logic_cluster/lc_2/out
T_5_29_sp4_v_t_36
T_5_33_lc_trk_g1_1
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_5
T_6_29_wire_logic_cluster/lc_6/out
T_6_29_sp4_h_l_1
T_9_29_sp4_v_t_36
T_9_33_lc_trk_g1_1
T_9_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_6
T_7_23_wire_logic_cluster/lc_3/out
T_7_23_sp4_h_l_11
T_10_23_sp4_v_t_41
T_10_27_sp4_v_t_37
T_10_31_sp4_v_t_37
T_10_33_lc_trk_g1_0
T_10_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_7
T_7_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_44
T_7_26_sp4_v_t_37
T_8_30_sp4_h_l_0
T_11_30_sp4_v_t_40
T_11_33_lc_trk_g0_0
T_11_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n16_adj_237_cascade_
T_5_22_wire_logic_cluster/lc_5/ltout
T_5_22_wire_logic_cluster/lc_6/in_2

End 

Net : transmit_module.video_signal_controller.n18
T_5_24_wire_logic_cluster/lc_0/out
T_5_24_lc_trk_g1_0
T_5_24_wire_logic_cluster/lc_7/in_0

End 

Net : transmit_module.video_signal_controller.n20
T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g2_5
T_5_24_wire_logic_cluster/lc_0/in_1

End 

Net : transmit_module.video_signal_controller.n22
T_5_22_wire_logic_cluster/lc_1/out
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_5/in_1

End 

Net : transmit_module.video_signal_controller.n287
T_5_24_wire_logic_cluster/lc_2/out
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/in_1

End 

Net : transmit_module.video_signal_controller.n309
T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_6/in_1

End 

Net : ADV_R_c_0
T_5_27_wire_logic_cluster/lc_4/out
T_0_27_span12_horz_7
T_0_27_lc_trk_g0_7
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_1
T_4_27_wire_logic_cluster/lc_0/out
T_0_27_span12_horz_0
T_0_27_lc_trk_g0_0
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_2
T_3_23_wire_logic_cluster/lc_6/out
T_3_22_sp4_v_t_44
T_0_22_span4_horz_14
T_0_22_lc_trk_g0_6
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_3
T_3_24_wire_logic_cluster/lc_3/out
T_3_21_sp4_v_t_46
T_0_21_span4_horz_16
T_0_21_lc_trk_g1_0
T_0_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_4
T_3_25_wire_logic_cluster/lc_7/out
T_0_25_span4_horz_11
T_0_25_lc_trk_g1_3
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_5
T_4_25_wire_logic_cluster/lc_1/out
T_0_25_span12_horz_2
T_0_25_lc_trk_g1_2
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_6
T_4_30_wire_logic_cluster/lc_7/out
T_0_30_span12_horz_14
T_0_30_lc_trk_g1_6
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_7
T_5_30_wire_logic_cluster/lc_0/out
T_5_30_sp4_h_l_5
T_0_30_span4_horz_8
T_0_30_lc_trk_g0_0
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_VSYNC_c
T_5_24_wire_logic_cluster/lc_7/out
T_4_24_sp4_h_l_6
T_0_24_span4_horz_19
T_0_20_span4_vert_t_15
T_0_22_lc_trk_g0_3
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_17_30_wire_logic_cluster/lc_1/out
T_17_30_sp4_h_l_7
T_20_30_sp4_v_t_42
T_20_33_lc_trk_g0_2
T_20_33_wire_io_cluster/io_0/D_OUT_0

T_17_30_wire_logic_cluster/lc_1/out
T_17_27_sp12_v_t_22
T_17_15_sp12_v_t_22
T_17_3_sp12_v_t_22
T_17_4_sp4_v_t_44
T_17_0_span4_vert_37
T_17_0_span4_horz_r_2
T_20_0_lc_trk_g1_6
T_16_0_wire_pll/RESET

End 

Net : DEBUG_c_7
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_20
T_4_20_sp4_h_l_0
T_7_16_sp4_v_t_43
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : GB_BUFFER_TVP_CLK_c_THRU_CO
T_16_1_wire_logic_cluster/lc_2/out
T_14_1_sp4_h_l_1
T_13_0_span4_vert_1
T_13_0_lc_trk_g0_1
T_16_0_wire_pll/REFERENCECLK

End 

Net : transmit_module.video_signal_controller.n639_cascade_
T_5_22_wire_logic_cluster/lc_4/ltout
T_5_22_wire_logic_cluster/lc_5/in_2

End 

Net : transmit_module.video_signal_controller.n680_cascade_
T_5_24_wire_logic_cluster/lc_6/ltout
T_5_24_wire_logic_cluster/lc_7/in_2

End 

Net : transmit_module.video_signal_controller.n694
T_5_25_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g1_5
T_5_24_wire_logic_cluster/lc_7/in_1

End 

Net : transmit_module.video_signal_controller.n705_cascade_
T_5_23_wire_logic_cluster/lc_5/ltout
T_5_23_wire_logic_cluster/lc_6/in_2

End 

Net : transmit_module.video_signal_controller.n8
T_4_24_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g1_5
T_4_24_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.n8_adj_236_cascade_
T_4_24_wire_logic_cluster/lc_2/ltout
T_4_24_wire_logic_cluster/lc_3/in_2

End 

