// Seed: 239561056
module module_0 (
    output uwire   id_0,
    input  supply1 id_1
    , id_3
);
  reg id_4;
  always @(posedge 1 or posedge id_1) begin
    if (1) id_3 = 1;
    else begin
      id_4 <= id_4;
    end
  end
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3
    , id_11,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri id_9
);
  wire id_12;
  wire id_13;
  module_0(
      id_0, id_5
  );
endmodule
