#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  4 12:36:50 2022
# Process ID: 7504
# Current directory: C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/top.vds
# Journal file: C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 474.781 ; gain = 97.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll' [C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/.Xil/Vivado-7504-Tom-Laptop/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/.Xil/Vivado-7504-Tom-Laptop/realtime/pll_stub.v:5]
WARNING: [Synth 8-350] instance 'pll' of module 'pll' requires 6 connections, but only 5 given [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:50]
INFO: [Synth 8-6157] synthesizing module 'anti_vibration' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/anti_vibration.v:23]
	Parameter DURATION bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'anti_vibration' (2#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/anti_vibration.v:23]
INFO: [Synth 8-6157] synthesizing module 'boy' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/boy.v:20]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/cpu.v:18]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/control.v:17]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/control.v:17]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/regfile.v:17]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/regfile.v:17]
INFO: [Synth 8-6157] synthesizing module 'singlereg' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/singlereg.v:17]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'singlereg' (5#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/singlereg.v:17]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/alu.v:18]
	Parameter OP_ADD bound to: 5'b00000 
	Parameter OP_ADC bound to: 5'b00001 
	Parameter OP_SUB bound to: 5'b00010 
	Parameter OP_SBC bound to: 5'b00011 
	Parameter OP_AND bound to: 5'b00100 
	Parameter OP_XOR bound to: 5'b00101 
	Parameter OP_OR bound to: 5'b00110 
	Parameter OP_CP bound to: 5'b00111 
	Parameter OP_RLC bound to: 5'b01000 
	Parameter OP_RRC bound to: 5'b01001 
	Parameter OP_RL bound to: 5'b01010 
	Parameter OP_RR bound to: 5'b01011 
	Parameter OP_SLA bound to: 5'b01100 
	Parameter OP_SRA bound to: 5'b01101 
	Parameter OP_SWAP bound to: 5'b01110 
	Parameter OP_SRL bound to: 5'b01111 
	Parameter OP_LF bound to: 5'b10000 
	Parameter OP_SF bound to: 5'b10010 
	Parameter OP_DAA bound to: 5'b10100 
	Parameter OP_CPL bound to: 5'b10101 
	Parameter OP_SCF bound to: 5'b10110 
	Parameter OP_CCF bound to: 5'b10111 
	Parameter OP_BIT bound to: 5'b11101 
	Parameter OP_RES bound to: 5'b11110 
	Parameter OP_SET bound to: 5'b11111 
	Parameter F_Z bound to: 2'b11 
	Parameter F_N bound to: 2'b10 
	Parameter F_H bound to: 2'b01 
	Parameter F_C bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/alu.v:18]
WARNING: [Synth 8-5788] Register last_pc_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/cpu.v:311]
WARNING: [Synth 8-5788] Register cb_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/cpu.v:139]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (7#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/cpu.v:18]
INFO: [Synth 8-6157] synthesizing module 'dma' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/dma.v:22]
	Parameter DMA_WAIT bound to: 0 - type: integer 
	Parameter DMA_TRANSFER_READ_ADDR bound to: 1 - type: integer 
	Parameter DMA_TRANSFER_READ_DATA bound to: 2 - type: integer 
	Parameter DMA_TRANSFER_WRITE_DATA bound to: 3 - type: integer 
	Parameter DMA_TRANSFER_WRITE_WAIT bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register dma_start_addr_reg in module dma is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/dma.v:44]
WARNING: [Synth 8-5788] Register dma_a_reg in module dma is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/dma.v:80]
WARNING: [Synth 8-5788] Register dma_dout_reg in module dma is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/dma.v:90]
INFO: [Synth 8-6155] done synthesizing module 'dma' (8#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/dma.v:22]
WARNING: [Synth 8-350] instance 'dma' of module 'dma' requires 12 connections, but only 11 given [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/boy.v:98]
INFO: [Synth 8-6157] synthesizing module 'ppu' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:53]
	Parameter PPU_MODE_H_BLANK bound to: 2'b00 
	Parameter PPU_MODE_V_BLANK bound to: 2'b01 
	Parameter PPU_MODE_OAM_SEARCH bound to: 2'b10 
	Parameter PPU_MODE_PIX_TRANS bound to: 2'b11 
	Parameter PPU_PAL_BG bound to: 2'b00 
	Parameter PPU_PAL_OB0 bound to: 2'b01 
	Parameter PPU_PAL_OB1 bound to: 2'b10 
	Parameter PF_INITA bound to: 3'b101 
	Parameter PF_INITB bound to: 3'b100 
	Parameter PF_EMPTY bound to: 3'b011 
	Parameter PF_HALF bound to: 3'b010 
	Parameter PF_FIN bound to: 3'b001 
	Parameter PF_FULL bound to: 3'b000 
	Parameter PPU_H_FRONT bound to: 9'b001001100 
	Parameter PPU_H_SYNC bound to: 9'b000000100 
	Parameter PPU_H_TOTAL bound to: 9'b111001000 
	Parameter PPU_H_PIXEL bound to: 9'b010100000 
	Parameter PPU_H_OUTPUT bound to: 8'b10101000 
	Parameter PPU_V_ACTIVE bound to: 8'b10010000 
	Parameter PPU_V_BACK bound to: 8'b00001001 
	Parameter PPU_V_SYNC bound to: 8'b00000001 
	Parameter PPU_V_BLANK bound to: 8'b00001010 
	Parameter PPU_V_TOTAL bound to: 8'b10011010 
	Parameter S_IDLE bound to: 5'b00000 
	Parameter S_BLANK bound to: 5'b00001 
	Parameter S_OAMX bound to: 5'b00010 
	Parameter S_OAMY bound to: 5'b00011 
	Parameter S_FTIDA bound to: 5'b00100 
	Parameter S_FTIDB bound to: 5'b00101 
	Parameter S_FRD0A bound to: 5'b00110 
	Parameter S_FRD0B bound to: 5'b00111 
	Parameter S_FRD1A bound to: 5'b01000 
	Parameter S_FRD1B bound to: 5'b01001 
	Parameter S_FWAITA bound to: 5'b01010 
	Parameter S_FWAITB bound to: 5'b01011 
	Parameter S_SWW bound to: 5'b01100 
	Parameter S_OAMRDA bound to: 5'b01101 
	Parameter S_OAMRDB bound to: 5'b01110 
	Parameter S_OFRD0A bound to: 5'b01111 
	Parameter S_OFRD0B bound to: 5'b10000 
	Parameter S_OFRD1A bound to: 5'b10001 
	Parameter S_OFRD1B bound to: 5'b10010 
	Parameter S_OWB bound to: 5'b10011 
	Parameter PPU_OAM_SEARCH_LENGTH bound to: 6'b101000 
	Parameter OBJ_TRIGGER_NOT_FOUND bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'singleport_ram' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/singleport_ram.v:1]
	Parameter WORDS bound to: 8192 - type: integer 
	Parameter ABITS bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'singleport_ram' (9#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/singleport_ram.v:1]
WARNING: [Synth 8-567] referenced signal 'obj_trigger_list' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:366]
WARNING: [Synth 8-567] referenced signal 'obj_valid_list' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:366]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:783]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:834]
WARNING: [Synth 8-5788] Register reg_mode_last_reg in module ppu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:761]
INFO: [Synth 8-6155] done synthesizing module 'ppu' (10#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:53]
WARNING: [Synth 8-350] instance 'ppu' of module 'ppu' requires 19 connections, but only 16 given [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/boy.v:183]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/timer.v:16]
WARNING: [Synth 8-5788] Register carry_reg in module timer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/timer.v:95]
INFO: [Synth 8-6155] done synthesizing module 'timer' (11#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/timer.v:16]
INFO: [Synth 8-6157] synthesizing module 'serial' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/serial.v:16]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clk_div.v:17]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter DIV bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (12#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clk_div.v:17]
INFO: [Synth 8-6155] done synthesizing module 'serial' (13#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/serial.v:16]
INFO: [Synth 8-6157] synthesizing module 'sound' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:21]
WARNING: [Synth 8-567] referenced signal 'addr_in_regs' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'sound_enable' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'ch4_on_flag' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'ch3_on_flag' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'ch2_on_flag' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'ch1_on_flag' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'regs' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'reg_addr' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'addr_in_wave' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
WARNING: [Synth 8-567] referenced signal 'wave_addr' should be on the sensitivity list [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:133]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized0' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clk_div.v:17]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter DIV bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized0' (13#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clk_div.v:17]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized1' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clk_div.v:17]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter DIV bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized1' (13#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clk_div.v:17]
INFO: [Synth 8-6157] synthesizing module 'sound_square' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_square.v:24]
INFO: [Synth 8-6157] synthesizing module 'sound_vol_env' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_vol_env.v:16]
WARNING: [Synth 8-5788] Register target_vol_reg in module sound_vol_env is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_vol_env.v:32]
WARNING: [Synth 8-5788] Register enve_left_reg in module sound_vol_env is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_vol_env.v:33]
INFO: [Synth 8-6155] done synthesizing module 'sound_vol_env' (14#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_vol_env.v:16]
INFO: [Synth 8-6157] synthesizing module 'sound_length_ctr' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_length_ctr.v:16]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register enable_reg in module sound_length_ctr. This is not a recommended register style for Xilinx devices  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_length_ctr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'sound_length_ctr' (15#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_length_ctr.v:16]
INFO: [Synth 8-6157] synthesizing module 'sound_channel_mix' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_channel_mix.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sound_channel_mix' (16#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_channel_mix.v:21]
WARNING: [Synth 8-5788] Register divider_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_square.v:58]
WARNING: [Synth 8-5788] Register octo_freq_out_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_square.v:62]
WARNING: [Synth 8-5788] Register target_freq_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_square.v:88]
WARNING: [Synth 8-5788] Register sweep_left_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_square.v:89]
INFO: [Synth 8-6155] done synthesizing module 'sound_square' (17#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_square.v:24]
INFO: [Synth 8-6157] synthesizing module 'sound_wave' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_wave.v:17]
INFO: [Synth 8-6157] synthesizing module 'sound_length_ctr__parameterized0' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_length_ctr.v:16]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register enable_reg in module sound_length_ctr__parameterized0. This is not a recommended register style for Xilinx devices  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_length_ctr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'sound_length_ctr__parameterized0' (17#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_length_ctr.v:16]
WARNING: [Synth 8-5788] Register divider_reg in module sound_wave is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_wave.v:56]
WARNING: [Synth 8-5788] Register clk_pointer_inc_reg in module sound_wave is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_wave.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sound_wave' (18#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_wave.v:17]
INFO: [Synth 8-6157] synthesizing module 'sound_noise' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_noise.v:16]
INFO: [Synth 8-6155] done synthesizing module 'sound_noise' (19#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_noise.v:16]
WARNING: [Synth 8-5788] Register wave_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register ch1_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:180]
WARNING: [Synth 8-5788] Register ch2_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:182]
WARNING: [Synth 8-5788] Register ch3_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:184]
WARNING: [Synth 8-5788] Register ch4_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:186]
WARNING: [Synth 8-4767] Trying to implement RAM 'wave_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "wave_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'sound' (20#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound.v:21]
WARNING: [Synth 8-350] instance 'sound' of module 'sound' requires 13 connections, but only 9 given [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/boy.v:240]
INFO: [Synth 8-6157] synthesizing module 'brom' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/brom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'brom' (21#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/brom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'boy' (22#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/boy.v:20]
WARNING: [Synth 8-350] instance 'boy' of module 'boy' requires 19 connections, but only 17 given [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'mbc5' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/mbc5.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/mbc5.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mbc5' (23#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/mbc5.v:21]
INFO: [Synth 8-6157] synthesizing module 'singleport_ram__parameterized0' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/singleport_ram.v:1]
	Parameter WORDS bound to: 32768 - type: integer 
	Parameter ABITS bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'singleport_ram__parameterized0' (23#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/singleport_ram.v:1]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (15) of module 'singleport_ram__parameterized0' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:135]
INFO: [Synth 8-6157] synthesizing module 'CartTobu' [C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/.Xil/Vivado-7504-Tom-Laptop/realtime/CartTobu_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CartTobu' (24#1) [C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/.Xil/Vivado-7504-Tom-Laptop/realtime/CartTobu_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clocking.vhd:42]
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'BUFG' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (25#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (26#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (27#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (28#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (29#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (30#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (31#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (32#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/audio_top.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'vga_mixer' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:3]
	Parameter GB_BACK bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6157] synthesizing module 'vga_mem' [C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/.Xil/Vivado-7504-Tom-Laptop/realtime/vga_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_mem' (33#1) [C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/.Xil/Vivado-7504-Tom-Laptop/realtime/vga_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_timing.v:3]
	Parameter H_FRONT bound to: 18 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 38 - type: integer 
	Parameter H_ACT bound to: 640 - type: integer 
	Parameter H_BLANK bound to: 152 - type: integer 
	Parameter H_TOTAL bound to: 792 - type: integer 
	Parameter V_FRONT bound to: 10 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_BACK bound to: 33 - type: integer 
	Parameter V_ACT bound to: 480 - type: integer 
	Parameter V_BLANK bound to: 45 - type: integer 
	Parameter V_TOTAL bound to: 525 - type: integer 
WARNING: [Synth 8-5788] Register gb_y_grid_reg in module vga_timing is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_timing.v:106]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (34#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_timing.v:3]
WARNING: [Synth 8-6014] Unused sequential element gb_hs_last_reg was removed.  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:141]
WARNING: [Synth 8-5788] Register gb_wr_addr_real_reg in module vga_mixer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:125]
WARNING: [Synth 8-5788] Register gb_pdat_real_reg in module vga_mixer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:126]
WARNING: [Synth 8-3848] Net dbg_x in module/entity vga_mixer does not have driver. [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:17]
WARNING: [Synth 8-3848] Net dbg_y in module/entity vga_mixer does not have driver. [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:18]
WARNING: [Synth 8-3848] Net dbg_sync in module/entity vga_mixer does not have driver. [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:20]
INFO: [Synth 8-6155] done synthesizing module 'vga_mixer' (35#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/vga_mixer.v:3]
WARNING: [Synth 8-350] instance 'vga_mixer' of module 'vga_mixer' requires 20 connections, but only 15 given [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:181]
INFO: [Synth 8-6155] done synthesizing module 'top' (36#1) [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[6]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[5]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[4]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[3]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[2]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[1]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[0]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[4]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[3]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[2]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[1]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[0]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_sync
WARNING: [Synth 8-3331] design vga_mixer has unconnected port gb_hs
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[6]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[5]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[4]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[3]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[2]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[1]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[0]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port hold
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
WARNING: [Synth 8-3331] design mbc5 has unconnected port vb_rd
WARNING: [Synth 8-3331] design sound_square has unconnected port clk
WARNING: [Synth 8-3331] design sound has unconnected port rd
WARNING: [Synth 8-3331] design serial has unconnected port din[6]
WARNING: [Synth 8-3331] design serial has unconnected port din[5]
WARNING: [Synth 8-3331] design serial has unconnected port din[4]
WARNING: [Synth 8-3331] design serial has unconnected port din[3]
WARNING: [Synth 8-3331] design serial has unconnected port din[2]
WARNING: [Synth 8-3331] design serial has unconnected port din[1]
WARNING: [Synth 8-3331] design serial has unconnected port rd
WARNING: [Synth 8-3331] design timer has unconnected port rd
WARNING: [Synth 8-3331] design ppu has unconnected port rd
WARNING: [Synth 8-3331] design dma has unconnected port phi
WARNING: [Synth 8-3331] design control has unconnected port imm[7]
WARNING: [Synth 8-3331] design control has unconnected port imm[6]
WARNING: [Synth 8-3331] design control has unconnected port imm[5]
WARNING: [Synth 8-3331] design control has unconnected port imm[4]
WARNING: [Synth 8-3331] design control has unconnected port imm[3]
WARNING: [Synth 8-3331] design control has unconnected port imm[2]
WARNING: [Synth 8-3331] design control has unconnected port imm[1]
WARNING: [Synth 8-3331] design control has unconnected port imm[0]
WARNING: [Synth 8-3331] design control has unconnected port cb[5]
WARNING: [Synth 8-3331] design control has unconnected port cb[4]
WARNING: [Synth 8-3331] design control has unconnected port cb[3]
WARNING: [Synth 8-3331] design top has unconnected port pause
WARNING: [Synth 8-3331] design top has unconnected port slow
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 583.344 ; gain = 205.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[15] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[14] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[13] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[12] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[11] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[10] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[9] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[8] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[7] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[6] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[5] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[4] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[3] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[2] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[23] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[22] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[21] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[4] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[3] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[2] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[1] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[0] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[23] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[22] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[21] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[4] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[3] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[2] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[1] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[0] to constant 0 [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/new/top.v:152]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 583.953 ; gain = 206.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 583.953 ; gain = 206.191
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Parsing XDC File [c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/CartTobu/CartTobu/CartTobu_in_context.xdc] for cell 'tobu'
Finished Parsing XDC File [c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/CartTobu/CartTobu/CartTobu_in_context.xdc] for cell 'tobu'
Parsing XDC File [c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/vga_mem/vga_mem/vga_mem_in_context.xdc] for cell 'vga_mixer/vga_mem'
Finished Parsing XDC File [c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/vga_mem/vga_mem/vga_mem_in_context.xdc] for cell 'vga_mixer/vga_mem'
Parsing XDC File [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[7]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:36]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[6]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[5]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[4]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:42]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[3]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:44]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[2]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:46]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[1]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[0]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:50]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[7]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:52]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[6]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:56]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[5]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[4]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:64]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[7]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[6]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:72]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[5]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:76]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[4]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:80]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[7]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:84]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[6]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:88]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[5]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:92]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[4]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:96]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_ADR0' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:100]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_ADR1' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:104]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO0' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:108]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO1' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO2' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:114]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO3' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:116]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_MCLK' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:118]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_SCK' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:122]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_SDA' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:126]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'CLK_100MHZ_FPGA' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:130]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'reset' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:134]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_hs' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:138]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_vs' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc:142]
Finished Parsing XDC File [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tom/VB_ZB/VB_ZB.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 957.402 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 957.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 957.402 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 957.402 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vga_mixer/vga_mem' at clock pin 'clka' is different from the actual clock period '2.857', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 957.402 ; gain = 579.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 957.402 ; gain = 579.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_100MHZ_FPGA. (constraint file  c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_100MHZ_FPGA. (constraint file  c:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tobu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_mixer/vga_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 957.402 ; gain = 579.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "key_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op_prefix" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_src" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_op_signed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_redir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "opcode_redir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bus_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ab_src" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ct_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ct_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoding_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op_prefix" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_src" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_op_signed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_redir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opcode_redir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bus_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ab_src" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ct_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ct_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoding_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pc_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ab_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wake" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_ex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wake" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_ex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_a_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_b_sel_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_sel_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_sel_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_b_ct0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_b_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_mux2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_mux3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_src_ct1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_pc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phi" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma'
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_mem_disable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oam_search_count0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_pix_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pf_empty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pf_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_next_state1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_next_state1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_next_state3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_next_backup" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_lcdc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_lyc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dma" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bgp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_obp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_obp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_stat" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element obj_trigger_id_reg_rep was removed.  [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:669]
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "int_serial_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/sound_vol_env.v:41]
INFO: [Synth 8-5544] ROM "enve_enabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "octo_freq_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_pointer_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adjusted_freq_dividing_ratio0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ram_en0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ram_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gb_x_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gb_x_grid" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "gb_y_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DMA_WAIT |                            00001 |                              000
  DMA_TRANSFER_READ_ADDR |                            00010 |                              001
  DMA_TRANSFER_READ_DATA |                            00100 |                              010
 DMA_TRANSFER_WRITE_DATA |                            01000 |                              011
 DMA_TRANSFER_WRITE_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dma'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 957.402 ; gain = 579.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 118   
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 91    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              640 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	 257 Input     28 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 26    
	   4 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 19    
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   8 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 56    
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	  21 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 10    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 63    
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 117   
	   3 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 275   
	   3 Input      2 Bit        Muxes := 22    
	   5 Input      2 Bit        Muxes := 13    
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 435   
	   3 Input      1 Bit        Muxes := 44    
	   7 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 13    
	  21 Input      1 Bit        Muxes := 22    
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module anti_vibration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	 257 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 91    
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 265   
	   3 Input      2 Bit        Muxes := 21    
	   5 Input      2 Bit        Muxes := 9     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 142   
	   7 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module singlereg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   4 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module singleport_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module ppu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---RAMs : 
	              640 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	  12 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 13    
	  21 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sound_vol_env 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sound_length_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
Module sound_channel_mix 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module sound_square 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sound_length_ctr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
Module sound_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sound_noise 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sound 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 112   
Module boy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
Module mbc5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module singleport_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
Module vga_mixer 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "freq_div/o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_ex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wake" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'oam_search_count_reg[5:0]' into 'oam_search_count_reg[5:0]' [C:/Users/Tom/VB_ZB/VB_ZB.srcs/sources_1/imports/rtl/ppu.v:488]
WARNING: [Synth 8-6040] Register Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[6]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[5]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[4]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[3]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[2]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[1]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_x[0]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[4]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[3]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[2]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[1]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_y[0]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_sync
WARNING: [Synth 8-3331] design vga_mixer has unconnected port gb_hs
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[6]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[5]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[4]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[3]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[2]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[1]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port dbg_char[0]
WARNING: [Synth 8-3331] design vga_mixer has unconnected port hold
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
WARNING: [Synth 8-3331] design mbc5 has unconnected port vb_rd
WARNING: [Synth 8-3331] design sound_square has unconnected port clk
WARNING: [Synth 8-3331] design sound has unconnected port rd
WARNING: [Synth 8-3331] design ppu has unconnected port rd
WARNING: [Synth 8-3331] design control has unconnected port imm[7]
WARNING: [Synth 8-3331] design control has unconnected port imm[6]
WARNING: [Synth 8-3331] design control has unconnected port imm[5]
WARNING: [Synth 8-3331] design control has unconnected port imm[4]
WARNING: [Synth 8-3331] design control has unconnected port imm[3]
WARNING: [Synth 8-3331] design control has unconnected port imm[2]
WARNING: [Synth 8-3331] design control has unconnected port imm[1]
WARNING: [Synth 8-3331] design control has unconnected port imm[0]
WARNING: [Synth 8-3331] design control has unconnected port cb[5]
WARNING: [Synth 8-3331] design control has unconnected port cb[4]
WARNING: [Synth 8-3331] design control has unconnected port cb[3]
WARNING: [Synth 8-3331] design top has unconnected port pause
WARNING: [Synth 8-3331] design top has unconnected port slow
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'boy/right_reg[0]' (FD) to 'boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'boy/right_reg[1]' (FD) to 'boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'boy/right_reg[2]' (FD) to 'boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'boy/right_reg[3]' (FD) to 'boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'boy/right_reg[4]' (FD) to 'boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'boy/right_reg[5]' (FD) to 'boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'boy/right_reg[15]' (FD) to 'boy/left_reg[0]'
INFO: [Synth 8-3886] merging instance 'boy/left_reg[0]' (FD) to 'boy/left_reg[1]'
INFO: [Synth 8-3886] merging instance 'boy/left_reg[1]' (FD) to 'boy/left_reg[2]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[1]' (FDRE) to 'boy/ppu/pf_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[0]' (FDRE) to 'boy/ppu/pf_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[3]' (FDRE) to 'boy/ppu/pf_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\pf_data_reg[2] )
INFO: [Synth 8-3886] merging instance 'boy/left_reg[2]' (FD) to 'boy/left_reg[3]'
INFO: [Synth 8-3886] merging instance 'boy/left_reg[3]' (FD) to 'boy/left_reg[4]'
INFO: [Synth 8-3886] merging instance 'boy/left_reg[4]' (FD) to 'boy/left_reg[5]'
INFO: [Synth 8-3886] merging instance 'boy/left_reg[5]' (FD) to 'boy/left_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (boy/sound/\sound_ch4/adjusted_freq_dividing_ratio_reg[0] )
INFO: [Synth 8-3886] merging instance 'boy/ppu/obj_trigger_id_reg_rep[0]' (FDPE) to 'boy/ppu/obj_trigger_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/obj_trigger_id_reg_rep[1]' (FDPE) to 'boy/ppu/obj_trigger_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/obj_trigger_id_reg_rep[2]' (FDPE) to 'boy/ppu/obj_trigger_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/obj_trigger_id_reg_rep[3]' (FDPE) to 'boy/ppu/obj_trigger_id_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\vram_addr_obj_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\oam_rd_addr_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/\left_reg[15] )
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_b_reg[0]' (FDE) to 'vga_mixer/vga_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_b_reg[1]' (FDE) to 'vga_mixer/vga_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_b_reg[2]' (FDE) to 'vga_mixer/vga_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_b_reg[3]' (FDE) to 'vga_mixer/vga_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_b_reg[6]' (FDE) to 'vga_mixer/vga_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_g_reg[6]' (FDE) to 'vga_mixer/vga_g_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_r_reg[6]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_r_reg[3]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_r_reg[2]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_r_reg[1]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_r_reg[0]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_g_reg[0]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_g_reg[1]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_g_reg[2]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_g_reg[3]' (FDE) to 'vga_mixer/vga_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_mixer/vga_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[5]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[6]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[7]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[8]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[9]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[10]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[20]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[5]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[5]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[6]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[6]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[7]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[7]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[8]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[8]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[9]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[13]' (FDE) to 'boy/ppu/pf_data_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\pf_data_reg[12] )
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[9]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[10]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[10]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'boy/cpu/control/decoding_output_reg[3]' (FD) to 'boy/cpu/control/decoding_output_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/hphone_l_freeze_100_reg[20] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[12]' (FDE) to 'boy/ppu/pf_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[17]' (FDE) to 'boy/ppu/pf_data_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\pf_data_reg[16] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[16]' (FDE) to 'boy/ppu/pf_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[21]' (FDE) to 'boy/ppu/pf_data_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\pf_data_reg[20] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[20]' (FDE) to 'boy/ppu/pf_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[25]' (FDE) to 'boy/ppu/pf_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\pf_data_reg[24] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[24]' (FDE) to 'boy/ppu/pf_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'boy/ppu/pf_data_reg[29]' (FDE) to 'boy/ppu/pf_data_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boy/ppu/\pf_data_reg[28] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_g_reg[4]' (FDE) to 'vga_mixer/vga_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_mixer/vga_g_reg[5]' (FDE) to 'vga_mixer/vga_r_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1007.441 ; gain = 629.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                                 | Depth x Width | Implemented As | 
+------------+----------------------------------------------------------------------------+---------------+----------------+
|brom        | brom_array                                                                 | 256x8         | LUT            | 
|boy         | brom/brom_array                                                            | 256x8         | LUT            | 
|audio_top   | Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+------------+----------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|singleport_ram:                 | ram_reg      | 8 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|ppu:                            | oam_l_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|ppu:                            | oam_u_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|singleport_ram:                 | ram_reg      | 8 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|boy:                            | high_ram_reg | 128 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|singleport_ram__parameterized0: | ram_reg      | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
+--------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|boy/ppu     | obj_visible_list_reg | Implied   | 16 x 6               | RAM32M x 1   | 
|boy/ppu     | obj_y_list_reg       | Implied   | 16 x 4               | RAM32M x 1   | 
+------------+----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance boy/ppu/i_0/br_vram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/ppu/i_0/br_vram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/ppu/i_45/oam_l_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/ppu/i_46/oam_u_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/i_1/br_wram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/i_1/br_wram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/i_24/high_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/Cart_ram_inst/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance audio_topi_14/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_gb2' to pin 'pll/bbstub_clk_gb2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_mem' to pin 'pll/bbstub_clk_mem/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_vga' to pin 'pll/bbstub_clk_vga/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1007.441 ; gain = 629.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1046.652 ; gain = 668.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|singleport_ram:                 | ram_reg      | 8 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|ppu:                            | oam_l_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|ppu:                            | oam_u_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|singleport_ram:                 | ram_reg      | 8 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|boy:                            | high_ram_reg | 128 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|singleport_ram__parameterized0: | ram_reg      | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
+--------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|boy/ppu     | obj_visible_list_reg | Implied   | 16 x 6               | RAM32M x 1   | 
|boy/ppu     | obj_y_list_reg       | Implied   | 16 x 4               | RAM32M x 1   | 
+------------+----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[0]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[1]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[2]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[3]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[4]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[21]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[22]' (FDE) to 'audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_r_freeze_100_reg[23]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[0]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[0]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[1]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[1]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[2]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[2]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[3]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[3]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[4]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[4]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[21]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[21]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[22]'
INFO: [Synth 8-3886] merging instance 'audio_top/hphone_l_freeze_100_reg[22]' (FDE) to 'audio_top/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/hphone_l_freeze_100_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'boy/sound/sound_ch2/sweep_left_reg[1]' (FDCE) to 'boy/sound/sound_ch2/sweep_left_reg[0]'
INFO: [Synth 8-3886] merging instance 'boy/sound/sound_ch2/sweep_left_reg[2]' (FDCE) to 'boy/sound/sound_ch2/sweep_left_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boy/sound/sound_ch2/sweep_left_reg[0] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]' (FDE) to 'audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12] )
INFO: [Synth 8-6837] The timing for the instance boy/ppu/br_vram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/ppu/br_vram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/ppu/oam_l_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/ppu/oam_u_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/br_wram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/br_wram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance boy/high_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Cart_ram_inst/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net vb_cram_wr is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|top         | audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39]    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll           |         1|
|2     |CartTobu      |         1|
|3     |vga_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CartTobu   |     1|
|2     |pll        |     1|
|3     |vga_mem    |     1|
|4     |BUFG       |    11|
|5     |CARRY4     |    54|
|6     |LUT1       |    54|
|7     |LUT2       |   384|
|8     |LUT3       |   416|
|9     |LUT4       |   476|
|10    |LUT5       |   506|
|11    |LUT6       |  1486|
|12    |MMCME2_ADV |     1|
|13    |MUXF7      |    34|
|14    |MUXF8      |    11|
|15    |RAM32M     |     2|
|16    |RAMB18E1   |     2|
|17    |RAMB18E1_1 |     1|
|18    |RAMB18E1_2 |     1|
|19    |RAMB36E1   |     4|
|20    |RAMB36E1_1 |     8|
|21    |SRL16E     |     3|
|22    |FDCE       |   797|
|23    |FDPE       |   142|
|24    |FDRE       |   756|
|25    |FDSE       |    10|
|26    |LDC        |   109|
|27    |IBUF       |    11|
|28    |IOBUF      |     1|
|29    |OBUF       |    19|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------+------+
|      |Instance                                 |Module                           |Cells |
+------+-----------------------------------------+---------------------------------+------+
|1     |top                                      |                                 |  5313|
|2     |  Cart_ram_inst                          |singleport_ram__parameterized0   |     8|
|3     |  audio_top                              |audio_top                        |   328|
|4     |    Inst_adau1761_izedboard              |adau1761_izedboard               |   278|
|5     |      Inst_i2c                           |i2c                              |   221|
|6     |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data      |    52|
|7     |        Inst_i3c2                        |i3c2                             |   169|
|8     |      Inst_i2s_data_interface            |i2s_data_interface               |    54|
|9     |      i_ADAU1761_interface               |ADAU1761_interface               |     2|
|10    |    i_clocking                           |clocking                         |     3|
|11    |  boy                                    |boy                              |  4651|
|12    |    brom                                 |brom                             |    20|
|13    |    br_wram                              |singleport_ram                   |     2|
|14    |    cpu                                  |cpu                              |  1531|
|15    |      acc                                |singlereg                        |    10|
|16    |      alu                                |alu                              |    14|
|17    |      control                            |control                          |  1046|
|18    |      regfile                            |regfile                          |   180|
|19    |    dma                                  |dma                              |   307|
|20    |    ppu                                  |ppu                              |   929|
|21    |      br_vram                            |singleport_ram_5                 |    32|
|22    |    serial                               |serial                           |    39|
|23    |      spi_div                            |clk_div                          |    27|
|24    |    sound                                |sound                            |  1713|
|25    |      frame_div                          |clk_div__parameterized0          |    27|
|26    |      freq_div                           |clk_div__parameterized1          |     6|
|27    |      sound_ch1                          |sound_square                     |   416|
|28    |        sound_length_ctr                 |sound_length_ctr_3               |    62|
|29    |        sound_vol_env                    |sound_vol_env_4                  |   104|
|30    |      sound_ch2                          |sound_square_0                   |   283|
|31    |        sound_length_ctr                 |sound_length_ctr_1               |    61|
|32    |        sound_vol_env                    |sound_vol_env_2                  |    68|
|33    |      sound_ch3                          |sound_wave                       |   302|
|34    |        sound_length_ctr                 |sound_length_ctr__parameterized0 |    79|
|35    |      sound_ch4                          |sound_noise                      |   202|
|36    |        sound_length_ctr                 |sound_length_ctr                 |    66|
|37    |        sound_vol_env                    |sound_vol_env                    |    62|
|38    |    timer                                |timer                            |    78|
|39    |  mbc5                                   |mbc5                             |     9|
|40    |  vga_mixer                              |vga_mixer                        |   262|
|41    |    vga_timing                           |vga_timing                       |   171|
+------+-----------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1125.176 ; gain = 373.965
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1125.176 ; gain = 747.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LDC => LDCE: 109 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
471 Infos, 169 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1125.176 ; gain = 758.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.176 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tom/VB_ZB/VB_ZB.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  4 12:38:29 2022...
