// Seed: 2209370881
macromodule module_0 ();
endmodule
module module_1 ();
  tri1 [-1 : 1] id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd9
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  wire [id_3 : id_3] id_6 = id_2;
  timeunit 1ps / 1ps;
  module_0 modCall_1 ();
  logic id_7;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout logic [7:0] id_8;
  module_0 modCall_1 ();
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_8[""];
  logic id_10;
  ;
endmodule
