#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x287e770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x287e900 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28712d0 .functor NOT 1, L_0x28cb940, C4<0>, C4<0>, C4<0>;
L_0x28cb720 .functor XOR 2, L_0x28cb5c0, L_0x28cb680, C4<00>, C4<00>;
L_0x28cb830 .functor XOR 2, L_0x28cb720, L_0x28cb790, C4<00>, C4<00>;
v0x28c74a0_0 .net *"_ivl_10", 1 0, L_0x28cb790;  1 drivers
v0x28c75a0_0 .net *"_ivl_12", 1 0, L_0x28cb830;  1 drivers
v0x28c7680_0 .net *"_ivl_2", 1 0, L_0x28ca860;  1 drivers
v0x28c7740_0 .net *"_ivl_4", 1 0, L_0x28cb5c0;  1 drivers
v0x28c7820_0 .net *"_ivl_6", 1 0, L_0x28cb680;  1 drivers
v0x28c7950_0 .net *"_ivl_8", 1 0, L_0x28cb720;  1 drivers
v0x28c7a30_0 .net "a", 0 0, v0x28c4790_0;  1 drivers
v0x28c7ad0_0 .net "b", 0 0, v0x28c4830_0;  1 drivers
v0x28c7b70_0 .net "c", 0 0, v0x28c48d0_0;  1 drivers
v0x28c7c10_0 .var "clk", 0 0;
v0x28c7cb0_0 .net "d", 0 0, v0x28c4a10_0;  1 drivers
v0x28c7d50_0 .net "out_pos_dut", 0 0, L_0x28cb440;  1 drivers
v0x28c7df0_0 .net "out_pos_ref", 0 0, L_0x28c9320;  1 drivers
v0x28c7e90_0 .net "out_sop_dut", 0 0, L_0x28ca3b0;  1 drivers
v0x28c7f30_0 .net "out_sop_ref", 0 0, L_0x289ef40;  1 drivers
v0x28c7fd0_0 .var/2u "stats1", 223 0;
v0x28c8070_0 .var/2u "strobe", 0 0;
v0x28c8110_0 .net "tb_match", 0 0, L_0x28cb940;  1 drivers
v0x28c81e0_0 .net "tb_mismatch", 0 0, L_0x28712d0;  1 drivers
v0x28c8280_0 .net "wavedrom_enable", 0 0, v0x28c4ce0_0;  1 drivers
v0x28c8350_0 .net "wavedrom_title", 511 0, v0x28c4d80_0;  1 drivers
L_0x28ca860 .concat [ 1 1 0 0], L_0x28c9320, L_0x289ef40;
L_0x28cb5c0 .concat [ 1 1 0 0], L_0x28c9320, L_0x289ef40;
L_0x28cb680 .concat [ 1 1 0 0], L_0x28cb440, L_0x28ca3b0;
L_0x28cb790 .concat [ 1 1 0 0], L_0x28c9320, L_0x289ef40;
L_0x28cb940 .cmp/eeq 2, L_0x28ca860, L_0x28cb830;
S_0x287ea90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x287e900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28716b0 .functor AND 1, v0x28c48d0_0, v0x28c4a10_0, C4<1>, C4<1>;
L_0x2871a90 .functor NOT 1, v0x28c4790_0, C4<0>, C4<0>, C4<0>;
L_0x2871e70 .functor NOT 1, v0x28c4830_0, C4<0>, C4<0>, C4<0>;
L_0x28720f0 .functor AND 1, L_0x2871a90, L_0x2871e70, C4<1>, C4<1>;
L_0x2889300 .functor AND 1, L_0x28720f0, v0x28c48d0_0, C4<1>, C4<1>;
L_0x289ef40 .functor OR 1, L_0x28716b0, L_0x2889300, C4<0>, C4<0>;
L_0x28c87a0 .functor NOT 1, v0x28c4830_0, C4<0>, C4<0>, C4<0>;
L_0x28c8810 .functor OR 1, L_0x28c87a0, v0x28c4a10_0, C4<0>, C4<0>;
L_0x28c8920 .functor AND 1, v0x28c48d0_0, L_0x28c8810, C4<1>, C4<1>;
L_0x28c89e0 .functor NOT 1, v0x28c4790_0, C4<0>, C4<0>, C4<0>;
L_0x28c8ab0 .functor OR 1, L_0x28c89e0, v0x28c4830_0, C4<0>, C4<0>;
L_0x28c8b20 .functor AND 1, L_0x28c8920, L_0x28c8ab0, C4<1>, C4<1>;
L_0x28c8ca0 .functor NOT 1, v0x28c4830_0, C4<0>, C4<0>, C4<0>;
L_0x28c8d10 .functor OR 1, L_0x28c8ca0, v0x28c4a10_0, C4<0>, C4<0>;
L_0x28c8c30 .functor AND 1, v0x28c48d0_0, L_0x28c8d10, C4<1>, C4<1>;
L_0x28c8ea0 .functor NOT 1, v0x28c4790_0, C4<0>, C4<0>, C4<0>;
L_0x28c8fa0 .functor OR 1, L_0x28c8ea0, v0x28c4a10_0, C4<0>, C4<0>;
L_0x28c9060 .functor AND 1, L_0x28c8c30, L_0x28c8fa0, C4<1>, C4<1>;
L_0x28c9210 .functor XNOR 1, L_0x28c8b20, L_0x28c9060, C4<0>, C4<0>;
v0x2870c00_0 .net *"_ivl_0", 0 0, L_0x28716b0;  1 drivers
v0x2871000_0 .net *"_ivl_12", 0 0, L_0x28c87a0;  1 drivers
v0x28713e0_0 .net *"_ivl_14", 0 0, L_0x28c8810;  1 drivers
v0x28717c0_0 .net *"_ivl_16", 0 0, L_0x28c8920;  1 drivers
v0x2871ba0_0 .net *"_ivl_18", 0 0, L_0x28c89e0;  1 drivers
v0x2871f80_0 .net *"_ivl_2", 0 0, L_0x2871a90;  1 drivers
v0x2872200_0 .net *"_ivl_20", 0 0, L_0x28c8ab0;  1 drivers
v0x28c2d00_0 .net *"_ivl_24", 0 0, L_0x28c8ca0;  1 drivers
v0x28c2de0_0 .net *"_ivl_26", 0 0, L_0x28c8d10;  1 drivers
v0x28c2ec0_0 .net *"_ivl_28", 0 0, L_0x28c8c30;  1 drivers
v0x28c2fa0_0 .net *"_ivl_30", 0 0, L_0x28c8ea0;  1 drivers
v0x28c3080_0 .net *"_ivl_32", 0 0, L_0x28c8fa0;  1 drivers
v0x28c3160_0 .net *"_ivl_36", 0 0, L_0x28c9210;  1 drivers
L_0x7f8203682018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28c3220_0 .net *"_ivl_38", 0 0, L_0x7f8203682018;  1 drivers
v0x28c3300_0 .net *"_ivl_4", 0 0, L_0x2871e70;  1 drivers
v0x28c33e0_0 .net *"_ivl_6", 0 0, L_0x28720f0;  1 drivers
v0x28c34c0_0 .net *"_ivl_8", 0 0, L_0x2889300;  1 drivers
v0x28c35a0_0 .net "a", 0 0, v0x28c4790_0;  alias, 1 drivers
v0x28c3660_0 .net "b", 0 0, v0x28c4830_0;  alias, 1 drivers
v0x28c3720_0 .net "c", 0 0, v0x28c48d0_0;  alias, 1 drivers
v0x28c37e0_0 .net "d", 0 0, v0x28c4a10_0;  alias, 1 drivers
v0x28c38a0_0 .net "out_pos", 0 0, L_0x28c9320;  alias, 1 drivers
v0x28c3960_0 .net "out_sop", 0 0, L_0x289ef40;  alias, 1 drivers
v0x28c3a20_0 .net "pos0", 0 0, L_0x28c8b20;  1 drivers
v0x28c3ae0_0 .net "pos1", 0 0, L_0x28c9060;  1 drivers
L_0x28c9320 .functor MUXZ 1, L_0x7f8203682018, L_0x28c8b20, L_0x28c9210, C4<>;
S_0x28c3c60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x287e900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28c4790_0 .var "a", 0 0;
v0x28c4830_0 .var "b", 0 0;
v0x28c48d0_0 .var "c", 0 0;
v0x28c4970_0 .net "clk", 0 0, v0x28c7c10_0;  1 drivers
v0x28c4a10_0 .var "d", 0 0;
v0x28c4b00_0 .var/2u "fail", 0 0;
v0x28c4ba0_0 .var/2u "fail1", 0 0;
v0x28c4c40_0 .net "tb_match", 0 0, L_0x28cb940;  alias, 1 drivers
v0x28c4ce0_0 .var "wavedrom_enable", 0 0;
v0x28c4d80_0 .var "wavedrom_title", 511 0;
E_0x287d0e0/0 .event negedge, v0x28c4970_0;
E_0x287d0e0/1 .event posedge, v0x28c4970_0;
E_0x287d0e0 .event/or E_0x287d0e0/0, E_0x287d0e0/1;
S_0x28c3f90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28c3c60;
 .timescale -12 -12;
v0x28c41d0_0 .var/2s "i", 31 0;
E_0x287cf80 .event posedge, v0x28c4970_0;
S_0x28c42d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28c3c60;
 .timescale -12 -12;
v0x28c44d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28c45b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28c3c60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28c4f60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x287e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28c94d0 .functor NOT 1, v0x28c4790_0, C4<0>, C4<0>, C4<0>;
L_0x28c9560 .functor AND 1, L_0x28c94d0, v0x28c4830_0, C4<1>, C4<1>;
L_0x28c9750 .functor NOT 1, v0x28c48d0_0, C4<0>, C4<0>, C4<0>;
L_0x28c98d0 .functor AND 1, L_0x28c9560, L_0x28c9750, C4<1>, C4<1>;
L_0x28c9a10 .functor AND 1, L_0x28c98d0, v0x28c4a10_0, C4<1>, C4<1>;
L_0x28c9be0 .functor AND 1, v0x28c4790_0, v0x28c4830_0, C4<1>, C4<1>;
L_0x28c9da0 .functor AND 1, L_0x28c9be0, v0x28c48d0_0, C4<1>, C4<1>;
L_0x28c9e60 .functor NOT 1, v0x28c4a10_0, C4<0>, C4<0>, C4<0>;
L_0x28c9f20 .functor AND 1, L_0x28c9da0, L_0x28c9e60, C4<1>, C4<1>;
L_0x28ca030 .functor OR 1, L_0x28c9a10, L_0x28c9f20, C4<0>, C4<0>;
L_0x28ca1a0 .functor AND 1, v0x28c4790_0, v0x28c4830_0, C4<1>, C4<1>;
L_0x28ca210 .functor AND 1, L_0x28ca1a0, v0x28c48d0_0, C4<1>, C4<1>;
L_0x28ca2f0 .functor AND 1, L_0x28ca210, v0x28c4a10_0, C4<1>, C4<1>;
L_0x28ca3b0 .functor OR 1, L_0x28ca030, L_0x28ca2f0, C4<0>, C4<0>;
L_0x28ca280 .functor OR 1, v0x28c4790_0, v0x28c4830_0, C4<0>, C4<0>;
L_0x28ca590 .functor NOT 1, v0x28c48d0_0, C4<0>, C4<0>, C4<0>;
L_0x28ca690 .functor OR 1, L_0x28ca280, L_0x28ca590, C4<0>, C4<0>;
L_0x28ca7a0 .functor OR 1, L_0x28ca690, v0x28c4a10_0, C4<0>, C4<0>;
L_0x28ca900 .functor NOT 1, v0x28c4830_0, C4<0>, C4<0>, C4<0>;
L_0x28ca970 .functor OR 1, v0x28c4790_0, L_0x28ca900, C4<0>, C4<0>;
L_0x28caae0 .functor OR 1, L_0x28ca970, v0x28c48d0_0, C4<0>, C4<0>;
L_0x28caba0 .functor OR 1, L_0x28caae0, v0x28c4a10_0, C4<0>, C4<0>;
L_0x28cad20 .functor AND 1, L_0x28ca7a0, L_0x28caba0, C4<1>, C4<1>;
L_0x28cae30 .functor NOT 1, v0x28c4830_0, C4<0>, C4<0>, C4<0>;
L_0x28caf70 .functor OR 1, v0x28c4790_0, L_0x28cae30, C4<0>, C4<0>;
L_0x28cb030 .functor OR 1, L_0x28caf70, v0x28c48d0_0, C4<0>, C4<0>;
L_0x28cb1d0 .functor NOT 1, v0x28c4a10_0, C4<0>, C4<0>, C4<0>;
L_0x28cb240 .functor OR 1, L_0x28cb030, L_0x28cb1d0, C4<0>, C4<0>;
L_0x28cb440 .functor AND 1, L_0x28cad20, L_0x28cb240, C4<1>, C4<1>;
v0x28c5120_0 .net *"_ivl_0", 0 0, L_0x28c94d0;  1 drivers
v0x28c5200_0 .net *"_ivl_10", 0 0, L_0x28c9be0;  1 drivers
v0x28c52e0_0 .net *"_ivl_12", 0 0, L_0x28c9da0;  1 drivers
v0x28c53d0_0 .net *"_ivl_14", 0 0, L_0x28c9e60;  1 drivers
v0x28c54b0_0 .net *"_ivl_16", 0 0, L_0x28c9f20;  1 drivers
v0x28c55e0_0 .net *"_ivl_18", 0 0, L_0x28ca030;  1 drivers
v0x28c56c0_0 .net *"_ivl_2", 0 0, L_0x28c9560;  1 drivers
v0x28c57a0_0 .net *"_ivl_20", 0 0, L_0x28ca1a0;  1 drivers
v0x28c5880_0 .net *"_ivl_22", 0 0, L_0x28ca210;  1 drivers
v0x28c59f0_0 .net *"_ivl_24", 0 0, L_0x28ca2f0;  1 drivers
v0x28c5ad0_0 .net *"_ivl_28", 0 0, L_0x28ca280;  1 drivers
v0x28c5bb0_0 .net *"_ivl_30", 0 0, L_0x28ca590;  1 drivers
v0x28c5c90_0 .net *"_ivl_32", 0 0, L_0x28ca690;  1 drivers
v0x28c5d70_0 .net *"_ivl_34", 0 0, L_0x28ca7a0;  1 drivers
v0x28c5e50_0 .net *"_ivl_36", 0 0, L_0x28ca900;  1 drivers
v0x28c5f30_0 .net *"_ivl_38", 0 0, L_0x28ca970;  1 drivers
v0x28c6010_0 .net *"_ivl_4", 0 0, L_0x28c9750;  1 drivers
v0x28c6200_0 .net *"_ivl_40", 0 0, L_0x28caae0;  1 drivers
v0x28c62e0_0 .net *"_ivl_42", 0 0, L_0x28caba0;  1 drivers
v0x28c63c0_0 .net *"_ivl_44", 0 0, L_0x28cad20;  1 drivers
v0x28c64a0_0 .net *"_ivl_46", 0 0, L_0x28cae30;  1 drivers
v0x28c6580_0 .net *"_ivl_48", 0 0, L_0x28caf70;  1 drivers
v0x28c6660_0 .net *"_ivl_50", 0 0, L_0x28cb030;  1 drivers
v0x28c6740_0 .net *"_ivl_52", 0 0, L_0x28cb1d0;  1 drivers
v0x28c6820_0 .net *"_ivl_54", 0 0, L_0x28cb240;  1 drivers
v0x28c6900_0 .net *"_ivl_6", 0 0, L_0x28c98d0;  1 drivers
v0x28c69e0_0 .net *"_ivl_8", 0 0, L_0x28c9a10;  1 drivers
v0x28c6ac0_0 .net "a", 0 0, v0x28c4790_0;  alias, 1 drivers
v0x28c6b60_0 .net "b", 0 0, v0x28c4830_0;  alias, 1 drivers
v0x28c6c50_0 .net "c", 0 0, v0x28c48d0_0;  alias, 1 drivers
v0x28c6d40_0 .net "d", 0 0, v0x28c4a10_0;  alias, 1 drivers
v0x28c6e30_0 .net "out_pos", 0 0, L_0x28cb440;  alias, 1 drivers
v0x28c6ef0_0 .net "out_sop", 0 0, L_0x28ca3b0;  alias, 1 drivers
S_0x28c7280 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x287e900;
 .timescale -12 -12;
E_0x28669f0 .event anyedge, v0x28c8070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28c8070_0;
    %nor/r;
    %assign/vec4 v0x28c8070_0, 0;
    %wait E_0x28669f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28c3c60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c4b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c4ba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28c3c60;
T_4 ;
    %wait E_0x287d0e0;
    %load/vec4 v0x28c4c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c4b00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28c3c60;
T_5 ;
    %wait E_0x287cf80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %wait E_0x287cf80;
    %load/vec4 v0x28c4b00_0;
    %store/vec4 v0x28c4ba0_0, 0, 1;
    %fork t_1, S_0x28c3f90;
    %jmp t_0;
    .scope S_0x28c3f90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c41d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28c41d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x287cf80;
    %load/vec4 v0x28c41d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c41d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28c41d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28c3c60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x287d0e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28c4a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c4830_0, 0;
    %assign/vec4 v0x28c4790_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28c4b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28c4ba0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x287e900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c7c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c8070_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x287e900;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28c7c10_0;
    %inv;
    %store/vec4 v0x28c7c10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x287e900;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28c4970_0, v0x28c81e0_0, v0x28c7a30_0, v0x28c7ad0_0, v0x28c7b70_0, v0x28c7cb0_0, v0x28c7f30_0, v0x28c7e90_0, v0x28c7df0_0, v0x28c7d50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x287e900;
T_9 ;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x287e900;
T_10 ;
    %wait E_0x287d0e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c7fd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c7fd0_0, 4, 32;
    %load/vec4 v0x28c8110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c7fd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c7fd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c7fd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28c7f30_0;
    %load/vec4 v0x28c7f30_0;
    %load/vec4 v0x28c7e90_0;
    %xor;
    %load/vec4 v0x28c7f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c7fd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c7fd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28c7df0_0;
    %load/vec4 v0x28c7df0_0;
    %load/vec4 v0x28c7d50_0;
    %xor;
    %load/vec4 v0x28c7df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c7fd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28c7fd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c7fd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter5/response0/top_module.sv";
