// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_HH_
#define _CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1.h"
#include "CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1.h"
#include "CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1.h"
#include "CNN_CNN_add_32ns_32ns_32_1_1.h"
#include "CNN_CNN_add_6ns_6ns_6_1_1.h"
#include "CNN_CNN_add_10ns_10ns_10_1_1.h"
#include "CNN_CNN_add_4ns_4ns_4_1_1.h"
#include "CNN_CNN_add_3ns_3ns_3_1_1.h"
#include "CNN_CNN_add_31ns_31ns_31_1_1.h"
#include "CNN_CNN_add_8ns_8ns_8_1_1.h"
#include "CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_bias_conv3.h"
#include "CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_line_buffer_1_5.h"
#include "CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_line_buffer_0_5.h"
#include "CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_kernel_conv3.h"

namespace ap_rtl {

struct CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_read;
    sc_out< sc_lv<64> > output_conv3;
    sc_out< sc_logic > output_conv3_ap_vld;
    sc_in< sc_lv<31> > padding;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const15;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<10> > ap_var_for_const6;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<10> > ap_var_for_const8;
    sc_signal< sc_lv<10> > ap_var_for_const9;
    sc_signal< sc_lv<10> > ap_var_for_const10;
    sc_signal< sc_lv<10> > ap_var_for_const11;
    sc_signal< sc_lv<10> > ap_var_for_const12;
    sc_signal< sc_lv<10> > ap_var_for_const13;
    sc_signal< sc_lv<10> > ap_var_for_const14;
    sc_signal< sc_lv<31> > ap_var_for_const16;
    sc_signal< sc_lv<3> > ap_var_for_const17;
    sc_signal< sc_lv<8> > ap_var_for_const18;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s(sc_module_name name);
    SC_HAS_PROCESS(CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s);

    ~CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s();

    sc_trace_file* mVcdFile;

    CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_bias_conv3* bias_conv3_U;
    CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_line_buffer_1_5* line_buffer_1_5_U;
    CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_line_buffer_0_5* line_buffer_0_5_U;
    CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_line_buffer_0_5* line_buffer_2_5_U;
    CNN_convolution_double_double_double_double_7_7_8_8_7_7_3_3_1_1_s_kernel_conv3* kernel_conv3_U;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U108;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U109;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U110;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U111;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U112;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U113;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U114;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U115;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U116;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U117;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U118;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U119;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U120;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U121;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U122;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U123;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U124;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U125;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U126;
    CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1<1,2,64,64,1>* CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U127;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U128;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U129;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U130;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U131;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U132;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U133;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U134;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U135;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U136;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U137;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U138;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U139;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U140;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U141;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U142;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U143;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U144;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U145;
    CNN_CNN_add_3ns_3ns_3_1_1<1,1,3,3,3>* CNN_add_3ns_3ns_3_1_1_U146;
    CNN_CNN_add_31ns_31ns_31_1_1<1,1,31,31,31>* CNN_add_31ns_31ns_31_1_1_U147;
    CNN_CNN_add_3ns_3ns_3_1_1<1,1,3,3,3>* CNN_add_3ns_3ns_3_1_1_U148;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U149;
    CNN_CNN_add_8ns_8ns_8_1_1<1,1,8,8,8>* CNN_add_8ns_8ns_8_1_1_U150;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > bias_conv3_address0;
    sc_signal< sc_logic > bias_conv3_ce0;
    sc_signal< sc_lv<64> > bias_conv3_q0;
    sc_signal< sc_lv<3> > line_buffer_1_5_address0;
    sc_signal< sc_logic > line_buffer_1_5_ce0;
    sc_signal< sc_lv<64> > line_buffer_1_5_q0;
    sc_signal< sc_lv<3> > line_buffer_1_5_address1;
    sc_signal< sc_logic > line_buffer_1_5_ce1;
    sc_signal< sc_logic > line_buffer_1_5_we1;
    sc_signal< sc_lv<64> > line_buffer_1_5_q1;
    sc_signal< sc_lv<3> > line_buffer_0_5_address0;
    sc_signal< sc_logic > line_buffer_0_5_ce0;
    sc_signal< sc_logic > line_buffer_0_5_we0;
    sc_signal< sc_lv<64> > line_buffer_0_5_q0;
    sc_signal< sc_lv<3> > line_buffer_0_5_address1;
    sc_signal< sc_logic > line_buffer_0_5_ce1;
    sc_signal< sc_lv<64> > line_buffer_0_5_q1;
    sc_signal< sc_lv<3> > line_buffer_2_5_address0;
    sc_signal< sc_logic > line_buffer_2_5_ce0;
    sc_signal< sc_logic > line_buffer_2_5_we0;
    sc_signal< sc_lv<64> > line_buffer_2_5_d0;
    sc_signal< sc_lv<64> > line_buffer_2_5_q0;
    sc_signal< sc_lv<3> > line_buffer_2_5_address1;
    sc_signal< sc_logic > line_buffer_2_5_ce1;
    sc_signal< sc_lv<64> > line_buffer_2_5_q1;
    sc_signal< sc_lv<10> > kernel_conv3_address0;
    sc_signal< sc_logic > kernel_conv3_ce0;
    sc_signal< sc_lv<64> > kernel_conv3_q0;
    sc_signal< sc_lv<10> > kernel_conv3_address1;
    sc_signal< sc_logic > kernel_conv3_ce1;
    sc_signal< sc_lv<64> > kernel_conv3_q1;
    sc_signal< sc_lv<10> > kernel_conv3_address2;
    sc_signal< sc_logic > kernel_conv3_ce2;
    sc_signal< sc_lv<64> > kernel_conv3_q2;
    sc_signal< sc_lv<10> > kernel_conv3_address3;
    sc_signal< sc_logic > kernel_conv3_ce3;
    sc_signal< sc_lv<64> > kernel_conv3_q3;
    sc_signal< sc_lv<10> > kernel_conv3_address4;
    sc_signal< sc_logic > kernel_conv3_ce4;
    sc_signal< sc_lv<64> > kernel_conv3_q4;
    sc_signal< sc_lv<10> > kernel_conv3_address5;
    sc_signal< sc_logic > kernel_conv3_ce5;
    sc_signal< sc_lv<64> > kernel_conv3_q5;
    sc_signal< sc_lv<10> > kernel_conv3_address6;
    sc_signal< sc_logic > kernel_conv3_ce6;
    sc_signal< sc_lv<64> > kernel_conv3_q6;
    sc_signal< sc_lv<10> > kernel_conv3_address7;
    sc_signal< sc_logic > kernel_conv3_ce7;
    sc_signal< sc_lv<64> > kernel_conv3_q7;
    sc_signal< sc_lv<10> > kernel_conv3_address8;
    sc_signal< sc_logic > kernel_conv3_ce8;
    sc_signal< sc_lv<64> > kernel_conv3_q8;
    sc_signal< sc_lv<3> > j_reg_432;
    sc_signal< sc_lv<31> > b_reg_443;
    sc_signal< sc_lv<64> > window_buffer_load_3_0_reg_454;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state53_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state54_pp1_stage0_iter45;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter46;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > window_buffer_load_0_reg_464;
    sc_signal< sc_lv<64> > window_buffer_load_3_1_reg_475;
    sc_signal< sc_lv<64> > window_buffer_load_1_reg_485;
    sc_signal< sc_lv<64> > window_buffer_load_3_2_reg_496;
    sc_signal< sc_lv<64> > window_buffer_load_2_reg_506;
    sc_signal< sc_lv<32> > add_ln31_fu_613_p2;
    sc_signal< sc_lv<32> > add_ln31_reg_1155;
    sc_signal< sc_lv<1> > icmp_ln42_fu_619_p2;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1160;
    sc_signal< sc_lv<32> > sub13_fu_625_p2;
    sc_signal< sc_lv<32> > sub13_reg_1164;
    sc_signal< sc_lv<32> > sub47_fu_631_p2;
    sc_signal< sc_lv<32> > sub47_reg_1169;
    sc_signal< sc_lv<1> > cmp4827_fu_637_p2;
    sc_signal< sc_lv<1> > cmp4827_reg_1174;
    sc_signal< sc_lv<64> > bitcast_ln49_fu_643_p1;
    sc_signal< sc_lv<64> > bitcast_ln49_reg_1178;
    sc_signal< sc_lv<3> > empty_23_fu_652_p1;
    sc_signal< sc_lv<3> > empty_23_reg_1183;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > bias_conv3_load_reg_1194;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > add_ln39_fu_706_p2;
    sc_signal< sc_lv<10> > add_ln39_reg_1202;
    sc_signal< sc_lv<1> > icmp_ln40_fu_712_p2;
    sc_signal< sc_lv<1> > icmp_ln40_reg_1207;
    sc_signal< sc_lv<1> > icmp_ln39_fu_700_p2;
    sc_signal< sc_lv<1> > and_ln39_fu_790_p2;
    sc_signal< sc_lv<1> > and_ln39_reg_1214;
    sc_signal< sc_lv<4> > select_ln39_8_fu_796_p3;
    sc_signal< sc_lv<4> > select_ln39_8_reg_1220;
    sc_signal< sc_lv<4> > select_ln40_7_fu_940_p3;
    sc_signal< sc_lv<4> > select_ln40_7_reg_1275;
    sc_signal< sc_lv<4> > select_ln40_fu_958_p3;
    sc_signal< sc_lv<4> > select_ln40_reg_1280;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > select_ln40_5_fu_966_p3;
    sc_signal< sc_lv<64> > select_ln40_5_reg_1286;
    sc_signal< sc_lv<64> > kernel_conv3_load_reg_1291;
    sc_signal< sc_lv<64> > kernel_conv3_load_1_reg_1296;
    sc_signal< sc_lv<64> > kernel_conv3_load_2_reg_1301;
    sc_signal< sc_lv<64> > kernel_conv3_load_3_reg_1306;
    sc_signal< sc_lv<64> > kernel_conv3_load_4_reg_1311;
    sc_signal< sc_lv<64> > kernel_conv3_load_5_reg_1316;
    sc_signal< sc_lv<64> > kernel_conv3_load_6_reg_1321;
    sc_signal< sc_lv<64> > kernel_conv3_load_7_reg_1326;
    sc_signal< sc_lv<64> > kernel_conv3_load_8_reg_1331;
    sc_signal< sc_lv<1> > or_ln45_fu_985_p2;
    sc_signal< sc_lv<1> > or_ln45_reg_1336;
    sc_signal< sc_lv<1> > icmp_ln42_2_fu_995_p2;
    sc_signal< sc_lv<1> > icmp_ln42_2_reg_1341;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > add_ln42_fu_1000_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > j_cast4_fu_1006_p1;
    sc_signal< sc_lv<64> > j_cast4_reg_1350;
    sc_signal< sc_lv<3> > line_buffer_1_5_addr_reg_1355;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1051_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln64_fu_1061_p2;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1400_pp1_iter45_reg;
    sc_signal< sc_lv<31> > add_ln64_fu_1066_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > p_cast_fu_1082_p1;
    sc_signal< sc_lv<64> > p_cast_reg_1409;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter1_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter2_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter3_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter4_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter5_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter6_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter7_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter8_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter9_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter10_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter11_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter12_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter13_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter14_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter15_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter16_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter17_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter18_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter19_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter20_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter21_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter22_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1409_pp1_iter23_reg;
    sc_signal< sc_lv<64> > line_buffer_0_5_load_2_reg_1420;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<64> > line_buffer_0_5_load_2_reg_1420_pp1_iter2_reg;
    sc_signal< sc_lv<64> > grp_fu_558_p2;
    sc_signal< sc_lv<64> > mul_reg_1426;
    sc_signal< sc_lv<64> > grp_fu_563_p2;
    sc_signal< sc_lv<64> > mul_0_1_reg_1431;
    sc_signal< sc_lv<64> > mul_0_1_reg_1431_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1431_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1431_pp1_iter8_reg;
    sc_signal< sc_lv<64> > grp_fu_568_p2;
    sc_signal< sc_lv<64> > mul_0_2_reg_1436;
    sc_signal< sc_lv<64> > mul_0_2_reg_1436_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1436_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1436_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1436_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1436_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1436_pp1_iter12_reg;
    sc_signal< sc_lv<64> > grp_fu_517_p2;
    sc_signal< sc_lv<64> > sum_4_reg_1441;
    sc_signal< sc_lv<64> > grp_fu_522_p2;
    sc_signal< sc_lv<64> > sum_4_0_1_reg_1451;
    sc_signal< sc_lv<64> > line_buffer_1_5_load_3_reg_1456;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_lv<64> > line_buffer_1_5_load_3_reg_1456_pp1_iter14_reg;
    sc_signal< sc_lv<64> > grp_fu_526_p2;
    sc_signal< sc_lv<64> > sum_4_0_2_reg_1462;
    sc_signal< sc_lv<64> > grp_fu_572_p2;
    sc_signal< sc_lv<64> > mul_1_reg_1467;
    sc_signal< sc_lv<64> > grp_fu_577_p2;
    sc_signal< sc_lv<64> > mul_1_1_reg_1472;
    sc_signal< sc_lv<64> > mul_1_1_reg_1472_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1472_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1472_pp1_iter20_reg;
    sc_signal< sc_lv<64> > grp_fu_582_p2;
    sc_signal< sc_lv<64> > mul_1_2_reg_1477;
    sc_signal< sc_lv<64> > mul_1_2_reg_1477_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1477_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1477_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1477_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1477_pp1_iter23_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1477_pp1_iter24_reg;
    sc_signal< sc_lv<64> > grp_fu_530_p2;
    sc_signal< sc_lv<64> > sum_4_1_reg_1482;
    sc_signal< sc_lv<64> > grp_fu_534_p2;
    sc_signal< sc_lv<64> > sum_4_1_1_reg_1492;
    sc_signal< sc_lv<64> > line_buffer_2_5_load_3_reg_1497;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_lv<64> > line_buffer_2_5_load_3_reg_1497_pp1_iter26_reg;
    sc_signal< sc_lv<64> > grp_fu_538_p2;
    sc_signal< sc_lv<64> > sum_4_1_2_reg_1503;
    sc_signal< sc_lv<64> > grp_fu_586_p2;
    sc_signal< sc_lv<64> > mul_2_reg_1508;
    sc_signal< sc_lv<64> > grp_fu_591_p2;
    sc_signal< sc_lv<64> > mul_2_1_reg_1513;
    sc_signal< sc_lv<64> > mul_2_1_reg_1513_pp1_iter30_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1513_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1513_pp1_iter32_reg;
    sc_signal< sc_lv<64> > grp_fu_596_p2;
    sc_signal< sc_lv<64> > mul_2_2_reg_1518;
    sc_signal< sc_lv<64> > mul_2_2_reg_1518_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1518_pp1_iter32_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1518_pp1_iter33_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1518_pp1_iter34_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1518_pp1_iter35_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1518_pp1_iter36_reg;
    sc_signal< sc_lv<64> > grp_fu_542_p2;
    sc_signal< sc_lv<64> > sum_4_2_reg_1523;
    sc_signal< sc_lv<64> > grp_fu_546_p2;
    sc_signal< sc_lv<64> > sum_4_2_1_reg_1528;
    sc_signal< sc_lv<64> > grp_fu_550_p2;
    sc_signal< sc_lv<64> > sum_4_2_2_reg_1533;
    sc_signal< sc_lv<64> > grp_fu_554_p2;
    sc_signal< sc_lv<64> > sum_reg_1538;
    sc_signal< sc_lv<64> > sum_reg_1538_pp1_iter45_reg;
    sc_signal< sc_lv<4> > add_ln41_fu_1137_p2;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<8> > select_ln40_8_fu_1148_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_flush_enable;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter25_state34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter46;
    sc_signal< sc_lv<4> > num_ker_reg_374;
    sc_signal< sc_lv<10> > indvar_flatten109_reg_386;
    sc_signal< sc_lv<4> > num_channel_reg_397;
    sc_signal< sc_lv<8> > indvar_flatten_reg_408;
    sc_signal< sc_lv<4> > i_reg_420;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_0_phi_fu_467_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_1_phi_fu_488_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_2_phi_fu_509_p4;
    sc_signal< sc_lv<64> > zext_ln40_fu_647_p1;
    sc_signal< sc_lv<64> > zext_ln40_10_fu_810_p1;
    sc_signal< sc_lv<64> > zext_ln83_8_fu_847_p1;
    sc_signal< sc_lv<64> > zext_ln40_11_fu_858_p1;
    sc_signal< sc_lv<64> > zext_ln40_12_fu_869_p1;
    sc_signal< sc_lv<64> > zext_ln40_13_fu_880_p1;
    sc_signal< sc_lv<64> > zext_ln40_14_fu_891_p1;
    sc_signal< sc_lv<64> > zext_ln40_15_fu_902_p1;
    sc_signal< sc_lv<64> > zext_ln40_16_fu_913_p1;
    sc_signal< sc_lv<64> > zext_ln40_17_fu_924_p1;
    sc_signal< sc_lv<64> > zext_ln40_18_fu_935_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln_fu_605_p3;
    sc_signal< sc_lv<3> > empty_fu_660_p1;
    sc_signal< sc_lv<6> > add_ln83_4_fu_672_p0;
    sc_signal< sc_lv<6> > add_ln83_4_fu_672_p1;
    sc_signal< sc_lv<6> > add_ln83_4_fu_672_p2;
    sc_signal< sc_lv<9> > tmp_fu_682_p4;
    sc_signal< sc_lv<10> > add_ln83_fu_694_p0;
    sc_signal< sc_lv<10> > add_ln83_fu_694_p1;
    sc_signal< sc_lv<4> > add_ln39_2_fu_726_p2;
    sc_signal< sc_lv<3> > empty_29_fu_736_p1;
    sc_signal< sc_lv<6> > add_ln83_5_fu_748_p0;
    sc_signal< sc_lv<6> > add_ln83_5_fu_748_p1;
    sc_signal< sc_lv<6> > add_ln83_5_fu_748_p2;
    sc_signal< sc_lv<6> > select_ln39_5_fu_758_p3;
    sc_signal< sc_lv<10> > zext_ln83_6_fu_754_p1;
    sc_signal< sc_lv<10> > add_ln83_fu_694_p2;
    sc_signal< sc_lv<1> > icmp_ln41_fu_784_p2;
    sc_signal< sc_lv<1> > xor_ln39_fu_778_p2;
    sc_signal< sc_lv<4> > select_ln39_fu_718_p3;
    sc_signal< sc_lv<4> > add_ln40_fu_804_p2;
    sc_signal< sc_lv<3> > empty_30_fu_815_p1;
    sc_signal< sc_lv<9> > tmp_mid1_fu_819_p4;
    sc_signal< sc_lv<10> > add_ln83_6_fu_833_p0;
    sc_signal< sc_lv<10> > add_ln83_6_fu_833_p1;
    sc_signal< sc_lv<10> > add_ln83_6_fu_833_p2;
    sc_signal< sc_lv<10> > select_ln39_7_fu_770_p3;
    sc_signal< sc_lv<10> > select_ln40_6_fu_839_p3;
    sc_signal< sc_lv<10> > add_ln40_10_fu_852_p2;
    sc_signal< sc_lv<10> > add_ln40_11_fu_863_p2;
    sc_signal< sc_lv<10> > add_ln40_12_fu_874_p2;
    sc_signal< sc_lv<10> > add_ln40_13_fu_885_p2;
    sc_signal< sc_lv<10> > add_ln40_14_fu_896_p2;
    sc_signal< sc_lv<10> > add_ln40_15_fu_907_p2;
    sc_signal< sc_lv<10> > add_ln40_16_fu_918_p2;
    sc_signal< sc_lv<10> > add_ln40_17_fu_929_p2;
    sc_signal< sc_lv<1> > or_ln40_fu_954_p2;
    sc_signal< sc_lv<64> > select_ln39_6_fu_948_p3;
    sc_signal< sc_lv<1> > icmp_ln45_4_fu_973_p2;
    sc_signal< sc_lv<1> > icmp_ln45_5_fu_979_p2;
    sc_signal< sc_lv<32> > j_cast_fu_991_p1;
    sc_signal< sc_lv<1> > icmp_ln45_2_fu_1018_p2;
    sc_signal< sc_lv<1> > icmp_ln45_fu_1012_p2;
    sc_signal< sc_lv<1> > or_ln45_3_fu_1023_p2;
    sc_signal< sc_lv<1> > or_ln45_4_fu_1029_p2;
    sc_signal< sc_lv<3> > tmp_2_fu_1042_p4;
    sc_signal< sc_lv<32> > b_cast_fu_1057_p1;
    sc_signal< sc_lv<3> > empty_27_fu_1076_p1;
    sc_signal< sc_lv<3> > empty_27_fu_1076_p2;
    sc_signal< sc_lv<64> > bitcast_ln11_fu_1087_p1;
    sc_signal< sc_lv<11> > tmp_5_fu_1090_p4;
    sc_signal< sc_lv<52> > trunc_ln11_fu_1100_p1;
    sc_signal< sc_lv<1> > icmp_ln11_2_fu_1110_p2;
    sc_signal< sc_lv<1> > icmp_ln11_fu_1104_p2;
    sc_signal< sc_lv<1> > or_ln11_fu_1116_p2;
    sc_signal< sc_lv<1> > grp_fu_600_p2;
    sc_signal< sc_lv<1> > and_ln11_fu_1122_p2;
    sc_signal< sc_lv<8> > add_ln40_18_fu_1142_p2;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state56;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_48;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<64> ap_const_lv64_BFB93BC47C464C96;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln83_4_fu_672_p0();
    void thread_add_ln83_4_fu_672_p1();
    void thread_add_ln83_5_fu_748_p0();
    void thread_add_ln83_5_fu_748_p1();
    void thread_add_ln83_6_fu_833_p0();
    void thread_add_ln83_6_fu_833_p1();
    void thread_add_ln83_fu_694_p0();
    void thread_add_ln83_fu_694_p1();
    void thread_and_ln11_fu_1122_p2();
    void thread_and_ln39_fu_790_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state11_pp1_stage0_iter2();
    void thread_ap_block_state12_pp1_stage0_iter3();
    void thread_ap_block_state13_pp1_stage0_iter4();
    void thread_ap_block_state14_pp1_stage0_iter5();
    void thread_ap_block_state15_pp1_stage0_iter6();
    void thread_ap_block_state16_pp1_stage0_iter7();
    void thread_ap_block_state17_pp1_stage0_iter8();
    void thread_ap_block_state18_pp1_stage0_iter9();
    void thread_ap_block_state19_pp1_stage0_iter10();
    void thread_ap_block_state20_pp1_stage0_iter11();
    void thread_ap_block_state21_pp1_stage0_iter12();
    void thread_ap_block_state22_pp1_stage0_iter13();
    void thread_ap_block_state23_pp1_stage0_iter14();
    void thread_ap_block_state24_pp1_stage0_iter15();
    void thread_ap_block_state25_pp1_stage0_iter16();
    void thread_ap_block_state26_pp1_stage0_iter17();
    void thread_ap_block_state27_pp1_stage0_iter18();
    void thread_ap_block_state28_pp1_stage0_iter19();
    void thread_ap_block_state29_pp1_stage0_iter20();
    void thread_ap_block_state30_pp1_stage0_iter21();
    void thread_ap_block_state31_pp1_stage0_iter22();
    void thread_ap_block_state32_pp1_stage0_iter23();
    void thread_ap_block_state33_pp1_stage0_iter24();
    void thread_ap_block_state34_pp1_stage0_iter25();
    void thread_ap_block_state35_pp1_stage0_iter26();
    void thread_ap_block_state36_pp1_stage0_iter27();
    void thread_ap_block_state37_pp1_stage0_iter28();
    void thread_ap_block_state38_pp1_stage0_iter29();
    void thread_ap_block_state39_pp1_stage0_iter30();
    void thread_ap_block_state40_pp1_stage0_iter31();
    void thread_ap_block_state41_pp1_stage0_iter32();
    void thread_ap_block_state42_pp1_stage0_iter33();
    void thread_ap_block_state43_pp1_stage0_iter34();
    void thread_ap_block_state44_pp1_stage0_iter35();
    void thread_ap_block_state45_pp1_stage0_iter36();
    void thread_ap_block_state46_pp1_stage0_iter37();
    void thread_ap_block_state47_pp1_stage0_iter38();
    void thread_ap_block_state48_pp1_stage0_iter39();
    void thread_ap_block_state49_pp1_stage0_iter40();
    void thread_ap_block_state50_pp1_stage0_iter41();
    void thread_ap_block_state51_pp1_stage0_iter42();
    void thread_ap_block_state52_pp1_stage0_iter43();
    void thread_ap_block_state53_pp1_stage0_iter44();
    void thread_ap_block_state54_pp1_stage0_iter45();
    void thread_ap_block_state55_pp1_stage0_iter46();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter25_state34();
    void thread_ap_condition_pp1_flush_enable();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_window_buffer_load_0_phi_fu_467_p4();
    void thread_ap_phi_mux_window_buffer_load_1_phi_fu_488_p4();
    void thread_ap_phi_mux_window_buffer_load_2_phi_fu_509_p4();
    void thread_ap_ready();
    void thread_b_cast_fu_1057_p1();
    void thread_bias_conv3_address0();
    void thread_bias_conv3_ce0();
    void thread_bitcast_ln11_fu_1087_p1();
    void thread_bitcast_ln49_fu_643_p1();
    void thread_cmp4827_fu_637_p2();
    void thread_empty_23_fu_652_p1();
    void thread_empty_27_fu_1076_p1();
    void thread_empty_29_fu_736_p1();
    void thread_empty_30_fu_815_p1();
    void thread_empty_fu_660_p1();
    void thread_icmp_ln11_2_fu_1110_p2();
    void thread_icmp_ln11_fu_1104_p2();
    void thread_icmp_ln39_fu_700_p2();
    void thread_icmp_ln40_fu_712_p2();
    void thread_icmp_ln41_fu_784_p2();
    void thread_icmp_ln42_2_fu_995_p2();
    void thread_icmp_ln42_fu_619_p2();
    void thread_icmp_ln45_2_fu_1018_p2();
    void thread_icmp_ln45_4_fu_973_p2();
    void thread_icmp_ln45_5_fu_979_p2();
    void thread_icmp_ln45_fu_1012_p2();
    void thread_icmp_ln52_fu_1051_p2();
    void thread_icmp_ln64_fu_1061_p2();
    void thread_j_cast4_fu_1006_p1();
    void thread_j_cast_fu_991_p1();
    void thread_kernel_conv3_address0();
    void thread_kernel_conv3_address1();
    void thread_kernel_conv3_address2();
    void thread_kernel_conv3_address3();
    void thread_kernel_conv3_address4();
    void thread_kernel_conv3_address5();
    void thread_kernel_conv3_address6();
    void thread_kernel_conv3_address7();
    void thread_kernel_conv3_address8();
    void thread_kernel_conv3_ce0();
    void thread_kernel_conv3_ce1();
    void thread_kernel_conv3_ce2();
    void thread_kernel_conv3_ce3();
    void thread_kernel_conv3_ce4();
    void thread_kernel_conv3_ce5();
    void thread_kernel_conv3_ce6();
    void thread_kernel_conv3_ce7();
    void thread_kernel_conv3_ce8();
    void thread_line_buffer_0_5_address0();
    void thread_line_buffer_0_5_address1();
    void thread_line_buffer_0_5_ce0();
    void thread_line_buffer_0_5_ce1();
    void thread_line_buffer_0_5_we0();
    void thread_line_buffer_1_5_address0();
    void thread_line_buffer_1_5_address1();
    void thread_line_buffer_1_5_ce0();
    void thread_line_buffer_1_5_ce1();
    void thread_line_buffer_1_5_we1();
    void thread_line_buffer_2_5_address0();
    void thread_line_buffer_2_5_address1();
    void thread_line_buffer_2_5_ce0();
    void thread_line_buffer_2_5_ce1();
    void thread_line_buffer_2_5_d0();
    void thread_line_buffer_2_5_we0();
    void thread_or_ln11_fu_1116_p2();
    void thread_or_ln40_fu_954_p2();
    void thread_or_ln45_3_fu_1023_p2();
    void thread_or_ln45_4_fu_1029_p2();
    void thread_or_ln45_fu_985_p2();
    void thread_output_conv3();
    void thread_output_conv3_ap_vld();
    void thread_p_cast_fu_1082_p1();
    void thread_select_ln39_5_fu_758_p3();
    void thread_select_ln39_6_fu_948_p3();
    void thread_select_ln39_7_fu_770_p3();
    void thread_select_ln39_8_fu_796_p3();
    void thread_select_ln39_fu_718_p3();
    void thread_select_ln40_5_fu_966_p3();
    void thread_select_ln40_6_fu_839_p3();
    void thread_select_ln40_7_fu_940_p3();
    void thread_select_ln40_8_fu_1148_p3();
    void thread_select_ln40_fu_958_p3();
    void thread_shl_ln_fu_605_p3();
    void thread_tmp_2_fu_1042_p4();
    void thread_tmp_5_fu_1090_p4();
    void thread_tmp_fu_682_p4();
    void thread_tmp_mid1_fu_819_p4();
    void thread_trunc_ln11_fu_1100_p1();
    void thread_xor_ln39_fu_778_p2();
    void thread_zext_ln40_10_fu_810_p1();
    void thread_zext_ln40_11_fu_858_p1();
    void thread_zext_ln40_12_fu_869_p1();
    void thread_zext_ln40_13_fu_880_p1();
    void thread_zext_ln40_14_fu_891_p1();
    void thread_zext_ln40_15_fu_902_p1();
    void thread_zext_ln40_16_fu_913_p1();
    void thread_zext_ln40_17_fu_924_p1();
    void thread_zext_ln40_18_fu_935_p1();
    void thread_zext_ln40_fu_647_p1();
    void thread_zext_ln83_6_fu_754_p1();
    void thread_zext_ln83_8_fu_847_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
