# Generated by Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)

.model hop5_L4
.inputs clock0 rst1 rst2 rst3 rst4 rst5 start
.outputs ff6
.names $false
.names $true
1
.names $undef
.subckt dffsre C=clock0 D=ff4 E=$true Q=ff5 R=$abc$460$techmap$techmap453$abc$279$auto$blifparse.cc:362:parse_blif$280.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y S=$true
.subckt dffsre C=clock0 D=ff3 E=$true Q=ff4 R=$abc$460$techmap$techmap447$abc$283$auto$blifparse.cc:362:parse_blif$284.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y S=$true
.subckt dffsre C=clock0 D=ff2 E=$true Q=ff3 R=$abc$460$techmap$techmap446$abc$287$auto$blifparse.cc:362:parse_blif$288.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y S=$true
.subckt dffsre C=clock0 D=ff1 E=$true Q=ff2 R=$abc$460$auto$simplemap.cc:333:simplemap_lut$448[1] S=$true
.subckt dffsre C=clock0 D=ff5 E=$true Q=ff6 R=$abc$460$techmap$techmap454$abc$295$auto$blifparse.cc:362:parse_blif$296.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y S=$true
.subckt dffsre C=clock0 D=$abc$299$li0_li0 E=$true Q=ff1 R=$true S=$true
.names start rst1 $abc$299$li0_li0
10 1
.names rst2 $abc$460$techmap$techmap446$abc$287$auto$blifparse.cc:362:parse_blif$288.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y
0 1
.names rst3 $abc$460$techmap$techmap447$abc$283$auto$blifparse.cc:362:parse_blif$284.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y
0 1
.names rst4 $abc$460$techmap$techmap453$abc$279$auto$blifparse.cc:362:parse_blif$280.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y
0 1
.names rst5 $abc$460$techmap$techmap454$abc$295$auto$blifparse.cc:362:parse_blif$296.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y
0 1
.names rst1 $abc$460$auto$simplemap.cc:333:simplemap_lut$448[1]
0 1
.end
