---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                               733018628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    17752800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    44382                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     10173311                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21805811                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      17672500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               733049519200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    30891200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    77228                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      9187435                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19672435                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      30953000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               733054090400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     4571200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    7542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    11428                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       944699                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 3127199                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4478000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               733482544400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   428454000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           58752                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                108959                       # Total accelerator cycles
system.switch_cpus.idleCycles                   40603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    71883                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               999252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    333565842                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               456460842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     428549000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               734382456800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   899912400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   19018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  2249781                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     64713650                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   41985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               253646150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     899913500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               734385096400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2639600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      10                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6599                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      1222750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1830250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2377500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               735031540400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   646444000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    1615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1616110                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     35720800                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               129815800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     646708000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               738050414800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  3018874400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles          273408                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                553868                       # Total accelerator cycles
system.switch_cpus.idleCycles                      27                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    49428                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              7497758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   1237145895                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   94355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1661743395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    3018577000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               738951278400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   900863600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      20                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  2252159                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     72734600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               257077100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     900505500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               738954173600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2895200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     7238                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       650000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1482500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3503000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               739599141200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   644967600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      15                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1612419                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     35116250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               128153750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     645000000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               739719771200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   120630000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           61440                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                109218                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    28611                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               272964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     69778100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                96665600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     120546000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               739720042800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      271600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      679                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       199200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  221700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        118500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               739722429200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2386400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      10                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5966                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       144000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  414000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2575000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               739723260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      830800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     2077                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       234500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  482000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        783000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               741244164800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1520904800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           92160                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                179116                       # Total accelerator cycles
system.switch_cpus.idleCycles                      59                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    27835                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              3774427                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    495783996                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               670496496                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1520474000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               741633090400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   388925600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   972314                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     33289364                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               125494364                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     388581000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               741635387600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2297200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       9                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5743                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       220500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  513000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2961000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               741878424800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   243037200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    1561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   607593                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     11520500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                58613000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     243261000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               744971624400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  3093199600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles          208896                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                395676                       # Total accelerator cycles
system.switch_cpus.idleCycles                      27                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    36050                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              7696949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   1015240298                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   77385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1363472798                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    3092958500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               745237696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   266071600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   37566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   665179                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     41435917                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               133460917                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     265643000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               745239787200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2091200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       4                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5228                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       212200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  549700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2707000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               745425499600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   185712400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   464281                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      8309350                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                54794350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     185092000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               745481374400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    55874800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           30720                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 53238                       # Total accelerator cycles
system.switch_cpus.idleCycles                       7                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6633                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               133054                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     33039250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                45009250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      56231500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               745481404800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       30400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       76                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               745483796800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2392000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       5                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5980                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       237000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  597000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2456500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               745484575200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      778400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1946                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        93249                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  318249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        985501                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               747515288800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  2030713600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles          239616                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                479830                       # Total accelerator cycles
system.switch_cpus.idleCycles                      34                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   116284                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              4960500                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   1327908043                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  102065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1787200543                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    2030503499                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               747920738400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   405449600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      27                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1013624                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     16956200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                63733700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     404895500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               747923129600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2391200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       6                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5978                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       201500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  494000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2949500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               747924181600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1052000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      26                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2630                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       683600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  931100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1261000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               751964215600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  4040034000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles          466944                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                911655                       # Total accelerator cycles
system.switch_cpus.idleCycles                     965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   151313                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              9948772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   2476594089                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  192080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3340954089                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    4039685500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               752085286400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   121070800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   20361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   302677                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     25683788                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                71921288                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     120815500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               752087588800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2302400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      12                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5756                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        90000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  315000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2676000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               752088452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      863200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2158                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       154250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  424250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1092500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
