

================================================================
== Vivado HLS Report for 'dense_simple_0_0_2'
================================================================
* Date:           Mon Aug 30 22:35:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.268 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_V_addr_11 = getelementptr [16 x i16]* %data_V, i64 0, i64 11" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 11 'getelementptr' 'data_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.69ns)   --->   "%data_V_load_11 = load i16* %data_V_addr_11, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 12 'load' 'data_V_load_11' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_addr_15 = getelementptr [16 x i16]* %data_V, i64 0, i64 15" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 13 'getelementptr' 'data_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.69ns)   --->   "%data_V_load_15 = load i16* %data_V_addr_15, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 14 'load' 'data_V_load_15' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.26>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [16 x i16]* %data_V, i64 0, i64 0" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 15 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.69ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 16 'load' 'data_V_load' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [16 x i16]* %data_V, i64 0, i64 1" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 17 'getelementptr' 'data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.69ns)   --->   "%data_V_load_1 = load i16* %data_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 18 'load' 'data_V_load_1' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/2] (0.69ns)   --->   "%data_V_load_11 = load i16* %data_V_addr_11, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 19 'load' 'data_V_load_11' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1116_155_cast = sext i16 %data_V_load_11 to i22" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 20 'sext' 'sext_ln1116_155_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.57ns)   --->   "%mul_ln1118_34 = mul i22 %sext_ln1116_155_cast, -25" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 21 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %mul_ln1118_34, i32 10, i32 21)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 22 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.69ns)   --->   "%data_V_load_15 = load i16* %data_V_addr_15, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 23 'load' 'data_V_load_15' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1116_159_cast = sext i16 %data_V_load_15 to i24" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 24 'sext' 'sext_ln1116_159_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.57ns)   --->   "%mul_ln1118_38 = mul i24 %sext_ln1116_159_cast, 115" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 25 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_38, i32 10, i32 23)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 26 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.26>
ST_3 : Operation 27 [1/2] (0.69ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 27 'load' 'data_V_load' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1116_cast = sext i16 %data_V_load to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 28 'sext' 'sext_ln1116_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.57ns)   --->   "%mul_ln1118 = mul i26 %sext_ln1116_cast, 1568" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 29 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 30 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.69ns)   --->   "%data_V_load_1 = load i16* %data_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 31 'load' 'data_V_load_1' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1116_145_cast = sext i16 %data_V_load_1 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 32 'sext' 'sext_ln1116_145_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.57ns)   --->   "%mul_ln1118_24 = mul i26 %sext_ln1116_145_cast, -780" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 33 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_24, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 34 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr [16 x i16]* %data_V, i64 0, i64 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 35 'getelementptr' 'data_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.69ns)   --->   "%data_V_load_2 = load i16* %data_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 36 'load' 'data_V_load_2' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr [16 x i16]* %data_V, i64 0, i64 3" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 37 'getelementptr' 'data_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.69ns)   --->   "%data_V_load_3 = load i16* %data_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 38 'load' 'data_V_load_3' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %trunc_ln708_s to i13" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 39 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i14 %trunc_ln708_16 to i15" [firmware/nnet_utils/nnet_dense.h:101]   --->   Operation 40 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.35ns)   --->   "%add_ln703_73 = add i13 %sext_ln1116, -237" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 41 'add' 'add_ln703_73' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i13 %add_ln703_73 to i15" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 42 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.38ns)   --->   "%add_ln703_74 = add i15 %sext_ln703, %sext_ln101" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 43 'add' 'add_ln703_74' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 44 [1/2] (0.69ns)   --->   "%data_V_load_2 = load i16* %data_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 44 'load' 'data_V_load_2' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1116_146_cast = sext i16 %data_V_load_2 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 45 'sext' 'sext_ln1116_146_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.57ns)   --->   "%mul_ln1118_25 = mul i26 %sext_ln1116_146_cast, 1274" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 46 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_25, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 47 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.69ns)   --->   "%data_V_load_3 = load i16* %data_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 48 'load' 'data_V_load_3' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1116_147_cast = sext i16 %data_V_load_3 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 49 'sext' 'sext_ln1116_147_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.57ns)   --->   "%mul_ln1118_26 = mul i26 %sext_ln1116_147_cast, 471" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 50 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_26, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 51 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr [16 x i16]* %data_V, i64 0, i64 4" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 52 'getelementptr' 'data_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.69ns)   --->   "%data_V_load_4 = load i16* %data_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 53 'load' 'data_V_load_4' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_addr_5 = getelementptr [16 x i16]* %data_V, i64 0, i64 5" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 54 'getelementptr' 'data_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.69ns)   --->   "%data_V_load_5 = load i16* %data_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 55 'load' 'data_V_load_5' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.26>
ST_5 : Operation 56 [1/2] (0.69ns)   --->   "%data_V_load_4 = load i16* %data_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 56 'load' 'data_V_load_4' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1116_148_cast = sext i16 %data_V_load_4 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 57 'sext' 'sext_ln1116_148_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.57ns)   --->   "%mul_ln1118_27 = mul i26 %sext_ln1116_148_cast, 593" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 58 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_27, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 59 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.69ns)   --->   "%data_V_load_5 = load i16* %data_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 60 'load' 'data_V_load_5' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1116_149_cast = sext i16 %data_V_load_5 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 61 'sext' 'sext_ln1116_149_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (3.57ns)   --->   "%mul_ln1118_28 = mul i26 %sext_ln1116_149_cast, -1317" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 62 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_28, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 63 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%data_V_addr_6 = getelementptr [16 x i16]* %data_V, i64 0, i64 6" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 64 'getelementptr' 'data_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.69ns)   --->   "%data_V_load_6 = load i16* %data_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 65 'load' 'data_V_load_6' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%data_V_addr_7 = getelementptr [16 x i16]* %data_V, i64 0, i64 7" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 66 'getelementptr' 'data_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.69ns)   --->   "%data_V_load_7 = load i16* %data_V_addr_7, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 67 'load' 'data_V_load_7' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i16 %trunc_ln, %trunc_ln708_1" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 68 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (1.41ns)   --->   "%add_ln703_63 = add i16 %trunc_ln708_2, %trunc_ln708_3" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 69 'add' 'add_ln703_63' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln703_64 = add i16 %add_ln703_63, %add_ln703" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 70 'add' 'add_ln703_64' <Predicate = true> <Delay = 0.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.26>
ST_6 : Operation 71 [1/2] (0.69ns)   --->   "%data_V_load_6 = load i16* %data_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 71 'load' 'data_V_load_6' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1116_150_cast = sext i16 %data_V_load_6 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 72 'sext' 'sext_ln1116_150_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (3.57ns)   --->   "%mul_ln1118_29 = mul i26 %sext_ln1116_150_cast, -340" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 73 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_29, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 74 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (0.69ns)   --->   "%data_V_load_7 = load i16* %data_V_addr_7, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 75 'load' 'data_V_load_7' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1116_151_cast = sext i16 %data_V_load_7 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 76 'sext' 'sext_ln1116_151_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (3.57ns)   --->   "%mul_ln1118_30 = mul i26 %sext_ln1116_151_cast, -485" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 77 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_30, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 78 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%data_V_addr_8 = getelementptr [16 x i16]* %data_V, i64 0, i64 8" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 79 'getelementptr' 'data_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.69ns)   --->   "%data_V_load_8 = load i16* %data_V_addr_8, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 80 'load' 'data_V_load_8' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%data_V_addr_9 = getelementptr [16 x i16]* %data_V, i64 0, i64 9" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 81 'getelementptr' 'data_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.69ns)   --->   "%data_V_load_9 = load i16* %data_V_addr_9, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 82 'load' 'data_V_load_9' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 4.26>
ST_7 : Operation 83 [1/2] (0.69ns)   --->   "%data_V_load_8 = load i16* %data_V_addr_8, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 83 'load' 'data_V_load_8' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1116_152_cast = sext i16 %data_V_load_8 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 84 'sext' 'sext_ln1116_152_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (3.57ns)   --->   "%mul_ln1118_31 = mul i26 %sext_ln1116_152_cast, -1662" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 85 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_31, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 86 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (0.69ns)   --->   "%data_V_load_9 = load i16* %data_V_addr_9, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 87 'load' 'data_V_load_9' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1116_153_cast = sext i16 %data_V_load_9 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 88 'sext' 'sext_ln1116_153_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.57ns)   --->   "%mul_ln1118_32 = mul i26 %sext_ln1116_153_cast, 1041" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 89 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_32, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 90 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%data_V_addr_10 = getelementptr [16 x i16]* %data_V, i64 0, i64 10" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 91 'getelementptr' 'data_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (0.69ns)   --->   "%data_V_load_10 = load i16* %data_V_addr_10, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 92 'load' 'data_V_load_10' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%data_V_addr_12 = getelementptr [16 x i16]* %data_V, i64 0, i64 12" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 93 'getelementptr' 'data_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (0.69ns)   --->   "%data_V_load_12 = load i16* %data_V_addr_12, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 94 'load' 'data_V_load_12' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_65 = add i16 %trunc_ln708_4, %trunc_ln708_5" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 95 'add' 'add_ln703_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (1.41ns)   --->   "%add_ln703_66 = add i16 %trunc_ln708_6, %trunc_ln708_7" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 96 'add' 'add_ln703_66' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln703_67 = add i16 %add_ln703_66, %add_ln703_65" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 97 'add' 'add_ln703_67' <Predicate = true> <Delay = 0.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.26>
ST_8 : Operation 98 [1/2] (0.69ns)   --->   "%data_V_load_10 = load i16* %data_V_addr_10, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 98 'load' 'data_V_load_10' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1116_154_cast = sext i16 %data_V_load_10 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 99 'sext' 'sext_ln1116_154_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.57ns)   --->   "%mul_ln1118_33 = mul i26 %sext_ln1116_154_cast, -1141" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 100 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_33, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 101 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.69ns)   --->   "%data_V_load_12 = load i16* %data_V_addr_12, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 102 'load' 'data_V_load_12' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1116_156_cast = sext i16 %data_V_load_12 to i25" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 103 'sext' 'sext_ln1116_156_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.57ns)   --->   "%mul_ln1118_35 = mul i25 %sext_ln1116_156_cast, 164" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 104 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_35, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 105 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%data_V_addr_13 = getelementptr [16 x i16]* %data_V, i64 0, i64 13" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 106 'getelementptr' 'data_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (0.69ns)   --->   "%data_V_load_13 = load i16* %data_V_addr_13, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 107 'load' 'data_V_load_13' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%data_V_addr_14 = getelementptr [16 x i16]* %data_V, i64 0, i64 14" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 108 'getelementptr' 'data_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (0.69ns)   --->   "%data_V_load_14 = load i16* %data_V_addr_14, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 109 'load' 'data_V_load_14' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 110 [1/1] (1.41ns)   --->   "%add_ln703_69 = add i16 %trunc_ln708_8, %trunc_ln708_9" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 110 'add' 'add_ln703_69' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.26>
ST_9 : Operation 111 [1/2] (0.69ns)   --->   "%data_V_load_13 = load i16* %data_V_addr_13, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 111 'load' 'data_V_load_13' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1116_157_cast = sext i16 %data_V_load_13 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 112 'sext' 'sext_ln1116_157_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.57ns)   --->   "%mul_ln1118_36 = mul i26 %sext_ln1116_157_cast, -1130" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 113 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_36, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 114 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/2] (0.69ns)   --->   "%data_V_load_14 = load i16* %data_V_addr_14, align 2" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 115 'load' 'data_V_load_14' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1116_158_cast = sext i16 %data_V_load_14 to i26" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 116 'sext' 'sext_ln1116_158_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (3.57ns)   --->   "%mul_ln1118_37 = mul i26 %sext_ln1116_158_cast, 782" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 117 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 3.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_37, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 118 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.41>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense.h:70]   --->   Operation 119 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str12, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense.h:79]   --->   Operation 120 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_15 to i16" [firmware/nnet_utils/nnet_dense.h:96]   --->   Operation 121 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense.h:101]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_68 = add i16 %add_ln703_67, %add_ln703_64" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 123 'add' 'add_ln703_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 124 [1/1] (1.41ns)   --->   "%add_ln703_70 = add i16 %trunc_ln708_10, %trunc_ln708_13" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 124 'add' 'add_ln703_70' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_71 = add i16 %add_ln703_70, %add_ln703_69" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 125 'add' 'add_ln703_71' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_72 = add i16 %trunc_ln708_14, %sext_ln708" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 126 'add' 'add_ln703_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i15 %add_ln703_74 to i16" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 127 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln703_75 = add i16 %sext_ln703_8, %add_ln703_72" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 128 'add' 'add_ln703_75' <Predicate = true> <Delay = 0.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 129 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln703_76 = add i16 %add_ln703_75, %add_ln703_71" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 129 'add' 'add_ln703_76' <Predicate = true> <Delay = 0.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 130 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln703_77 = add i16 %add_ln703_76, %add_ln703_68" [firmware/nnet_utils/nnet_dense.h:109]   --->   Operation 130 'add' 'add_ln703_77' <Predicate = true> <Delay = 0.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense.h:114]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "ret i16 %add_ln703_77" [firmware/nnet_utils/nnet_dense.h:118]   --->   Operation 132 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.698ns
The critical path consists of the following:
	'getelementptr' operation ('data_V_addr_11', firmware/nnet_utils/nnet_dense.h:96) [59]  (0 ns)
	'load' operation ('data_V_load_11', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [60]  (0.698 ns)

 <State 2>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load_11', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [60]  (0.698 ns)
	'mul' operation ('mul_ln1118_34', firmware/nnet_utils/nnet_dense.h:96) [62]  (3.57 ns)

 <State 3>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [5]  (0.698 ns)
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_dense.h:96) [7]  (3.57 ns)

 <State 4>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load_2', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [15]  (0.698 ns)
	'mul' operation ('mul_ln1118_25', firmware/nnet_utils/nnet_dense.h:96) [17]  (3.57 ns)

 <State 5>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load_4', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [25]  (0.698 ns)
	'mul' operation ('mul_ln1118_27', firmware/nnet_utils/nnet_dense.h:96) [27]  (3.57 ns)

 <State 6>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load_6', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [35]  (0.698 ns)
	'mul' operation ('mul_ln1118_29', firmware/nnet_utils/nnet_dense.h:96) [37]  (3.57 ns)

 <State 7>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load_8', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [45]  (0.698 ns)
	'mul' operation ('mul_ln1118_31', firmware/nnet_utils/nnet_dense.h:96) [47]  (3.57 ns)

 <State 8>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load_10', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [55]  (0.698 ns)
	'mul' operation ('mul_ln1118_33', firmware/nnet_utils/nnet_dense.h:96) [57]  (3.57 ns)

 <State 9>: 4.27ns
The critical path consists of the following:
	'load' operation ('data_V_load_13', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' [72]  (0.698 ns)
	'mul' operation ('mul_ln1118_36', firmware/nnet_utils/nnet_dense.h:96) [74]  (3.57 ns)

 <State 10>: 3.42ns
The critical path consists of the following:
	'add' operation ('add_ln703_70', firmware/nnet_utils/nnet_dense.h:109) [96]  (1.42 ns)
	'add' operation ('add_ln703_71', firmware/nnet_utils/nnet_dense.h:109) [97]  (0 ns)
	'add' operation ('add_ln703_76', firmware/nnet_utils/nnet_dense.h:109) [104]  (0.999 ns)
	'add' operation ('res.V', firmware/nnet_utils/nnet_dense.h:109) [105]  (0.999 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
