{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709591629833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709591629851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 14:33:49 2024 " "Processing started: Mon Mar 04 14:33:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709591629851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591629851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDtopLevel -c LEDtopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDtopLevel -c LEDtopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591629851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709591632046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709591632046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updatepattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file updatepattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 updatePattern " "Found entity 1: updatePattern" {  } { { "updatePattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/updatePattern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "showPattern.sv(29) " "Verilog HDL information at showPattern.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709591656609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showpattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file showpattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 showPattern " "Found entity 1: showPattern" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledtoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ledtoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDtopLevel " "Found entity 1: LEDtopLevel" {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/encoder.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc2color.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc2color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc2color " "Found entity 1: enc2color" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "decode7.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/decode7.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "decode2.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/decode2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adcinterface " "Found entity 1: adcinterface" {  } { { "adcinterface.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/adcinterface.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591656749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591656749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDtopLevel " "Elaborating entity \"LEDtopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709591656916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "LEDtopLevel.sv" "decode2_0" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591656996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "LEDtopLevel.sv" "decode7_0" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591657012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder\"" {  } { { "LEDtopLevel.sv" "encoder" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591657024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc2color enc2color:enc2color " "Elaborating entity \"enc2color\" for hierarchy \"enc2color:enc2color\"" {  } { { "LEDtopLevel.sv" "enc2color" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591657036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enc2color.sv(23) " "Verilog HDL assignment warning at enc2color.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657041 "|LEDtopLevel|enc2color:enc2color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enc2color.sv(24) " "Verilog HDL assignment warning at enc2color.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657041 "|LEDtopLevel|enc2color:enc2color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enc2color.sv(43) " "Verilog HDL assignment warning at enc2color.sv(43): truncated value with size 32 to match size of target (3)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657041 "|LEDtopLevel|enc2color:enc2color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enc2color.sv(49) " "Verilog HDL assignment warning at enc2color.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657041 "|LEDtopLevel|enc2color:enc2color"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcinterface adcinterface:adcinterface " "Elaborating entity \"adcinterface\" for hierarchy \"adcinterface:adcinterface\"" {  } { { "LEDtopLevel.sv" "adcinterface" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591657049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adcinterface.sv(65) " "Verilog HDL assignment warning at adcinterface.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "adcinterface.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/adcinterface.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657055 "|LEDtopLevel|adcinterface:adcinterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatePattern updatePattern:updatePattern " "Elaborating entity \"updatePattern\" for hierarchy \"updatePattern:updatePattern\"" {  } { { "LEDtopLevel.sv" "updatePattern" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591657062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 5 updatePattern.sv(20) " "Verilog HDL assignment warning at updatePattern.sv(20): truncated value with size 25 to match size of target (5)" {  } { { "updatePattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/updatePattern.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657068 "|LEDtopLevel|updatePattern:updatePattern"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showPattern showPattern:showPattern " "Elaborating entity \"showPattern\" for hierarchy \"showPattern:showPattern\"" {  } { { "LEDtopLevel.sv" "showPattern" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591657075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(21) " "Verilog HDL assignment warning at showPattern.sv(21): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657077 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 showPattern.sv(22) " "Verilog HDL assignment warning at showPattern.sv(22): truncated value with size 32 to match size of target (12)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657077 "|LEDtopLevel|showPattern:showPattern"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "showPattern.sv(30) " "Verilog HDL Conditional Statement error at showPattern.sv(30): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 30 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(37) " "Verilog HDL assignment warning at showPattern.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657080 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 showPattern.sv(50) " "Verilog HDL assignment warning at showPattern.sv(50): truncated value with size 32 to match size of target (9)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657083 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(51) " "Verilog HDL assignment warning at showPattern.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657084 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(54) " "Verilog HDL assignment warning at showPattern.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657084 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(56) " "Verilog HDL assignment warning at showPattern.sv(56): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657084 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(61) " "Verilog HDL assignment warning at showPattern.sv(61): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657085 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 showPattern.sv(68) " "Verilog HDL assignment warning at showPattern.sv(68): truncated value with size 32 to match size of target (9)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657085 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(69) " "Verilog HDL assignment warning at showPattern.sv(69): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657085 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(72) " "Verilog HDL assignment warning at showPattern.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657086 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(74) " "Verilog HDL assignment warning at showPattern.sv(74): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657086 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(80) " "Verilog HDL assignment warning at showPattern.sv(80): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657087 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(81) " "Verilog HDL assignment warning at showPattern.sv(81): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657087 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 showPattern.sv(85) " "Verilog HDL assignment warning at showPattern.sv(85): truncated value with size 32 to match size of target (12)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657087 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 showPattern.sv(89) " "Verilog HDL assignment warning at showPattern.sv(89): truncated value with size 32 to match size of target (12)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657088 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(90) " "Verilog HDL assignment warning at showPattern.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709591657088 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_trans showPattern.sv(29) " "Verilog HDL Always Construct warning at showPattern.sv(29): inferring latch(es) for variable \"start_trans\", which holds its previous value in one or more paths through the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657089 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count showPattern.sv(29) " "Verilog HDL Always Construct warning at showPattern.sv(29): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657089 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data showPattern.sv(29) " "Verilog HDL Always Construct warning at showPattern.sv(29): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657089 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_index showPattern.sv(29) " "Verilog HDL Always Construct warning at showPattern.sv(29): inferring latch(es) for variable \"color_index\", which holds its previous value in one or more paths through the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657089 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pattern_row showPattern.sv(29) " "Verilog HDL Always Construct warning at showPattern.sv(29): inferring latch(es) for variable \"pattern_row\", which holds its previous value in one or more paths through the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657090 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pattern_column showPattern.sv(29) " "Verilog HDL Always Construct warning at showPattern.sv(29): inferring latch(es) for variable \"pattern_column\", which holds its previous value in one or more paths through the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657090 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rest showPattern.sv(29) " "Verilog HDL Always Construct warning at showPattern.sv(29): inferring latch(es) for variable \"rest\", which holds its previous value in one or more paths through the always construct" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709591657090 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[0\] showPattern.sv(29) " "Inferred latch for \"rest\[0\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657097 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[1\] showPattern.sv(29) " "Inferred latch for \"rest\[1\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657097 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[2\] showPattern.sv(29) " "Inferred latch for \"rest\[2\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657097 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[3\] showPattern.sv(29) " "Inferred latch for \"rest\[3\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657097 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[4\] showPattern.sv(29) " "Inferred latch for \"rest\[4\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657097 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[5\] showPattern.sv(29) " "Inferred latch for \"rest\[5\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657098 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[6\] showPattern.sv(29) " "Inferred latch for \"rest\[6\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657098 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[7\] showPattern.sv(29) " "Inferred latch for \"rest\[7\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657098 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[8\] showPattern.sv(29) " "Inferred latch for \"rest\[8\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657098 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[9\] showPattern.sv(29) " "Inferred latch for \"rest\[9\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657098 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[10\] showPattern.sv(29) " "Inferred latch for \"rest\[10\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657098 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[11\] showPattern.sv(29) " "Inferred latch for \"rest\[11\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657099 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_column\[0\] showPattern.sv(29) " "Inferred latch for \"pattern_column\[0\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657099 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_column\[1\] showPattern.sv(29) " "Inferred latch for \"pattern_column\[1\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657099 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_column\[2\] showPattern.sv(29) " "Inferred latch for \"pattern_column\[2\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657099 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_column\[3\] showPattern.sv(29) " "Inferred latch for \"pattern_column\[3\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657100 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_column\[4\] showPattern.sv(29) " "Inferred latch for \"pattern_column\[4\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657100 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_row\[0\] showPattern.sv(29) " "Inferred latch for \"pattern_row\[0\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657100 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_row\[1\] showPattern.sv(29) " "Inferred latch for \"pattern_row\[1\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657101 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_row\[2\] showPattern.sv(29) " "Inferred latch for \"pattern_row\[2\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657101 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_row\[3\] showPattern.sv(29) " "Inferred latch for \"pattern_row\[3\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657101 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_row\[4\] showPattern.sv(29) " "Inferred latch for \"pattern_row\[4\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657101 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[0\] showPattern.sv(29) " "Inferred latch for \"color_index\[0\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657102 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[1\] showPattern.sv(29) " "Inferred latch for \"color_index\[1\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657102 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[2\] showPattern.sv(29) " "Inferred latch for \"color_index\[2\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657102 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[3\] showPattern.sv(29) " "Inferred latch for \"color_index\[3\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657102 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[4\] showPattern.sv(29) " "Inferred latch for \"color_index\[4\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657102 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[5\] showPattern.sv(29) " "Inferred latch for \"color_index\[5\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657102 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[6\] showPattern.sv(29) " "Inferred latch for \"color_index\[6\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657102 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[7\] showPattern.sv(29) " "Inferred latch for \"color_index\[7\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657104 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_index\[8\] showPattern.sv(29) " "Inferred latch for \"color_index\[8\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657104 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data showPattern.sv(29) " "Inferred latch for \"data\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657104 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] showPattern.sv(29) " "Inferred latch for \"count\[0\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657104 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] showPattern.sv(29) " "Inferred latch for \"count\[1\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657105 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] showPattern.sv(29) " "Inferred latch for \"count\[2\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657105 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] showPattern.sv(29) " "Inferred latch for \"count\[3\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657105 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] showPattern.sv(29) " "Inferred latch for \"count\[4\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657105 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] showPattern.sv(29) " "Inferred latch for \"count\[5\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657105 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] showPattern.sv(29) " "Inferred latch for \"count\[6\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657106 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] showPattern.sv(29) " "Inferred latch for \"count\[7\]\" at showPattern.sv(29)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657106 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_trans showPattern.sv(32) " "Inferred latch for \"start_trans\" at showPattern.sv(32)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657106 "|LEDtopLevel|showPattern:showPattern"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "showPattern:showPattern " "Can't elaborate user hierarchy \"showPattern:showPattern\"" {  } { { "LEDtopLevel.sv" "showPattern" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 36 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709591657113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/output_files/LEDtopLevel.map.smsg " "Generated suppressed messages file C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/output_files/LEDtopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709591657336 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 04 14:34:17 2024 " "Processing ended: Mon Mar 04 14:34:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709591657336 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709591657336 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709591657336 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591657336 ""}
