example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
  out = in;
}

//
================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
    out = in;
}

//
================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );
// assign in to out
module wire_assign_in_to_out( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out );
// assign out to in
module wire_assign_out_to_in_2_2( input in, output out );
// assign in to out
module wire_assign_in_to_out_2( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out );
// assign out to in
module wire_assign_out_to_in_3_2( input in, output out );
// assign in
================================================================
example-3: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
    out = in;
}

//
================================================================
example-4: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );

// wire_assign_out_to_in is a module
module wire_assign_out_to_in_module( input in, output out );

// wire_assign_out_to_in is a submodule
module wire_assign_out_to_in_submodule( input in, output out );

// wire_assign_out_to_in is a submodule
module wire_assign_out_to_in_submodule_submodule( input in, output out );

// wire_assign_out_to_in is a submodule
module wire_assign_out_to_in_submodule_submodule_submodule( input in, output out );

// wire_assign_out_to_in is a submodule
module
================================================================
example-5: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
    out = in;
}

//
================================================================
example-6: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_3( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_4( input in, output out ) {
    out = in;
}

//
================================================================
example-7: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
  out <= in;
}

//
================================================================
example-8: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
    out = in;
}

//
================================================================
example-9: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out );
// assign out to in
module wire_assign_out_to_in_reverse( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_in_to_out_reverse( input in, output out );
// assign out to in
module wire_assign_out_to_in_reverse_reverse( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_in_to_out_reverse_reverse( input in, output out );
// assign out to in
module wire_assign_out_to_in_reverse_reverse_reverse
================================================================
