To implement Parallel In Serial Out (PISO) shift register (with preload mux condition) using Verilog.
