<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="stylesheet" href="css/mycss.css" type="text/css" />
  


  <title>Sandeep Dasgupta</title>
  
  <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />


  
</head>

<body>

<div id="headwrapper">

	<!--Header-->
	<div id="header"> 
		<div id="maincontent">
			<div id="twocolleft">
				<div id="name">Sandeep Dasgupta </div> 
				<div id="affiliation">PhD, Computer Science</div> 
			</div>
			<div id="twocolright">
				<img id="logo" width=239px src="logo/l1.gif">
			</div>
		</div>
		<div id="navi">	<a href="index.html"><div id="on">Home</div></a> 
                                <a href="Resume/Resume_Job.pdf"><div id="on">Resume</div></a>
                                <a href="publication.html"><div id="on">Publication</div></a>
                                <a href="projects.html"><div id="on">Projects</div></a>
                                <a href="industry.html"><div id="on">Industry</div></a>
                                <a href="https://sdasgup3.github.io/"><div id="on">Blog</div></a>
                                <a href="hobbies.html"><div id="on">Hobbies</div></a>
		</div>
	</div>
	<!--end Header-->
</div>

<div id="outerwrapper_bb">
        <div id="maincontent">
        	<div id="onecol">
        		<div id="subheader">Job Experience</div>

                        <ul> <a href=https://www.google.com/intl/en/about/>Google Inc.</a> <i>Software Engineering Intern, May 2017 - August 2017</i> <hr> 
                            <ul>
                                  <li> 

                                  Worked in <q>Google continuous profiling and
                                  efficiency</q> team to augment the profiling
                                  tools with analysis capable of guiding the
                                  service owners to pinpoint unexpected
                                  performance changes (called <q>havocs</q> in
                                      this work) in CPU time. Challenges are:
                                  </li>

                                  <ul>
                                    <li> To determine <q>havocs</q> amid noisy data. </li>
                                    <li> To reduce false positives and pinpoint actionable <q>havocs</q> to the service providers. </li>
                                  </ul>

                                  <li> 
                                    Investigated the effectiveness of existing strategies in literature and open source.
                                  </li>

                                  <li> 
                                  Developed a statistical Go tool which
                                  determines potential <q>havocs</q> with
                                  reduced false positive rate.  Came up with an
                                  idea of correlating the statistically
                                  detected trend changes in the data with build
                                  CL changes which not only gives confidence on
                                  trend change detection but also helps in
                                  reducing the false positives.
                                  </li>

                                  <li>
                                  Carried out the research part of the project
                                  independently aligning the milestones and the
                                  work progress with the project supervisor.
                                  Collaborated with the team on the details of
                                  integrating with the data querying pipeline.
                                  </li>
                            </ul>
                            
                            
                            
                            </ul>

                        <ul> <a href=http://www.apple.com>Apple Inc., </a> <i> Compiler Engineer, PhD Intern, April 2016 - August 2016</i> <hr> 
                            <ul>
                                  <li> 
                                  Worked as a member of Swift Performance Team
                                  on an exploratory project which requires
                                  sound knowledge in compiler backend. Achieved
                                  functional completeness with real work loads.
                                  </li>
                            </ul></ul>

                        <ul> <a href=http://www.intel.in/content/www/in/en/homepage.html>Intel Technology India Pvt. Ltd., </a> <i> Component Design Engineer, August 2011 - June 2013</i> <hr> 
                            <ul>
                                  <li> Worked as Design Automation Engineer for Formal Equivalence Verification (FEV) of hardware designs.  </li>
                                  <li> Contributed to and supported Broadwell (BDX) and Skylake (SKL) FEV requirements. Played key role in FEV audit checks for BDX.  
                                  </li>
                                  <li>  Owner of tools and infrastructures for driving
                FEV central runs for  BDX. Worked closely with teams of various
                design styles in understanding the requirements for
                customization and also provided the much needed support for
                successfully deploying those tools. 
                                  </li>
                                  <li> Build flows and methodologies to provide solutions on how
                to formally verify leading next generation CPU designs.
                Interacted closely with global FEV teams to understand the
                requirements and contributed to the success of various
                sprints with timely and quality delivery on assignments. 
                                  </li>
                            </ul></ul>

                        <ul> <a href=http://www.interrasystems.com/>Interra Systems India Pvt. Ltd., </a> <i> Senior Member Of Technical Staff, August 2006 - July 2009</i> <hr> 
                            <ul>
                                  <li> Developer of Interra's premiere front-end analyzer products - Cheetah (SystemVerilog) and MVV(Mixed Verilog Vhdl) and 
		provided support for several new constructs of System Verilog IEEE-1800-2005, fixed tool bugs, created applications and contributed in performance Improvement. 
                                  </li>
                                  <li> Involved in a critical service project for <a href=http://www.atrenta.com>Atrenta (I) Pvt. Ltd.</a> for the development of System Verilog features in Spyglass DFT.
                                  </li>
                            </ul></ul>

		</div>
	</div> 
</div>

<div id="footer">
	<strong>sdasgup3 [at] illinois [dot] edu</strong> <br \> 
	<a href="https://www.linkedin.com/in/sdasgup3"><mark><strong>Linkedin</strong></mark></a> <a href="https://github.com/sdasgup3/"><mark><strong>Github</strong></mark></a> <br \>
        <br \>  
	Office: Room-4333, Thomas M. Siebel, 201 N Goodwin Ave, Urbana, IL 61801, USA
</div>


<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-53643295-1', 'auto');
  ga('send', 'pageview');

</script>


</body>
</html>
