#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019542839360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001954285fc30 .scope module, "ControlUnit_tb" "ControlUnit_tb" 3 3;
 .timescale -9 -12;
v00000195428b8e00_0 .net "ALUASrc", 0 0, v00000195427c2fa0_0;  1 drivers
v00000195428b8860_0 .net "ALUBSrc", 0 0, v00000195427c3040_0;  1 drivers
v00000195428b8680_0 .net "ALUOp", 3 0, v00000195427c30e0_0;  1 drivers
v00000195428b8fe0_0 .net "BrOp", 4 0, v00000195428617f0_0;  1 drivers
v00000195428b89a0_0 .net "DMCtrl", 2 0, v0000019542861890_0;  1 drivers
v00000195428b8a40_0 .net "DMWr", 0 0, v00000195428b85e0_0;  1 drivers
v00000195428b8f40_0 .var "Funct3", 2 0;
v00000195428b80e0_0 .var "Funct7", 6 0;
v00000195428b8ae0_0 .net "ImmSrc", 2 0, v00000195428b8900_0;  1 drivers
v00000195428b8c20_0 .var "OpCode", 6 0;
v00000195428b8360_0 .net "RUDataWrSrc", 1 0, v00000195428b84a0_0;  1 drivers
v00000195428b82c0_0 .net "RUWr", 0 0, v00000195428b8400_0;  1 drivers
v00000195428b8540_0 .var/i "errors", 31 0;
v00000195428b8180_0 .var/i "tests", 31 0;
S_0000019542817d80 .scope task, "check_signals" "check_signals" 3 46, 3 46 0, S_000001954285fc30;
 .timescale -9 -12;
v00000195427f4730_0 .var "exp_ALUASrc", 0 0;
v0000019542803500_0 .var "exp_ALUBSrc", 0 0;
v000001954285fdc0_0 .var "exp_ALUOp", 3 0;
v000001954285fe60_0 .var "exp_BrOp", 4 0;
v00000195426dc080_0 .var "exp_DMCtrl", 2 0;
v00000195426dc120_0 .var "exp_DMWr", 0 0;
v0000019542817f10_0 .var "exp_ImmSrc", 2 0;
v0000019542817fb0_0 .var "exp_RUDataWrSrc", 1 0;
v0000019542818050_0 .var "exp_RUWr", 0 0;
v00000195428180f0_0 .var/str "test_name";
TD_ControlUnit_tb.check_signals ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000195428b8180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000195428b8180_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v00000195428b82c0_0;
    %load/vec4 v0000019542818050_0;
    %cmp/ne;
    %jmp/1 T_0.9, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b8360_0;
    %load/vec4 v0000019542817fb0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.9;
    %jmp/1 T_0.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b8e00_0;
    %load/vec4 v00000195427f4730_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.8;
    %jmp/1 T_0.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b8860_0;
    %load/vec4 v0000019542803500_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.7;
    %jmp/1 T_0.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b8680_0;
    %load/vec4 v000001954285fdc0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.6;
    %jmp/1 T_0.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b8a40_0;
    %load/vec4 v00000195426dc120_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.5;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b89a0_0;
    %load/vec4 v00000195426dc080_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.4;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b8ae0_0;
    %load/vec4 v0000019542817f10_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000195428b8fe0_0;
    %load/vec4 v000001954285fe60_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 66 "$display", "ERROR: %s", v00000195428180f0_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "   OpCode: 0x%h, Funct3: 0x%h, Funct7: 0x%h", v00000195428b8c20_0, v00000195428b8f40_0, v00000195428b80e0_0 {0 0 0};
    %load/vec4 v00000195428b82c0_0;
    %load/vec4 v0000019542818050_0;
    %cmp/ne;
    %jmp/0xz  T_0.10, 6;
    %vpi_call/w 3 70 "$display", "   RUWr: Expected %b, Got %b", v0000019542818050_0, v00000195428b82c0_0 {0 0 0};
T_0.10 ;
    %load/vec4 v00000195428b8360_0;
    %load/vec4 v0000019542817fb0_0;
    %cmp/ne;
    %jmp/0xz  T_0.12, 6;
    %vpi_call/w 3 72 "$display", "   RUDataWrSrc: Expected %b, Got %b", v0000019542817fb0_0, v00000195428b8360_0 {0 0 0};
T_0.12 ;
    %load/vec4 v00000195428b8e00_0;
    %load/vec4 v00000195427f4730_0;
    %cmp/ne;
    %jmp/0xz  T_0.14, 6;
    %vpi_call/w 3 74 "$display", "   ALUASrc: Expected %b, Got %b", v00000195427f4730_0, v00000195428b8e00_0 {0 0 0};
T_0.14 ;
    %load/vec4 v00000195428b8860_0;
    %load/vec4 v0000019542803500_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call/w 3 76 "$display", "   ALUBSrc: Expected %b, Got %b", v0000019542803500_0, v00000195428b8860_0 {0 0 0};
T_0.16 ;
    %load/vec4 v00000195428b8680_0;
    %load/vec4 v000001954285fdc0_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call/w 3 78 "$display", "   ALUOp: Expected 0x%h, Got 0x%h", v000001954285fdc0_0, v00000195428b8680_0 {0 0 0};
T_0.18 ;
    %load/vec4 v00000195428b8a40_0;
    %load/vec4 v00000195426dc120_0;
    %cmp/ne;
    %jmp/0xz  T_0.20, 6;
    %vpi_call/w 3 80 "$display", "   DMWr: Expected %b, Got %b", v00000195426dc120_0, v00000195428b8a40_0 {0 0 0};
T_0.20 ;
    %load/vec4 v00000195428b89a0_0;
    %load/vec4 v00000195426dc080_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call/w 3 82 "$display", "   DMCtrl: Expected %b, Got %b", v00000195426dc080_0, v00000195428b89a0_0 {0 0 0};
T_0.22 ;
    %load/vec4 v00000195428b8ae0_0;
    %load/vec4 v0000019542817f10_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call/w 3 84 "$display", "   ImmSrc: Expected %b, Got %b", v0000019542817f10_0, v00000195428b8ae0_0 {0 0 0};
T_0.24 ;
    %load/vec4 v00000195428b8fe0_0;
    %load/vec4 v000001954285fe60_0;
    %cmp/ne;
    %jmp/0xz  T_0.26, 6;
    %vpi_call/w 3 86 "$display", "   BrOp: Expected %b, Got %b", v000001954285fe60_0, v00000195428b8fe0_0 {0 0 0};
T_0.26 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000195428b8540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000195428b8540_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 90 "$display", "PASS: %s", v00000195428180f0_0 {0 0 0};
T_0.1 ;
    %end;
S_00000195427c2d40 .scope module, "uut" "ControlUnit" 3 22, 4 1 0, S_000001954285fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "OpCode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "RUWr";
    .port_info 4 /OUTPUT 2 "RUDataWrSrc";
    .port_info 5 /OUTPUT 1 "ALUASrc";
    .port_info 6 /OUTPUT 1 "ALUBSrc";
    .port_info 7 /OUTPUT 4 "ALUOp";
    .port_info 8 /OUTPUT 1 "DMWr";
    .port_info 9 /OUTPUT 3 "DMCtrl";
    .port_info 10 /OUTPUT 3 "ImmSrc";
    .port_info 11 /OUTPUT 5 "BrOp";
v00000195427c2fa0_0 .var "ALUASrc", 0 0;
v00000195427c3040_0 .var "ALUBSrc", 0 0;
v00000195427c30e0_0 .var "ALUOp", 3 0;
v00000195428617f0_0 .var "BrOp", 4 0;
v0000019542861890_0 .var "DMCtrl", 2 0;
v00000195428b85e0_0 .var "DMWr", 0 0;
v00000195428b8ea0_0 .net "Funct3", 2 0, v00000195428b8f40_0;  1 drivers
v00000195428b87c0_0 .net "Funct7", 6 0, v00000195428b80e0_0;  1 drivers
v00000195428b8900_0 .var "ImmSrc", 2 0;
v00000195428b8d60_0 .net "OpCode", 6 0, v00000195428b8c20_0;  1 drivers
v00000195428b84a0_0 .var "RUDataWrSrc", 1 0;
v00000195428b8400_0 .var "RUWr", 0 0;
E_0000019542856980 .event anyedge, v00000195428b8d60_0, v00000195428b87c0_0, v00000195428b8ea0_0;
    .scope S_00000195427c2d40;
T_1 ;
    %wait E_0000019542856980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c3040_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195428b85e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542861890_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %load/vec4 v00000195428b8d60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c3040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %load/vec4 v00000195428b87c0_0;
    %load/vec4 v00000195428b8ea0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c2fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195427c3040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %load/vec4 v00000195428b8ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %jmp T_1.30;
T_1.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.27 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.30;
T_1.30 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c2fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195427c3040_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195428b85e0_0, 0, 1;
    %load/vec4 v00000195428b8ea0_0;
    %store/vec4 v0000019542861890_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c2fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195427c3040_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b85e0_0, 0, 1;
    %load/vec4 v00000195428b8ea0_0;
    %store/vec4 v0000019542861890_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427c3040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %load/vec4 v00000195428b8ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %jmp T_1.37;
T_1.31 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.37;
T_1.32 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.37;
T_1.33 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.37;
T_1.34 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.37;
T_1.35 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.37;
T_1.36 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.37;
T_1.37 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000195428617f0_0, 0, 5;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195428b8400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195428b84a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195428b8900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195427c2fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195427c3040_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195427c30e0_0, 0, 4;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001954285fc30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195428b8540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195428b8180_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000001954285fc30;
T_3 ;
    %vpi_call/w 3 41 "$dumpfile", "sim/ControlUnit_tb.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001954285fc30 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001954285fc30;
T_4 ;
    %vpi_call/w 3 95 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 96 "$display", "  ControlUnit Testbench" {0 0 0};
    %vpi_call/w 3 97 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 100 "$display", "--- R-TYPE INSTRUCTIONS ---\012" {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "ADD";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SUB";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SLL";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SLT";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SLTU";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "XOR";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SRL";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SRA";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "OR";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "AND";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %vpi_call/w 3 143 "$display", "\012--- I-TYPE INSTRUCTIONS ---\012" {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "ADDI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SLLI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SLTI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SLTIU";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "XORI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SRLI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SRAI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "ORI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "ANDI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %vpi_call/w 3 182 "$display", "\012--- LOAD INSTRUCTIONS ---\012" {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "LB";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "LH";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "LW";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "LBU";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "LHU";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %vpi_call/w 3 205 "$display", "\012--- STORE INSTRUCTIONS ---\012" {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SB";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SH";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "SW";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %vpi_call/w 3 220 "$display", "\012--- BRANCH INSTRUCTIONS ---\012" {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "BEQ";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "BNE";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "BLT";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "BGE";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "BLTU";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "BGEU";
    %store/str v00000195428180f0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %vpi_call/w 3 247 "$display", "\012--- JUMP INSTRUCTIONS ---\012" {0 0 0};
    %pushi/vec4 111, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "JAL";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "JALR";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %vpi_call/w 3 258 "$display", "\012--- UPPER IMMEDIATE INSTRUCTIONS ---\012" {0 0 0};
    %pushi/vec4 55, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "LUI";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v00000195428b8c20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195428b8f40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000195428b80e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/str "AUIPC";
    %store/str v00000195428180f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542818050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019542817fb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195427f4730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019542803500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001954285fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195426dc120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000195426dc080_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019542817f10_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001954285fe60_0, 0, 5;
    %fork TD_ControlUnit_tb.check_signals, S_0000019542817d80;
    %join;
    %vpi_call/w 3 269 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 270 "$display", "  TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 271 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 272 "$display", "Total tests: %0d", v00000195428b8180_0 {0 0 0};
    %load/vec4 v00000195428b8180_0;
    %load/vec4 v00000195428b8540_0;
    %sub;
    %vpi_call/w 3 273 "$display", "Passed:      %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 274 "$display", "Failed:      %0d", v00000195428b8540_0 {0 0 0};
    %load/vec4 v00000195428b8540_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call/w 3 277 "$display", "\012ALL TESTS PASSED" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 3 279 "$display", "\012SOME TESTS FAILED" {0 0 0};
T_4.1 ;
    %vpi_call/w 3 281 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 283 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/ControlUnit_tb.sv";
    "src/ControlUnit.sv";
