{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:02:45 2019 " "Info: Processing started: Tue Dec 03 18:02:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "Critical Warning: No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[0\] " "Info: Pin outX\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outX[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[1\] " "Info: Pin outX\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outX[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[2\] " "Info: Pin outX\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outX[2] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[3\] " "Info: Pin outX\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outX[3] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[0\] " "Info: Pin outY\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outY[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[1\] " "Info: Pin outY\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outY[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[2\] " "Info: Pin outY\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outY[2] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[3\] " "Info: Pin outY\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outY[3] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[0\] " "Info: Pin outZ\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outZ[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outZ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[1\] " "Info: Pin outZ\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outZ[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outZ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[2\] " "Info: Pin outZ\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outZ[2] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outZ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[3\] " "Info: Pin outZ\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outZ[3] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outZ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[0\] " "Info: Pin outULA\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outULA[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outULA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[1\] " "Info: Pin outULA\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outULA[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outULA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[2\] " "Info: Pin outULA\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outULA[2] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outULA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[3\] " "Info: Pin outULA\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { outULA[3] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outULA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tX\[0\] " "Info: Pin tX\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { tX[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 7 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tX\[1\] " "Info: Pin tX\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { tX[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 7 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tY\[0\] " "Info: Pin tY\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { tY[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tY\[1\] " "Info: Pin tY\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { tY[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tZ\[0\] " "Info: Pin tZ\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { tZ[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tZ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tZ\[1\] " "Info: Pin tZ\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { tZ[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tZ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tULA " "Info: Pin tULA not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { tULA } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 10 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[0\] " "Info: Pin memoryValue\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryValue[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryValue[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[1\] " "Info: Pin memoryValue\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryValue[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryValue[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[2\] " "Info: Pin memoryValue\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryValue[2] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryValue[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[3\] " "Info: Pin memoryValue\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryValue[3] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryValue[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[0\] " "Info: Pin memoryFunction\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryFunction[0] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryFunction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[1\] " "Info: Pin memoryFunction\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryFunction[1] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryFunction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[2\] " "Info: Pin memoryFunction\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryFunction[2] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryFunction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[3\] " "Info: Pin memoryFunction\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { memoryFunction[3] } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryFunction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 2 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "CPU.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/CPU.v" 2 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/mcdag/Downloads/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 0 31 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 0 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.513 ns register register " "Info: Estimated most critical path is register to register delay of 0.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:blockPC\|out\[0\] 1 REG LAB_X22_Y2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y2; Fanout = 11; REG Node = 'PC:blockPC\|out\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:blockPC|out[0] } "NODE_NAME" } } { "PC.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/PC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.155 ns) 0.513 ns Register:regX\|out\[2\] 2 REG LAB_X22_Y2 1 " "Info: 2: + IC(0.358 ns) + CELL(0.155 ns) = 0.513 ns; Loc. = LAB_X22_Y2; Fanout = 1; REG Node = 'Register:regX\|out\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.513 ns" { PC:blockPC|out[0] Register:regX|out[2] } "NODE_NAME" } } { "Register.v" "" { Text "E:/Users/mcdag/Downloads/ProjetoSD/Register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 30.21 % ) " "Info: Total cell delay = 0.155 ns ( 30.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.358 ns ( 69.79 % ) " "Info: Total interconnect delay = 0.358 ns ( 69.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.513 ns" { PC:blockPC|out[0] Register:regX|out[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Warning: Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[0\] 0 " "Info: Pin \"outX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[1\] 0 " "Info: Pin \"outX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[2\] 0 " "Info: Pin \"outX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[3\] 0 " "Info: Pin \"outX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[0\] 0 " "Info: Pin \"outY\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[1\] 0 " "Info: Pin \"outY\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[2\] 0 " "Info: Pin \"outY\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[3\] 0 " "Info: Pin \"outY\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[0\] 0 " "Info: Pin \"outZ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[1\] 0 " "Info: Pin \"outZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[2\] 0 " "Info: Pin \"outZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[3\] 0 " "Info: Pin \"outZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outULA\[0\] 0 " "Info: Pin \"outULA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outULA\[1\] 0 " "Info: Pin \"outULA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outULA\[2\] 0 " "Info: Pin \"outULA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outULA\[3\] 0 " "Info: Pin \"outULA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tX\[0\] 0 " "Info: Pin \"tX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tX\[1\] 0 " "Info: Pin \"tX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tY\[0\] 0 " "Info: Pin \"tY\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tY\[1\] 0 " "Info: Pin \"tY\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tZ\[0\] 0 " "Info: Pin \"tZ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tZ\[1\] 0 " "Info: Pin \"tZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tULA 0 " "Info: Pin \"tULA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryValue\[0\] 0 " "Info: Pin \"memoryValue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryValue\[1\] 0 " "Info: Pin \"memoryValue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryValue\[2\] 0 " "Info: Pin \"memoryValue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryValue\[3\] 0 " "Info: Pin \"memoryValue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryFunction\[0\] 0 " "Info: Pin \"memoryFunction\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryFunction\[1\] 0 " "Info: Pin \"memoryFunction\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryFunction\[2\] 0 " "Info: Pin \"memoryFunction\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryFunction\[3\] 0 " "Info: Pin \"memoryFunction\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/mcdag/Downloads/ProjetoSD/CPU.fit.smsg " "Info: Generated suppressed messages file E:/Users/mcdag/Downloads/ProjetoSD/CPU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Info: Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:02:52 2019 " "Info: Processing ended: Tue Dec 03 18:02:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
