

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config10_0_0'
================================================================
* Date:           Sun Jun 20 16:03:33 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.898|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      9|        0|      225|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      9|        0|      225|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_153_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_2_fu_149_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_3_fu_147_p2  |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_4_fu_148_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_5_fu_155_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_6_fu_152_p2  |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_7_fu_154_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_8_fu_146_p2  |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_fu_151_p2    |     *    |      1|  0|   5|          16|           9|
    |add_ln1118_fu_709_p2    |     +    |      0|  0|  20|          20|          20|
    |add_ln703_1_fu_765_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_2_fu_771_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_3_fu_777_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_4_fu_783_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_5_fu_789_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_6_fu_795_p2   |     +    |      0|  0|  16|          16|           3|
    |add_ln703_7_fu_801_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_8_fu_807_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_759_p2     |     +    |      0|  0|  16|          16|          16|
    |ap_return               |     +    |      0|  0|  16|          16|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0| 225|         324|         237|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config10>.0.0 | return value |
|ap_return      | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config10>.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                 data_0_V_read                 |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                 data_1_V_read                 |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                 data_2_V_read                 |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                 data_3_V_read                 |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                 data_4_V_read                 |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                 data_5_V_read                 |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                 data_6_V_read                 |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                 data_7_V_read                 |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                 data_8_V_read                 |    scalar    |
|data_9_V_read  |  in |   16|   ap_none  |                 data_9_V_read                 |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------+--------------+

