// Seed: 3584411418
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output uwire id_11,
    output tri id_12,
    output supply0 id_13
);
  wire id_15, \id_16 ;
  wire id_17 = id_15, id_18;
  assign id_11 = id_4;
  assign module_1.id_7 = 0;
  id_19(
      -1
  );
  assign id_12 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    output uwire id_16,
    input supply0 id_17,
    output tri0 void id_18,
    input wor id_19,
    input tri1 id_20,
    output tri1 id_21,
    input tri1 id_22,
    input supply1 id_23,
    output supply0 id_24,
    input supply1 id_25,
    output supply0 id_26
);
  always id_1 = id_10;
  module_0 modCall_1 (
      id_18,
      id_0,
      id_25,
      id_22,
      id_12,
      id_19,
      id_8,
      id_24,
      id_10,
      id_20,
      id_17,
      id_1,
      id_1,
      id_24
  );
  integer id_28;
endmodule
