Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 15:01:22 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     682         
TIMING-20  Warning           Non-clocked latch               42          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (920)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1540)
5. checking no_input_delay (7)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (920)
--------------------------
 There are 255 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 276 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1540)
---------------------------------------------------
 There are 1540 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1575          inf        0.000                      0                 1575           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1575 Endpoints
Min Delay          1575 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.997ns  (logic 10.434ns (34.783%)  route 19.563ns (65.217%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/Q
                         net (fo=43, routed)          4.138     4.594    main_state_switcher_1/self_clean_timer_standard[7]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  main_state_switcher_1/content_6[2]_i_67/O
                         net (fo=1, routed)           0.000     4.718    main_state_switcher_1/content_6[2]_i_67_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.119 r  main_state_switcher_1/content_6_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.119    main_state_switcher_1/content_6_reg[2]_i_56_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  main_state_switcher_1/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.233    main_state_switcher_1/content_4_reg[0]_i_179_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.455 r  main_state_switcher_1/content_4_reg[0]_i_510/O[0]
                         net (fo=33, routed)          2.734     8.189    main_state_switcher_1/total_seconds04_out[12]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.299     8.488 r  main_state_switcher_1/content_4[0]_i_1128/O
                         net (fo=1, routed)           0.652     9.140    main_state_switcher_1/content_4[0]_i_1128_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.690 r  main_state_switcher_1/content_4_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000     9.690    main_state_switcher_1/content_4_reg[0]_i_1025_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  main_state_switcher_1/content_4_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000     9.807    main_state_switcher_1/content_4_reg[0]_i_910_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.122 r  main_state_switcher_1/content_4_reg[0]_i_783/O[3]
                         net (fo=3, routed)           1.106    11.228    main_state_switcher_1/content_4_reg[0]_i_783_n_4
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.307    11.535 r  main_state_switcher_1/content_4[0]_i_628/O
                         net (fo=1, routed)           0.814    12.349    main_state_switcher_1/content_4[0]_i_628_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.856 r  main_state_switcher_1/content_4_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    12.856    main_state_switcher_1/content_4_reg[0]_i_511_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  main_state_switcher_1/content_4_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.970    main_state_switcher_1/content_4_reg[0]_i_409_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  main_state_switcher_1/content_4_reg[0]_i_312/O[1]
                         net (fo=3, routed)           0.814    14.118    main_state_switcher_1/content_4_reg[0]_i_312_n_6
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.303    14.421 r  main_state_switcher_1/content_4[0]_i_414/O
                         net (fo=1, routed)           0.000    14.421    main_state_switcher_1/content_4[0]_i_414_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.001 r  main_state_switcher_1/content_4_reg[0]_i_311/O[2]
                         net (fo=1, routed)           1.021    16.021    main_state_switcher_1/content_4_reg[0]_i_311_n_5
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.302    16.323 r  main_state_switcher_1/content_4[0]_i_180/O
                         net (fo=1, routed)           0.000    16.323    main_state_switcher_1/content_4[0]_i_180_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.699 r  main_state_switcher_1/content_4_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.699    main_state_switcher_1/content_4_reg[0]_i_69_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 f  main_state_switcher_1/content_4_reg[0]_i_302/O[0]
                         net (fo=1, routed)           0.776    17.695    main_state_switcher_1/content_4_reg[0]_i_302_n_7
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.295    17.990 r  main_state_switcher_1/content_4[0]_i_177/O
                         net (fo=1, routed)           0.000    17.990    main_state_switcher_1/content_4[0]_i_177_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.354 r  main_state_switcher_1/content_4_reg[0]_i_68/CO[0]
                         net (fo=44, routed)          1.586    19.940    main_state_switcher_1/content_4_reg[0]_i_68_n_3
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.373    20.313 r  main_state_switcher_1/content_4[0]_i_189/O
                         net (fo=1, routed)           0.000    20.313    main_state_switcher_1/content_4[0]_i_189_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.863 r  main_state_switcher_1/content_4_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.863    main_state_switcher_1/content_4_reg[0]_i_70_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.977 r  main_state_switcher_1/content_4_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.977    main_state_switcher_1/content_4_reg[0]_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.311 f  main_state_switcher_1/content_3_reg[1]_i_29/O[1]
                         net (fo=8, routed)           1.220    22.530    main_state_switcher_1/content_3_reg[1]_i_29_n_6
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.303    22.833 r  main_state_switcher_1/content_4[1]_i_143/O
                         net (fo=1, routed)           0.000    22.833    main_state_switcher_1/content_4[1]_i_143_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.231 r  main_state_switcher_1/content_4_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.001    23.232    main_state_switcher_1/content_4_reg[1]_i_72_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.454 r  main_state_switcher_1/content_4_reg[1]_i_30/O[0]
                         net (fo=3, routed)           0.688    24.142    main_state_switcher_1/content_4_reg[1]_i_30_n_7
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.299    24.441 r  main_state_switcher_1/content_4[1]_i_81/O
                         net (fo=1, routed)           0.624    25.065    main_state_switcher_1/content_4[1]_i_81_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.591 r  main_state_switcher_1/content_4_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.591    main_state_switcher_1/content_4_reg[1]_i_33_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.862 r  main_state_switcher_1/content_4_reg[1]_i_18/CO[0]
                         net (fo=3, routed)           0.827    26.689    main_state_switcher_1/content_4_reg[1]_i_18_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.373    27.062 r  main_state_switcher_1/content_3[1]_i_31/O
                         net (fo=5, routed)           0.515    27.577    main_state_switcher_1/content_3[1]_i_31_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.701 r  main_state_switcher_1/content_3[0]_i_13/O
                         net (fo=2, routed)           0.682    28.383    main_state_switcher_1/self_clean_minute_0[0]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124    28.507 r  main_state_switcher_1/content_4[1]_i_3/O
                         net (fo=1, routed)           1.367    29.873    main_state_switcher_1/content_4[1]_i_3_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    29.997 r  main_state_switcher_1/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    29.997    main_state_switcher_1/content_4[1]_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.995ns  (logic 10.664ns (35.553%)  route 19.331ns (64.447%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/Q
                         net (fo=43, routed)          4.138     4.594    main_state_switcher_1/self_clean_timer_standard[7]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  main_state_switcher_1/content_6[2]_i_67/O
                         net (fo=1, routed)           0.000     4.718    main_state_switcher_1/content_6[2]_i_67_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.119 r  main_state_switcher_1/content_6_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.119    main_state_switcher_1/content_6_reg[2]_i_56_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  main_state_switcher_1/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.233    main_state_switcher_1/content_4_reg[0]_i_179_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.455 r  main_state_switcher_1/content_4_reg[0]_i_510/O[0]
                         net (fo=33, routed)          2.734     8.189    main_state_switcher_1/total_seconds04_out[12]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.299     8.488 r  main_state_switcher_1/content_4[0]_i_1128/O
                         net (fo=1, routed)           0.652     9.140    main_state_switcher_1/content_4[0]_i_1128_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.690 r  main_state_switcher_1/content_4_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000     9.690    main_state_switcher_1/content_4_reg[0]_i_1025_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  main_state_switcher_1/content_4_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000     9.807    main_state_switcher_1/content_4_reg[0]_i_910_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.122 r  main_state_switcher_1/content_4_reg[0]_i_783/O[3]
                         net (fo=3, routed)           1.106    11.228    main_state_switcher_1/content_4_reg[0]_i_783_n_4
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.307    11.535 r  main_state_switcher_1/content_4[0]_i_628/O
                         net (fo=1, routed)           0.814    12.349    main_state_switcher_1/content_4[0]_i_628_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.856 r  main_state_switcher_1/content_4_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    12.856    main_state_switcher_1/content_4_reg[0]_i_511_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  main_state_switcher_1/content_4_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.970    main_state_switcher_1/content_4_reg[0]_i_409_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  main_state_switcher_1/content_4_reg[0]_i_312/O[1]
                         net (fo=3, routed)           0.814    14.118    main_state_switcher_1/content_4_reg[0]_i_312_n_6
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.303    14.421 r  main_state_switcher_1/content_4[0]_i_414/O
                         net (fo=1, routed)           0.000    14.421    main_state_switcher_1/content_4[0]_i_414_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.001 r  main_state_switcher_1/content_4_reg[0]_i_311/O[2]
                         net (fo=1, routed)           1.021    16.021    main_state_switcher_1/content_4_reg[0]_i_311_n_5
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.302    16.323 r  main_state_switcher_1/content_4[0]_i_180/O
                         net (fo=1, routed)           0.000    16.323    main_state_switcher_1/content_4[0]_i_180_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.699 r  main_state_switcher_1/content_4_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.699    main_state_switcher_1/content_4_reg[0]_i_69_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 f  main_state_switcher_1/content_4_reg[0]_i_302/O[0]
                         net (fo=1, routed)           0.776    17.695    main_state_switcher_1/content_4_reg[0]_i_302_n_7
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.295    17.990 r  main_state_switcher_1/content_4[0]_i_177/O
                         net (fo=1, routed)           0.000    17.990    main_state_switcher_1/content_4[0]_i_177_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.354 r  main_state_switcher_1/content_4_reg[0]_i_68/CO[0]
                         net (fo=44, routed)          1.586    19.940    main_state_switcher_1/content_4_reg[0]_i_68_n_3
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.373    20.313 r  main_state_switcher_1/content_4[0]_i_189/O
                         net (fo=1, routed)           0.000    20.313    main_state_switcher_1/content_4[0]_i_189_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.863 r  main_state_switcher_1/content_4_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.863    main_state_switcher_1/content_4_reg[0]_i_70_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.977 r  main_state_switcher_1/content_4_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.977    main_state_switcher_1/content_4_reg[0]_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.311 f  main_state_switcher_1/content_3_reg[1]_i_29/O[1]
                         net (fo=8, routed)           1.220    22.530    main_state_switcher_1/content_3_reg[1]_i_29_n_6
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.303    22.833 r  main_state_switcher_1/content_4[1]_i_143/O
                         net (fo=1, routed)           0.000    22.833    main_state_switcher_1/content_4[1]_i_143_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.231 r  main_state_switcher_1/content_4_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.001    23.232    main_state_switcher_1/content_4_reg[1]_i_72_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.454 r  main_state_switcher_1/content_4_reg[1]_i_30/O[0]
                         net (fo=3, routed)           0.688    24.142    main_state_switcher_1/content_4_reg[1]_i_30_n_7
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.299    24.441 r  main_state_switcher_1/content_4[1]_i_81/O
                         net (fo=1, routed)           0.624    25.065    main_state_switcher_1/content_4[1]_i_81_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.591 r  main_state_switcher_1/content_4_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.591    main_state_switcher_1/content_4_reg[1]_i_33_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.862 r  main_state_switcher_1/content_4_reg[1]_i_18/CO[0]
                         net (fo=3, routed)           0.827    26.689    main_state_switcher_1/content_4_reg[1]_i_18_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.373    27.062 r  main_state_switcher_1/content_3[1]_i_31/O
                         net (fo=5, routed)           0.828    27.890    main_state_switcher_1/content_3[1]_i_31_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.014 r  main_state_switcher_1/content_4[3]_i_10/O
                         net (fo=1, routed)           1.002    29.016    main_state_switcher_1/self_clean_minute_1[3]
    SLICE_X44Y52         LUT4 (Prop_lut4_I2_O)        0.152    29.168 r  main_state_switcher_1/content_4[3]_i_3/O
                         net (fo=1, routed)           0.501    29.669    main_state_switcher_1/content_4[3]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.326    29.995 r  main_state_switcher_1/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    29.995    main_state_switcher_1/content_4[3]_i_1_n_0
    SLICE_X43Y47         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.966ns  (logic 10.462ns (34.913%)  route 19.504ns (65.087%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/Q
                         net (fo=43, routed)          4.138     4.594    main_state_switcher_1/self_clean_timer_standard[7]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  main_state_switcher_1/content_6[2]_i_67/O
                         net (fo=1, routed)           0.000     4.718    main_state_switcher_1/content_6[2]_i_67_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.119 r  main_state_switcher_1/content_6_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.119    main_state_switcher_1/content_6_reg[2]_i_56_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  main_state_switcher_1/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.233    main_state_switcher_1/content_4_reg[0]_i_179_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.455 r  main_state_switcher_1/content_4_reg[0]_i_510/O[0]
                         net (fo=33, routed)          2.734     8.189    main_state_switcher_1/total_seconds04_out[12]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.299     8.488 r  main_state_switcher_1/content_4[0]_i_1128/O
                         net (fo=1, routed)           0.652     9.140    main_state_switcher_1/content_4[0]_i_1128_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.690 r  main_state_switcher_1/content_4_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000     9.690    main_state_switcher_1/content_4_reg[0]_i_1025_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  main_state_switcher_1/content_4_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000     9.807    main_state_switcher_1/content_4_reg[0]_i_910_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.122 r  main_state_switcher_1/content_4_reg[0]_i_783/O[3]
                         net (fo=3, routed)           1.106    11.228    main_state_switcher_1/content_4_reg[0]_i_783_n_4
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.307    11.535 r  main_state_switcher_1/content_4[0]_i_628/O
                         net (fo=1, routed)           0.814    12.349    main_state_switcher_1/content_4[0]_i_628_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.856 r  main_state_switcher_1/content_4_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    12.856    main_state_switcher_1/content_4_reg[0]_i_511_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  main_state_switcher_1/content_4_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.970    main_state_switcher_1/content_4_reg[0]_i_409_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  main_state_switcher_1/content_4_reg[0]_i_312/O[1]
                         net (fo=3, routed)           0.814    14.118    main_state_switcher_1/content_4_reg[0]_i_312_n_6
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.303    14.421 r  main_state_switcher_1/content_4[0]_i_414/O
                         net (fo=1, routed)           0.000    14.421    main_state_switcher_1/content_4[0]_i_414_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.001 r  main_state_switcher_1/content_4_reg[0]_i_311/O[2]
                         net (fo=1, routed)           1.021    16.021    main_state_switcher_1/content_4_reg[0]_i_311_n_5
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.302    16.323 r  main_state_switcher_1/content_4[0]_i_180/O
                         net (fo=1, routed)           0.000    16.323    main_state_switcher_1/content_4[0]_i_180_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.699 r  main_state_switcher_1/content_4_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.699    main_state_switcher_1/content_4_reg[0]_i_69_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 f  main_state_switcher_1/content_4_reg[0]_i_302/O[0]
                         net (fo=1, routed)           0.776    17.695    main_state_switcher_1/content_4_reg[0]_i_302_n_7
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.295    17.990 r  main_state_switcher_1/content_4[0]_i_177/O
                         net (fo=1, routed)           0.000    17.990    main_state_switcher_1/content_4[0]_i_177_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.354 r  main_state_switcher_1/content_4_reg[0]_i_68/CO[0]
                         net (fo=44, routed)          1.586    19.940    main_state_switcher_1/content_4_reg[0]_i_68_n_3
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.373    20.313 r  main_state_switcher_1/content_4[0]_i_189/O
                         net (fo=1, routed)           0.000    20.313    main_state_switcher_1/content_4[0]_i_189_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.863 r  main_state_switcher_1/content_4_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.863    main_state_switcher_1/content_4_reg[0]_i_70_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.977 r  main_state_switcher_1/content_4_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.977    main_state_switcher_1/content_4_reg[0]_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.311 f  main_state_switcher_1/content_3_reg[1]_i_29/O[1]
                         net (fo=8, routed)           1.220    22.530    main_state_switcher_1/content_3_reg[1]_i_29_n_6
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.303    22.833 r  main_state_switcher_1/content_4[1]_i_143/O
                         net (fo=1, routed)           0.000    22.833    main_state_switcher_1/content_4[1]_i_143_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.231 r  main_state_switcher_1/content_4_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.001    23.232    main_state_switcher_1/content_4_reg[1]_i_72_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.454 r  main_state_switcher_1/content_4_reg[1]_i_30/O[0]
                         net (fo=3, routed)           0.688    24.142    main_state_switcher_1/content_4_reg[1]_i_30_n_7
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.299    24.441 r  main_state_switcher_1/content_4[1]_i_81/O
                         net (fo=1, routed)           0.624    25.065    main_state_switcher_1/content_4[1]_i_81_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.591 r  main_state_switcher_1/content_4_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.591    main_state_switcher_1/content_4_reg[1]_i_33_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.862 r  main_state_switcher_1/content_4_reg[1]_i_18/CO[0]
                         net (fo=3, routed)           0.827    26.689    main_state_switcher_1/content_4_reg[1]_i_18_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.373    27.062 r  main_state_switcher_1/content_3[1]_i_31/O
                         net (fo=5, routed)           0.939    28.001    main_state_switcher_1/content_3[1]_i_31_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.124    28.125 r  main_state_switcher_1/content_3[2]_i_8/O
                         net (fo=1, routed)           0.452    28.577    main_state_switcher_1/self_clean_minute_0[2]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    28.701 r  main_state_switcher_1/content_3[2]_i_3/O
                         net (fo=1, routed)           1.113    29.814    main_state_switcher_1/content_3[2]_i_3_n_0
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.152    29.966 r  main_state_switcher_1/content_3[2]_i_1/O
                         net (fo=1, routed)           0.000    29.966    main_state_switcher_1/content_3[2]_i_1_n_0
    SLICE_X43Y47         FDSE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.819ns  (logic 10.434ns (34.991%)  route 19.385ns (65.009%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/Q
                         net (fo=43, routed)          4.138     4.594    main_state_switcher_1/self_clean_timer_standard[7]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  main_state_switcher_1/content_6[2]_i_67/O
                         net (fo=1, routed)           0.000     4.718    main_state_switcher_1/content_6[2]_i_67_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.119 r  main_state_switcher_1/content_6_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.119    main_state_switcher_1/content_6_reg[2]_i_56_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  main_state_switcher_1/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.233    main_state_switcher_1/content_4_reg[0]_i_179_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.455 r  main_state_switcher_1/content_4_reg[0]_i_510/O[0]
                         net (fo=33, routed)          2.734     8.189    main_state_switcher_1/total_seconds04_out[12]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.299     8.488 r  main_state_switcher_1/content_4[0]_i_1128/O
                         net (fo=1, routed)           0.652     9.140    main_state_switcher_1/content_4[0]_i_1128_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.690 r  main_state_switcher_1/content_4_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000     9.690    main_state_switcher_1/content_4_reg[0]_i_1025_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  main_state_switcher_1/content_4_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000     9.807    main_state_switcher_1/content_4_reg[0]_i_910_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.122 r  main_state_switcher_1/content_4_reg[0]_i_783/O[3]
                         net (fo=3, routed)           1.106    11.228    main_state_switcher_1/content_4_reg[0]_i_783_n_4
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.307    11.535 r  main_state_switcher_1/content_4[0]_i_628/O
                         net (fo=1, routed)           0.814    12.349    main_state_switcher_1/content_4[0]_i_628_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.856 r  main_state_switcher_1/content_4_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    12.856    main_state_switcher_1/content_4_reg[0]_i_511_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  main_state_switcher_1/content_4_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.970    main_state_switcher_1/content_4_reg[0]_i_409_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  main_state_switcher_1/content_4_reg[0]_i_312/O[1]
                         net (fo=3, routed)           0.814    14.118    main_state_switcher_1/content_4_reg[0]_i_312_n_6
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.303    14.421 r  main_state_switcher_1/content_4[0]_i_414/O
                         net (fo=1, routed)           0.000    14.421    main_state_switcher_1/content_4[0]_i_414_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.001 r  main_state_switcher_1/content_4_reg[0]_i_311/O[2]
                         net (fo=1, routed)           1.021    16.021    main_state_switcher_1/content_4_reg[0]_i_311_n_5
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.302    16.323 r  main_state_switcher_1/content_4[0]_i_180/O
                         net (fo=1, routed)           0.000    16.323    main_state_switcher_1/content_4[0]_i_180_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.699 r  main_state_switcher_1/content_4_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.699    main_state_switcher_1/content_4_reg[0]_i_69_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 f  main_state_switcher_1/content_4_reg[0]_i_302/O[0]
                         net (fo=1, routed)           0.776    17.695    main_state_switcher_1/content_4_reg[0]_i_302_n_7
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.295    17.990 r  main_state_switcher_1/content_4[0]_i_177/O
                         net (fo=1, routed)           0.000    17.990    main_state_switcher_1/content_4[0]_i_177_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.354 r  main_state_switcher_1/content_4_reg[0]_i_68/CO[0]
                         net (fo=44, routed)          1.586    19.940    main_state_switcher_1/content_4_reg[0]_i_68_n_3
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.373    20.313 r  main_state_switcher_1/content_4[0]_i_189/O
                         net (fo=1, routed)           0.000    20.313    main_state_switcher_1/content_4[0]_i_189_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.863 r  main_state_switcher_1/content_4_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.863    main_state_switcher_1/content_4_reg[0]_i_70_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.977 r  main_state_switcher_1/content_4_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.977    main_state_switcher_1/content_4_reg[0]_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.311 f  main_state_switcher_1/content_3_reg[1]_i_29/O[1]
                         net (fo=8, routed)           1.220    22.530    main_state_switcher_1/content_3_reg[1]_i_29_n_6
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.303    22.833 r  main_state_switcher_1/content_4[1]_i_143/O
                         net (fo=1, routed)           0.000    22.833    main_state_switcher_1/content_4[1]_i_143_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.231 r  main_state_switcher_1/content_4_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.001    23.232    main_state_switcher_1/content_4_reg[1]_i_72_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.454 r  main_state_switcher_1/content_4_reg[1]_i_30/O[0]
                         net (fo=3, routed)           0.688    24.142    main_state_switcher_1/content_4_reg[1]_i_30_n_7
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.299    24.441 r  main_state_switcher_1/content_4[1]_i_81/O
                         net (fo=1, routed)           0.624    25.065    main_state_switcher_1/content_4[1]_i_81_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.591 r  main_state_switcher_1/content_4_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.591    main_state_switcher_1/content_4_reg[1]_i_33_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.862 r  main_state_switcher_1/content_4_reg[1]_i_18/CO[0]
                         net (fo=3, routed)           0.827    26.689    main_state_switcher_1/content_4_reg[1]_i_18_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.373    27.062 r  main_state_switcher_1/content_3[1]_i_31/O
                         net (fo=5, routed)           0.838    27.900    main_state_switcher_1/content_3[1]_i_31_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I4_O)        0.124    28.024 r  main_state_switcher_1/content_3[1]_i_12/O
                         net (fo=1, routed)           0.739    28.764    main_state_switcher_1/self_clean_minute_0[1]
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    28.888 r  main_state_switcher_1/content_3[1]_i_5/O
                         net (fo=1, routed)           0.808    29.695    main_state_switcher_1/content_3[1]_i_5_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124    29.819 r  main_state_switcher_1/content_3[1]_i_2/O
                         net (fo=1, routed)           0.000    29.819    main_state_switcher_1/content_3[1]_i_2_n_0
    SLICE_X46Y48         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.533ns  (logic 10.434ns (35.330%)  route 19.099ns (64.670%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/Q
                         net (fo=43, routed)          4.138     4.594    main_state_switcher_1/self_clean_timer_standard[7]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  main_state_switcher_1/content_6[2]_i_67/O
                         net (fo=1, routed)           0.000     4.718    main_state_switcher_1/content_6[2]_i_67_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.119 r  main_state_switcher_1/content_6_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.119    main_state_switcher_1/content_6_reg[2]_i_56_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  main_state_switcher_1/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.233    main_state_switcher_1/content_4_reg[0]_i_179_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.455 r  main_state_switcher_1/content_4_reg[0]_i_510/O[0]
                         net (fo=33, routed)          2.734     8.189    main_state_switcher_1/total_seconds04_out[12]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.299     8.488 r  main_state_switcher_1/content_4[0]_i_1128/O
                         net (fo=1, routed)           0.652     9.140    main_state_switcher_1/content_4[0]_i_1128_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.690 r  main_state_switcher_1/content_4_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000     9.690    main_state_switcher_1/content_4_reg[0]_i_1025_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  main_state_switcher_1/content_4_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000     9.807    main_state_switcher_1/content_4_reg[0]_i_910_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.122 r  main_state_switcher_1/content_4_reg[0]_i_783/O[3]
                         net (fo=3, routed)           1.106    11.228    main_state_switcher_1/content_4_reg[0]_i_783_n_4
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.307    11.535 r  main_state_switcher_1/content_4[0]_i_628/O
                         net (fo=1, routed)           0.814    12.349    main_state_switcher_1/content_4[0]_i_628_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.856 r  main_state_switcher_1/content_4_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    12.856    main_state_switcher_1/content_4_reg[0]_i_511_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  main_state_switcher_1/content_4_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.970    main_state_switcher_1/content_4_reg[0]_i_409_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  main_state_switcher_1/content_4_reg[0]_i_312/O[1]
                         net (fo=3, routed)           0.814    14.118    main_state_switcher_1/content_4_reg[0]_i_312_n_6
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.303    14.421 r  main_state_switcher_1/content_4[0]_i_414/O
                         net (fo=1, routed)           0.000    14.421    main_state_switcher_1/content_4[0]_i_414_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.001 r  main_state_switcher_1/content_4_reg[0]_i_311/O[2]
                         net (fo=1, routed)           1.021    16.021    main_state_switcher_1/content_4_reg[0]_i_311_n_5
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.302    16.323 r  main_state_switcher_1/content_4[0]_i_180/O
                         net (fo=1, routed)           0.000    16.323    main_state_switcher_1/content_4[0]_i_180_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.699 r  main_state_switcher_1/content_4_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.699    main_state_switcher_1/content_4_reg[0]_i_69_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 f  main_state_switcher_1/content_4_reg[0]_i_302/O[0]
                         net (fo=1, routed)           0.776    17.695    main_state_switcher_1/content_4_reg[0]_i_302_n_7
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.295    17.990 r  main_state_switcher_1/content_4[0]_i_177/O
                         net (fo=1, routed)           0.000    17.990    main_state_switcher_1/content_4[0]_i_177_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.354 r  main_state_switcher_1/content_4_reg[0]_i_68/CO[0]
                         net (fo=44, routed)          1.586    19.940    main_state_switcher_1/content_4_reg[0]_i_68_n_3
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.373    20.313 r  main_state_switcher_1/content_4[0]_i_189/O
                         net (fo=1, routed)           0.000    20.313    main_state_switcher_1/content_4[0]_i_189_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.863 r  main_state_switcher_1/content_4_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.863    main_state_switcher_1/content_4_reg[0]_i_70_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.977 r  main_state_switcher_1/content_4_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.977    main_state_switcher_1/content_4_reg[0]_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.311 f  main_state_switcher_1/content_3_reg[1]_i_29/O[1]
                         net (fo=8, routed)           1.220    22.530    main_state_switcher_1/content_3_reg[1]_i_29_n_6
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.303    22.833 r  main_state_switcher_1/content_4[1]_i_143/O
                         net (fo=1, routed)           0.000    22.833    main_state_switcher_1/content_4[1]_i_143_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.231 r  main_state_switcher_1/content_4_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.001    23.232    main_state_switcher_1/content_4_reg[1]_i_72_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.454 r  main_state_switcher_1/content_4_reg[1]_i_30/O[0]
                         net (fo=3, routed)           0.688    24.142    main_state_switcher_1/content_4_reg[1]_i_30_n_7
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.299    24.441 r  main_state_switcher_1/content_4[1]_i_81/O
                         net (fo=1, routed)           0.624    25.065    main_state_switcher_1/content_4[1]_i_81_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.591 r  main_state_switcher_1/content_4_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.591    main_state_switcher_1/content_4_reg[1]_i_33_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.862 r  main_state_switcher_1/content_4_reg[1]_i_18/CO[0]
                         net (fo=3, routed)           0.827    26.689    main_state_switcher_1/content_4_reg[1]_i_18_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.373    27.062 r  main_state_switcher_1/content_3[1]_i_31/O
                         net (fo=5, routed)           1.163    28.225    main_state_switcher_1/content_3[1]_i_31_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    28.349 r  main_state_switcher_1/content_4[2]_i_12/O
                         net (fo=1, routed)           0.309    28.658    main_state_switcher_1/self_clean_minute_1[2]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    28.782 r  main_state_switcher_1/content_4[2]_i_4/O
                         net (fo=1, routed)           0.627    29.409    main_state_switcher_1/content_4[2]_i_4_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I4_O)        0.124    29.533 r  main_state_switcher_1/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    29.533    main_state_switcher_1/content_4[2]_i_1_n_0
    SLICE_X46Y48         FDSE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.298ns  (logic 10.310ns (35.190%)  route 18.988ns (64.810%))
  Logic Levels:           33  (CARRY4=20 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/Q
                         net (fo=43, routed)          4.138     4.594    main_state_switcher_1/self_clean_timer_standard[7]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  main_state_switcher_1/content_6[2]_i_67/O
                         net (fo=1, routed)           0.000     4.718    main_state_switcher_1/content_6[2]_i_67_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.119 r  main_state_switcher_1/content_6_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.119    main_state_switcher_1/content_6_reg[2]_i_56_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  main_state_switcher_1/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.233    main_state_switcher_1/content_4_reg[0]_i_179_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.455 r  main_state_switcher_1/content_4_reg[0]_i_510/O[0]
                         net (fo=33, routed)          2.734     8.189    main_state_switcher_1/total_seconds04_out[12]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.299     8.488 r  main_state_switcher_1/content_4[0]_i_1128/O
                         net (fo=1, routed)           0.652     9.140    main_state_switcher_1/content_4[0]_i_1128_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.690 r  main_state_switcher_1/content_4_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000     9.690    main_state_switcher_1/content_4_reg[0]_i_1025_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  main_state_switcher_1/content_4_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000     9.807    main_state_switcher_1/content_4_reg[0]_i_910_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.122 r  main_state_switcher_1/content_4_reg[0]_i_783/O[3]
                         net (fo=3, routed)           1.106    11.228    main_state_switcher_1/content_4_reg[0]_i_783_n_4
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.307    11.535 r  main_state_switcher_1/content_4[0]_i_628/O
                         net (fo=1, routed)           0.814    12.349    main_state_switcher_1/content_4[0]_i_628_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.856 r  main_state_switcher_1/content_4_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    12.856    main_state_switcher_1/content_4_reg[0]_i_511_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  main_state_switcher_1/content_4_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.970    main_state_switcher_1/content_4_reg[0]_i_409_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  main_state_switcher_1/content_4_reg[0]_i_312/O[1]
                         net (fo=3, routed)           0.814    14.118    main_state_switcher_1/content_4_reg[0]_i_312_n_6
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.303    14.421 r  main_state_switcher_1/content_4[0]_i_414/O
                         net (fo=1, routed)           0.000    14.421    main_state_switcher_1/content_4[0]_i_414_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.001 r  main_state_switcher_1/content_4_reg[0]_i_311/O[2]
                         net (fo=1, routed)           1.021    16.021    main_state_switcher_1/content_4_reg[0]_i_311_n_5
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.302    16.323 r  main_state_switcher_1/content_4[0]_i_180/O
                         net (fo=1, routed)           0.000    16.323    main_state_switcher_1/content_4[0]_i_180_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.699 r  main_state_switcher_1/content_4_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.699    main_state_switcher_1/content_4_reg[0]_i_69_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 f  main_state_switcher_1/content_4_reg[0]_i_302/O[0]
                         net (fo=1, routed)           0.776    17.695    main_state_switcher_1/content_4_reg[0]_i_302_n_7
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.295    17.990 r  main_state_switcher_1/content_4[0]_i_177/O
                         net (fo=1, routed)           0.000    17.990    main_state_switcher_1/content_4[0]_i_177_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.354 r  main_state_switcher_1/content_4_reg[0]_i_68/CO[0]
                         net (fo=44, routed)          1.586    19.940    main_state_switcher_1/content_4_reg[0]_i_68_n_3
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.373    20.313 r  main_state_switcher_1/content_4[0]_i_189/O
                         net (fo=1, routed)           0.000    20.313    main_state_switcher_1/content_4[0]_i_189_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.863 r  main_state_switcher_1/content_4_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.863    main_state_switcher_1/content_4_reg[0]_i_70_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.977 r  main_state_switcher_1/content_4_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.977    main_state_switcher_1/content_4_reg[0]_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.311 f  main_state_switcher_1/content_3_reg[1]_i_29/O[1]
                         net (fo=8, routed)           1.220    22.530    main_state_switcher_1/content_3_reg[1]_i_29_n_6
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.303    22.833 r  main_state_switcher_1/content_4[1]_i_143/O
                         net (fo=1, routed)           0.000    22.833    main_state_switcher_1/content_4[1]_i_143_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.231 r  main_state_switcher_1/content_4_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.001    23.232    main_state_switcher_1/content_4_reg[1]_i_72_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.454 r  main_state_switcher_1/content_4_reg[1]_i_30/O[0]
                         net (fo=3, routed)           0.688    24.142    main_state_switcher_1/content_4_reg[1]_i_30_n_7
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.299    24.441 r  main_state_switcher_1/content_4[1]_i_81/O
                         net (fo=1, routed)           0.624    25.065    main_state_switcher_1/content_4[1]_i_81_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.591 r  main_state_switcher_1/content_4_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.591    main_state_switcher_1/content_4_reg[1]_i_33_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.862 r  main_state_switcher_1/content_4_reg[1]_i_18/CO[0]
                         net (fo=3, routed)           0.674    26.537    main_state_switcher_1/content_4_reg[1]_i_18_n_3
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.373    26.910 r  main_state_switcher_1/content_4[0]_i_17/O
                         net (fo=1, routed)           0.956    27.866    main_state_switcher_1/content_4[0]_i_17_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124    27.990 r  main_state_switcher_1/content_4[0]_i_5/O
                         net (fo=1, routed)           1.184    29.174    main_state_switcher_1/content_4[0]_i_5_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.298 r  main_state_switcher_1/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    29.298    main_state_switcher_1/content_4[0]_i_1_n_0
    SLICE_X45Y48         FDSE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.158ns  (logic 10.434ns (35.784%)  route 18.724ns (64.216%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[7]/Q
                         net (fo=43, routed)          4.138     4.594    main_state_switcher_1/self_clean_timer_standard[7]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  main_state_switcher_1/content_6[2]_i_67/O
                         net (fo=1, routed)           0.000     4.718    main_state_switcher_1/content_6[2]_i_67_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.119 r  main_state_switcher_1/content_6_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.119    main_state_switcher_1/content_6_reg[2]_i_56_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  main_state_switcher_1/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.233    main_state_switcher_1/content_4_reg[0]_i_179_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.455 r  main_state_switcher_1/content_4_reg[0]_i_510/O[0]
                         net (fo=33, routed)          2.734     8.189    main_state_switcher_1/total_seconds04_out[12]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.299     8.488 r  main_state_switcher_1/content_4[0]_i_1128/O
                         net (fo=1, routed)           0.652     9.140    main_state_switcher_1/content_4[0]_i_1128_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.690 r  main_state_switcher_1/content_4_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000     9.690    main_state_switcher_1/content_4_reg[0]_i_1025_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  main_state_switcher_1/content_4_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000     9.807    main_state_switcher_1/content_4_reg[0]_i_910_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.122 r  main_state_switcher_1/content_4_reg[0]_i_783/O[3]
                         net (fo=3, routed)           1.106    11.228    main_state_switcher_1/content_4_reg[0]_i_783_n_4
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.307    11.535 r  main_state_switcher_1/content_4[0]_i_628/O
                         net (fo=1, routed)           0.814    12.349    main_state_switcher_1/content_4[0]_i_628_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.856 r  main_state_switcher_1/content_4_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    12.856    main_state_switcher_1/content_4_reg[0]_i_511_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  main_state_switcher_1/content_4_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    12.970    main_state_switcher_1/content_4_reg[0]_i_409_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  main_state_switcher_1/content_4_reg[0]_i_312/O[1]
                         net (fo=3, routed)           0.814    14.118    main_state_switcher_1/content_4_reg[0]_i_312_n_6
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.303    14.421 r  main_state_switcher_1/content_4[0]_i_414/O
                         net (fo=1, routed)           0.000    14.421    main_state_switcher_1/content_4[0]_i_414_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.001 r  main_state_switcher_1/content_4_reg[0]_i_311/O[2]
                         net (fo=1, routed)           1.021    16.021    main_state_switcher_1/content_4_reg[0]_i_311_n_5
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.302    16.323 r  main_state_switcher_1/content_4[0]_i_180/O
                         net (fo=1, routed)           0.000    16.323    main_state_switcher_1/content_4[0]_i_180_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.699 r  main_state_switcher_1/content_4_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.699    main_state_switcher_1/content_4_reg[0]_i_69_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 f  main_state_switcher_1/content_4_reg[0]_i_302/O[0]
                         net (fo=1, routed)           0.776    17.695    main_state_switcher_1/content_4_reg[0]_i_302_n_7
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.295    17.990 r  main_state_switcher_1/content_4[0]_i_177/O
                         net (fo=1, routed)           0.000    17.990    main_state_switcher_1/content_4[0]_i_177_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.354 r  main_state_switcher_1/content_4_reg[0]_i_68/CO[0]
                         net (fo=44, routed)          1.586    19.940    main_state_switcher_1/content_4_reg[0]_i_68_n_3
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.373    20.313 r  main_state_switcher_1/content_4[0]_i_189/O
                         net (fo=1, routed)           0.000    20.313    main_state_switcher_1/content_4[0]_i_189_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.863 r  main_state_switcher_1/content_4_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.863    main_state_switcher_1/content_4_reg[0]_i_70_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.977 r  main_state_switcher_1/content_4_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.977    main_state_switcher_1/content_4_reg[0]_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.311 f  main_state_switcher_1/content_3_reg[1]_i_29/O[1]
                         net (fo=8, routed)           1.220    22.530    main_state_switcher_1/content_3_reg[1]_i_29_n_6
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.303    22.833 r  main_state_switcher_1/content_4[1]_i_143/O
                         net (fo=1, routed)           0.000    22.833    main_state_switcher_1/content_4[1]_i_143_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.231 r  main_state_switcher_1/content_4_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.001    23.232    main_state_switcher_1/content_4_reg[1]_i_72_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.454 r  main_state_switcher_1/content_4_reg[1]_i_30/O[0]
                         net (fo=3, routed)           0.688    24.142    main_state_switcher_1/content_4_reg[1]_i_30_n_7
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.299    24.441 r  main_state_switcher_1/content_4[1]_i_81/O
                         net (fo=1, routed)           0.624    25.065    main_state_switcher_1/content_4[1]_i_81_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.591 r  main_state_switcher_1/content_4_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.591    main_state_switcher_1/content_4_reg[1]_i_33_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.862 r  main_state_switcher_1/content_4_reg[1]_i_18/CO[0]
                         net (fo=3, routed)           0.827    26.689    main_state_switcher_1/content_4_reg[1]_i_18_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.373    27.062 r  main_state_switcher_1/content_3[1]_i_31/O
                         net (fo=5, routed)           0.515    27.577    main_state_switcher_1/content_3[1]_i_31_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.701 r  main_state_switcher_1/content_3[0]_i_13/O
                         net (fo=2, routed)           0.298    27.999    main_state_switcher_1/self_clean_minute_0[0]
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    28.123 r  main_state_switcher_1/content_3[0]_i_4/O
                         net (fo=1, routed)           0.911    29.034    main_state_switcher_1/content_3[0]_i_4_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I4_O)        0.124    29.158 r  main_state_switcher_1/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    29.158    main_state_switcher_1/content_3[0]_i_1_n_0
    SLICE_X47Y48         FDSE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.494ns  (logic 8.961ns (36.584%)  route 15.533ns (63.416%))
  Logic Levels:           29  (CARRY4=16 FDCE=1 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[7]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/total_working_time_standard_reg[7]/Q
                         net (fo=46, routed)          2.736     3.192    main_state_switcher_1/total_working_time_standard[7]
    SLICE_X61Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.316 r  main_state_switcher_1/content_3[1]_i_320/O
                         net (fo=2, routed)           0.960     4.277    main_state_switcher_1/content_3[1]_i_320_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  main_state_switcher_1/content_7_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000     4.784    main_state_switcher_1/content_7_reg[0]_i_186_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.118 r  main_state_switcher_1/content_7_reg[0]_i_159/O[1]
                         net (fo=3, routed)           0.822     5.940    main_state_switcher_1/content_7_reg[0]_i_159_n_6
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.303     6.243 r  main_state_switcher_1/content_7[0]_i_151/O
                         net (fo=1, routed)           0.784     7.027    main_state_switcher_1/content_7[0]_i_151_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.425 r  main_state_switcher_1/content_7_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.425    main_state_switcher_1/content_7_reg[0]_i_129_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  main_state_switcher_1/content_7_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.001     7.540    main_state_switcher_1/content_7_reg[0]_i_105_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.874 r  main_state_switcher_1/content_7_reg[0]_i_83/O[1]
                         net (fo=3, routed)           0.985     8.859    main_state_switcher_1/content_7_reg[0]_i_83_n_6
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.162 r  main_state_switcher_1/content_7[0]_i_110/O
                         net (fo=1, routed)           0.000     9.162    main_state_switcher_1/content_7[0]_i_110_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.742 r  main_state_switcher_1/content_7_reg[0]_i_82/O[2]
                         net (fo=1, routed)           1.075    10.817    main_state_switcher_1/content_7_reg[0]_i_82_n_5
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.302    11.119 r  main_state_switcher_1/content_7[0]_i_47/O
                         net (fo=1, routed)           0.000    11.119    main_state_switcher_1/content_7[0]_i_47_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.495 r  main_state_switcher_1/content_7_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.495    main_state_switcher_1/content_7_reg[0]_i_23_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.714 f  main_state_switcher_1/content_7_reg[0]_i_77/O[0]
                         net (fo=1, routed)           0.999    12.713    main_state_switcher_1/content_7_reg[0]_i_77_n_7
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.295    13.008 r  main_state_switcher_1/content_7[0]_i_45/O
                         net (fo=1, routed)           0.000    13.008    main_state_switcher_1/content_7[0]_i_45_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    13.372 r  main_state_switcher_1/content_7_reg[0]_i_22/CO[0]
                         net (fo=44, routed)          1.323    14.695    main_state_switcher_1/content_7_reg[0]_i_22_n_3
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.367    15.062 r  main_state_switcher_1/content_7[0]_i_55/O
                         net (fo=1, routed)           0.000    15.062    main_state_switcher_1/content_7[0]_i_55_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  main_state_switcher_1/content_7_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.460    main_state_switcher_1/content_7_reg[0]_i_24_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  main_state_switcher_1/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.574    main_state_switcher_1/content_7_reg[0]_i_9_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.908 f  main_state_switcher_1/content_6_reg[2]_i_18/O[1]
                         net (fo=9, routed)           1.003    16.911    main_state_switcher_1/content_6_reg[2]_i_18_n_6
    SLICE_X54Y44         LUT1 (Prop_lut1_I0_O)        0.303    17.214 r  main_state_switcher_1/content_7[0]_i_102/O
                         net (fo=1, routed)           0.000    17.214    main_state_switcher_1/content_7[0]_i_102_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.594 r  main_state_switcher_1/content_7_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.594    main_state_switcher_1/content_7_reg[0]_i_69_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.813 r  main_state_switcher_1/content_7_reg[0]_i_40/O[0]
                         net (fo=3, routed)           1.010    18.823    main_state_switcher_1/content_7_reg[0]_i_40_n_7
    SLICE_X52Y44         LUT4 (Prop_lut4_I0_O)        0.295    19.118 r  main_state_switcher_1/content_7[0]_i_63/O
                         net (fo=1, routed)           0.330    19.448    main_state_switcher_1/content_7[0]_i_63_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.974 r  main_state_switcher_1/content_7_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.974    main_state_switcher_1/content_7_reg[0]_i_37_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.245 r  main_state_switcher_1/content_7_reg[0]_i_19/CO[0]
                         net (fo=2, routed)           0.673    20.918    main_state_switcher_1/content_7_reg[0]_i_19_n_3
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.373    21.291 r  main_state_switcher_1/content_6[2]_i_20/O
                         net (fo=6, routed)           1.150    22.440    main_state_switcher_1/content_6[2]_i_20_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.564 r  main_state_switcher_1/content_6[1]_i_11/O
                         net (fo=1, routed)           0.522    23.086    main_state_switcher_1/total_working_standard_edit_minute_0[1]
    SLICE_X48Y44         LUT5 (Prop_lut5_I0_O)        0.124    23.210 r  main_state_switcher_1/content_6[1]_i_4/O
                         net (fo=1, routed)           1.160    24.370    main_state_switcher_1/content_6[1]_i_4_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I3_O)        0.124    24.494 r  main_state_switcher_1/content_6[1]_i_1/O
                         net (fo=1, routed)           0.000    24.494    main_state_switcher_1/content_6[1]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  main_state_switcher_1/content_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.445ns  (logic 8.961ns (36.658%)  route 15.484ns (63.342%))
  Logic Levels:           29  (CARRY4=16 FDCE=1 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[7]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/total_working_time_standard_reg[7]/Q
                         net (fo=46, routed)          2.736     3.192    main_state_switcher_1/total_working_time_standard[7]
    SLICE_X61Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.316 r  main_state_switcher_1/content_3[1]_i_320/O
                         net (fo=2, routed)           0.960     4.277    main_state_switcher_1/content_3[1]_i_320_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  main_state_switcher_1/content_7_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000     4.784    main_state_switcher_1/content_7_reg[0]_i_186_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.118 r  main_state_switcher_1/content_7_reg[0]_i_159/O[1]
                         net (fo=3, routed)           0.822     5.940    main_state_switcher_1/content_7_reg[0]_i_159_n_6
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.303     6.243 r  main_state_switcher_1/content_7[0]_i_151/O
                         net (fo=1, routed)           0.784     7.027    main_state_switcher_1/content_7[0]_i_151_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.425 r  main_state_switcher_1/content_7_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.425    main_state_switcher_1/content_7_reg[0]_i_129_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  main_state_switcher_1/content_7_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.001     7.540    main_state_switcher_1/content_7_reg[0]_i_105_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.874 r  main_state_switcher_1/content_7_reg[0]_i_83/O[1]
                         net (fo=3, routed)           0.985     8.859    main_state_switcher_1/content_7_reg[0]_i_83_n_6
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.162 r  main_state_switcher_1/content_7[0]_i_110/O
                         net (fo=1, routed)           0.000     9.162    main_state_switcher_1/content_7[0]_i_110_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.742 r  main_state_switcher_1/content_7_reg[0]_i_82/O[2]
                         net (fo=1, routed)           1.075    10.817    main_state_switcher_1/content_7_reg[0]_i_82_n_5
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.302    11.119 r  main_state_switcher_1/content_7[0]_i_47/O
                         net (fo=1, routed)           0.000    11.119    main_state_switcher_1/content_7[0]_i_47_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.495 r  main_state_switcher_1/content_7_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.495    main_state_switcher_1/content_7_reg[0]_i_23_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.714 f  main_state_switcher_1/content_7_reg[0]_i_77/O[0]
                         net (fo=1, routed)           0.999    12.713    main_state_switcher_1/content_7_reg[0]_i_77_n_7
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.295    13.008 r  main_state_switcher_1/content_7[0]_i_45/O
                         net (fo=1, routed)           0.000    13.008    main_state_switcher_1/content_7[0]_i_45_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    13.372 r  main_state_switcher_1/content_7_reg[0]_i_22/CO[0]
                         net (fo=44, routed)          1.323    14.695    main_state_switcher_1/content_7_reg[0]_i_22_n_3
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.367    15.062 r  main_state_switcher_1/content_7[0]_i_55/O
                         net (fo=1, routed)           0.000    15.062    main_state_switcher_1/content_7[0]_i_55_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  main_state_switcher_1/content_7_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.460    main_state_switcher_1/content_7_reg[0]_i_24_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  main_state_switcher_1/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.574    main_state_switcher_1/content_7_reg[0]_i_9_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.908 f  main_state_switcher_1/content_6_reg[2]_i_18/O[1]
                         net (fo=9, routed)           1.003    16.911    main_state_switcher_1/content_6_reg[2]_i_18_n_6
    SLICE_X54Y44         LUT1 (Prop_lut1_I0_O)        0.303    17.214 r  main_state_switcher_1/content_7[0]_i_102/O
                         net (fo=1, routed)           0.000    17.214    main_state_switcher_1/content_7[0]_i_102_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.594 r  main_state_switcher_1/content_7_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.594    main_state_switcher_1/content_7_reg[0]_i_69_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.813 r  main_state_switcher_1/content_7_reg[0]_i_40/O[0]
                         net (fo=3, routed)           1.010    18.823    main_state_switcher_1/content_7_reg[0]_i_40_n_7
    SLICE_X52Y44         LUT4 (Prop_lut4_I0_O)        0.295    19.118 r  main_state_switcher_1/content_7[0]_i_63/O
                         net (fo=1, routed)           0.330    19.448    main_state_switcher_1/content_7[0]_i_63_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.974 r  main_state_switcher_1/content_7_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.974    main_state_switcher_1/content_7_reg[0]_i_37_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.245 r  main_state_switcher_1/content_7_reg[0]_i_19/CO[0]
                         net (fo=2, routed)           0.673    20.918    main_state_switcher_1/content_7_reg[0]_i_19_n_3
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.373    21.291 r  main_state_switcher_1/content_6[2]_i_20/O
                         net (fo=6, routed)           0.915    22.205    main_state_switcher_1/content_6[2]_i_20_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.329 r  main_state_switcher_1/content_6[0]_i_11/O
                         net (fo=1, routed)           1.204    23.533    main_state_switcher_1/total_working_standard_edit_minute_0[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    23.657 r  main_state_switcher_1/content_6[0]_i_4/O
                         net (fo=1, routed)           0.664    24.321    main_state_switcher_1/content_6[0]_i_4_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.445 r  main_state_switcher_1/content_6[0]_i_1/O
                         net (fo=1, routed)           0.000    24.445    main_state_switcher_1/content_6[0]_i_1_n_0
    SLICE_X38Y46         FDSE                                         r  main_state_switcher_1/content_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_7_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.415ns  (logic 8.961ns (36.703%)  route 15.454ns (63.297%))
  Logic Levels:           29  (CARRY4=16 FDCE=1 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[7]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/total_working_time_standard_reg[7]/Q
                         net (fo=46, routed)          2.736     3.192    main_state_switcher_1/total_working_time_standard[7]
    SLICE_X61Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.316 r  main_state_switcher_1/content_3[1]_i_320/O
                         net (fo=2, routed)           0.960     4.277    main_state_switcher_1/content_3[1]_i_320_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  main_state_switcher_1/content_7_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000     4.784    main_state_switcher_1/content_7_reg[0]_i_186_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.118 r  main_state_switcher_1/content_7_reg[0]_i_159/O[1]
                         net (fo=3, routed)           0.822     5.940    main_state_switcher_1/content_7_reg[0]_i_159_n_6
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.303     6.243 r  main_state_switcher_1/content_7[0]_i_151/O
                         net (fo=1, routed)           0.784     7.027    main_state_switcher_1/content_7[0]_i_151_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.425 r  main_state_switcher_1/content_7_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.425    main_state_switcher_1/content_7_reg[0]_i_129_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  main_state_switcher_1/content_7_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.001     7.540    main_state_switcher_1/content_7_reg[0]_i_105_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.874 r  main_state_switcher_1/content_7_reg[0]_i_83/O[1]
                         net (fo=3, routed)           0.985     8.859    main_state_switcher_1/content_7_reg[0]_i_83_n_6
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.162 r  main_state_switcher_1/content_7[0]_i_110/O
                         net (fo=1, routed)           0.000     9.162    main_state_switcher_1/content_7[0]_i_110_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.742 r  main_state_switcher_1/content_7_reg[0]_i_82/O[2]
                         net (fo=1, routed)           1.075    10.817    main_state_switcher_1/content_7_reg[0]_i_82_n_5
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.302    11.119 r  main_state_switcher_1/content_7[0]_i_47/O
                         net (fo=1, routed)           0.000    11.119    main_state_switcher_1/content_7[0]_i_47_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.495 r  main_state_switcher_1/content_7_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.495    main_state_switcher_1/content_7_reg[0]_i_23_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.714 f  main_state_switcher_1/content_7_reg[0]_i_77/O[0]
                         net (fo=1, routed)           0.999    12.713    main_state_switcher_1/content_7_reg[0]_i_77_n_7
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.295    13.008 r  main_state_switcher_1/content_7[0]_i_45/O
                         net (fo=1, routed)           0.000    13.008    main_state_switcher_1/content_7[0]_i_45_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    13.372 r  main_state_switcher_1/content_7_reg[0]_i_22/CO[0]
                         net (fo=44, routed)          1.323    14.695    main_state_switcher_1/content_7_reg[0]_i_22_n_3
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.367    15.062 r  main_state_switcher_1/content_7[0]_i_55/O
                         net (fo=1, routed)           0.000    15.062    main_state_switcher_1/content_7[0]_i_55_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  main_state_switcher_1/content_7_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.460    main_state_switcher_1/content_7_reg[0]_i_24_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  main_state_switcher_1/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.574    main_state_switcher_1/content_7_reg[0]_i_9_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.908 f  main_state_switcher_1/content_6_reg[2]_i_18/O[1]
                         net (fo=9, routed)           1.003    16.911    main_state_switcher_1/content_6_reg[2]_i_18_n_6
    SLICE_X54Y44         LUT1 (Prop_lut1_I0_O)        0.303    17.214 r  main_state_switcher_1/content_7[0]_i_102/O
                         net (fo=1, routed)           0.000    17.214    main_state_switcher_1/content_7[0]_i_102_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.594 r  main_state_switcher_1/content_7_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.594    main_state_switcher_1/content_7_reg[0]_i_69_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.813 r  main_state_switcher_1/content_7_reg[0]_i_40/O[0]
                         net (fo=3, routed)           1.010    18.823    main_state_switcher_1/content_7_reg[0]_i_40_n_7
    SLICE_X52Y44         LUT4 (Prop_lut4_I0_O)        0.295    19.118 r  main_state_switcher_1/content_7[0]_i_63/O
                         net (fo=1, routed)           0.330    19.448    main_state_switcher_1/content_7[0]_i_63_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.974 r  main_state_switcher_1/content_7_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.974    main_state_switcher_1/content_7_reg[0]_i_37_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.245 r  main_state_switcher_1/content_7_reg[0]_i_19/CO[0]
                         net (fo=2, routed)           0.673    20.918    main_state_switcher_1/content_7_reg[0]_i_19_n_3
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.373    21.291 r  main_state_switcher_1/content_6[2]_i_20/O
                         net (fo=6, routed)           0.638    21.928    main_state_switcher_1/content_6[2]_i_20_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I1_O)        0.124    22.052 r  main_state_switcher_1/content_7[1]_i_11/O
                         net (fo=1, routed)           1.167    23.220    main_state_switcher_1/total_working_standard_edit_minute_1[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.344 r  main_state_switcher_1/content_7[1]_i_4/O
                         net (fo=1, routed)           0.947    24.291    main_state_switcher_1/content_7[1]_i_4_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.124    24.415 r  main_state_switcher_1/content_7[1]_i_1/O
                         net (fo=1, routed)           0.000    24.415    main_state_switcher_1/content_7[1]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  main_state_switcher_1/content_7_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_next_reg[9]/C
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/total_working_time_standard_next_reg[9]/Q
                         net (fo=2, routed)           0.097     0.238    main_state_switcher_1/total_working_time_standard_next_reg_n_0_[9]
    SLICE_X63Y42         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_next_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.310%)  route 0.109ns (43.690%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_next_reg[19]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/total_working_time_standard_next_reg[19]/Q
                         net (fo=2, routed)           0.109     0.250    main_state_switcher_1/total_working_time_standard_next_reg_n_0_[19]
    SLICE_X65Y43         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.311%)  route 0.114ns (44.689%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[16]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[16]/Q
                         net (fo=2, routed)           0.114     0.255    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[16]
    SLICE_X47Y23         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[9]/C
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[9]/Q
                         net (fo=2, routed)           0.115     0.256    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[9]
    SLICE_X47Y22         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.256%)  route 0.124ns (46.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[1]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[1]/Q
                         net (fo=2, routed)           0.124     0.265    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[1]
    SLICE_X45Y21         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[9]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/level_3_timer_standard_next_reg[9]/Q
                         net (fo=2, routed)           0.124     0.265    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[9]
    SLICE_X49Y33         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.055%)  route 0.125ns (46.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[3]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[3]/Q
                         net (fo=2, routed)           0.125     0.266    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[3]
    SLICE_X45Y21         FDPE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.051%)  route 0.125ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[2]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[2]
    SLICE_X45Y21         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.906%)  route 0.126ns (47.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[0]
    SLICE_X45Y21         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[27]/C
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/level_3_timer_standard_next_reg[27]/Q
                         net (fo=2, routed)           0.128     0.269    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[27]
    SLICE_X51Y38         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[27]/D
  -------------------------------------------------------------------    -------------------





