m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a/simulation
Eafe_rx_sm
Z0 w1504380945
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/simulation
Z6 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/AFE_RX_SM.vhd
Z7 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/AFE_RX_SM.vhd
l0
L34
VR8d9`F^M[i57<LFhbEKGU2
!s100 =n4h@QoO=Rc;P]S]TmFMm0
Z8 OW;C;10.5c;63
33
Z9 !s110 1504901136
!i10b 1
Z10 !s108 1504901136.000000
Z11 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/AFE_RX_SM.vhd|
Z12 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/AFE_RX_SM.vhd|
!i113 1
Z13 o-2008 -explicit -work presynth -O0
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
R4
Z15 DEx4 work 9 afe_rx_sm 0 22 R8d9`F^M[i57<LFhbEKGU2
l80
L58
VQTe1fnHBm4UANhE8i7h3i2
!s100 YKh==nhZHhIm9cMNcegkQ2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eclk_gen
Z16 w1498587153
R2
R3
R4
R5
Z17 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd
Z18 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd
l0
L5
Vm3KmMC03Ui^LX7dTc8Am:0
!s100 TV:NWKJRE3m4P0WUjKKgN1
R8
33
Z19 !s110 1504901138
!i10b 1
Z20 !s108 1504901137.000000
Z21 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd|
Z22 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd|
!i113 1
R13
R14
Abehave
R2
R3
R4
DEx4 work 7 clk_gen 0 22 m3KmMC03Ui^LX7dTc8Am:0
l14
L11
V@^oV7nY;B04VIILWMF?oX1
!s100 T@OO_dfA07HeV5=cETY0d2
R8
33
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
vCLK_GEN
Z23 !s110 1472670390
!i10b 1
!s100 [dUW6HR^gzgWjTm?CcT8`0
IGoToa9>kEh]B[2TEKo[NM0
Z24 V`JN@9S9cnhjKRR_L]QIcM3
Z25 dC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/simulation
w1469368654
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
L0 2
Z26 OW;L;10.3c;59
r1
!s85 0
31
!s108 1472670390.913000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s90 -reportprogress|300|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s101 -O0
!i113 1
Z27 o-work presynth -O0
Z28 !s92 +incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1 +incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1 +incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB -work presynth -O0
n@c@l@k_@g@e@n
Ecommsfpga_top
Z29 w1504899274
R1
R2
R3
R4
R5
Z30 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CommsFPGA_top.vhd
Z31 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CommsFPGA_top.vhd
l0
L75
VPNb27Mc@An`4]I`bk`_7C2
!s100 hMoH;Pfajo]=YiOFZGI0<2
R8
33
Z32 !s110 1504901137
!i10b 1
R20
Z33 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CommsFPGA_top.vhd|
Z34 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CommsFPGA_top.vhd|
!i113 1
R13
R14
Abehavioral
Z35 DEx4 work 14 manchesdecoder 0 22 I82_La4CnOoFo4:=6b8_o1
Z36 DEx4 work 14 manchesencoder 0 22 BX;inc3@eVQ5W_L3P9HAz0
Z37 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z38 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
Z39 DEx4 work 5 fifos 0 22 kk^6BFem15dzY2e1fCUFH0
Z40 DEx4 work 5 up_if 0 22 Mg18R7zQmQm:iD3>b=SYU3
Z41 DEx4 work 11 tridebounce 0 22 LIQ?K;K2aRO9MK8NK]Hjh2
R1
R2
R3
R4
Z42 DEx4 work 13 commsfpga_top 0 22 PNb27Mc@An`4]I`bk`_7C2
l181
L111
VGhg2ZgMCbj[?T]GShT4]d2
!s100 0S1fImFY<K0645`=PmVWO0
R8
33
R32
!i10b 1
R20
R33
R34
!i113 1
R13
R14
Ecoreconfigp
Z43 w1497640216
Z44 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R5
Z45 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vhdl/core/coreconfigp.vhd
Z46 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vhdl/core/coreconfigp.vhd
l0
L26
VA?DZ5odJMejm1[^Rl5]L83
!s100 aljXWaWaTg<??iiX2WKZ=1
R8
33
Z47 !s110 1504901133
!i10b 1
Z48 !s108 1504901133.000000
Z49 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vhdl/core/coreconfigp.vhd|
Z50 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vhdl/core/coreconfigp.vhd|
!i113 1
R13
R14
Artl
R44
R3
R4
DEx4 work 11 coreconfigp 0 22 A?DZ5odJMejm1[^Rl5]L83
l257
L173
V`ifY^3EI?j1bee]DlaG9O1
!s100 c[TgVZkMSg]HcQjJ==2@T2
R8
33
R47
!i10b 1
R48
R49
R50
!i113 1
R13
R14
vCoreConfigP
!s110 1472670388
!i10b 1
!s100 bXXKDg[LOIel?XPEgJ`M53
IJzFec0fMAFSZB_RjMe7nH2
R24
R25
Z51 w1469896664
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v
L0 22
R26
r1
!s85 0
31
!s108 1472670388.854000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v|
!s90 -reportprogress|300|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v|
!s101 -O0
!i113 1
R27
n@core@config@p
Ecoreresetp
R43
R44
R3
R4
R5
Z52 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd
Z53 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd
l0
L27
V@Gon^X>@0F_TN4PRfa?g:2
!s100 YLjeP@<^Y3b;=bmggndLD0
R8
33
R47
!i10b 1
R48
Z54 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd|
Z55 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd|
!i113 1
R13
R14
Artl
R44
R3
R4
DEx4 work 10 coreresetp 0 22 @Gon^X>@0F_TN4PRfa?g:2
l470
L195
V5k8^1V8QelGcb55Un<a1D2
!s100 [T8^0JV<MYVmgglWm8L>O1
R8
33
R47
!i10b 1
R48
R54
R55
!i113 1
R13
R14
vCoreResetP
Z56 !s110 1472670389
!i10b 1
!s100 OD5Fn3EVhTWEeGkUMzYHQ0
Iz3m@G^?XDz?4YBWNHm[WI2
R24
R25
R51
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v
L0 23
R26
r1
!s85 0
31
!s108 1472670389.416000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v|
!s90 -reportprogress|300|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v|
!s101 -O0
!i113 1
R27
n@core@reset@p
Ecoreresetp_pcie_hotreset
R43
R44
R3
R4
R5
Z57 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd
Z58 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd
l0
L35
Vc050Qi4FD>0:4hQPk:d`X1
!s100 XF0Tgl^VT9oYCFQ<V77WM0
R8
33
R47
!i10b 1
R48
Z59 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd|
Z60 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd|
!i113 1
R13
R14
Artl
R44
R3
R4
DEx4 work 24 coreresetp_pcie_hotreset 0 22 c050Qi4FD>0:4hQPk:d`X1
l91
L47
VhM6[S8GH<e?6_BJj_[5BN3
!s100 `VhK9LD<d^d41F`l1z7eG3
R8
33
R47
!i10b 1
R48
R59
R60
!i113 1
R13
R14
Ecrc16_generator
Z61 w1503425414
R3
R4
R5
Z62 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CRC16_Generator.vhd
Z63 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CRC16_Generator.vhd
l0
L43
VH=1UHJoNL2d6PMjcEk2NF1
!s100 c1VG3?jm`^B[a2;L8L:LF3
R8
33
R9
!i10b 1
R10
Z64 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CRC16_Generator.vhd|
Z65 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/CRC16_Generator.vhd|
!i113 1
R13
R14
Aimp_crc
R3
R4
Z66 DEx4 work 15 crc16_generator 0 22 H=1UHJoNL2d6PMjcEk2NF1
l57
L54
V^b_Fg4RlCOjRk5G8V5SIm1
!s100 >iYZQWeiLekO6IjO:6=Lh0
R8
33
R9
!i10b 1
R10
R64
R65
!i113 1
R13
R14
Edebounce
Z67 w1490122720
R1
R2
R3
R4
R5
Z68 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Debounce.vhd
Z69 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Debounce.vhd
l0
L22
Vd@Ni_QKN4@F4WFQb8A1zo3
!s100 WaCR3VFV?>o_;8a`^MQ950
R8
33
R32
!i10b 1
R20
Z70 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Debounce.vhd|
Z71 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Debounce.vhd|
!i113 1
R13
R14
Abehavioral
R1
R2
R3
R4
Z72 DEx4 work 8 debounce 0 22 d@Ni_QKN4@F4WFQb8A1zo3
l42
L32
Vek_c1Zla?N[RUW:_60_Hj2
!s100 1lXRdT2WR:R12]KRGhzNN1
R8
33
R32
!i10b 1
R20
R70
R71
!i113 1
R13
R14
Efifo_2kx8
Z73 w1491486885
R3
R4
R5
Z74 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_2Kx8/FIFO_2Kx8.vhd
Z75 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_2Kx8/FIFO_2Kx8.vhd
l0
L19
VeWzVdiFo[HT06K^2Lm7SV0
!s100 FQOJC=FgB0f8:i:VUXVoo1
R8
33
Z76 !s110 1504901135
!i10b 1
Z77 !s108 1504901135.000000
Z78 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_2Kx8/FIFO_2Kx8.vhd|
Z79 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_2Kx8/FIFO_2Kx8.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z80 DEx4 work 9 fifo_2kx8 0 22 eWzVdiFo[HT06K^2Lm7SV0
l133
L42
VE6z0Mc5RaA8;F?[4nhV^z0
!s100 7jXf`i6lRB^Qz11m`Th7_3
R8
33
R76
!i10b 1
R77
R78
R79
!i113 1
R13
R14
Efifo_8kx9
Z81 w1503057103
R3
R4
R5
Z82 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_8Kx9/FIFO_8Kx9.vhd
Z83 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_8Kx9/FIFO_8Kx9.vhd
l0
L19
VPeIDY2ZQXFn<k=QkW7H2]1
!s100 O^4=:VE9f5I42P^6Y1YSM0
R8
33
R9
!i10b 1
R10
Z84 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_8Kx9/FIFO_8Kx9.vhd|
Z85 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/FIFO_8Kx9/FIFO_8Kx9.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z86 DEx4 work 9 fifo_8kx9 0 22 PeIDY2ZQXFn<k=QkW7H2]1
l133
L42
VJONE0D44?g>oEg6Bko?GB2
!s100 <86X[e[fMOe0mUZXRV6e82
R8
33
R9
!i10b 1
R10
R84
R85
!i113 1
R13
R14
Efifos
Z87 w1504367257
R37
R38
R1
R2
R3
R4
R5
Z88 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/FIFOs.vhd
Z89 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/FIFOs.vhd
l0
L48
Vkk^6BFem15dzY2e1fCUFH0
!s100 ;DCd`R9?40IL@JH4?<AL22
R8
33
R9
!i10b 1
R10
Z90 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/FIFOs.vhd|
Z91 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/FIFOs.vhd|
!i113 1
R13
R14
Abehavioral
R86
R80
R37
R38
R1
R2
R3
R4
R39
l112
L83
Vn:mQM7:?5OT`=SWMnY0Pj1
!s100 zhfEALecfZjR:AkZ^WkSh2
R8
33
R9
!i10b 1
R10
R90
R91
!i113 1
R13
R14
Efull_tb
Z92 w1472994990
R3
R4
Z93 dC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/simulation
Z94 8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/component/work/FULL_TB/FULL_TB.vhd
Z95 FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/component/work/FULL_TB/FULL_TB.vhd
l0
L17
VI6gCiB3MFOn5?mOIz83[@1
!s100 S^Y=5l4E?2A3OYGjC<l@:0
Z96 OW;C;10.3c;59
31
Z97 !s110 1473013771
!i10b 1
Z98 !s108 1473013771.492000
Z99 !s90 -reportprogress|300|-93|-explicit|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/component/work/FULL_TB/FULL_TB.vhd|
Z100 !s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/component/work/FULL_TB/FULL_TB.vhd|
!i113 1
Z101 o-93 -explicit -work presynth -O0
Artl
R3
R4
DEx4 work 7 full_tb 0 22 I6gCiB3MFOn5?mOIz83[@1
l161
L33
VQJkd?OL8`7G0YobnB<VaH1
!s100 G0^3boSV`Ve[g=ohMUzgD2
R96
31
R97
!i10b 1
R98
R99
R100
!i113 1
R101
vFULL_TB
Z102 !s110 1472670391
!i10b 1
!s100 0?G`d:2o<ZbVU3z@F>ic00
I[aAWEf5HG;HTVOUM0i8]E0
R24
R25
w1472670217
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB/FULL_TB.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB/FULL_TB.v
L0 9
R26
r1
!s85 0
31
!s108 1472670391.397000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB/FULL_TB.v|
!s90 -reportprogress|300|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB/FULL_TB.v|
!s101 -O0
!i113 1
R27
R28
n@f@u@l@l_@t@b
Eidlelinedetector
Z103 w1504352902
R1
R2
R3
R4
R5
Z104 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/IdleLineDetector.vhd
Z105 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/IdleLineDetector.vhd
l0
L39
VdoUHMWQAc6d4dZgE;Bh3e3
!s100 DB5dB;mG;FQJ=PgLRWE_^1
R8
33
R9
!i10b 1
R10
Z106 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/IdleLineDetector.vhd|
Z107 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/IdleLineDetector.vhd|
!i113 1
R13
R14
Abehavioral
R1
R2
R3
R4
Z108 DEx4 work 16 idlelinedetector 0 22 doUHMWQAc6d4dZgE;Bh3e3
l67
L53
V8ib99;7Ib_;>Z7EPg_LCl2
!s100 ]VzR5oB7IhihaDO7@aY?21
R8
33
R9
!i10b 1
R10
R106
R107
!i113 1
R13
R14
Einterrupts
Z109 w1503686137
R37
R38
R1
R2
R3
R4
R5
Z110 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Interrupts.vhd
Z111 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Interrupts.vhd
l0
L50
V=lP?@^F6S=mN3oUE?dSK;1
!s100 86[9ZYN4;ieR2ffN4X?HP0
R8
33
R32
!i10b 1
R20
Z112 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Interrupts.vhd|
Z113 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/Interrupts.vhd|
!i113 1
R13
R14
Abehavioral
R37
R38
R1
R2
R3
R4
Z114 DEx4 work 10 interrupts 0 22 =lP?@^F6S=mN3oUE?dSK;1
l123
L75
VBFL3CdgAkz;VWVedcIhSP0
!s100 OQ1MJSCoODmG5aS`>DIJH1
R8
33
R32
!i10b 1
R20
R112
R113
!i113 1
R13
R14
Em2s010_som
Z115 w1503668227
Z116 DPx12 coreapb3_lib 10 components 0 22 N^ViILS@JJg=X_5QX@cTG0
R3
R4
R5
Z117 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/m2s010_som.vhd
Z118 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/m2s010_som.vhd
l0
L20
VeFUGi1PWllARDWL?J@V3M3
!s100 W3Wd0jo]zEE9eX:L;0?022
R8
33
R32
!i10b 1
R20
Z119 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/m2s010_som.vhd|
Z120 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/m2s010_som.vhd|
!i113 1
R13
R14
Artl
R44
DEx12 coreapb3_lib 8 coreapb3 0 22 =MM?jzj;=e9kBlWTAJY]61
R1
R2
R42
Z121 DPx7 verilog 8 vl_types 0 22 bmGnzhS4n>6F^Dki9hX>O3
Z122 DEx12 smartfusion2 6 XTLOSC 0 22 Dg1SIo80bB@j0V0VzS_@n1
R116
R3
R4
DEx4 work 10 m2s010_som 0 22 eFUGi1PWllARDWL?J@V3M3
l391
L112
VID2e7lE6L@f5]IS1mn2XV3
!s100 Qc^IMUAC5Qm25eM=MZBl@2
R8
33
R32
!i10b 1
R20
R119
R120
!i113 1
R13
R14
Em2s010_som_commsfpga_ccc_0_fccc
Z123 w1503668226
R3
R4
R5
Z124 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/CommsFPGA_CCC_0/m2s010_som_CommsFPGA_CCC_0_FCCC.vhd
Z125 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/CommsFPGA_CCC_0/m2s010_som_CommsFPGA_CCC_0_FCCC.vhd
l0
L8
V3D1ZKR?nj`Abd4YXL>HW;3
!s100 W_YS36290Xd>1za:zRdLg3
R8
33
R47
!i10b 1
R48
Z126 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/CommsFPGA_CCC_0/m2s010_som_CommsFPGA_CCC_0_FCCC.vhd|
Z127 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/CommsFPGA_CCC_0/m2s010_som_CommsFPGA_CCC_0_FCCC.vhd|
!i113 1
R13
R14
Adef_arch
Z128 DEx12 smartfusion2 10 RCOSC_1MHZ 0 22 Dg1SIo80bB@j0V0VzS_@n1
R121
Z129 DEx12 smartfusion2 14 RCOSC_25_50MHZ 0 22 Dg1SIo80bB@j0V0VzS_@n1
R3
R4
DEx4 work 31 m2s010_som_commsfpga_ccc_0_fccc 0 22 3D1ZKR?nj`Abd4YXL>HW;3
l95
L18
VGn9MHTQ=RCFC?;KmBZWSU2
!s100 V8ImhAR:NDoRkT9gISgR@2
R8
33
R47
!i10b 1
R48
R126
R127
!i113 1
R13
R14
Em2s010_som_id_res_0_io
R115
R3
R4
R5
Z130 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/ID_RES_0/m2s010_som_ID_RES_0_IO.vhd
Z131 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/ID_RES_0/m2s010_som_ID_RES_0_IO.vhd
l0
L8
VG[eQdAUf7@23XbaW^O7[K2
!s100 ^X4[fleblVn=9<iYXC<BV3
R8
33
R47
!i10b 1
R48
Z132 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/ID_RES_0/m2s010_som_ID_RES_0_IO.vhd|
Z133 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som/ID_RES_0/m2s010_som_ID_RES_0_IO.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 22 m2s010_som_id_res_0_io 0 22 G[eQdAUf7@23XbaW^O7[K2
l27
L16
Vn>P8ob1UW<;^c]GBE?Jmh0
!s100 JYO5ERJE@WJFAQAMGc14k2
R8
33
R47
!i10b 1
R48
R132
R133
!i113 1
R13
R14
Em2s010_som_sb
Z134 w1503424791
R3
R4
R5
Z135 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/m2s010_som_sb.vhd
Z136 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/m2s010_som_sb.vhd
l0
L17
V3YQJdF=TUR>@mn3`bC14C0
!s100 :8Y8M[QZSg9Do5IzkKQb^0
R8
33
Z137 !s110 1504901134
!i10b 1
Z138 !s108 1504901134.000000
Z139 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/m2s010_som_sb.vhd|
Z140 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/m2s010_som_sb.vhd|
!i113 1
R13
R14
Artl
R129
R121
R122
R3
R4
DEx4 work 13 m2s010_som_sb 0 22 3YQJdF=TUR>@mn3`bC14C0
l775
L118
Vi@BPhPK7JZX:WNgaCNY8z2
!s100 ezAQJHF0zW?WnQ9gO1aHo3
R8
33
R137
!i10b 1
R138
R139
R140
!i113 1
R13
R14
Em2s010_som_sb_cam_spi_1_clk_io
Z141 w1503424783
R3
R4
R5
Z142 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_CLK/m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd
Z143 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_CLK/m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd
l0
L8
V3nCcQ`Um2[jP:a03LTz5U0
!s100 QS66Qm>Si3BR]dE2=EIo]2
R8
33
R47
!i10b 1
R48
Z144 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_CLK/m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd|
Z145 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_CLK/m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 30 m2s010_som_sb_cam_spi_1_clk_io 0 22 3nCcQ`Um2[jP:a03LTz5U0
l31
L18
VhKcLUU`6zBBeUGKdjlUz:3
!s100 >O1ZQI@^>eZicm;`LGdB@2
R8
33
R47
!i10b 1
R48
R144
R145
!i113 1
R13
R14
Em2s010_som_sb_cam_spi_1_ss0_io
Z146 w1503424784
R3
R4
R5
Z147 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_SS0/m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd
Z148 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_SS0/m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd
l0
L8
Vhe8@UUB;168F5SLRW6hmY1
!s100 S2<^W5K]5[GZc=1<mRJIW0
R8
33
R47
!i10b 1
R48
Z149 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_SS0/m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd|
Z150 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CAM_SPI_1_SS0/m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 30 m2s010_som_sb_cam_spi_1_ss0_io 0 22 he8@UUB;168F5SLRW6hmY1
l31
L18
VnhT=HYPhn7hLcbcnO6[WJ2
!s100 UNzkRhIVj2QC8L>aLJ1;30
R8
33
R47
!i10b 1
R48
R149
R150
!i113 1
R13
R14
vm2s010_som_sb_CCC_0_FCCC
R56
!i10b 1
!s100 L6nn1jQ4hCPLDGT^G2<:h2
IT43iHO]]7NCoIQlY2fm[B1
R24
R25
w1472670192
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.v
L0 5
R26
r1
!s85 0
31
!s108 1472670389.650000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.v|
!s90 -reportprogress|300|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.v|
!s101 -O0
!i113 1
R27
nm2s010_som_sb_@c@c@c_0_@f@c@c@c
Em2s010_som_sb_ccc_0_fccc
Z151 w1503424785
R3
R4
R5
Z152 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.vhd
Z153 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.vhd
l0
L8
V;8Yn^dBR5JX]X0YY?EGGL0
!s100 a::<cPXKEO4YcXa@:8ZRg1
R8
33
R47
!i10b 1
R48
Z154 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.vhd|
Z155 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/CCC_0/m2s010_som_sb_CCC_0_FCCC.vhd|
!i113 1
R13
R14
Adef_arch
R128
R121
R129
R3
R4
DEx4 work 24 m2s010_som_sb_ccc_0_fccc 0 22 ;8Yn^dBR5JX]X0YY?EGGL0
l94
L17
VjRC:o@RhV2]V[dH[?XVUf3
!s100 6nV7d1UJaXJJh[UKS5ljI1
R8
33
R47
!i10b 1
R48
R154
R155
!i113 1
R13
R14
Em2s010_som_sb_fabosc_0_osc
Z156 w1503424787
R3
R4
R5
Z157 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.vhd
Z158 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.vhd
l0
L8
VdQ6J5_a??RkmF>jO3bMjR2
!s100 MXVVQL<m]fOP2;b?B_e<m1
R8
33
R47
!i10b 1
R48
Z159 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.vhd|
Z160 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 26 m2s010_som_sb_fabosc_0_osc 0 22 dQ6J5_a??RkmF>jO3bMjR2
l54
L21
V5W0AHRGCRRbz@R3RXXNNM3
!s100 Rn`a_;ZHP@`KLT9DUbPhf0
R8
33
R47
!i10b 1
R48
R159
R160
!i113 1
R13
R14
vm2s010_som_sb_FABOSC_0_OSC
R56
!i10b 1
!s100 3M98CG20aRVBJ9`Q^;>ci2
IDChK9Vg>DOCD=7GM:MFnc2
R24
R25
w1472670195
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.v
L0 5
R26
r1
!s85 0
31
!s108 1472670389.837000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.v|
!s90 -reportprogress|300|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb/FABOSC_0/m2s010_som_sb_FABOSC_0_OSC.v|
!s101 -O0
!i113 1
R27
nm2s010_som_sb_@f@a@b@o@s@c_0_@o@s@c
Em2s010_som_sb_gpio_1_io
Z161 w1503424788
R3
R4
R5
Z162 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_1/m2s010_som_sb_GPIO_1_IO.vhd
Z163 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_1/m2s010_som_sb_GPIO_1_IO.vhd
l0
L8
V[LPAfKflnc<LaNQ`hFHN<1
!s100 1SmkfR9:4;K5nmgbf@_8E3
R8
33
R47
!i10b 1
R48
Z164 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_1/m2s010_som_sb_GPIO_1_IO.vhd|
Z165 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_1/m2s010_som_sb_GPIO_1_IO.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 23 m2s010_som_sb_gpio_1_io 0 22 [LPAfKflnc<LaNQ`hFHN<1
l31
L18
Vodd>z<<=[99cb@m:lPCHf2
!s100 Eiz0iJDY:kzOfNM0kge1[3
R8
33
R47
!i10b 1
R48
R164
R165
!i113 1
R13
R14
Em2s010_som_sb_gpio_6_io
Z166 w1503424789
R3
R4
R5
Z167 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_6/m2s010_som_sb_GPIO_6_IO.vhd
Z168 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_6/m2s010_som_sb_GPIO_6_IO.vhd
l0
L8
V_jXKjonl>VWkTI3AQIB9[1
!s100 TPS4d]CjfS[o<eN1eSTIV1
R8
33
R47
!i10b 1
R48
Z169 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_6/m2s010_som_sb_GPIO_6_IO.vhd|
Z170 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_6/m2s010_som_sb_GPIO_6_IO.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 23 m2s010_som_sb_gpio_6_io 0 22 _jXKjonl>VWkTI3AQIB9[1
l31
L18
VFNXK;4cCkeH@[A4Ue;`490
!s100 RIMWiKzgjahe_OT]j=nd^3
R8
33
R47
!i10b 1
R48
R169
R170
!i113 1
R13
R14
Em2s010_som_sb_gpio_7_io
Z171 w1503424790
R3
R4
R5
Z172 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_7/m2s010_som_sb_GPIO_7_IO.vhd
Z173 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_7/m2s010_som_sb_GPIO_7_IO.vhd
l0
L8
VhdY7;C2>6DE>g:f9fnRoV1
!s100 0VH?i?3^W4;LU7W@`Ec;:2
R8
33
R137
!i10b 1
R48
Z174 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_7/m2s010_som_sb_GPIO_7_IO.vhd|
Z175 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/GPIO_7/m2s010_som_sb_GPIO_7_IO.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 23 m2s010_som_sb_gpio_7_io 0 22 hdY7;C2>6DE>g:f9fnRoV1
l31
L18
VT:jV`F13k8^XjTj>ijV4G0
!s100 Az7]1WJX<`87d8YR][o=G0
R8
33
R137
!i10b 1
R48
R174
R175
!i113 1
R13
R14
Em2s010_som_sb_io_0_io
Z176 w1485710040
R3
R4
Z177 dC:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_3/simulation
Z178 8C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_3/component/work/m2s010_som_sb/IO_0/m2s010_som_sb_IO_0_IO.vhd
Z179 FC:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_3/component/work/m2s010_som_sb/IO_0/m2s010_som_sb_IO_0_IO.vhd
l0
L8
Volg8WS9Y15<M^7ZoH5]lV3
!s100 a=SUURih7LC2=DAEhOOS51
R96
31
Z180 !s110 1486224485
!i10b 1
Z181 !s108 1486224485.486000
Z182 !s90 -reportprogress|300|-93|-explicit|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_3/component/work/m2s010_som_sb/IO_0/m2s010_som_sb_IO_0_IO.vhd|
Z183 !s107 C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_3/component/work/m2s010_som_sb/IO_0/m2s010_som_sb_IO_0_IO.vhd|
!i113 1
R101
Adef_arch
R3
R4
DEx4 work 21 m2s010_som_sb_io_0_io 0 22 olg8WS9Y15<M^7ZoH5]lV3
l31
L18
VPU[z9;KV9nVk:E>1CW[W41
!s100 4F_B62lQJE`M4<obeG9S@1
R96
31
R180
!i10b 1
R181
R182
R183
!i113 1
R101
vm2s010_som_sb_MSS
R23
!i10b 1
!s100 SBClI48]HIPNfUI8Z44RD0
IQYDj8a>GMBGWA618PZ?VQ2
R24
R25
w1472670176
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.v
L0 9
R26
r1
!s85 0
31
!s108 1472670390.055000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.v|
!s90 -reportprogress|300|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.v|
!s101 -O0
!i113 1
R27
nm2s010_som_sb_@m@s@s
Em2s010_som_sb_mss
Z184 w1504354501
R3
R4
R5
Z185 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.vhd
Z186 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.vhd
l0
L17
VF]4JJcSZBM52Pzcg9fKUT3
!s100 G1EmVCdM7@8]WN=<1inEk2
R8
33
R137
!i10b 1
R138
Z187 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.vhd|
Z188 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb_MSS/m2s010_som_sb_MSS.vhd|
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 17 m2s010_som_sb_mss 0 22 F]4JJcSZBM52Pzcg9fKUT3
l1208
L146
V?f;c@ZgY0[HfmX<R4:KNd2
!s100 8^0:NTa47n:L^5fd7ChmH1
R8
33
R137
!i10b 1
R138
R187
R188
!i113 1
R13
R14
Em2s010_som_sb_oth_spi_1_ss0_io
R134
R3
R4
R5
Z189 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/OTH_SPI_1_SS0/m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd
Z190 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/OTH_SPI_1_SS0/m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd
l0
L8
VW>:ZL4PbbVFLzaJ6Gh`TT1
!s100 N6CBa?eMRA]8^Y?SJAedL2
R8
33
R137
!i10b 1
R138
Z191 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/OTH_SPI_1_SS0/m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd|
Z192 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/m2s010_som_sb/OTH_SPI_1_SS0/m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd|
!i113 1
R13
R14
Adef_arch
R3
R4
DEx4 work 30 m2s010_som_sb_oth_spi_1_ss0_io 0 22 W>:ZL4PbbVFLzaJ6Gh`TT1
l31
L18
VQ>;`P60?TMgiOYazPFi]?3
!s100 SP1BPJMTE;L0TAXUIaZgk1
R8
33
R137
!i10b 1
R138
R191
R192
!i113 1
R13
R14
Emanchesdecoder
Z193 w1501077420
R1
R2
R3
R4
R5
Z194 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder.vhd
Z195 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder.vhd
l0
L41
VI82_La4CnOoFo4:=6b8_o1
!s100 Z84AKXkebm=HWC[K4^JOD0
R8
33
R32
!i10b 1
R20
Z196 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder.vhd|
Z197 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder.vhd|
!i113 1
R13
R14
Av1
Z198 DEx4 work 17 readfifo_write_sm 0 22 eZOd79=lGdnUT@Rmn3iMX1
R15
Z199 DEx4 work 22 manchesdecoder_adapter 0 22 Yf3@ngGl82Xj2W:CJ5QR50
R1
R2
R3
R4
R35
l93
L73
VE<BUYKPdMzF6FI;BB8AN=3
!s100 n7WhXPLf:9l<HTZ3>8O=N3
R8
33
R32
!i10b 1
R20
R196
R197
!i113 1
R13
R14
Emanchesdecoder_adapter
Z200 w1504806450
R1
R2
R3
R4
R5
Z201 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder_Adapter.vhd
Z202 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder_Adapter.vhd
l0
L42
VYf3@ngGl82Xj2W:CJ5QR50
!s100 IcPM[Gh3ENY;OiLTJknlU1
R8
33
R9
!i10b 1
R10
Z203 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder_Adapter.vhd|
Z204 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesDecoder_Adapter.vhd|
!i113 1
R13
R14
Av1
R108
R1
R2
R3
R4
R199
l89
L62
ViL<3XS3lbK^H>CPQEN0mL0
!s100 <>C_]BnNmFW53neA5ZEX?0
R8
33
R9
!i10b 1
R10
R203
R204
!i113 1
R13
R14
Emanchesencoder
Z205 w1504899217
R37
R38
R1
R2
R3
R4
R5
Z206 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesEncoder.vhd
Z207 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesEncoder.vhd
l0
L40
VBX;inc3@eVQ5W_L3P9HAz0
!s100 V1j]mUgVc:?WC:0HTH`SV3
R8
33
R32
!i10b 1
R20
Z208 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesEncoder.vhd|
Z209 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ManchesEncoder.vhd|
!i113 1
R13
R14
Abehavioral
R66
Z210 DEx4 work 5 tx_sm 0 22 Cf9LR:G`D:`^ee@64SJad2
Z211 DEx4 work 21 tx_collision_detector 0 22 lolXXdd<kX84Rh<IlOXCV1
R37
R38
R1
R2
R3
R4
R36
l98
L73
VF4mC4OZJ5SYhAUCCiEO0Y1
!s100 4eg84fH^Tz@KJBDZf`h@e3
R8
33
R32
!i10b 1
R20
R208
R209
!i113 1
R13
R14
Ereadfifo_write_sm
Z212 w1504817952
R1
R2
R3
R4
R5
Z213 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ReadFIFO_Write_SM.vhd
Z214 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ReadFIFO_Write_SM.vhd
l0
L49
VeZOd79=lGdnUT@Rmn3iMX1
!s100 jYNl8_2B[1RRN?6A;hJKh1
R8
33
R32
!i10b 1
R10
Z215 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ReadFIFO_Write_SM.vhd|
Z216 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/ReadFIFO_Write_SM.vhd|
!i113 1
R13
R14
Abehavioral
R66
R1
R2
R3
R4
R198
l119
L77
VRz:A@cgQzTDVM^Le21a0F0
!s100 K5c@MMkeC7S>8@R2MkRXQ2
R8
33
R32
!i10b 1
R10
R215
R216
!i113 1
R13
R14
vRESET_GEN
R102
!i10b 1
!s100 Hdh1ZB1Zm>`0ICEDC_naK1
IcDaE:SXMaCEOSlaJQc[j92
R24
R25
w1469370139
8C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
FC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
L0 3
R26
r1
!s85 0
31
!s108 1472670391.178000
!s107 C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s90 -reportprogress|300|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/work/FULL_TB|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_a/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s101 -O0
!i113 1
R27
R28
n@r@e@s@e@t_@g@e@n
Ereset_gen
R16
R2
R3
R4
R5
Z217 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd
Z218 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd
l0
L6
V08Ao;QTDH@lb^P_^;de:o1
!s100 0jRfW2VYR_aXV?WNA0W3E0
R8
33
R19
!i10b 1
Z219 !s108 1504901138.000000
Z220 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd|
Z221 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd|
!i113 1
R13
R14
Abehavior
R2
R3
R4
DEx4 work 9 reset_gen 0 22 08Ao;QTDH@lb^P_^;de:o1
l15
L13
VBJlNV;W`<lnKCgfH`4=dm2
!s100 @N`d4IjGGGkBd7`@DPi6j1
R8
33
R19
!i10b 1
R219
R220
R221
!i113 1
R13
R14
Erx_data_checker
Z222 w1472665898
R37
R38
R1
R2
R3
R4
Z223 dC:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1a/simulation
Z224 8C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1a/hdl/Rx_Data_Checker.vhd
Z225 FC:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1a/hdl/Rx_Data_Checker.vhd
l0
L19
V;N>Poj:_JOzC8kI93nN>52
!s100 7KDLcV@eReBWPz]^5m_i]2
R96
31
Z226 !s110 1479391307
!i10b 1
Z227 !s108 1479391307.179000
Z228 !s90 -reportprogress|300|-93|-explicit|-work|presynth|C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1a/hdl/Rx_Data_Checker.vhd|
Z229 !s107 C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1a/hdl/Rx_Data_Checker.vhd|
!i113 1
R101
Abehavioral
R37
R38
R1
R2
R3
R4
DEx4 work 15 rx_data_checker 0 22 ;N>Poj:_JOzC8kI93nN>52
l49
L34
Vk<ENVYj?VET?fB1I`1E^i3
!s100 ]lmlN[lgRcVQ`XMz6;70?0
R96
31
R226
!i10b 1
R227
R228
R229
!i113 1
R101
Etb_irail
Z230 w1501182156
R3
R4
R5
Z231 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/TB_iRail/TB_iRail.vhd
Z232 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/TB_iRail/TB_iRail.vhd
l0
L17
VE_84kM>_Z>B5L[Ll_9dL_1
!s100 G_gSD@oV_3L1>=<EbNCDK0
R8
33
R19
!i10b 1
R219
Z233 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/TB_iRail/TB_iRail.vhd|
Z234 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/work/TB_iRail/TB_iRail.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z235 DEx4 work 8 tb_irail 0 22 E_84kM>_Z>B5L[Ll_9dL_1
l189
L42
Z236 VQU[f^ShPcfTckNoVhfTH@3
Z237 !s100 o7NJ]OOM39lTjXO`OJ5o:3
R8
33
R19
!i10b 1
R219
R233
R234
!i113 1
R13
R14
Etridebounce
R67
R1
R2
R3
R4
R5
Z238 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TriDebounce.vhd
Z239 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TriDebounce.vhd
l0
L22
VLIQ?K;K2aRO9MK8NK]Hjh2
!s100 :4V?SliJZ^_<6bSC[Rc?k0
R8
33
R32
!i10b 1
R20
Z240 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TriDebounce.vhd|
Z241 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TriDebounce.vhd|
!i113 1
R13
R14
Abehavioral
R72
R1
R2
R3
R4
R41
l40
L32
V7e0QOY3X@Vo0PCYMWK4nl2
!s100 n2aoW6_ViKg?Wk1hcO`7W1
R8
33
R32
!i10b 1
R20
R240
R241
!i113 1
R13
R14
Etx_collision_detector
Z242 w1504900063
R1
R2
R3
R4
R5
Z243 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_Collision_Detector.vhd
Z244 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_Collision_Detector.vhd
l0
L41
VlolXXdd<kX84Rh<IlOXCV1
!s100 hDEZVj7ePj_`fLZ?Z350f2
R8
33
R32
!i10b 1
R20
Z245 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_Collision_Detector.vhd|
Z246 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_Collision_Detector.vhd|
!i113 1
R13
R14
Abehavioral
R1
R2
R3
R4
R211
l83
L61
VCnjW_c2^ZPYefeZ`o@mLA0
!s100 e[32iXTT44oHBP5Q`C?e<0
R8
33
R32
!i10b 1
R20
R245
R246
!i113 1
R13
R14
Etx_sm
Z247 w1504897876
R1
R2
R3
R4
R5
Z248 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_SM.vhd
Z249 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_SM.vhd
l0
L48
VCf9LR:G`D:`^ee@64SJad2
!s100 ]FROQEk0G_67ZY<Bl]_dD0
R8
33
R32
!i10b 1
R20
Z250 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_SM.vhd|
Z251 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/TX_SM.vhd|
!i113 1
R13
R14
Abehavioral
R108
R1
R2
R3
R4
R210
l109
L78
V`6>5_Y1:[f982hX_T]FSm0
!s100 diK:ZOG:S7f5=YX98nZFd0
R8
33
R32
!i10b 1
R20
R250
R251
!i113 1
R13
R14
Eup_if
Z252 w1504898960
R1
R2
R3
R4
R5
Z253 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/uP_if.vhd
Z254 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/uP_if.vhd
l0
L56
VMg18R7zQmQm:iD3>b=SYU3
!s100 IK?HY6B3hcH6[M`]B6]>Z3
R8
33
R32
!i10b 1
R20
Z255 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/uP_if.vhd|
Z256 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/hdl/uP_if.vhd|
!i113 1
R13
R14
Abehavioral
R37
R38
R114
R1
R2
R3
R4
R40
l228
L109
VIRR9RzBdY1DBKi=7P6o652
!s100 OXcnhd;e:UJ8>A]4HFF5B3
R8
33
R32
!i10b 1
R20
R255
R256
!i113 1
R13
R14
