digraph "0_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_23@array" {
"1000151" [label="(Call,rm = regs->regs[index])"];
"1000221" [label="(Call,regs->pc += rm + 4)"];
"1000225" [label="(Call,rm + 4)"];
"1000256" [label="(Call,regs->pc += rm + 4)"];
"1000260" [label="(Call,rm + 4)"];
"1000289" [label="(Call,regs->pc = rm)"];
"1000322" [label="(Call,regs->pc = rm)"];
"1000483" [label="(MethodReturn,int)"];
"1000246" [label="(Block,)"];
"1000226" [label="(Identifier,rm)"];
"1000323" [label="(Call,regs->pc)"];
"1000153" [label="(Call,regs->regs[index])"];
"1000330" [label="(ControlStructure,break;)"];
"1000227" [label="(Literal,4)"];
"1000261" [label="(Identifier,rm)"];
"1000312" [label="(Block,)"];
"1000266" [label="(ControlStructure,break;)"];
"1000151" [label="(Call,rm = regs->regs[index])"];
"1000257" [label="(Call,regs->pc)"];
"1000160" [label="(Identifier,expected)"];
"1000222" [label="(Call,regs->pc)"];
"1000290" [label="(Call,regs->pc)"];
"1000260" [label="(Call,rm + 4)"];
"1000221" [label="(Call,regs->pc += rm + 4)"];
"1000152" [label="(Identifier,rm)"];
"1000326" [label="(Identifier,rm)"];
"1000225" [label="(Call,rm + 4)"];
"1000132" [label="(Block,)"];
"1000285" [label="(ControlStructure,if (ret==0))"];
"1000217" [label="(ControlStructure,if (ret==0))"];
"1000289" [label="(Call,regs->pc = rm)"];
"1000322" [label="(Call,regs->pc = rm)"];
"1000256" [label="(Call,regs->pc += rm + 4)"];
"1000262" [label="(Literal,4)"];
"1000293" [label="(Identifier,rm)"];
"1000151" -> "1000132"  [label="AST: "];
"1000151" -> "1000153"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000153" -> "1000151"  [label="AST: "];
"1000160" -> "1000151"  [label="CFG: "];
"1000151" -> "1000483"  [label="DDG: rm"];
"1000151" -> "1000483"  [label="DDG: regs->regs[index]"];
"1000151" -> "1000221"  [label="DDG: rm"];
"1000151" -> "1000225"  [label="DDG: rm"];
"1000151" -> "1000256"  [label="DDG: rm"];
"1000151" -> "1000260"  [label="DDG: rm"];
"1000151" -> "1000289"  [label="DDG: rm"];
"1000151" -> "1000322"  [label="DDG: rm"];
"1000221" -> "1000217"  [label="AST: "];
"1000221" -> "1000225"  [label="CFG: "];
"1000222" -> "1000221"  [label="AST: "];
"1000225" -> "1000221"  [label="AST: "];
"1000266" -> "1000221"  [label="CFG: "];
"1000221" -> "1000483"  [label="DDG: rm + 4"];
"1000221" -> "1000483"  [label="DDG: regs->pc"];
"1000225" -> "1000227"  [label="CFG: "];
"1000226" -> "1000225"  [label="AST: "];
"1000227" -> "1000225"  [label="AST: "];
"1000225" -> "1000483"  [label="DDG: rm"];
"1000256" -> "1000246"  [label="AST: "];
"1000256" -> "1000260"  [label="CFG: "];
"1000257" -> "1000256"  [label="AST: "];
"1000260" -> "1000256"  [label="AST: "];
"1000266" -> "1000256"  [label="CFG: "];
"1000256" -> "1000483"  [label="DDG: rm + 4"];
"1000256" -> "1000483"  [label="DDG: regs->pc"];
"1000260" -> "1000262"  [label="CFG: "];
"1000261" -> "1000260"  [label="AST: "];
"1000262" -> "1000260"  [label="AST: "];
"1000260" -> "1000483"  [label="DDG: rm"];
"1000289" -> "1000285"  [label="AST: "];
"1000289" -> "1000293"  [label="CFG: "];
"1000290" -> "1000289"  [label="AST: "];
"1000293" -> "1000289"  [label="AST: "];
"1000330" -> "1000289"  [label="CFG: "];
"1000289" -> "1000483"  [label="DDG: regs->pc"];
"1000289" -> "1000483"  [label="DDG: rm"];
"1000322" -> "1000312"  [label="AST: "];
"1000322" -> "1000326"  [label="CFG: "];
"1000323" -> "1000322"  [label="AST: "];
"1000326" -> "1000322"  [label="AST: "];
"1000330" -> "1000322"  [label="CFG: "];
"1000322" -> "1000483"  [label="DDG: rm"];
"1000322" -> "1000483"  [label="DDG: regs->pc"];
}
