vendor_name = ModelSim
source_file = 1, /home/student1/r9dhillo/coe328/lab4/rajveer.vhd
source_file = 1, /home/student1/r9dhillo/coe328/lab4/mux4to1.vhd
source_file = 1, /home/student1/r9dhillo/coe328/lab4/dec2to4.vhd
source_file = 1, /home/student1/r9dhillo/coe328/lab4/compare1.vhd
source_file = 1, /home/student1/r9dhillo/coe328/lab4/lab4_mine.bdf
source_file = 1, /home/student1/r9dhillo/coe328/lab4/output_files/lab4_encoder.bdf
source_file = 1, /home/student1/r9dhillo/coe328/lab4/Encoder.vhd
source_file = 1, /home/student1/r9dhillo/coe328/lab4/output_files/lab4_decoder.bdf
source_file = 1, /home/student1/r9dhillo/coe328/lab4/db/lab4_mine.cbx.xml
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = lab4_encoder
instance = comp, \M[2]~I\, M[2], lab4_encoder, 1
instance = comp, \M[3]~I\, M[3], lab4_encoder, 1
instance = comp, \M[1]~I\, M[1], lab4_encoder, 1
instance = comp, \M[0]~I\, M[0], lab4_encoder, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, lab4_encoder, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, lab4_encoder, 1
instance = comp, \inst|y[0]~0\, inst|y[0]~0, lab4_encoder, 1
instance = comp, \B0BBY~I\, B0BBY, lab4_encoder, 1
instance = comp, \P[1]~I\, P[1], lab4_encoder, 1
instance = comp, \P[0]~I\, P[0], lab4_encoder, 1
