$date
	Thu Apr 14 13:26:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! o $end
$var reg 8 " i [7:0] $end
$var reg 3 # s [2:0] $end
$scope module uut $end
$var wire 8 $ i [7:0] $end
$var wire 3 % s [2:0] $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#5
0!
b0 #
b0 %
b111010 "
b111010 $
#10
1!
b1 #
b1 %
#15
0!
b110 #
b110 %
#20
1!
b11 #
b11 %
#25
