
TempV8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028bc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800297c  0800297c  0001297c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029cc  080029cc  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  080029cc  080029cc  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029cc  080029cc  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029cc  080029cc  000129cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029d0  080029d0  000129d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  080029d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000028  080029fc  00020028  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  080029fc  000200e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008daa  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001974  00000000  00000000  00028dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a00  00000000  00000000  0002a770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000938  00000000  00000000  0002b170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f855  00000000  00000000  0002baa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af72  00000000  00000000  0003b2fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f720  00000000  00000000  0004626f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a598f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002384  00000000  00000000  000a59e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000028 	.word	0x20000028
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002964 	.word	0x08002964

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000002c 	.word	0x2000002c
 8000104:	08002964 	.word	0x08002964

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  // RDP Level 1 Setting Start //
  HAL_RCC_DeInit();
 8000224:	f001 fc56 	bl	8001ad4 <HAL_RCC_DeInit>
  SysTick->CTRL = 0;
 8000228:	4b1c      	ldr	r3, [pc, #112]	; (800029c <main+0x7c>)
 800022a:	2200      	movs	r2, #0
 800022c:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 800022e:	4b1b      	ldr	r3, [pc, #108]	; (800029c <main+0x7c>)
 8000230:	2200      	movs	r2, #0
 8000232:	605a      	str	r2, [r3, #4]
  SysTick->VAL = 0;
 8000234:	4b19      	ldr	r3, [pc, #100]	; (800029c <main+0x7c>)
 8000236:	2200      	movs	r2, #0
 8000238:	609a      	str	r2, [r3, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800023a:	b672      	cpsid	i
}
 800023c:	46c0      	nop			; (mov r8, r8)
  __disable_irq();
  __HAL_FLASH_PREFETCH_BUFFER_DISABLE();
 800023e:	4b18      	ldr	r3, [pc, #96]	; (80002a0 <main+0x80>)
 8000240:	681a      	ldr	r2, [r3, #0]
 8000242:	4b17      	ldr	r3, [pc, #92]	; (80002a0 <main+0x80>)
 8000244:	2110      	movs	r1, #16
 8000246:	438a      	bics	r2, r1
 8000248:	601a      	str	r2, [r3, #0]
  /* Unlock Flash Control register and Option Bytes */
  HAL_FLASH_Unlock();
 800024a:	f000 fee9 	bl	8001020 <HAL_FLASH_Unlock>
  HAL_FLASH_OB_Unlock();
 800024e:	f000 ff0d 	bl	800106c <HAL_FLASH_OB_Unlock>
  HAL_FLASHEx_OBGetConfig(&OptionsBytesInit);
 8000252:	4b14      	ldr	r3, [pc, #80]	; (80002a4 <main+0x84>)
 8000254:	0018      	movs	r0, r3
 8000256:	f001 f889 	bl	800136c <HAL_FLASHEx_OBGetConfig>


  if(OptionsBytesInit.RDPLevel!=OB_RDP_LEVEL_1)
 800025a:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <main+0x84>)
 800025c:	7b1b      	ldrb	r3, [r3, #12]
 800025e:	2bbb      	cmp	r3, #187	; 0xbb
 8000260:	d00b      	beq.n	800027a <main+0x5a>
  {
	  /* First step: Choose option byte type.*/
	  OptionsBytesInit.OptionType =OPTIONBYTE_RDP;
 8000262:	4b10      	ldr	r3, [pc, #64]	; (80002a4 <main+0x84>)
 8000264:	2202      	movs	r2, #2
 8000266:	601a      	str	r2, [r3, #0]
	  OptionsBytesInit.RDPLevel = OB_RDP_LEVEL_1;
 8000268:	4b0e      	ldr	r3, [pc, #56]	; (80002a4 <main+0x84>)
 800026a:	22bb      	movs	r2, #187	; 0xbb
 800026c:	731a      	strb	r2, [r3, #12]
	  /* Program Option Bytes */
	  HAL_FLASHEx_OBProgram(&OptionsBytesInit);
 800026e:	4b0d      	ldr	r3, [pc, #52]	; (80002a4 <main+0x84>)
 8000270:	0018      	movs	r0, r3
 8000272:	f000 ffe9 	bl	8001248 <HAL_FLASHEx_OBProgram>
	  /* Launch Option Bytes Loading */
	  HAL_FLASH_OB_Launch();
 8000276:	f000 ff13 	bl	80010a0 <HAL_FLASH_OB_Launch>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027a:	f000 fd8f 	bl	8000d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027e:	f000 f815 	bl	80002ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000282:	f000 f887 	bl	8000394 <MX_GPIO_Init>
  MX_TIM16_Init();
 8000286:	f000 f85b 	bl	8000340 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim16);
 800028a:	4b07      	ldr	r3, [pc, #28]	; (80002a8 <main+0x88>)
 800028c:	0018      	movs	r0, r3
 800028e:	f002 f935 	bl	80024fc <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	proc_state_vars();
 8000292:	f000 f9b5 	bl	8000600 <proc_state_vars>
	main_sys();
 8000296:	f000 fa69 	bl	800076c <main_sys>
	proc_state_vars();
 800029a:	e7fa      	b.n	8000292 <main+0x72>
 800029c:	e000e010 	.word	0xe000e010
 80002a0:	40022000 	.word	0x40022000
 80002a4:	20000060 	.word	0x20000060
 80002a8:	20000078 	.word	0x20000078

080002ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b091      	sub	sp, #68	; 0x44
 80002b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b2:	2410      	movs	r4, #16
 80002b4:	193b      	adds	r3, r7, r4
 80002b6:	0018      	movs	r0, r3
 80002b8:	2330      	movs	r3, #48	; 0x30
 80002ba:	001a      	movs	r2, r3
 80002bc:	2100      	movs	r1, #0
 80002be:	f002 fb49 	bl	8002954 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c2:	003b      	movs	r3, r7
 80002c4:	0018      	movs	r0, r3
 80002c6:	2310      	movs	r3, #16
 80002c8:	001a      	movs	r2, r3
 80002ca:	2100      	movs	r1, #0
 80002cc:	f002 fb42 	bl	8002954 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002d0:	0021      	movs	r1, r4
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	2202      	movs	r2, #2
 80002d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2201      	movs	r2, #1
 80002dc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2210      	movs	r2, #16
 80002e2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	2202      	movs	r2, #2
 80002e8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2200      	movs	r2, #0
 80002ee:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	22c0      	movs	r2, #192	; 0xc0
 80002f4:	0352      	lsls	r2, r2, #13
 80002f6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2200      	movs	r2, #0
 80002fc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	0018      	movs	r0, r3
 8000302:	f001 fc6d 	bl	8001be0 <HAL_RCC_OscConfig>
 8000306:	1e03      	subs	r3, r0, #0
 8000308:	d001      	beq.n	800030e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800030a:	f000 fca1 	bl	8000c50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800030e:	003b      	movs	r3, r7
 8000310:	2207      	movs	r2, #7
 8000312:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000314:	003b      	movs	r3, r7
 8000316:	2202      	movs	r2, #2
 8000318:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800031a:	003b      	movs	r3, r7
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000320:	003b      	movs	r3, r7
 8000322:	2200      	movs	r2, #0
 8000324:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000326:	003b      	movs	r3, r7
 8000328:	2101      	movs	r1, #1
 800032a:	0018      	movs	r0, r3
 800032c:	f001 ff72 	bl	8002214 <HAL_RCC_ClockConfig>
 8000330:	1e03      	subs	r3, r0, #0
 8000332:	d001      	beq.n	8000338 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000334:	f000 fc8c 	bl	8000c50 <Error_Handler>
  }
}
 8000338:	46c0      	nop			; (mov r8, r8)
 800033a:	46bd      	mov	sp, r7
 800033c:	b011      	add	sp, #68	; 0x44
 800033e:	bd90      	pop	{r4, r7, pc}

08000340 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000344:	4b0f      	ldr	r3, [pc, #60]	; (8000384 <MX_TIM16_Init+0x44>)
 8000346:	4a10      	ldr	r2, [pc, #64]	; (8000388 <MX_TIM16_Init+0x48>)
 8000348:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 3200 - 1;
 800034a:	4b0e      	ldr	r3, [pc, #56]	; (8000384 <MX_TIM16_Init+0x44>)
 800034c:	4a0f      	ldr	r2, [pc, #60]	; (800038c <MX_TIM16_Init+0x4c>)
 800034e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000350:	4b0c      	ldr	r3, [pc, #48]	; (8000384 <MX_TIM16_Init+0x44>)
 8000352:	2200      	movs	r2, #0
 8000354:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 5000 - 1;
 8000356:	4b0b      	ldr	r3, [pc, #44]	; (8000384 <MX_TIM16_Init+0x44>)
 8000358:	4a0d      	ldr	r2, [pc, #52]	; (8000390 <MX_TIM16_Init+0x50>)
 800035a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800035c:	4b09      	ldr	r3, [pc, #36]	; (8000384 <MX_TIM16_Init+0x44>)
 800035e:	2200      	movs	r2, #0
 8000360:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000362:	4b08      	ldr	r3, [pc, #32]	; (8000384 <MX_TIM16_Init+0x44>)
 8000364:	2200      	movs	r2, #0
 8000366:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000368:	4b06      	ldr	r3, [pc, #24]	; (8000384 <MX_TIM16_Init+0x44>)
 800036a:	2200      	movs	r2, #0
 800036c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800036e:	4b05      	ldr	r3, [pc, #20]	; (8000384 <MX_TIM16_Init+0x44>)
 8000370:	0018      	movs	r0, r3
 8000372:	f002 f873 	bl	800245c <HAL_TIM_Base_Init>
 8000376:	1e03      	subs	r3, r0, #0
 8000378:	d001      	beq.n	800037e <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 800037a:	f000 fc69 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800037e:	46c0      	nop			; (mov r8, r8)
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20000078 	.word	0x20000078
 8000388:	40014400 	.word	0x40014400
 800038c:	00000c7f 	.word	0x00000c7f
 8000390:	00001387 	.word	0x00001387

08000394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b086      	sub	sp, #24
 8000398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039a:	1d3b      	adds	r3, r7, #4
 800039c:	0018      	movs	r0, r3
 800039e:	2314      	movs	r3, #20
 80003a0:	001a      	movs	r2, r3
 80003a2:	2100      	movs	r1, #0
 80003a4:	f002 fad6 	bl	8002954 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a8:	4b1e      	ldr	r3, [pc, #120]	; (8000424 <MX_GPIO_Init+0x90>)
 80003aa:	695a      	ldr	r2, [r3, #20]
 80003ac:	4b1d      	ldr	r3, [pc, #116]	; (8000424 <MX_GPIO_Init+0x90>)
 80003ae:	2180      	movs	r1, #128	; 0x80
 80003b0:	0289      	lsls	r1, r1, #10
 80003b2:	430a      	orrs	r2, r1
 80003b4:	615a      	str	r2, [r3, #20]
 80003b6:	4b1b      	ldr	r3, [pc, #108]	; (8000424 <MX_GPIO_Init+0x90>)
 80003b8:	695a      	ldr	r2, [r3, #20]
 80003ba:	2380      	movs	r3, #128	; 0x80
 80003bc:	029b      	lsls	r3, r3, #10
 80003be:	4013      	ands	r3, r2
 80003c0:	603b      	str	r3, [r7, #0]
 80003c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin|FAN_Pin|EXTGAS_Pin, GPIO_PIN_RESET);
 80003c4:	23b8      	movs	r3, #184	; 0xb8
 80003c6:	0099      	lsls	r1, r3, #2
 80003c8:	2390      	movs	r3, #144	; 0x90
 80003ca:	05db      	lsls	r3, r3, #23
 80003cc:	2200      	movs	r2, #0
 80003ce:	0018      	movs	r0, r3
 80003d0:	f001 fb47 	bl	8001a62 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : VALV_Pin LIMITE_Pin G_Pin W_Pin
                           VACIO_Pin */
  GPIO_InitStruct.Pin = VALV_Pin|LIMITE_Pin|G_Pin|W_Pin
 80003d4:	1d3b      	adds	r3, r7, #4
 80003d6:	221f      	movs	r2, #31
 80003d8:	601a      	str	r2, [r3, #0]
                          |VACIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	2200      	movs	r2, #0
 80003de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e0:	1d3b      	adds	r3, r7, #4
 80003e2:	2200      	movs	r2, #0
 80003e4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e6:	1d3a      	adds	r2, r7, #4
 80003e8:	2390      	movs	r3, #144	; 0x90
 80003ea:	05db      	lsls	r3, r3, #23
 80003ec:	0011      	movs	r1, r2
 80003ee:	0018      	movs	r0, r3
 80003f0:	f001 f9b2 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin FAN_Pin EXTGAS_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|FAN_Pin|EXTGAS_Pin;
 80003f4:	1d3b      	adds	r3, r7, #4
 80003f6:	22b8      	movs	r2, #184	; 0xb8
 80003f8:	0092      	lsls	r2, r2, #2
 80003fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2201      	movs	r2, #1
 8000400:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	2200      	movs	r2, #0
 8000406:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000408:	1d3b      	adds	r3, r7, #4
 800040a:	2203      	movs	r2, #3
 800040c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800040e:	1d3a      	adds	r2, r7, #4
 8000410:	2390      	movs	r3, #144	; 0x90
 8000412:	05db      	lsls	r3, r3, #23
 8000414:	0011      	movs	r1, r2
 8000416:	0018      	movs	r0, r3
 8000418:	f001 f99e 	bl	8001758 <HAL_GPIO_Init>

}
 800041c:	46c0      	nop			; (mov r8, r8)
 800041e:	46bd      	mov	sp, r7
 8000420:	b006      	add	sp, #24
 8000422:	bd80      	pop	{r7, pc}
 8000424:	40021000 	.word	0x40021000

08000428 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
	if(htim == &htim16)
 8000430:	687a      	ldr	r2, [r7, #4]
 8000432:	4b13      	ldr	r3, [pc, #76]	; (8000480 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000434:	429a      	cmp	r2, r3
 8000436:	d11f      	bne.n	8000478 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		// Elapsed 0.5s
		if(hab_timer == 1){ // General counter
 8000438:	4b12      	ldr	r3, [pc, #72]	; (8000484 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800043a:	881b      	ldrh	r3, [r3, #0]
 800043c:	2b01      	cmp	r3, #1
 800043e:	d106      	bne.n	800044e <HAL_TIM_PeriodElapsedCallback+0x26>
			cont++;
 8000440:	4b11      	ldr	r3, [pc, #68]	; (8000488 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000442:	881b      	ldrh	r3, [r3, #0]
 8000444:	3301      	adds	r3, #1
 8000446:	b29a      	uxth	r2, r3
 8000448:	4b0f      	ldr	r3, [pc, #60]	; (8000488 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800044a:	801a      	strh	r2, [r3, #0]
 800044c:	e002      	b.n	8000454 <HAL_TIM_PeriodElapsedCallback+0x2c>
		}else{
			cont = 0;
 800044e:	4b0e      	ldr	r3, [pc, #56]	; (8000488 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000450:	2200      	movs	r2, #0
 8000452:	801a      	strh	r2, [r3, #0]
		}

		if(hab_timer_c == 1){ // General counter
 8000454:	4b0d      	ldr	r3, [pc, #52]	; (800048c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000456:	881b      	ldrh	r3, [r3, #0]
 8000458:	2b01      	cmp	r3, #1
 800045a:	d106      	bne.n	800046a <HAL_TIM_PeriodElapsedCallback+0x42>
			cont_c++;
 800045c:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800045e:	881b      	ldrh	r3, [r3, #0]
 8000460:	3301      	adds	r3, #1
 8000462:	b29a      	uxth	r2, r3
 8000464:	4b0a      	ldr	r3, [pc, #40]	; (8000490 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000466:	801a      	strh	r2, [r3, #0]
 8000468:	e002      	b.n	8000470 <HAL_TIM_PeriodElapsedCallback+0x48>
		}else{
			cont_c = 0;
 800046a:	4b09      	ldr	r3, [pc, #36]	; (8000490 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800046c:	2200      	movs	r2, #0
 800046e:	801a      	strh	r2, [r3, #0]
		}

		input_chk();
 8000470:	f000 f810 	bl	8000494 <input_chk>
		indicator_update();
 8000474:	f000 f99a 	bl	80007ac <indicator_update>
	}
}
 8000478:	46c0      	nop			; (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	b002      	add	sp, #8
 800047e:	bd80      	pop	{r7, pc}
 8000480:	20000078 	.word	0x20000078
 8000484:	2000004a 	.word	0x2000004a
 8000488:	20000046 	.word	0x20000046
 800048c:	2000004c 	.word	0x2000004c
 8000490:	20000048 	.word	0x20000048

08000494 <input_chk>:

void input_chk(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800049a:	1dbb      	adds	r3, r7, #6
 800049c:	2200      	movs	r2, #0
 800049e:	801a      	strh	r2, [r3, #0]
	// Read actual input states
	input_state[0] = G;
 80004a0:	2390      	movs	r3, #144	; 0x90
 80004a2:	05db      	lsls	r3, r3, #23
 80004a4:	2104      	movs	r1, #4
 80004a6:	0018      	movs	r0, r3
 80004a8:	f001 fabe 	bl	8001a28 <HAL_GPIO_ReadPin>
 80004ac:	0003      	movs	r3, r0
 80004ae:	b29a      	uxth	r2, r3
 80004b0:	4b50      	ldr	r3, [pc, #320]	; (80005f4 <input_chk+0x160>)
 80004b2:	801a      	strh	r2, [r3, #0]
	input_state[1] = W;
 80004b4:	2390      	movs	r3, #144	; 0x90
 80004b6:	05db      	lsls	r3, r3, #23
 80004b8:	2108      	movs	r1, #8
 80004ba:	0018      	movs	r0, r3
 80004bc:	f001 fab4 	bl	8001a28 <HAL_GPIO_ReadPin>
 80004c0:	0003      	movs	r3, r0
 80004c2:	b29a      	uxth	r2, r3
 80004c4:	4b4b      	ldr	r3, [pc, #300]	; (80005f4 <input_chk+0x160>)
 80004c6:	805a      	strh	r2, [r3, #2]
	input_state[2] = LIMITE;
 80004c8:	2390      	movs	r3, #144	; 0x90
 80004ca:	05db      	lsls	r3, r3, #23
 80004cc:	2102      	movs	r1, #2
 80004ce:	0018      	movs	r0, r3
 80004d0:	f001 faaa 	bl	8001a28 <HAL_GPIO_ReadPin>
 80004d4:	0003      	movs	r3, r0
 80004d6:	b29a      	uxth	r2, r3
 80004d8:	4b46      	ldr	r3, [pc, #280]	; (80005f4 <input_chk+0x160>)
 80004da:	809a      	strh	r2, [r3, #4]
	input_state[3] = VALV;
 80004dc:	2390      	movs	r3, #144	; 0x90
 80004de:	05db      	lsls	r3, r3, #23
 80004e0:	2101      	movs	r1, #1
 80004e2:	0018      	movs	r0, r3
 80004e4:	f001 faa0 	bl	8001a28 <HAL_GPIO_ReadPin>
 80004e8:	0003      	movs	r3, r0
 80004ea:	b29a      	uxth	r2, r3
 80004ec:	4b41      	ldr	r3, [pc, #260]	; (80005f4 <input_chk+0x160>)
 80004ee:	80da      	strh	r2, [r3, #6]
	input_state[4] = VACIO;
 80004f0:	2390      	movs	r3, #144	; 0x90
 80004f2:	05db      	lsls	r3, r3, #23
 80004f4:	2110      	movs	r1, #16
 80004f6:	0018      	movs	r0, r3
 80004f8:	f001 fa96 	bl	8001a28 <HAL_GPIO_ReadPin>
 80004fc:	0003      	movs	r3, r0
 80004fe:	b29a      	uxth	r2, r3
 8000500:	4b3c      	ldr	r3, [pc, #240]	; (80005f4 <input_chk+0x160>)
 8000502:	811a      	strh	r2, [r3, #8]
	// Process new states
	for(i = 0; i < 6; i++){
 8000504:	1dbb      	adds	r3, r7, #6
 8000506:	2200      	movs	r2, #0
 8000508:	801a      	strh	r2, [r3, #0]
 800050a:	e069      	b.n	80005e0 <input_chk+0x14c>
		if(input_state[i] != state_vars[i]){
 800050c:	1dbb      	adds	r3, r7, #6
 800050e:	881a      	ldrh	r2, [r3, #0]
 8000510:	4b38      	ldr	r3, [pc, #224]	; (80005f4 <input_chk+0x160>)
 8000512:	0052      	lsls	r2, r2, #1
 8000514:	5ad2      	ldrh	r2, [r2, r3]
 8000516:	1dbb      	adds	r3, r7, #6
 8000518:	8819      	ldrh	r1, [r3, #0]
 800051a:	4b37      	ldr	r3, [pc, #220]	; (80005f8 <input_chk+0x164>)
 800051c:	0049      	lsls	r1, r1, #1
 800051e:	5acb      	ldrh	r3, [r1, r3]
 8000520:	429a      	cmp	r2, r3
 8000522:	d04b      	beq.n	80005bc <input_chk+0x128>
			if((input_state[i] == CLOSE)&&(state_vars[i] == OPEN)){
 8000524:	1dbb      	adds	r3, r7, #6
 8000526:	881a      	ldrh	r2, [r3, #0]
 8000528:	4b32      	ldr	r3, [pc, #200]	; (80005f4 <input_chk+0x160>)
 800052a:	0052      	lsls	r2, r2, #1
 800052c:	5ad3      	ldrh	r3, [r2, r3]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d11e      	bne.n	8000570 <input_chk+0xdc>
 8000532:	1dbb      	adds	r3, r7, #6
 8000534:	881a      	ldrh	r2, [r3, #0]
 8000536:	4b30      	ldr	r3, [pc, #192]	; (80005f8 <input_chk+0x164>)
 8000538:	0052      	lsls	r2, r2, #1
 800053a:	5ad3      	ldrh	r3, [r2, r3]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d117      	bne.n	8000570 <input_chk+0xdc>
				count_vars[i]++;
 8000540:	1dbb      	adds	r3, r7, #6
 8000542:	881b      	ldrh	r3, [r3, #0]
 8000544:	4a2d      	ldr	r2, [pc, #180]	; (80005fc <input_chk+0x168>)
 8000546:	0059      	lsls	r1, r3, #1
 8000548:	5a8a      	ldrh	r2, [r1, r2]
 800054a:	3201      	adds	r2, #1
 800054c:	b291      	uxth	r1, r2
 800054e:	4a2b      	ldr	r2, [pc, #172]	; (80005fc <input_chk+0x168>)
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	5299      	strh	r1, [r3, r2]
				if(count_vars[i] == 6){ // 3s
 8000554:	1dbb      	adds	r3, r7, #6
 8000556:	881a      	ldrh	r2, [r3, #0]
 8000558:	4b28      	ldr	r3, [pc, #160]	; (80005fc <input_chk+0x168>)
 800055a:	0052      	lsls	r2, r2, #1
 800055c:	5ad3      	ldrh	r3, [r2, r3]
 800055e:	2b06      	cmp	r3, #6
 8000560:	d139      	bne.n	80005d6 <input_chk+0x142>
					state_vars[i] = CLOSE;
 8000562:	1dbb      	adds	r3, r7, #6
 8000564:	881a      	ldrh	r2, [r3, #0]
 8000566:	4b24      	ldr	r3, [pc, #144]	; (80005f8 <input_chk+0x164>)
 8000568:	0052      	lsls	r2, r2, #1
 800056a:	2101      	movs	r1, #1
 800056c:	52d1      	strh	r1, [r2, r3]
				if(count_vars[i] == 6){ // 3s
 800056e:	e032      	b.n	80005d6 <input_chk+0x142>
				}
			}
			else if((input_state[i] == OPEN)&&(state_vars[i] == CLOSE)){
 8000570:	1dbb      	adds	r3, r7, #6
 8000572:	881a      	ldrh	r2, [r3, #0]
 8000574:	4b1f      	ldr	r3, [pc, #124]	; (80005f4 <input_chk+0x160>)
 8000576:	0052      	lsls	r2, r2, #1
 8000578:	5ad3      	ldrh	r3, [r2, r3]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d12b      	bne.n	80005d6 <input_chk+0x142>
 800057e:	1dbb      	adds	r3, r7, #6
 8000580:	881a      	ldrh	r2, [r3, #0]
 8000582:	4b1d      	ldr	r3, [pc, #116]	; (80005f8 <input_chk+0x164>)
 8000584:	0052      	lsls	r2, r2, #1
 8000586:	5ad3      	ldrh	r3, [r2, r3]
 8000588:	2b01      	cmp	r3, #1
 800058a:	d124      	bne.n	80005d6 <input_chk+0x142>
				count_vars[i]++;
 800058c:	1dbb      	adds	r3, r7, #6
 800058e:	881b      	ldrh	r3, [r3, #0]
 8000590:	4a1a      	ldr	r2, [pc, #104]	; (80005fc <input_chk+0x168>)
 8000592:	0059      	lsls	r1, r3, #1
 8000594:	5a8a      	ldrh	r2, [r1, r2]
 8000596:	3201      	adds	r2, #1
 8000598:	b291      	uxth	r1, r2
 800059a:	4a18      	ldr	r2, [pc, #96]	; (80005fc <input_chk+0x168>)
 800059c:	005b      	lsls	r3, r3, #1
 800059e:	5299      	strh	r1, [r3, r2]
				if(count_vars[i] == 6){ // 3s
 80005a0:	1dbb      	adds	r3, r7, #6
 80005a2:	881a      	ldrh	r2, [r3, #0]
 80005a4:	4b15      	ldr	r3, [pc, #84]	; (80005fc <input_chk+0x168>)
 80005a6:	0052      	lsls	r2, r2, #1
 80005a8:	5ad3      	ldrh	r3, [r2, r3]
 80005aa:	2b06      	cmp	r3, #6
 80005ac:	d113      	bne.n	80005d6 <input_chk+0x142>
					state_vars[i] = OPEN;
 80005ae:	1dbb      	adds	r3, r7, #6
 80005b0:	881a      	ldrh	r2, [r3, #0]
 80005b2:	4b11      	ldr	r3, [pc, #68]	; (80005f8 <input_chk+0x164>)
 80005b4:	0052      	lsls	r2, r2, #1
 80005b6:	2100      	movs	r1, #0
 80005b8:	52d1      	strh	r1, [r2, r3]
 80005ba:	e00c      	b.n	80005d6 <input_chk+0x142>
				}
			}
		}else{
			if(count_vars[i] != 0) count_vars[i] = 0;
 80005bc:	1dbb      	adds	r3, r7, #6
 80005be:	881a      	ldrh	r2, [r3, #0]
 80005c0:	4b0e      	ldr	r3, [pc, #56]	; (80005fc <input_chk+0x168>)
 80005c2:	0052      	lsls	r2, r2, #1
 80005c4:	5ad3      	ldrh	r3, [r2, r3]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d005      	beq.n	80005d6 <input_chk+0x142>
 80005ca:	1dbb      	adds	r3, r7, #6
 80005cc:	881a      	ldrh	r2, [r3, #0]
 80005ce:	4b0b      	ldr	r3, [pc, #44]	; (80005fc <input_chk+0x168>)
 80005d0:	0052      	lsls	r2, r2, #1
 80005d2:	2100      	movs	r1, #0
 80005d4:	52d1      	strh	r1, [r2, r3]
	for(i = 0; i < 6; i++){
 80005d6:	1dbb      	adds	r3, r7, #6
 80005d8:	881a      	ldrh	r2, [r3, #0]
 80005da:	1dbb      	adds	r3, r7, #6
 80005dc:	3201      	adds	r2, #1
 80005de:	801a      	strh	r2, [r3, #0]
 80005e0:	1dbb      	adds	r3, r7, #6
 80005e2:	881b      	ldrh	r3, [r3, #0]
 80005e4:	2b05      	cmp	r3, #5
 80005e6:	d800      	bhi.n	80005ea <input_chk+0x156>
 80005e8:	e790      	b.n	800050c <input_chk+0x78>
		}
	}

}
 80005ea:	46c0      	nop			; (mov r8, r8)
 80005ec:	46c0      	nop			; (mov r8, r8)
 80005ee:	46bd      	mov	sp, r7
 80005f0:	b002      	add	sp, #8
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000010 	.word	0x20000010
 80005f8:	20000004 	.word	0x20000004
 80005fc:	20000054 	.word	0x20000054

08000600 <proc_state_vars>:

void proc_state_vars(void){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	if(state_vars[LIM_sw] == CLOSE){ // Normal operation
 8000604:	4b4f      	ldr	r3, [pc, #316]	; (8000744 <proc_state_vars+0x144>)
 8000606:	889b      	ldrh	r3, [r3, #4]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d127      	bne.n	800065c <proc_state_vars+0x5c>
		if(sys == OFF){
 800060c:	4b4e      	ldr	r3, [pc, #312]	; (8000748 <proc_state_vars+0x148>)
 800060e:	881b      	ldrh	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d10e      	bne.n	8000632 <proc_state_vars+0x32>
			if(state_vars[G_sw] == CLOSE){
 8000614:	4b4b      	ldr	r3, [pc, #300]	; (8000744 <proc_state_vars+0x144>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d103      	bne.n	8000624 <proc_state_vars+0x24>
				sys = COOL;
 800061c:	4b4a      	ldr	r3, [pc, #296]	; (8000748 <proc_state_vars+0x148>)
 800061e:	2202      	movs	r2, #2
 8000620:	801a      	strh	r2, [r3, #0]
 8000622:	e006      	b.n	8000632 <proc_state_vars+0x32>
			}else if(state_vars[W_sw] == CLOSE){
 8000624:	4b47      	ldr	r3, [pc, #284]	; (8000744 <proc_state_vars+0x144>)
 8000626:	885b      	ldrh	r3, [r3, #2]
 8000628:	2b01      	cmp	r3, #1
 800062a:	d102      	bne.n	8000632 <proc_state_vars+0x32>
				sys = HEAT;
 800062c:	4b46      	ldr	r3, [pc, #280]	; (8000748 <proc_state_vars+0x148>)
 800062e:	2201      	movs	r2, #1
 8000630:	801a      	strh	r2, [r3, #0]
			}
		}

		if(fail_state == ERROR){
 8000632:	4b46      	ldr	r3, [pc, #280]	; (800074c <proc_state_vars+0x14c>)
 8000634:	881b      	ldrh	r3, [r3, #0]
 8000636:	2b01      	cmp	r3, #1
 8000638:	d110      	bne.n	800065c <proc_state_vars+0x5c>
			fail_state = CLEAR;
 800063a:	4b44      	ldr	r3, [pc, #272]	; (800074c <proc_state_vars+0x14c>)
 800063c:	2200      	movs	r2, #0
 800063e:	801a      	strh	r2, [r3, #0]
			if(state_vars[G_sw] == OPEN){
 8000640:	4b40      	ldr	r3, [pc, #256]	; (8000744 <proc_state_vars+0x144>)
 8000642:	881b      	ldrh	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d106      	bne.n	8000656 <proc_state_vars+0x56>
				FAN_OFF;
 8000648:	2390      	movs	r3, #144	; 0x90
 800064a:	05db      	lsls	r3, r3, #23
 800064c:	2200      	movs	r2, #0
 800064e:	2180      	movs	r1, #128	; 0x80
 8000650:	0018      	movs	r0, r3
 8000652:	f001 fa06 	bl	8001a62 <HAL_GPIO_WritePin>
			}
			proc_heat = 1;
 8000656:	4b3e      	ldr	r3, [pc, #248]	; (8000750 <proc_state_vars+0x150>)
 8000658:	2201      	movs	r2, #1
 800065a:	801a      	strh	r2, [r3, #0]
		}
	}
	if(state_vars[LIM_sw] == OPEN){ // Limit OPEN
 800065c:	4b39      	ldr	r3, [pc, #228]	; (8000744 <proc_state_vars+0x144>)
 800065e:	889b      	ldrh	r3, [r3, #4]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d16b      	bne.n	800073c <proc_state_vars+0x13c>
		if(fail_state == CLEAR){
 8000664:	4b39      	ldr	r3, [pc, #228]	; (800074c <proc_state_vars+0x14c>)
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d128      	bne.n	80006be <proc_state_vars+0xbe>
			fail_state = ERROR;
 800066c:	4b37      	ldr	r3, [pc, #220]	; (800074c <proc_state_vars+0x14c>)
 800066e:	2201      	movs	r2, #1
 8000670:	801a      	strh	r2, [r3, #0]
			fail_times++;
 8000672:	4b38      	ldr	r3, [pc, #224]	; (8000754 <proc_state_vars+0x154>)
 8000674:	881b      	ldrh	r3, [r3, #0]
 8000676:	3301      	adds	r3, #1
 8000678:	b29a      	uxth	r2, r3
 800067a:	4b36      	ldr	r3, [pc, #216]	; (8000754 <proc_state_vars+0x154>)
 800067c:	801a      	strh	r2, [r3, #0]
			if(fail_times >= FAIL_LIMIT){
 800067e:	4b35      	ldr	r3, [pc, #212]	; (8000754 <proc_state_vars+0x154>)
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	2b02      	cmp	r3, #2
 8000684:	d91b      	bls.n	80006be <proc_state_vars+0xbe>
				sys = HEAT;
 8000686:	4b30      	ldr	r3, [pc, #192]	; (8000748 <proc_state_vars+0x148>)
 8000688:	2201      	movs	r2, #1
 800068a:	801a      	strh	r2, [r3, #0]
				hab_timer = 0;
 800068c:	4b32      	ldr	r3, [pc, #200]	; (8000758 <proc_state_vars+0x158>)
 800068e:	2200      	movs	r2, #0
 8000690:	801a      	strh	r2, [r3, #0]
				cont = 0;
 8000692:	4b32      	ldr	r3, [pc, #200]	; (800075c <proc_state_vars+0x15c>)
 8000694:	2200      	movs	r2, #0
 8000696:	801a      	strh	r2, [r3, #0]
				proc_heat = 5;
 8000698:	4b2d      	ldr	r3, [pc, #180]	; (8000750 <proc_state_vars+0x150>)
 800069a:	2205      	movs	r2, #5
 800069c:	801a      	strh	r2, [r3, #0]
				EXTGAS_OFF;
 800069e:	2380      	movs	r3, #128	; 0x80
 80006a0:	0099      	lsls	r1, r3, #2
 80006a2:	2390      	movs	r3, #144	; 0x90
 80006a4:	05db      	lsls	r3, r3, #23
 80006a6:	2200      	movs	r2, #0
 80006a8:	0018      	movs	r0, r3
 80006aa:	f001 f9da 	bl	8001a62 <HAL_GPIO_WritePin>
				FAN_ON;
 80006ae:	2390      	movs	r3, #144	; 0x90
 80006b0:	05db      	lsls	r3, r3, #23
 80006b2:	2201      	movs	r2, #1
 80006b4:	2180      	movs	r1, #128	; 0x80
 80006b6:	0018      	movs	r0, r3
 80006b8:	f001 f9d3 	bl	8001a62 <HAL_GPIO_WritePin>
				while(1){
 80006bc:	e7fe      	b.n	80006bc <proc_state_vars+0xbc>
					// Endless block
				}
			}
		}
		if((sys != HEAT)||(proc_heat != 5)){
 80006be:	4b22      	ldr	r3, [pc, #136]	; (8000748 <proc_state_vars+0x148>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d103      	bne.n	80006ce <proc_state_vars+0xce>
 80006c6:	4b22      	ldr	r3, [pc, #136]	; (8000750 <proc_state_vars+0x150>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	2b05      	cmp	r3, #5
 80006cc:	d023      	beq.n	8000716 <proc_state_vars+0x116>
			sys = HEAT;
 80006ce:	4b1e      	ldr	r3, [pc, #120]	; (8000748 <proc_state_vars+0x148>)
 80006d0:	2201      	movs	r2, #1
 80006d2:	801a      	strh	r2, [r3, #0]
			hab_timer = 0;
 80006d4:	4b20      	ldr	r3, [pc, #128]	; (8000758 <proc_state_vars+0x158>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	801a      	strh	r2, [r3, #0]
			cont = 0;
 80006da:	4b20      	ldr	r3, [pc, #128]	; (800075c <proc_state_vars+0x15c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	801a      	strh	r2, [r3, #0]
			hab_timer_c = 0;
 80006e0:	4b1f      	ldr	r3, [pc, #124]	; (8000760 <proc_state_vars+0x160>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	801a      	strh	r2, [r3, #0]
			cont_c = 0;
 80006e6:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <proc_state_vars+0x164>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	801a      	strh	r2, [r3, #0]
			proc_cool = 1;
 80006ec:	4b1e      	ldr	r3, [pc, #120]	; (8000768 <proc_state_vars+0x168>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	801a      	strh	r2, [r3, #0]
			proc_heat = 5;
 80006f2:	4b17      	ldr	r3, [pc, #92]	; (8000750 <proc_state_vars+0x150>)
 80006f4:	2205      	movs	r2, #5
 80006f6:	801a      	strh	r2, [r3, #0]
			EXTGAS_OFF;
 80006f8:	2380      	movs	r3, #128	; 0x80
 80006fa:	0099      	lsls	r1, r3, #2
 80006fc:	2390      	movs	r3, #144	; 0x90
 80006fe:	05db      	lsls	r3, r3, #23
 8000700:	2200      	movs	r2, #0
 8000702:	0018      	movs	r0, r3
 8000704:	f001 f9ad 	bl	8001a62 <HAL_GPIO_WritePin>
			FAN_ON;
 8000708:	2390      	movs	r3, #144	; 0x90
 800070a:	05db      	lsls	r3, r3, #23
 800070c:	2201      	movs	r2, #1
 800070e:	2180      	movs	r1, #128	; 0x80
 8000710:	0018      	movs	r0, r3
 8000712:	f001 f9a6 	bl	8001a62 <HAL_GPIO_WritePin>
		}
		if(EXTGAS_STATUS == ON){
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	009a      	lsls	r2, r3, #2
 800071a:	2390      	movs	r3, #144	; 0x90
 800071c:	05db      	lsls	r3, r3, #23
 800071e:	0011      	movs	r1, r2
 8000720:	0018      	movs	r0, r3
 8000722:	f001 f981 	bl	8001a28 <HAL_GPIO_ReadPin>
 8000726:	0003      	movs	r3, r0
 8000728:	2b01      	cmp	r3, #1
 800072a:	d107      	bne.n	800073c <proc_state_vars+0x13c>
			EXTGAS_OFF;
 800072c:	2380      	movs	r3, #128	; 0x80
 800072e:	0099      	lsls	r1, r3, #2
 8000730:	2390      	movs	r3, #144	; 0x90
 8000732:	05db      	lsls	r3, r3, #23
 8000734:	2200      	movs	r2, #0
 8000736:	0018      	movs	r0, r3
 8000738:	f001 f993 	bl	8001a62 <HAL_GPIO_WritePin>
		}
	}
}
 800073c:	46c0      	nop			; (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	20000004 	.word	0x20000004
 8000748:	20000044 	.word	0x20000044
 800074c:	20000050 	.word	0x20000050
 8000750:	20000000 	.word	0x20000000
 8000754:	2000004e 	.word	0x2000004e
 8000758:	2000004a 	.word	0x2000004a
 800075c:	20000046 	.word	0x20000046
 8000760:	2000004c 	.word	0x2000004c
 8000764:	20000048 	.word	0x20000048
 8000768:	20000002 	.word	0x20000002

0800076c <main_sys>:

void main_sys(void){
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	switch(sys){
 8000770:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <main_sys+0x3c>)
 8000772:	881b      	ldrh	r3, [r3, #0]
 8000774:	2b03      	cmp	r3, #3
 8000776:	d00e      	beq.n	8000796 <main_sys+0x2a>
 8000778:	dc13      	bgt.n	80007a2 <main_sys+0x36>
 800077a:	2b02      	cmp	r3, #2
 800077c:	d005      	beq.n	800078a <main_sys+0x1e>
 800077e:	dc10      	bgt.n	80007a2 <main_sys+0x36>
 8000780:	2b00      	cmp	r3, #0
 8000782:	d00d      	beq.n	80007a0 <main_sys+0x34>
 8000784:	2b01      	cmp	r3, #1
 8000786:	d003      	beq.n	8000790 <main_sys+0x24>
		break;
	case HEAT_VENT:
		cool_process();
		heat_process();
	}
}
 8000788:	e00b      	b.n	80007a2 <main_sys+0x36>
		cool_process();
 800078a:	f000 f8ab 	bl	80008e4 <cool_process>
		break;
 800078e:	e008      	b.n	80007a2 <main_sys+0x36>
		heat_process();
 8000790:	f000 f954 	bl	8000a3c <heat_process>
		break;
 8000794:	e005      	b.n	80007a2 <main_sys+0x36>
		cool_process();
 8000796:	f000 f8a5 	bl	80008e4 <cool_process>
		heat_process();
 800079a:	f000 f94f 	bl	8000a3c <heat_process>
}
 800079e:	e000      	b.n	80007a2 <main_sys+0x36>
		break;
 80007a0:	46c0      	nop			; (mov r8, r8)
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000044 	.word	0x20000044

080007ac <indicator_update>:

void indicator_update(void){
 80007ac:	b5b0      	push	{r4, r5, r7, lr}
 80007ae:	af00      	add	r7, sp, #0
	if(fail_times >= FAIL_LIMIT){
 80007b0:	4b48      	ldr	r3, [pc, #288]	; (80008d4 <indicator_update+0x128>)
 80007b2:	881b      	ldrh	r3, [r3, #0]
 80007b4:	2b02      	cmp	r3, #2
 80007b6:	d90e      	bls.n	80007d6 <indicator_update+0x2a>
		LED_GREEN_OFF;
 80007b8:	2390      	movs	r3, #144	; 0x90
 80007ba:	05db      	lsls	r3, r3, #23
 80007bc:	2200      	movs	r2, #0
 80007be:	2140      	movs	r1, #64	; 0x40
 80007c0:	0018      	movs	r0, r3
 80007c2:	f001 f94e 	bl	8001a62 <HAL_GPIO_WritePin>
		LED_RED_ON;
 80007c6:	2390      	movs	r3, #144	; 0x90
 80007c8:	05db      	lsls	r3, r3, #23
 80007ca:	2201      	movs	r2, #1
 80007cc:	2120      	movs	r1, #32
 80007ce:	0018      	movs	r0, r3
 80007d0:	f001 f947 	bl	8001a62 <HAL_GPIO_WritePin>
		}else if(state_vars[LIM_sw] == OPEN){
			LED_GREEN_OFF;
			LED_RED_TOGGLE;
		}
	}
}
 80007d4:	e07b      	b.n	80008ce <indicator_update+0x122>
		if(state_vars[LIM_sw] == CLOSE){
 80007d6:	4b40      	ldr	r3, [pc, #256]	; (80008d8 <indicator_update+0x12c>)
 80007d8:	889b      	ldrh	r3, [r3, #4]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d165      	bne.n	80008aa <indicator_update+0xfe>
			if((sys == HEAT)&&(proc_heat == 3)){
 80007de:	4b3f      	ldr	r3, [pc, #252]	; (80008dc <indicator_update+0x130>)
 80007e0:	881b      	ldrh	r3, [r3, #0]
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d111      	bne.n	800080a <indicator_update+0x5e>
 80007e6:	4b3e      	ldr	r3, [pc, #248]	; (80008e0 <indicator_update+0x134>)
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	2b03      	cmp	r3, #3
 80007ec:	d10d      	bne.n	800080a <indicator_update+0x5e>
				LED_RED_OFF;
 80007ee:	2390      	movs	r3, #144	; 0x90
 80007f0:	05db      	lsls	r3, r3, #23
 80007f2:	2200      	movs	r2, #0
 80007f4:	2120      	movs	r1, #32
 80007f6:	0018      	movs	r0, r3
 80007f8:	f001 f933 	bl	8001a62 <HAL_GPIO_WritePin>
				LED_GREEN_TOGGLE;
 80007fc:	2390      	movs	r3, #144	; 0x90
 80007fe:	05db      	lsls	r3, r3, #23
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	0018      	movs	r0, r3
 8000804:	f001 f94a 	bl	8001a9c <HAL_GPIO_TogglePin>
 8000808:	e061      	b.n	80008ce <indicator_update+0x122>
			}else if((sys == HEAT)&&(proc_heat == 1)&&(state_vars[VACIO_sw] == CLOSE)){
 800080a:	4b34      	ldr	r3, [pc, #208]	; (80008dc <indicator_update+0x130>)
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	2b01      	cmp	r3, #1
 8000810:	d134      	bne.n	800087c <indicator_update+0xd0>
 8000812:	4b33      	ldr	r3, [pc, #204]	; (80008e0 <indicator_update+0x134>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	2b01      	cmp	r3, #1
 8000818:	d130      	bne.n	800087c <indicator_update+0xd0>
 800081a:	4b2f      	ldr	r3, [pc, #188]	; (80008d8 <indicator_update+0x12c>)
 800081c:	891b      	ldrh	r3, [r3, #8]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d12c      	bne.n	800087c <indicator_update+0xd0>
				if(LED_GREEN_STATUS == LED_RED_STATUS){
 8000822:	2390      	movs	r3, #144	; 0x90
 8000824:	05db      	lsls	r3, r3, #23
 8000826:	2140      	movs	r1, #64	; 0x40
 8000828:	0018      	movs	r0, r3
 800082a:	f001 f8fd 	bl	8001a28 <HAL_GPIO_ReadPin>
 800082e:	0003      	movs	r3, r0
 8000830:	001c      	movs	r4, r3
 8000832:	2390      	movs	r3, #144	; 0x90
 8000834:	05db      	lsls	r3, r3, #23
 8000836:	2120      	movs	r1, #32
 8000838:	0018      	movs	r0, r3
 800083a:	f001 f8f5 	bl	8001a28 <HAL_GPIO_ReadPin>
 800083e:	0003      	movs	r3, r0
 8000840:	429c      	cmp	r4, r3
 8000842:	d10e      	bne.n	8000862 <indicator_update+0xb6>
					LED_GREEN_OFF;
 8000844:	2390      	movs	r3, #144	; 0x90
 8000846:	05db      	lsls	r3, r3, #23
 8000848:	2200      	movs	r2, #0
 800084a:	2140      	movs	r1, #64	; 0x40
 800084c:	0018      	movs	r0, r3
 800084e:	f001 f908 	bl	8001a62 <HAL_GPIO_WritePin>
					LED_RED_ON;
 8000852:	2390      	movs	r3, #144	; 0x90
 8000854:	05db      	lsls	r3, r3, #23
 8000856:	2201      	movs	r2, #1
 8000858:	2120      	movs	r1, #32
 800085a:	0018      	movs	r0, r3
 800085c:	f001 f901 	bl	8001a62 <HAL_GPIO_WritePin>
				if(LED_GREEN_STATUS == LED_RED_STATUS){
 8000860:	e035      	b.n	80008ce <indicator_update+0x122>
					LED_GREEN_TOGGLE;
 8000862:	2390      	movs	r3, #144	; 0x90
 8000864:	05db      	lsls	r3, r3, #23
 8000866:	2140      	movs	r1, #64	; 0x40
 8000868:	0018      	movs	r0, r3
 800086a:	f001 f917 	bl	8001a9c <HAL_GPIO_TogglePin>
					LED_RED_TOGGLE;
 800086e:	2390      	movs	r3, #144	; 0x90
 8000870:	05db      	lsls	r3, r3, #23
 8000872:	2120      	movs	r1, #32
 8000874:	0018      	movs	r0, r3
 8000876:	f001 f911 	bl	8001a9c <HAL_GPIO_TogglePin>
				if(LED_GREEN_STATUS == LED_RED_STATUS){
 800087a:	e028      	b.n	80008ce <indicator_update+0x122>
				LED_RED_OFF;
 800087c:	2390      	movs	r3, #144	; 0x90
 800087e:	05db      	lsls	r3, r3, #23
 8000880:	2200      	movs	r2, #0
 8000882:	2120      	movs	r1, #32
 8000884:	0018      	movs	r0, r3
 8000886:	f001 f8ec 	bl	8001a62 <HAL_GPIO_WritePin>
				if(LED_GREEN_STATUS == OFF){
 800088a:	2390      	movs	r3, #144	; 0x90
 800088c:	05db      	lsls	r3, r3, #23
 800088e:	2140      	movs	r1, #64	; 0x40
 8000890:	0018      	movs	r0, r3
 8000892:	f001 f8c9 	bl	8001a28 <HAL_GPIO_ReadPin>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d119      	bne.n	80008ce <indicator_update+0x122>
					LED_GREEN_ON;
 800089a:	2390      	movs	r3, #144	; 0x90
 800089c:	05db      	lsls	r3, r3, #23
 800089e:	2201      	movs	r2, #1
 80008a0:	2140      	movs	r1, #64	; 0x40
 80008a2:	0018      	movs	r0, r3
 80008a4:	f001 f8dd 	bl	8001a62 <HAL_GPIO_WritePin>
}
 80008a8:	e011      	b.n	80008ce <indicator_update+0x122>
		}else if(state_vars[LIM_sw] == OPEN){
 80008aa:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <indicator_update+0x12c>)
 80008ac:	889b      	ldrh	r3, [r3, #4]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d10d      	bne.n	80008ce <indicator_update+0x122>
			LED_GREEN_OFF;
 80008b2:	2390      	movs	r3, #144	; 0x90
 80008b4:	05db      	lsls	r3, r3, #23
 80008b6:	2200      	movs	r2, #0
 80008b8:	2140      	movs	r1, #64	; 0x40
 80008ba:	0018      	movs	r0, r3
 80008bc:	f001 f8d1 	bl	8001a62 <HAL_GPIO_WritePin>
			LED_RED_TOGGLE;
 80008c0:	2390      	movs	r3, #144	; 0x90
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	2120      	movs	r1, #32
 80008c6:	0018      	movs	r0, r3
 80008c8:	f001 f8e8 	bl	8001a9c <HAL_GPIO_TogglePin>
}
 80008cc:	e7ff      	b.n	80008ce <indicator_update+0x122>
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bdb0      	pop	{r4, r5, r7, pc}
 80008d4:	2000004e 	.word	0x2000004e
 80008d8:	20000004 	.word	0x20000004
 80008dc:	20000044 	.word	0x20000044
 80008e0:	20000000 	.word	0x20000000

080008e4 <cool_process>:

void cool_process(void){
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
	switch(proc_cool){
 80008e8:	4b4c      	ldr	r3, [pc, #304]	; (8000a1c <cool_process+0x138>)
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d02d      	beq.n	800094c <cool_process+0x68>
 80008f0:	dc2f      	bgt.n	8000952 <cool_process+0x6e>
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d002      	beq.n	80008fc <cool_process+0x18>
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d00a      	beq.n	8000910 <cool_process+0x2c>
 80008fa:	e02a      	b.n	8000952 <cool_process+0x6e>
	case 1:
		hab_timer_c = 1;
 80008fc:	4b48      	ldr	r3, [pc, #288]	; (8000a20 <cool_process+0x13c>)
 80008fe:	2201      	movs	r2, #1
 8000900:	801a      	strh	r2, [r3, #0]
		cont_c = 0;
 8000902:	4b48      	ldr	r3, [pc, #288]	; (8000a24 <cool_process+0x140>)
 8000904:	2200      	movs	r2, #0
 8000906:	801a      	strh	r2, [r3, #0]
		proc_cool = 2;
 8000908:	4b44      	ldr	r3, [pc, #272]	; (8000a1c <cool_process+0x138>)
 800090a:	2202      	movs	r2, #2
 800090c:	801a      	strh	r2, [r3, #0]
		break;
 800090e:	e020      	b.n	8000952 <cool_process+0x6e>
	case 2:
		if((cont_c == 20)||(FAN_STATUS == ON)){ // 10s
 8000910:	4b44      	ldr	r3, [pc, #272]	; (8000a24 <cool_process+0x140>)
 8000912:	881b      	ldrh	r3, [r3, #0]
 8000914:	2b14      	cmp	r3, #20
 8000916:	d008      	beq.n	800092a <cool_process+0x46>
 8000918:	2390      	movs	r3, #144	; 0x90
 800091a:	05db      	lsls	r3, r3, #23
 800091c:	2180      	movs	r1, #128	; 0x80
 800091e:	0018      	movs	r0, r3
 8000920:	f001 f882 	bl	8001a28 <HAL_GPIO_ReadPin>
 8000924:	0003      	movs	r3, r0
 8000926:	2b01      	cmp	r3, #1
 8000928:	d112      	bne.n	8000950 <cool_process+0x6c>
			FAN_ON;
 800092a:	2390      	movs	r3, #144	; 0x90
 800092c:	05db      	lsls	r3, r3, #23
 800092e:	2201      	movs	r2, #1
 8000930:	2180      	movs	r1, #128	; 0x80
 8000932:	0018      	movs	r0, r3
 8000934:	f001 f895 	bl	8001a62 <HAL_GPIO_WritePin>
			hab_timer_c = 0;
 8000938:	4b39      	ldr	r3, [pc, #228]	; (8000a20 <cool_process+0x13c>)
 800093a:	2200      	movs	r2, #0
 800093c:	801a      	strh	r2, [r3, #0]
			cont_c = 0;
 800093e:	4b39      	ldr	r3, [pc, #228]	; (8000a24 <cool_process+0x140>)
 8000940:	2200      	movs	r2, #0
 8000942:	801a      	strh	r2, [r3, #0]
			proc_cool = 3;
 8000944:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <cool_process+0x138>)
 8000946:	2203      	movs	r2, #3
 8000948:	801a      	strh	r2, [r3, #0]
		}
		break;
 800094a:	e001      	b.n	8000950 <cool_process+0x6c>
	case 3:
		// COOL ON
		break;
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	e000      	b.n	8000952 <cool_process+0x6e>
		break;
 8000950:	46c0      	nop			; (mov r8, r8)
	}
	if(sys != OFF){
 8000952:	4b35      	ldr	r3, [pc, #212]	; (8000a28 <cool_process+0x144>)
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d05d      	beq.n	8000a16 <cool_process+0x132>
		if(sys == COOL){
 800095a:	4b33      	ldr	r3, [pc, #204]	; (8000a28 <cool_process+0x144>)
 800095c:	881b      	ldrh	r3, [r3, #0]
 800095e:	2b02      	cmp	r3, #2
 8000960:	d11f      	bne.n	80009a2 <cool_process+0xbe>
			if(state_vars[G_sw] == OPEN){
 8000962:	4b32      	ldr	r3, [pc, #200]	; (8000a2c <cool_process+0x148>)
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d113      	bne.n	8000992 <cool_process+0xae>
				hab_timer_c = 0;
 800096a:	4b2d      	ldr	r3, [pc, #180]	; (8000a20 <cool_process+0x13c>)
 800096c:	2200      	movs	r2, #0
 800096e:	801a      	strh	r2, [r3, #0]
				cont_c = 0;
 8000970:	4b2c      	ldr	r3, [pc, #176]	; (8000a24 <cool_process+0x140>)
 8000972:	2200      	movs	r2, #0
 8000974:	801a      	strh	r2, [r3, #0]
				proc_cool = 1;
 8000976:	4b29      	ldr	r3, [pc, #164]	; (8000a1c <cool_process+0x138>)
 8000978:	2201      	movs	r2, #1
 800097a:	801a      	strh	r2, [r3, #0]
				FAN_OFF;
 800097c:	2390      	movs	r3, #144	; 0x90
 800097e:	05db      	lsls	r3, r3, #23
 8000980:	2200      	movs	r2, #0
 8000982:	2180      	movs	r1, #128	; 0x80
 8000984:	0018      	movs	r0, r3
 8000986:	f001 f86c 	bl	8001a62 <HAL_GPIO_WritePin>
				sys = OFF;
 800098a:	4b27      	ldr	r3, [pc, #156]	; (8000a28 <cool_process+0x144>)
 800098c:	2200      	movs	r2, #0
 800098e:	801a      	strh	r2, [r3, #0]
					sys = COOL;
				}
			}
		}
	}
}
 8000990:	e041      	b.n	8000a16 <cool_process+0x132>
			}else if(state_vars[W_sw] == CLOSE){
 8000992:	4b26      	ldr	r3, [pc, #152]	; (8000a2c <cool_process+0x148>)
 8000994:	885b      	ldrh	r3, [r3, #2]
 8000996:	2b01      	cmp	r3, #1
 8000998:	d13d      	bne.n	8000a16 <cool_process+0x132>
				sys = HEAT_VENT;
 800099a:	4b23      	ldr	r3, [pc, #140]	; (8000a28 <cool_process+0x144>)
 800099c:	2203      	movs	r2, #3
 800099e:	801a      	strh	r2, [r3, #0]
}
 80009a0:	e039      	b.n	8000a16 <cool_process+0x132>
		}else if(sys == HEAT_VENT){
 80009a2:	4b21      	ldr	r3, [pc, #132]	; (8000a28 <cool_process+0x144>)
 80009a4:	881b      	ldrh	r3, [r3, #0]
 80009a6:	2b03      	cmp	r3, #3
 80009a8:	d135      	bne.n	8000a16 <cool_process+0x132>
			if(state_vars[G_sw] == OPEN){
 80009aa:	4b20      	ldr	r3, [pc, #128]	; (8000a2c <cool_process+0x148>)
 80009ac:	881b      	ldrh	r3, [r3, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d117      	bne.n	80009e2 <cool_process+0xfe>
				hab_timer_c = 0;
 80009b2:	4b1b      	ldr	r3, [pc, #108]	; (8000a20 <cool_process+0x13c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	801a      	strh	r2, [r3, #0]
				cont_c = 0;
 80009b8:	4b1a      	ldr	r3, [pc, #104]	; (8000a24 <cool_process+0x140>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	801a      	strh	r2, [r3, #0]
				proc_cool = 1;
 80009be:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <cool_process+0x138>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	801a      	strh	r2, [r3, #0]
				sys = HEAT;
 80009c4:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <cool_process+0x144>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	801a      	strh	r2, [r3, #0]
				if(proc_heat < 5){
 80009ca:	4b19      	ldr	r3, [pc, #100]	; (8000a30 <cool_process+0x14c>)
 80009cc:	881b      	ldrh	r3, [r3, #0]
 80009ce:	2b04      	cmp	r3, #4
 80009d0:	d821      	bhi.n	8000a16 <cool_process+0x132>
					FAN_OFF;
 80009d2:	2390      	movs	r3, #144	; 0x90
 80009d4:	05db      	lsls	r3, r3, #23
 80009d6:	2200      	movs	r2, #0
 80009d8:	2180      	movs	r1, #128	; 0x80
 80009da:	0018      	movs	r0, r3
 80009dc:	f001 f841 	bl	8001a62 <HAL_GPIO_WritePin>
}
 80009e0:	e019      	b.n	8000a16 <cool_process+0x132>
			}else if(state_vars[W_sw] == OPEN){
 80009e2:	4b12      	ldr	r3, [pc, #72]	; (8000a2c <cool_process+0x148>)
 80009e4:	885b      	ldrh	r3, [r3, #2]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d115      	bne.n	8000a16 <cool_process+0x132>
				if(EXTGAS_STATUS == OFF){
 80009ea:	2380      	movs	r3, #128	; 0x80
 80009ec:	009a      	lsls	r2, r3, #2
 80009ee:	2390      	movs	r3, #144	; 0x90
 80009f0:	05db      	lsls	r3, r3, #23
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f001 f817 	bl	8001a28 <HAL_GPIO_ReadPin>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d10b      	bne.n	8000a16 <cool_process+0x132>
					hab_timer = 0;
 80009fe:	4b0d      	ldr	r3, [pc, #52]	; (8000a34 <cool_process+0x150>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	801a      	strh	r2, [r3, #0]
					cont = 0;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <cool_process+0x154>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	801a      	strh	r2, [r3, #0]
					proc_heat = 1;
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <cool_process+0x14c>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	801a      	strh	r2, [r3, #0]
					sys = COOL;
 8000a10:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <cool_process+0x144>)
 8000a12:	2202      	movs	r2, #2
 8000a14:	801a      	strh	r2, [r3, #0]
}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000002 	.word	0x20000002
 8000a20:	2000004c 	.word	0x2000004c
 8000a24:	20000048 	.word	0x20000048
 8000a28:	20000044 	.word	0x20000044
 8000a2c:	20000004 	.word	0x20000004
 8000a30:	20000000 	.word	0x20000000
 8000a34:	2000004a 	.word	0x2000004a
 8000a38:	20000046 	.word	0x20000046

08000a3c <heat_process>:

void heat_process(void){
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
	switch(proc_heat){
 8000a40:	4b7d      	ldr	r3, [pc, #500]	; (8000c38 <heat_process+0x1fc>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	2b07      	cmp	r3, #7
 8000a46:	d900      	bls.n	8000a4a <heat_process+0xe>
 8000a48:	e0ae      	b.n	8000ba8 <heat_process+0x16c>
 8000a4a:	009a      	lsls	r2, r3, #2
 8000a4c:	4b7b      	ldr	r3, [pc, #492]	; (8000c3c <heat_process+0x200>)
 8000a4e:	18d3      	adds	r3, r2, r3
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	469f      	mov	pc, r3
	case 1:
		if(state_vars[VACIO_sw] == OPEN){ // Checkeo sensor de vacio
 8000a54:	4b7a      	ldr	r3, [pc, #488]	; (8000c40 <heat_process+0x204>)
 8000a56:	891b      	ldrh	r3, [r3, #8]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d000      	beq.n	8000a5e <heat_process+0x22>
 8000a5c:	e099      	b.n	8000b92 <heat_process+0x156>
			hab_timer = 1;
 8000a5e:	4b79      	ldr	r3, [pc, #484]	; (8000c44 <heat_process+0x208>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000a64:	4b78      	ldr	r3, [pc, #480]	; (8000c48 <heat_process+0x20c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	801a      	strh	r2, [r3, #0]
			proc_heat = 2;
 8000a6a:	4b73      	ldr	r3, [pc, #460]	; (8000c38 <heat_process+0x1fc>)
 8000a6c:	2202      	movs	r2, #2
 8000a6e:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000a70:	e08f      	b.n	8000b92 <heat_process+0x156>
	case 2:
		if(state_vars[VACIO_sw] == CLOSE){ // Checkeo sensor de vacio
 8000a72:	4b73      	ldr	r3, [pc, #460]	; (8000c40 <heat_process+0x204>)
 8000a74:	891b      	ldrh	r3, [r3, #8]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d108      	bne.n	8000a8c <heat_process+0x50>
			hab_timer = 0;
 8000a7a:	4b72      	ldr	r3, [pc, #456]	; (8000c44 <heat_process+0x208>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000a80:	4b71      	ldr	r3, [pc, #452]	; (8000c48 <heat_process+0x20c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	801a      	strh	r2, [r3, #0]
			proc_heat = 1;
 8000a86:	4b6c      	ldr	r3, [pc, #432]	; (8000c38 <heat_process+0x1fc>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	801a      	strh	r2, [r3, #0]
		}
		if(cont == 20){ // 10 segundos
 8000a8c:	4b6e      	ldr	r3, [pc, #440]	; (8000c48 <heat_process+0x20c>)
 8000a8e:	881b      	ldrh	r3, [r3, #0]
 8000a90:	2b14      	cmp	r3, #20
 8000a92:	d000      	beq.n	8000a96 <heat_process+0x5a>
 8000a94:	e07f      	b.n	8000b96 <heat_process+0x15a>
			EXTGAS_ON;
 8000a96:	2380      	movs	r3, #128	; 0x80
 8000a98:	0099      	lsls	r1, r3, #2
 8000a9a:	2390      	movs	r3, #144	; 0x90
 8000a9c:	05db      	lsls	r3, r3, #23
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f000 ffde 	bl	8001a62 <HAL_GPIO_WritePin>
			hab_timer = 0;
 8000aa6:	4b67      	ldr	r3, [pc, #412]	; (8000c44 <heat_process+0x208>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000aac:	4b66      	ldr	r3, [pc, #408]	; (8000c48 <heat_process+0x20c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	801a      	strh	r2, [r3, #0]
			proc_heat = 3;
 8000ab2:	4b61      	ldr	r3, [pc, #388]	; (8000c38 <heat_process+0x1fc>)
 8000ab4:	2203      	movs	r2, #3
 8000ab6:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000ab8:	e06d      	b.n	8000b96 <heat_process+0x15a>
	case 3:
		if(state_vars[VALV_sw] == CLOSE){ // Espera valvula
 8000aba:	4b61      	ldr	r3, [pc, #388]	; (8000c40 <heat_process+0x204>)
 8000abc:	88db      	ldrh	r3, [r3, #6]
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d000      	beq.n	8000ac4 <heat_process+0x88>
 8000ac2:	e06a      	b.n	8000b9a <heat_process+0x15e>
			proc_heat = 4;
 8000ac4:	4b5c      	ldr	r3, [pc, #368]	; (8000c38 <heat_process+0x1fc>)
 8000ac6:	2204      	movs	r2, #4
 8000ac8:	801a      	strh	r2, [r3, #0]
			hab_timer = 1;
 8000aca:	4b5e      	ldr	r3, [pc, #376]	; (8000c44 <heat_process+0x208>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000ad0:	4b5d      	ldr	r3, [pc, #372]	; (8000c48 <heat_process+0x20c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000ad6:	e060      	b.n	8000b9a <heat_process+0x15e>
	case 4:
		if((cont == 40)||(FAN_STATUS == ON)){ // 20 segundos
 8000ad8:	4b5b      	ldr	r3, [pc, #364]	; (8000c48 <heat_process+0x20c>)
 8000ada:	881b      	ldrh	r3, [r3, #0]
 8000adc:	2b28      	cmp	r3, #40	; 0x28
 8000ade:	d008      	beq.n	8000af2 <heat_process+0xb6>
 8000ae0:	2390      	movs	r3, #144	; 0x90
 8000ae2:	05db      	lsls	r3, r3, #23
 8000ae4:	2180      	movs	r1, #128	; 0x80
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f000 ff9e 	bl	8001a28 <HAL_GPIO_ReadPin>
 8000aec:	0003      	movs	r3, r0
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d155      	bne.n	8000b9e <heat_process+0x162>
			FAN_ON;
 8000af2:	2390      	movs	r3, #144	; 0x90
 8000af4:	05db      	lsls	r3, r3, #23
 8000af6:	2201      	movs	r2, #1
 8000af8:	2180      	movs	r1, #128	; 0x80
 8000afa:	0018      	movs	r0, r3
 8000afc:	f000 ffb1 	bl	8001a62 <HAL_GPIO_WritePin>
			hab_timer = 0;
 8000b00:	4b50      	ldr	r3, [pc, #320]	; (8000c44 <heat_process+0x208>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000b06:	4b50      	ldr	r3, [pc, #320]	; (8000c48 <heat_process+0x20c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	801a      	strh	r2, [r3, #0]
			proc_heat = 5;
 8000b0c:	4b4a      	ldr	r3, [pc, #296]	; (8000c38 <heat_process+0x1fc>)
 8000b0e:	2205      	movs	r2, #5
 8000b10:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000b12:	e044      	b.n	8000b9e <heat_process+0x162>
	case 5:
		// Funcionamiento
		break;
	case 6:
		if((cont == 40)||(EXTGAS_STATUS == OFF)){ // 20 segundos
 8000b14:	4b4c      	ldr	r3, [pc, #304]	; (8000c48 <heat_process+0x20c>)
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	2b28      	cmp	r3, #40	; 0x28
 8000b1a:	d009      	beq.n	8000b30 <heat_process+0xf4>
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	009a      	lsls	r2, r3, #2
 8000b20:	2390      	movs	r3, #144	; 0x90
 8000b22:	05db      	lsls	r3, r3, #23
 8000b24:	0011      	movs	r1, r2
 8000b26:	0018      	movs	r0, r3
 8000b28:	f000 ff7e 	bl	8001a28 <HAL_GPIO_ReadPin>
 8000b2c:	1e03      	subs	r3, r0, #0
 8000b2e:	d138      	bne.n	8000ba2 <heat_process+0x166>
			EXTGAS_OFF;
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	0099      	lsls	r1, r3, #2
 8000b34:	2390      	movs	r3, #144	; 0x90
 8000b36:	05db      	lsls	r3, r3, #23
 8000b38:	2200      	movs	r2, #0
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f000 ff91 	bl	8001a62 <HAL_GPIO_WritePin>
			cont = 0;
 8000b40:	4b41      	ldr	r3, [pc, #260]	; (8000c48 <heat_process+0x20c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	801a      	strh	r2, [r3, #0]
			proc_heat = 7;
 8000b46:	4b3c      	ldr	r3, [pc, #240]	; (8000c38 <heat_process+0x1fc>)
 8000b48:	2207      	movs	r2, #7
 8000b4a:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000b4c:	e029      	b.n	8000ba2 <heat_process+0x166>
	case 7:
		if((cont == 310)||(FAN_STATUS == OFF)){ // 2 min 35 seg
 8000b4e:	4b3e      	ldr	r3, [pc, #248]	; (8000c48 <heat_process+0x20c>)
 8000b50:	881a      	ldrh	r2, [r3, #0]
 8000b52:	239b      	movs	r3, #155	; 0x9b
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	429a      	cmp	r2, r3
 8000b58:	d007      	beq.n	8000b6a <heat_process+0x12e>
 8000b5a:	2390      	movs	r3, #144	; 0x90
 8000b5c:	05db      	lsls	r3, r3, #23
 8000b5e:	2180      	movs	r1, #128	; 0x80
 8000b60:	0018      	movs	r0, r3
 8000b62:	f000 ff61 	bl	8001a28 <HAL_GPIO_ReadPin>
 8000b66:	1e03      	subs	r3, r0, #0
 8000b68:	d11d      	bne.n	8000ba6 <heat_process+0x16a>
			FAN_OFF;
 8000b6a:	2390      	movs	r3, #144	; 0x90
 8000b6c:	05db      	lsls	r3, r3, #23
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2180      	movs	r1, #128	; 0x80
 8000b72:	0018      	movs	r0, r3
 8000b74:	f000 ff75 	bl	8001a62 <HAL_GPIO_WritePin>
			hab_timer = 0;
 8000b78:	4b32      	ldr	r3, [pc, #200]	; (8000c44 <heat_process+0x208>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000b7e:	4b32      	ldr	r3, [pc, #200]	; (8000c48 <heat_process+0x20c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	801a      	strh	r2, [r3, #0]
			sys = OFF;
 8000b84:	4b31      	ldr	r3, [pc, #196]	; (8000c4c <heat_process+0x210>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	801a      	strh	r2, [r3, #0]
			proc_heat = 1;
 8000b8a:	4b2b      	ldr	r3, [pc, #172]	; (8000c38 <heat_process+0x1fc>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000b90:	e009      	b.n	8000ba6 <heat_process+0x16a>
		break;
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	e008      	b.n	8000ba8 <heat_process+0x16c>
		break;
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	e006      	b.n	8000ba8 <heat_process+0x16c>
		break;
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	e004      	b.n	8000ba8 <heat_process+0x16c>
		break;
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	e002      	b.n	8000ba8 <heat_process+0x16c>
		break;
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	e000      	b.n	8000ba8 <heat_process+0x16c>
		break;
 8000ba6:	46c0      	nop			; (mov r8, r8)
	}

	if(sys != OFF){
 8000ba8:	4b28      	ldr	r3, [pc, #160]	; (8000c4c <heat_process+0x210>)
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d03f      	beq.n	8000c30 <heat_process+0x1f4>
		if((state_vars[W_sw] == OPEN)&&(proc_heat <= 5)&&(state_vars[LIM_sw] == CLOSE)){ // Corta señal
 8000bb0:	4b23      	ldr	r3, [pc, #140]	; (8000c40 <heat_process+0x204>)
 8000bb2:	885b      	ldrh	r3, [r3, #2]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d110      	bne.n	8000bda <heat_process+0x19e>
 8000bb8:	4b1f      	ldr	r3, [pc, #124]	; (8000c38 <heat_process+0x1fc>)
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	2b05      	cmp	r3, #5
 8000bbe:	d80c      	bhi.n	8000bda <heat_process+0x19e>
 8000bc0:	4b1f      	ldr	r3, [pc, #124]	; (8000c40 <heat_process+0x204>)
 8000bc2:	889b      	ldrh	r3, [r3, #4]
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	d108      	bne.n	8000bda <heat_process+0x19e>
			proc_heat = 6;
 8000bc8:	4b1b      	ldr	r3, [pc, #108]	; (8000c38 <heat_process+0x1fc>)
 8000bca:	2206      	movs	r2, #6
 8000bcc:	801a      	strh	r2, [r3, #0]
			hab_timer = 1;
 8000bce:	4b1d      	ldr	r3, [pc, #116]	; (8000c44 <heat_process+0x208>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	; (8000c48 <heat_process+0x20c>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	801a      	strh	r2, [r3, #0]
		}
		if((state_vars[W_sw] == CLOSE)&&(proc_heat > 5)){ // Vuelve señal antes de terminar anterior
 8000bda:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <heat_process+0x204>)
 8000bdc:	885b      	ldrh	r3, [r3, #2]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d11b      	bne.n	8000c1a <heat_process+0x1de>
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <heat_process+0x1fc>)
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	2b05      	cmp	r3, #5
 8000be8:	d917      	bls.n	8000c1a <heat_process+0x1de>
			hab_timer = 0;
 8000bea:	4b16      	ldr	r3, [pc, #88]	; (8000c44 <heat_process+0x208>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <heat_process+0x20c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	801a      	strh	r2, [r3, #0]
			if(EXTGAS_STATUS == ON){
 8000bf6:	2380      	movs	r3, #128	; 0x80
 8000bf8:	009a      	lsls	r2, r3, #2
 8000bfa:	2390      	movs	r3, #144	; 0x90
 8000bfc:	05db      	lsls	r3, r3, #23
 8000bfe:	0011      	movs	r1, r2
 8000c00:	0018      	movs	r0, r3
 8000c02:	f000 ff11 	bl	8001a28 <HAL_GPIO_ReadPin>
 8000c06:	0003      	movs	r3, r0
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d103      	bne.n	8000c14 <heat_process+0x1d8>
				proc_heat = 5;
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <heat_process+0x1fc>)
 8000c0e:	2205      	movs	r2, #5
 8000c10:	801a      	strh	r2, [r3, #0]
 8000c12:	e002      	b.n	8000c1a <heat_process+0x1de>
			}else{
				proc_heat = 1;
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <heat_process+0x1fc>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	801a      	strh	r2, [r3, #0]
			}
		}
		if((state_vars[G_sw] == CLOSE)&&(state_vars[LIM_sw] == CLOSE)){
 8000c1a:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <heat_process+0x204>)
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d106      	bne.n	8000c30 <heat_process+0x1f4>
 8000c22:	4b07      	ldr	r3, [pc, #28]	; (8000c40 <heat_process+0x204>)
 8000c24:	889b      	ldrh	r3, [r3, #4]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d102      	bne.n	8000c30 <heat_process+0x1f4>
			sys = HEAT_VENT;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <heat_process+0x210>)
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8000c30:	46c0      	nop			; (mov r8, r8)
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	0800297c 	.word	0x0800297c
 8000c40:	20000004 	.word	0x20000004
 8000c44:	2000004a 	.word	0x2000004a
 8000c48:	20000046 	.word	0x20000046
 8000c4c:	20000044 	.word	0x20000044

08000c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c54:	b672      	cpsid	i
}
 8000c56:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <Error_Handler+0x8>
	...

08000c5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c62:	4b0f      	ldr	r3, [pc, #60]	; (8000ca0 <HAL_MspInit+0x44>)
 8000c64:	699a      	ldr	r2, [r3, #24]
 8000c66:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <HAL_MspInit+0x44>)
 8000c68:	2101      	movs	r1, #1
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	619a      	str	r2, [r3, #24]
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ca0 <HAL_MspInit+0x44>)
 8000c70:	699b      	ldr	r3, [r3, #24]
 8000c72:	2201      	movs	r2, #1
 8000c74:	4013      	ands	r3, r2
 8000c76:	607b      	str	r3, [r7, #4]
 8000c78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c7a:	4b09      	ldr	r3, [pc, #36]	; (8000ca0 <HAL_MspInit+0x44>)
 8000c7c:	69da      	ldr	r2, [r3, #28]
 8000c7e:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <HAL_MspInit+0x44>)
 8000c80:	2180      	movs	r1, #128	; 0x80
 8000c82:	0549      	lsls	r1, r1, #21
 8000c84:	430a      	orrs	r2, r1
 8000c86:	61da      	str	r2, [r3, #28]
 8000c88:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <HAL_MspInit+0x44>)
 8000c8a:	69da      	ldr	r2, [r3, #28]
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	055b      	lsls	r3, r3, #21
 8000c90:	4013      	ands	r3, r2
 8000c92:	603b      	str	r3, [r7, #0]
 8000c94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	b002      	add	sp, #8
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	40021000 	.word	0x40021000

08000ca4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <HAL_TIM_Base_MspInit+0x48>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d115      	bne.n	8000ce2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8000cb8:	699a      	ldr	r2, [r3, #24]
 8000cba:	4b0d      	ldr	r3, [pc, #52]	; (8000cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8000cbc:	2180      	movs	r1, #128	; 0x80
 8000cbe:	0289      	lsls	r1, r1, #10
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	619a      	str	r2, [r3, #24]
 8000cc4:	4b0a      	ldr	r3, [pc, #40]	; (8000cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8000cc6:	699a      	ldr	r2, [r3, #24]
 8000cc8:	2380      	movs	r3, #128	; 0x80
 8000cca:	029b      	lsls	r3, r3, #10
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	2015      	movs	r0, #21
 8000cd8:	f000 f970 	bl	8000fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000cdc:	2015      	movs	r0, #21
 8000cde:	f000 f982 	bl	8000fe6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000ce2:	46c0      	nop			; (mov r8, r8)
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	b004      	add	sp, #16
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	40014400 	.word	0x40014400
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cf8:	e7fe      	b.n	8000cf8 <NMI_Handler+0x4>

08000cfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cfe:	e7fe      	b.n	8000cfe <HardFault_Handler+0x4>

08000d00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d04:	46c0      	nop			; (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d18:	f000 f888 	bl	8000e2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000d28:	4b03      	ldr	r3, [pc, #12]	; (8000d38 <TIM16_IRQHandler+0x14>)
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f001 fc32 	bl	8002594 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	20000078 	.word	0x20000078

08000d3c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d40:	46c0      	nop			; (mov r8, r8)
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
	...

08000d48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d48:	480d      	ldr	r0, [pc, #52]	; (8000d80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d4a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d4c:	f7ff fff6 	bl	8000d3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d50:	480c      	ldr	r0, [pc, #48]	; (8000d84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d52:	490d      	ldr	r1, [pc, #52]	; (8000d88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d54:	4a0d      	ldr	r2, [pc, #52]	; (8000d8c <LoopForever+0xe>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d58:	e002      	b.n	8000d60 <LoopCopyDataInit>

08000d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5e:	3304      	adds	r3, #4

08000d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d64:	d3f9      	bcc.n	8000d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d68:	4c0a      	ldr	r4, [pc, #40]	; (8000d94 <LoopForever+0x16>)
  movs r3, #0
 8000d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d6c:	e001      	b.n	8000d72 <LoopFillZerobss>

08000d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d70:	3204      	adds	r2, #4

08000d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d74:	d3fb      	bcc.n	8000d6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d76:	f001 fdc9 	bl	800290c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d7a:	f7ff fa51 	bl	8000220 <main>

08000d7e <LoopForever>:

LoopForever:
    b LoopForever
 8000d7e:	e7fe      	b.n	8000d7e <LoopForever>
  ldr   r0, =_estack
 8000d80:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d88:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8000d8c:	080029d4 	.word	0x080029d4
  ldr r2, =_sbss
 8000d90:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000d94:	200000e8 	.word	0x200000e8

08000d98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d98:	e7fe      	b.n	8000d98 <ADC1_IRQHandler>
	...

08000d9c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <HAL_Init+0x24>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_Init+0x24>)
 8000da6:	2110      	movs	r1, #16
 8000da8:	430a      	orrs	r2, r1
 8000daa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000dac:	2003      	movs	r0, #3
 8000dae:	f000 f809 	bl	8000dc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000db2:	f7ff ff53 	bl	8000c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000db6:	2300      	movs	r3, #0
}
 8000db8:	0018      	movs	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	40022000 	.word	0x40022000

08000dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc4:	b590      	push	{r4, r7, lr}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dcc:	4b14      	ldr	r3, [pc, #80]	; (8000e20 <HAL_InitTick+0x5c>)
 8000dce:	681c      	ldr	r4, [r3, #0]
 8000dd0:	4b14      	ldr	r3, [pc, #80]	; (8000e24 <HAL_InitTick+0x60>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	0019      	movs	r1, r3
 8000dd6:	23fa      	movs	r3, #250	; 0xfa
 8000dd8:	0098      	lsls	r0, r3, #2
 8000dda:	f7ff f995 	bl	8000108 <__udivsi3>
 8000dde:	0003      	movs	r3, r0
 8000de0:	0019      	movs	r1, r3
 8000de2:	0020      	movs	r0, r4
 8000de4:	f7ff f990 	bl	8000108 <__udivsi3>
 8000de8:	0003      	movs	r3, r0
 8000dea:	0018      	movs	r0, r3
 8000dec:	f000 f90b 	bl	8001006 <HAL_SYSTICK_Config>
 8000df0:	1e03      	subs	r3, r0, #0
 8000df2:	d001      	beq.n	8000df8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000df4:	2301      	movs	r3, #1
 8000df6:	e00f      	b.n	8000e18 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d80b      	bhi.n	8000e16 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	2301      	movs	r3, #1
 8000e02:	425b      	negs	r3, r3
 8000e04:	2200      	movs	r2, #0
 8000e06:	0018      	movs	r0, r3
 8000e08:	f000 f8d8 	bl	8000fbc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <HAL_InitTick+0x64>)
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000e12:	2300      	movs	r3, #0
 8000e14:	e000      	b.n	8000e18 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
}
 8000e18:	0018      	movs	r0, r3
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b003      	add	sp, #12
 8000e1e:	bd90      	pop	{r4, r7, pc}
 8000e20:	2000001c 	.word	0x2000001c
 8000e24:	20000024 	.word	0x20000024
 8000e28:	20000020 	.word	0x20000020

08000e2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e30:	4b05      	ldr	r3, [pc, #20]	; (8000e48 <HAL_IncTick+0x1c>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	001a      	movs	r2, r3
 8000e36:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <HAL_IncTick+0x20>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	18d2      	adds	r2, r2, r3
 8000e3c:	4b03      	ldr	r3, [pc, #12]	; (8000e4c <HAL_IncTick+0x20>)
 8000e3e:	601a      	str	r2, [r3, #0]
}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	20000024 	.word	0x20000024
 8000e4c:	200000c0 	.word	0x200000c0

08000e50 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  return uwTick;
 8000e54:	4b02      	ldr	r3, [pc, #8]	; (8000e60 <HAL_GetTick+0x10>)
 8000e56:	681b      	ldr	r3, [r3, #0]
}
 8000e58:	0018      	movs	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	200000c0 	.word	0x200000c0

08000e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	0002      	movs	r2, r0
 8000e6c:	1dfb      	adds	r3, r7, #7
 8000e6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e70:	1dfb      	adds	r3, r7, #7
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	2b7f      	cmp	r3, #127	; 0x7f
 8000e76:	d809      	bhi.n	8000e8c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e78:	1dfb      	adds	r3, r7, #7
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	231f      	movs	r3, #31
 8000e80:	401a      	ands	r2, r3
 8000e82:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <__NVIC_EnableIRQ+0x30>)
 8000e84:	2101      	movs	r1, #1
 8000e86:	4091      	lsls	r1, r2
 8000e88:	000a      	movs	r2, r1
 8000e8a:	601a      	str	r2, [r3, #0]
  }
}
 8000e8c:	46c0      	nop			; (mov r8, r8)
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	b002      	add	sp, #8
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	e000e100 	.word	0xe000e100

08000e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e98:	b590      	push	{r4, r7, lr}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	0002      	movs	r2, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	1dfb      	adds	r3, r7, #7
 8000ea4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ea6:	1dfb      	adds	r3, r7, #7
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b7f      	cmp	r3, #127	; 0x7f
 8000eac:	d828      	bhi.n	8000f00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eae:	4a2f      	ldr	r2, [pc, #188]	; (8000f6c <__NVIC_SetPriority+0xd4>)
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	b25b      	sxtb	r3, r3
 8000eb6:	089b      	lsrs	r3, r3, #2
 8000eb8:	33c0      	adds	r3, #192	; 0xc0
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	589b      	ldr	r3, [r3, r2]
 8000ebe:	1dfa      	adds	r2, r7, #7
 8000ec0:	7812      	ldrb	r2, [r2, #0]
 8000ec2:	0011      	movs	r1, r2
 8000ec4:	2203      	movs	r2, #3
 8000ec6:	400a      	ands	r2, r1
 8000ec8:	00d2      	lsls	r2, r2, #3
 8000eca:	21ff      	movs	r1, #255	; 0xff
 8000ecc:	4091      	lsls	r1, r2
 8000ece:	000a      	movs	r2, r1
 8000ed0:	43d2      	mvns	r2, r2
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	019b      	lsls	r3, r3, #6
 8000eda:	22ff      	movs	r2, #255	; 0xff
 8000edc:	401a      	ands	r2, r3
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	4003      	ands	r3, r0
 8000ee8:	00db      	lsls	r3, r3, #3
 8000eea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eec:	481f      	ldr	r0, [pc, #124]	; (8000f6c <__NVIC_SetPriority+0xd4>)
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	b25b      	sxtb	r3, r3
 8000ef4:	089b      	lsrs	r3, r3, #2
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	33c0      	adds	r3, #192	; 0xc0
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000efe:	e031      	b.n	8000f64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f00:	4a1b      	ldr	r2, [pc, #108]	; (8000f70 <__NVIC_SetPriority+0xd8>)
 8000f02:	1dfb      	adds	r3, r7, #7
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	0019      	movs	r1, r3
 8000f08:	230f      	movs	r3, #15
 8000f0a:	400b      	ands	r3, r1
 8000f0c:	3b08      	subs	r3, #8
 8000f0e:	089b      	lsrs	r3, r3, #2
 8000f10:	3306      	adds	r3, #6
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	18d3      	adds	r3, r2, r3
 8000f16:	3304      	adds	r3, #4
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	1dfa      	adds	r2, r7, #7
 8000f1c:	7812      	ldrb	r2, [r2, #0]
 8000f1e:	0011      	movs	r1, r2
 8000f20:	2203      	movs	r2, #3
 8000f22:	400a      	ands	r2, r1
 8000f24:	00d2      	lsls	r2, r2, #3
 8000f26:	21ff      	movs	r1, #255	; 0xff
 8000f28:	4091      	lsls	r1, r2
 8000f2a:	000a      	movs	r2, r1
 8000f2c:	43d2      	mvns	r2, r2
 8000f2e:	401a      	ands	r2, r3
 8000f30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	019b      	lsls	r3, r3, #6
 8000f36:	22ff      	movs	r2, #255	; 0xff
 8000f38:	401a      	ands	r2, r3
 8000f3a:	1dfb      	adds	r3, r7, #7
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	0018      	movs	r0, r3
 8000f40:	2303      	movs	r3, #3
 8000f42:	4003      	ands	r3, r0
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f48:	4809      	ldr	r0, [pc, #36]	; (8000f70 <__NVIC_SetPriority+0xd8>)
 8000f4a:	1dfb      	adds	r3, r7, #7
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	001c      	movs	r4, r3
 8000f50:	230f      	movs	r3, #15
 8000f52:	4023      	ands	r3, r4
 8000f54:	3b08      	subs	r3, #8
 8000f56:	089b      	lsrs	r3, r3, #2
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	3306      	adds	r3, #6
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	18c3      	adds	r3, r0, r3
 8000f60:	3304      	adds	r3, #4
 8000f62:	601a      	str	r2, [r3, #0]
}
 8000f64:	46c0      	nop			; (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b003      	add	sp, #12
 8000f6a:	bd90      	pop	{r4, r7, pc}
 8000f6c:	e000e100 	.word	0xe000e100
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	1e5a      	subs	r2, r3, #1
 8000f80:	2380      	movs	r3, #128	; 0x80
 8000f82:	045b      	lsls	r3, r3, #17
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d301      	bcc.n	8000f8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e010      	b.n	8000fae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <SysTick_Config+0x44>)
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	3a01      	subs	r2, #1
 8000f92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f94:	2301      	movs	r3, #1
 8000f96:	425b      	negs	r3, r3
 8000f98:	2103      	movs	r1, #3
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f7ff ff7c 	bl	8000e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa0:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <SysTick_Config+0x44>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fa6:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <SysTick_Config+0x44>)
 8000fa8:	2207      	movs	r2, #7
 8000faa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	0018      	movs	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b002      	add	sp, #8
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	e000e010 	.word	0xe000e010

08000fbc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60b9      	str	r1, [r7, #8]
 8000fc4:	607a      	str	r2, [r7, #4]
 8000fc6:	210f      	movs	r1, #15
 8000fc8:	187b      	adds	r3, r7, r1
 8000fca:	1c02      	adds	r2, r0, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000fce:	68ba      	ldr	r2, [r7, #8]
 8000fd0:	187b      	adds	r3, r7, r1
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	b25b      	sxtb	r3, r3
 8000fd6:	0011      	movs	r1, r2
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f7ff ff5d 	bl	8000e98 <__NVIC_SetPriority>
}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b004      	add	sp, #16
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	0002      	movs	r2, r0
 8000fee:	1dfb      	adds	r3, r7, #7
 8000ff0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	b25b      	sxtb	r3, r3
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f7ff ff33 	bl	8000e64 <__NVIC_EnableIRQ>
}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	46bd      	mov	sp, r7
 8001002:	b002      	add	sp, #8
 8001004:	bd80      	pop	{r7, pc}

08001006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	0018      	movs	r0, r3
 8001012:	f7ff ffaf 	bl	8000f74 <SysTick_Config>
 8001016:	0003      	movs	r3, r0
}
 8001018:	0018      	movs	r0, r3
 800101a:	46bd      	mov	sp, r7
 800101c:	b002      	add	sp, #8
 800101e:	bd80      	pop	{r7, pc}

08001020 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800102c:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <HAL_FLASH_Unlock+0x40>)
 800102e:	691b      	ldr	r3, [r3, #16]
 8001030:	2280      	movs	r2, #128	; 0x80
 8001032:	4013      	ands	r3, r2
 8001034:	d00d      	beq.n	8001052 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001036:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <HAL_FLASH_Unlock+0x40>)
 8001038:	4a0a      	ldr	r2, [pc, #40]	; (8001064 <HAL_FLASH_Unlock+0x44>)
 800103a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800103c:	4b08      	ldr	r3, [pc, #32]	; (8001060 <HAL_FLASH_Unlock+0x40>)
 800103e:	4a0a      	ldr	r2, [pc, #40]	; (8001068 <HAL_FLASH_Unlock+0x48>)
 8001040:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <HAL_FLASH_Unlock+0x40>)
 8001044:	691b      	ldr	r3, [r3, #16]
 8001046:	2280      	movs	r2, #128	; 0x80
 8001048:	4013      	ands	r3, r2
 800104a:	d002      	beq.n	8001052 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800104c:	1dfb      	adds	r3, r7, #7
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8001052:	1dfb      	adds	r3, r7, #7
 8001054:	781b      	ldrb	r3, [r3, #0]
}
 8001056:	0018      	movs	r0, r3
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	40022000 	.word	0x40022000
 8001064:	45670123 	.word	0x45670123
 8001068:	cdef89ab 	.word	0xcdef89ab

0800106c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8001070:	4b08      	ldr	r3, [pc, #32]	; (8001094 <HAL_FLASH_OB_Unlock+0x28>)
 8001072:	691a      	ldr	r2, [r3, #16]
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4013      	ands	r3, r2
 800107a:	d107      	bne.n	800108c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_FLASH_OB_Unlock+0x28>)
 800107e:	4a06      	ldr	r2, [pc, #24]	; (8001098 <HAL_FLASH_OB_Unlock+0x2c>)
 8001080:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8001082:	4b04      	ldr	r3, [pc, #16]	; (8001094 <HAL_FLASH_OB_Unlock+0x28>)
 8001084:	4a05      	ldr	r2, [pc, #20]	; (800109c <HAL_FLASH_OB_Unlock+0x30>)
 8001086:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8001088:	2300      	movs	r3, #0
 800108a:	e000      	b.n	800108e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
}
 800108e:	0018      	movs	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40022000 	.word	0x40022000
 8001098:	45670123 	.word	0x45670123
 800109c:	cdef89ab 	.word	0xcdef89ab

080010a0 <HAL_FLASH_OB_Launch>:
  * @brief  Launch the option byte loading.
  * @note   This function will reset automatically the MCU.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* Set the OBL_Launch bit to launch the option byte loading */
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 80010a4:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <HAL_FLASH_OB_Launch+0x24>)
 80010a6:	691a      	ldr	r2, [r3, #16]
 80010a8:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <HAL_FLASH_OB_Launch+0x24>)
 80010aa:	2180      	movs	r1, #128	; 0x80
 80010ac:	0189      	lsls	r1, r1, #6
 80010ae:	430a      	orrs	r2, r1
 80010b0:	611a      	str	r2, [r3, #16]
  
  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE));
 80010b2:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <HAL_FLASH_OB_Launch+0x28>)
 80010b4:	0018      	movs	r0, r3
 80010b6:	f000 f809 	bl	80010cc <FLASH_WaitForLastOperation>
 80010ba:	0003      	movs	r3, r0
}
 80010bc:	0018      	movs	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	40022000 	.word	0x40022000
 80010c8:	0000c350 	.word	0x0000c350

080010cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80010d4:	f7ff febc 	bl	8000e50 <HAL_GetTick>
 80010d8:	0003      	movs	r3, r0
 80010da:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80010dc:	e00f      	b.n	80010fe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3301      	adds	r3, #1
 80010e2:	d00c      	beq.n	80010fe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d007      	beq.n	80010fa <FLASH_WaitForLastOperation+0x2e>
 80010ea:	f7ff feb1 	bl	8000e50 <HAL_GetTick>
 80010ee:	0002      	movs	r2, r0
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d201      	bcs.n	80010fe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e01f      	b.n	800113e <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80010fe:	4b12      	ldr	r3, [pc, #72]	; (8001148 <FLASH_WaitForLastOperation+0x7c>)
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	2201      	movs	r2, #1
 8001104:	4013      	ands	r3, r2
 8001106:	2b01      	cmp	r3, #1
 8001108:	d0e9      	beq.n	80010de <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <FLASH_WaitForLastOperation+0x7c>)
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	2220      	movs	r2, #32
 8001110:	4013      	ands	r3, r2
 8001112:	2b20      	cmp	r3, #32
 8001114:	d102      	bne.n	800111c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <FLASH_WaitForLastOperation+0x7c>)
 8001118:	2220      	movs	r2, #32
 800111a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800111c:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <FLASH_WaitForLastOperation+0x7c>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	2210      	movs	r2, #16
 8001122:	4013      	ands	r3, r2
 8001124:	2b10      	cmp	r3, #16
 8001126:	d005      	beq.n	8001134 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <FLASH_WaitForLastOperation+0x7c>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	2204      	movs	r2, #4
 800112e:	4013      	ands	r3, r2
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001130:	2b04      	cmp	r3, #4
 8001132:	d103      	bne.n	800113c <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001134:	f000 f80a 	bl	800114c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e000      	b.n	800113e <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	0018      	movs	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	b004      	add	sp, #16
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	40022000 	.word	0x40022000

0800114c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001152:	2300      	movs	r3, #0
 8001154:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001156:	4b13      	ldr	r3, [pc, #76]	; (80011a4 <FLASH_SetErrorCode+0x58>)
 8001158:	68db      	ldr	r3, [r3, #12]
 800115a:	2210      	movs	r2, #16
 800115c:	4013      	ands	r3, r2
 800115e:	2b10      	cmp	r3, #16
 8001160:	d109      	bne.n	8001176 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001162:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <FLASH_SetErrorCode+0x5c>)
 8001164:	69db      	ldr	r3, [r3, #28]
 8001166:	2202      	movs	r2, #2
 8001168:	431a      	orrs	r2, r3
 800116a:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <FLASH_SetErrorCode+0x5c>)
 800116c:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2210      	movs	r2, #16
 8001172:	4313      	orrs	r3, r2
 8001174:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <FLASH_SetErrorCode+0x58>)
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	2204      	movs	r2, #4
 800117c:	4013      	ands	r3, r2
 800117e:	2b04      	cmp	r3, #4
 8001180:	d109      	bne.n	8001196 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001182:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <FLASH_SetErrorCode+0x5c>)
 8001184:	69db      	ldr	r3, [r3, #28]
 8001186:	2201      	movs	r2, #1
 8001188:	431a      	orrs	r2, r3
 800118a:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <FLASH_SetErrorCode+0x5c>)
 800118c:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2204      	movs	r2, #4
 8001192:	4313      	orrs	r3, r2
 8001194:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001196:	4b03      	ldr	r3, [pc, #12]	; (80011a4 <FLASH_SetErrorCode+0x58>)
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	60da      	str	r2, [r3, #12]
}  
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	b002      	add	sp, #8
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40022000 	.word	0x40022000
 80011a8:	200000c8 	.word	0x200000c8

080011ac <HAL_FLASHEx_OBErase>:
  *         (system reset will occur)
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)
{
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
  uint8_t rdptmp = OB_RDP_LEVEL_0;
 80011b2:	1dbb      	adds	r3, r7, #6
 80011b4:	22aa      	movs	r2, #170	; 0xaa
 80011b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80011b8:	1dfb      	adds	r3, r7, #7
 80011ba:	2201      	movs	r2, #1
 80011bc:	701a      	strb	r2, [r3, #0]

  /* Get the actual read protection Option Byte value */
  rdptmp = FLASH_OB_GetRDP();
 80011be:	f000 faa3 	bl	8001708 <FLASH_OB_GetRDP>
 80011c2:	0002      	movs	r2, r0
 80011c4:	1dbb      	adds	r3, r7, #6
 80011c6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011c8:	1dfc      	adds	r4, r7, #7
 80011ca:	4b1c      	ldr	r3, [pc, #112]	; (800123c <HAL_FLASHEx_OBErase+0x90>)
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff ff7d 	bl	80010cc <FLASH_WaitForLastOperation>
 80011d2:	0003      	movs	r3, r0
 80011d4:	7023      	strb	r3, [r4, #0]

  if(status == HAL_OK)
 80011d6:	1dfb      	adds	r3, r7, #7
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d127      	bne.n	800122e <HAL_FLASHEx_OBErase+0x82>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <HAL_FLASHEx_OBErase+0x94>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	61da      	str	r2, [r3, #28]

    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 80011e4:	4b17      	ldr	r3, [pc, #92]	; (8001244 <HAL_FLASHEx_OBErase+0x98>)
 80011e6:	691a      	ldr	r2, [r3, #16]
 80011e8:	4b16      	ldr	r3, [pc, #88]	; (8001244 <HAL_FLASHEx_OBErase+0x98>)
 80011ea:	2120      	movs	r1, #32
 80011ec:	430a      	orrs	r2, r1
 80011ee:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80011f0:	4b14      	ldr	r3, [pc, #80]	; (8001244 <HAL_FLASHEx_OBErase+0x98>)
 80011f2:	691a      	ldr	r2, [r3, #16]
 80011f4:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_FLASHEx_OBErase+0x98>)
 80011f6:	2140      	movs	r1, #64	; 0x40
 80011f8:	430a      	orrs	r2, r1
 80011fa:	611a      	str	r2, [r3, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011fc:	1dfc      	adds	r4, r7, #7
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <HAL_FLASHEx_OBErase+0x90>)
 8001200:	0018      	movs	r0, r3
 8001202:	f7ff ff63 	bl	80010cc <FLASH_WaitForLastOperation>
 8001206:	0003      	movs	r3, r0
 8001208:	7023      	strb	r3, [r4, #0]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 800120a:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <HAL_FLASHEx_OBErase+0x98>)
 800120c:	691a      	ldr	r2, [r3, #16]
 800120e:	4b0d      	ldr	r3, [pc, #52]	; (8001244 <HAL_FLASHEx_OBErase+0x98>)
 8001210:	2120      	movs	r1, #32
 8001212:	438a      	bics	r2, r1
 8001214:	611a      	str	r2, [r3, #16]

    if(status == HAL_OK)
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d107      	bne.n	800122e <HAL_FLASHEx_OBErase+0x82>
    {
      /* Restore the last read protection Option Byte value */
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 800121e:	1dfc      	adds	r4, r7, #7
 8001220:	1dbb      	adds	r3, r7, #6
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	0018      	movs	r0, r3
 8001226:	f000 f981 	bl	800152c <FLASH_OB_RDP_LevelConfig>
 800122a:	0003      	movs	r3, r0
 800122c:	7023      	strb	r3, [r4, #0]
    }
  }

  /* Return the erase status */
  return status;
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
}
 8001232:	0018      	movs	r0, r3
 8001234:	46bd      	mov	sp, r7
 8001236:	b003      	add	sp, #12
 8001238:	bd90      	pop	{r4, r7, pc}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	0000c350 	.word	0x0000c350
 8001240:	200000c8 	.word	0x200000c8
 8001244:	40022000 	.word	0x40022000

08001248 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001248:	b5b0      	push	{r4, r5, r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001250:	230f      	movs	r3, #15
 8001252:	18fb      	adds	r3, r7, r3
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001258:	4b43      	ldr	r3, [pc, #268]	; (8001368 <HAL_FLASHEx_OBProgram+0x120>)
 800125a:	7e1b      	ldrb	r3, [r3, #24]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d101      	bne.n	8001264 <HAL_FLASHEx_OBProgram+0x1c>
 8001260:	2302      	movs	r3, #2
 8001262:	e07d      	b.n	8001360 <HAL_FLASHEx_OBProgram+0x118>
 8001264:	4b40      	ldr	r3, [pc, #256]	; (8001368 <HAL_FLASHEx_OBProgram+0x120>)
 8001266:	2201      	movs	r2, #1
 8001268:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2201      	movs	r2, #1
 8001270:	4013      	ands	r3, r2
 8001272:	d021      	beq.n	80012b8 <HAL_FLASHEx_OBProgram+0x70>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d109      	bne.n	8001290 <HAL_FLASHEx_OBProgram+0x48>
    {
      /* Enable of Write protection on the selected page */
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	220f      	movs	r2, #15
 8001282:	18bc      	adds	r4, r7, r2
 8001284:	0018      	movs	r0, r3
 8001286:	f000 f88d 	bl	80013a4 <FLASH_OB_EnableWRP>
 800128a:	0003      	movs	r3, r0
 800128c:	7023      	strb	r3, [r4, #0]
 800128e:	e008      	b.n	80012a2 <HAL_FLASHEx_OBProgram+0x5a>
    }
    else
    {
      /* Disable of Write protection on the selected page */
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	220f      	movs	r2, #15
 8001296:	18bc      	adds	r4, r7, r2
 8001298:	0018      	movs	r0, r3
 800129a:	f000 f8e5 	bl	8001468 <FLASH_OB_DisableWRP>
 800129e:	0003      	movs	r3, r0
 80012a0:	7023      	strb	r3, [r4, #0]
    }
    if (status != HAL_OK)
 80012a2:	210f      	movs	r1, #15
 80012a4:	187b      	adds	r3, r7, r1
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d005      	beq.n	80012b8 <HAL_FLASHEx_OBProgram+0x70>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80012ac:	4b2e      	ldr	r3, [pc, #184]	; (8001368 <HAL_FLASHEx_OBProgram+0x120>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	761a      	strb	r2, [r3, #24]
      return status;
 80012b2:	187b      	adds	r3, r7, r1
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	e053      	b.n	8001360 <HAL_FLASHEx_OBProgram+0x118>
    }
  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2202      	movs	r2, #2
 80012be:	4013      	ands	r3, r2
 80012c0:	d013      	beq.n	80012ea <HAL_FLASHEx_OBProgram+0xa2>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7b1b      	ldrb	r3, [r3, #12]
 80012c6:	250f      	movs	r5, #15
 80012c8:	197c      	adds	r4, r7, r5
 80012ca:	0018      	movs	r0, r3
 80012cc:	f000 f92e 	bl	800152c <FLASH_OB_RDP_LevelConfig>
 80012d0:	0003      	movs	r3, r0
 80012d2:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 80012d4:	0029      	movs	r1, r5
 80012d6:	187b      	adds	r3, r7, r1
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d005      	beq.n	80012ea <HAL_FLASHEx_OBProgram+0xa2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80012de:	4b22      	ldr	r3, [pc, #136]	; (8001368 <HAL_FLASHEx_OBProgram+0x120>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	761a      	strb	r2, [r3, #24]
      return status;
 80012e4:	187b      	adds	r3, r7, r1
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	e03a      	b.n	8001360 <HAL_FLASHEx_OBProgram+0x118>
    }
  }

  /* USER configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2204      	movs	r2, #4
 80012f0:	4013      	ands	r3, r2
 80012f2:	d013      	beq.n	800131c <HAL_FLASHEx_OBProgram+0xd4>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	7b5b      	ldrb	r3, [r3, #13]
 80012f8:	250f      	movs	r5, #15
 80012fa:	197c      	adds	r4, r7, r5
 80012fc:	0018      	movs	r0, r3
 80012fe:	f000 f975 	bl	80015ec <FLASH_OB_UserConfig>
 8001302:	0003      	movs	r3, r0
 8001304:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8001306:	0029      	movs	r1, r5
 8001308:	187b      	adds	r3, r7, r1
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d005      	beq.n	800131c <HAL_FLASHEx_OBProgram+0xd4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <HAL_FLASHEx_OBProgram+0x120>)
 8001312:	2200      	movs	r2, #0
 8001314:	761a      	strb	r2, [r3, #24]
      return status;
 8001316:	187b      	adds	r3, r7, r1
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	e021      	b.n	8001360 <HAL_FLASHEx_OBProgram+0x118>
    }
  }

  /* DATA configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2208      	movs	r2, #8
 8001322:	4013      	ands	r3, r2
 8001324:	d016      	beq.n	8001354 <HAL_FLASHEx_OBProgram+0x10c>
  {
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	691a      	ldr	r2, [r3, #16]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	7d1b      	ldrb	r3, [r3, #20]
 800132e:	250f      	movs	r5, #15
 8001330:	197c      	adds	r4, r7, r5
 8001332:	0019      	movs	r1, r3
 8001334:	0010      	movs	r0, r2
 8001336:	f000 f99d 	bl	8001674 <FLASH_OB_ProgramData>
 800133a:	0003      	movs	r3, r0
 800133c:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 800133e:	0029      	movs	r1, r5
 8001340:	187b      	adds	r3, r7, r1
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d005      	beq.n	8001354 <HAL_FLASHEx_OBProgram+0x10c>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001348:	4b07      	ldr	r3, [pc, #28]	; (8001368 <HAL_FLASHEx_OBProgram+0x120>)
 800134a:	2200      	movs	r2, #0
 800134c:	761a      	strb	r2, [r3, #24]
      return status;
 800134e:	187b      	adds	r3, r7, r1
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	e005      	b.n	8001360 <HAL_FLASHEx_OBProgram+0x118>
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <HAL_FLASHEx_OBProgram+0x120>)
 8001356:	2200      	movs	r2, #0
 8001358:	761a      	strb	r2, [r3, #24]

  return status;
 800135a:	230f      	movs	r3, #15
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	781b      	ldrb	r3, [r3, #0]
}
 8001360:	0018      	movs	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	b004      	add	sp, #16
 8001366:	bdb0      	pop	{r4, r5, r7, pc}
 8001368:	200000c8 	.word	0x200000c8

0800136c <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2207      	movs	r2, #7
 8001378:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 800137a:	f000 f9bb 	bl	80016f4 <FLASH_OB_GetWRP>
 800137e:	0002      	movs	r2, r0
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8001384:	f000 f9c0 	bl	8001708 <FLASH_OB_GetRDP>
 8001388:	0003      	movs	r3, r0
 800138a:	b2da      	uxtb	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	731a      	strb	r2, [r3, #12]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8001390:	f000 f9d4 	bl	800173c <FLASH_OB_GetUser>
 8001394:	0003      	movs	r3, r0
 8001396:	001a      	movs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	735a      	strb	r2, [r3, #13]
}
 800139c:	46c0      	nop			; (mov r8, r8)
 800139e:	46bd      	mov	sp, r7
 80013a0:	b002      	add	sp, #8
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <FLASH_OB_EnableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write protected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WriteProtectPage)
{
 80013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013ac:	240f      	movs	r4, #15
 80013ae:	193b      	adds	r3, r7, r4
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
  uint16_t WRP0_Data = 0xFFFFU;
 80013b4:	260c      	movs	r6, #12
 80013b6:	19bb      	adds	r3, r7, r6
 80013b8:	2201      	movs	r2, #1
 80013ba:	4252      	negs	r2, r2
 80013bc:	801a      	strh	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));
    
  /* Get current write protected pages and the new pages to be protected ******/
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 80013be:	f000 f999 	bl	80016f4 <FLASH_OB_GetWRP>
 80013c2:	0002      	movs	r2, r0
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	43db      	mvns	r3, r3
 80013c8:	4013      	ands	r3, r2
 80013ca:	607b      	str	r3, [r7, #4]
  
#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	b29a      	uxth	r2, r3
 80013d0:	19bb      	adds	r3, r7, r6
 80013d2:	21ff      	movs	r1, #255	; 0xff
 80013d4:	400a      	ands	r2, r1
 80013d6:	801a      	strh	r2, [r3, #0]
#elif defined(OB_WRP_PAGES48TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES48TO63MASK */
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013d8:	0025      	movs	r5, r4
 80013da:	193c      	adds	r4, r7, r4
 80013dc:	4b1e      	ldr	r3, [pc, #120]	; (8001458 <FLASH_OB_EnableWRP+0xb4>)
 80013de:	0018      	movs	r0, r3
 80013e0:	f7ff fe74 	bl	80010cc <FLASH_WaitForLastOperation>
 80013e4:	0003      	movs	r3, r0
 80013e6:	7023      	strb	r3, [r4, #0]

  if(status == HAL_OK)
 80013e8:	197b      	adds	r3, r7, r5
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d12c      	bne.n	800144a <FLASH_OB_EnableWRP+0xa6>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	; (800145c <FLASH_OB_EnableWRP+0xb8>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 80013f6:	197c      	adds	r4, r7, r5
 80013f8:	f7ff fed8 	bl	80011ac <HAL_FLASHEx_OBErase>
 80013fc:	0003      	movs	r3, r0
 80013fe:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)  
 8001400:	0028      	movs	r0, r5
 8001402:	197b      	adds	r3, r7, r5
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d11f      	bne.n	800144a <FLASH_OB_EnableWRP+0xa6>
    {
      /* Enable write protection */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800140a:	4b15      	ldr	r3, [pc, #84]	; (8001460 <FLASH_OB_EnableWRP+0xbc>)
 800140c:	691a      	ldr	r2, [r3, #16]
 800140e:	4b14      	ldr	r3, [pc, #80]	; (8001460 <FLASH_OB_EnableWRP+0xbc>)
 8001410:	2110      	movs	r1, #16
 8001412:	430a      	orrs	r2, r1
 8001414:	611a      	str	r2, [r3, #16]

#if defined(OB_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 8001416:	19bb      	adds	r3, r7, r6
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	2bff      	cmp	r3, #255	; 0xff
 800141c:	d00f      	beq.n	800143e <FLASH_OB_EnableWRP+0x9a>
      {
        OB->WRP0 &= WRP0_Data;
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <FLASH_OB_EnableWRP+0xc0>)
 8001420:	891b      	ldrh	r3, [r3, #8]
 8001422:	b29b      	uxth	r3, r3
 8001424:	490f      	ldr	r1, [pc, #60]	; (8001464 <FLASH_OB_EnableWRP+0xc0>)
 8001426:	19ba      	adds	r2, r7, r6
 8001428:	8812      	ldrh	r2, [r2, #0]
 800142a:	4013      	ands	r3, r2
 800142c:	b29b      	uxth	r3, r3
 800142e:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001430:	183c      	adds	r4, r7, r0
 8001432:	4b09      	ldr	r3, [pc, #36]	; (8001458 <FLASH_OB_EnableWRP+0xb4>)
 8001434:	0018      	movs	r0, r3
 8001436:	f7ff fe49 	bl	80010cc <FLASH_WaitForLastOperation>
 800143a:	0003      	movs	r3, r0
 800143c:	7023      	strb	r3, [r4, #0]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
      }
#endif /* OB_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <FLASH_OB_EnableWRP+0xbc>)
 8001440:	691a      	ldr	r2, [r3, #16]
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <FLASH_OB_EnableWRP+0xbc>)
 8001444:	2110      	movs	r1, #16
 8001446:	438a      	bics	r2, r1
 8001448:	611a      	str	r2, [r3, #16]
    }
  }
  
  return status;
 800144a:	230f      	movs	r3, #15
 800144c:	18fb      	adds	r3, r7, r3
 800144e:	781b      	ldrb	r3, [r3, #0]
}
 8001450:	0018      	movs	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	b005      	add	sp, #20
 8001456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001458:	0000c350 	.word	0x0000c350
 800145c:	200000c8 	.word	0x200000c8
 8001460:	40022000 	.word	0x40022000
 8001464:	1ffff800 	.word	0x1ffff800

08001468 <FLASH_OB_DisableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write unprotected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WriteProtectPage)
{
 8001468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001470:	240f      	movs	r4, #15
 8001472:	193b      	adds	r3, r7, r4
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
  uint16_t WRP0_Data = 0xFFFFU;
 8001478:	260c      	movs	r6, #12
 800147a:	19bb      	adds	r3, r7, r6
 800147c:	2201      	movs	r2, #1
 800147e:	4252      	negs	r2, r2
 8001480:	801a      	strh	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));

  /* Get current write protected pages and the new pages to be unprotected ******/
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 8001482:	f000 f937 	bl	80016f4 <FLASH_OB_GetWRP>
 8001486:	0002      	movs	r2, r0
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4313      	orrs	r3, r2
 800148c:	607b      	str	r3, [r7, #4]

#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	b29a      	uxth	r2, r3
 8001492:	19bb      	adds	r3, r7, r6
 8001494:	21ff      	movs	r1, #255	; 0xff
 8001496:	400a      	ands	r2, r1
 8001498:	801a      	strh	r2, [r3, #0]
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES48TO63MASK */

    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800149a:	0025      	movs	r5, r4
 800149c:	193c      	adds	r4, r7, r4
 800149e:	4b1f      	ldr	r3, [pc, #124]	; (800151c <FLASH_OB_DisableWRP+0xb4>)
 80014a0:	0018      	movs	r0, r3
 80014a2:	f7ff fe13 	bl	80010cc <FLASH_WaitForLastOperation>
 80014a6:	0003      	movs	r3, r0
 80014a8:	7023      	strb	r3, [r4, #0]

  if(status == HAL_OK)
 80014aa:	197b      	adds	r3, r7, r5
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d12c      	bne.n	800150c <FLASH_OB_DisableWRP+0xa4>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014b2:	4b1b      	ldr	r3, [pc, #108]	; (8001520 <FLASH_OB_DisableWRP+0xb8>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 80014b8:	197c      	adds	r4, r7, r5
 80014ba:	f7ff fe77 	bl	80011ac <HAL_FLASHEx_OBErase>
 80014be:	0003      	movs	r3, r0
 80014c0:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)  
 80014c2:	0028      	movs	r0, r5
 80014c4:	197b      	adds	r3, r7, r5
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d11f      	bne.n	800150c <FLASH_OB_DisableWRP+0xa4>
    {
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80014cc:	4b15      	ldr	r3, [pc, #84]	; (8001524 <FLASH_OB_DisableWRP+0xbc>)
 80014ce:	691a      	ldr	r2, [r3, #16]
 80014d0:	4b14      	ldr	r3, [pc, #80]	; (8001524 <FLASH_OB_DisableWRP+0xbc>)
 80014d2:	2110      	movs	r1, #16
 80014d4:	430a      	orrs	r2, r1
 80014d6:	611a      	str	r2, [r3, #16]

#if defined(OB_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 80014d8:	19bb      	adds	r3, r7, r6
 80014da:	881b      	ldrh	r3, [r3, #0]
 80014dc:	2bff      	cmp	r3, #255	; 0xff
 80014de:	d00f      	beq.n	8001500 <FLASH_OB_DisableWRP+0x98>
      {
        OB->WRP0 &= WRP0_Data;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <FLASH_OB_DisableWRP+0xc0>)
 80014e2:	891b      	ldrh	r3, [r3, #8]
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	4910      	ldr	r1, [pc, #64]	; (8001528 <FLASH_OB_DisableWRP+0xc0>)
 80014e8:	19ba      	adds	r2, r7, r6
 80014ea:	8812      	ldrh	r2, [r2, #0]
 80014ec:	4013      	ands	r3, r2
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014f2:	183c      	adds	r4, r7, r0
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <FLASH_OB_DisableWRP+0xb4>)
 80014f6:	0018      	movs	r0, r3
 80014f8:	f7ff fde8 	bl	80010cc <FLASH_WaitForLastOperation>
 80014fc:	0003      	movs	r3, r0
 80014fe:	7023      	strb	r3, [r4, #0]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
      }
#endif /* OB_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <FLASH_OB_DisableWRP+0xbc>)
 8001502:	691a      	ldr	r2, [r3, #16]
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <FLASH_OB_DisableWRP+0xbc>)
 8001506:	2110      	movs	r1, #16
 8001508:	438a      	bics	r2, r1
 800150a:	611a      	str	r2, [r3, #16]
    }
  }
  return status;
 800150c:	230f      	movs	r3, #15
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	781b      	ldrb	r3, [r3, #0]
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b005      	add	sp, #20
 8001518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	0000c350 	.word	0x0000c350
 8001520:	200000c8 	.word	0x200000c8
 8001524:	40022000 	.word	0x40022000
 8001528:	1ffff800 	.word	0x1ffff800

0800152c <FLASH_OB_RDP_LevelConfig>:
  *            @arg @ref OB_RDP_LEVEL_2 Full chip protection
  * @note   Warning: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t ReadProtectLevel)
{
 800152c:	b5b0      	push	{r4, r5, r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	0002      	movs	r2, r0
 8001534:	1dfb      	adds	r3, r7, #7
 8001536:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001538:	250f      	movs	r5, #15
 800153a:	197b      	adds	r3, r7, r5
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(ReadProtectLevel));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001540:	197c      	adds	r4, r7, r5
 8001542:	4b26      	ldr	r3, [pc, #152]	; (80015dc <FLASH_OB_RDP_LevelConfig+0xb0>)
 8001544:	0018      	movs	r0, r3
 8001546:	f7ff fdc1 	bl	80010cc <FLASH_WaitForLastOperation>
 800154a:	0003      	movs	r3, r0
 800154c:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 800154e:	0028      	movs	r0, r5
 8001550:	183b      	adds	r3, r7, r0
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d139      	bne.n	80015cc <FLASH_OB_RDP_LevelConfig+0xa0>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001558:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <FLASH_OB_RDP_LevelConfig+0xb4>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
    
    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 800155e:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 8001560:	691a      	ldr	r2, [r3, #16]
 8001562:	4b20      	ldr	r3, [pc, #128]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 8001564:	2120      	movs	r1, #32
 8001566:	430a      	orrs	r2, r1
 8001568:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800156a:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 800156c:	691a      	ldr	r2, [r3, #16]
 800156e:	4b1d      	ldr	r3, [pc, #116]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 8001570:	2140      	movs	r1, #64	; 0x40
 8001572:	430a      	orrs	r2, r1
 8001574:	611a      	str	r2, [r3, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001576:	0005      	movs	r5, r0
 8001578:	183c      	adds	r4, r7, r0
 800157a:	4b18      	ldr	r3, [pc, #96]	; (80015dc <FLASH_OB_RDP_LevelConfig+0xb0>)
 800157c:	0018      	movs	r0, r3
 800157e:	f7ff fda5 	bl	80010cc <FLASH_WaitForLastOperation>
 8001582:	0003      	movs	r3, r0
 8001584:	7023      	strb	r3, [r4, #0]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001586:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 8001588:	691a      	ldr	r2, [r3, #16]
 800158a:	4b16      	ldr	r3, [pc, #88]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 800158c:	2120      	movs	r1, #32
 800158e:	438a      	bics	r2, r1
 8001590:	611a      	str	r2, [r3, #16]

    if(status == HAL_OK)
 8001592:	0028      	movs	r0, r5
 8001594:	183b      	adds	r3, r7, r0
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d117      	bne.n	80015cc <FLASH_OB_RDP_LevelConfig+0xa0>
    {
      /* Enable the Option Bytes Programming operation */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800159c:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 800159e:	691a      	ldr	r2, [r3, #16]
 80015a0:	4b10      	ldr	r3, [pc, #64]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 80015a2:	2110      	movs	r1, #16
 80015a4:	430a      	orrs	r2, r1
 80015a6:	611a      	str	r2, [r3, #16]
      
      WRITE_REG(OB->RDP, ReadProtectLevel);
 80015a8:	4a0f      	ldr	r2, [pc, #60]	; (80015e8 <FLASH_OB_RDP_LevelConfig+0xbc>)
 80015aa:	1dfb      	adds	r3, r7, #7
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	8013      	strh	r3, [r2, #0]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 80015b2:	183c      	adds	r4, r7, r0
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <FLASH_OB_RDP_LevelConfig+0xb0>)
 80015b6:	0018      	movs	r0, r3
 80015b8:	f7ff fd88 	bl	80010cc <FLASH_WaitForLastOperation>
 80015bc:	0003      	movs	r3, r0
 80015be:	7023      	strb	r3, [r4, #0]
      
      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80015c0:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 80015c2:	691a      	ldr	r2, [r3, #16]
 80015c4:	4b07      	ldr	r3, [pc, #28]	; (80015e4 <FLASH_OB_RDP_LevelConfig+0xb8>)
 80015c6:	2110      	movs	r1, #16
 80015c8:	438a      	bics	r2, r1
 80015ca:	611a      	str	r2, [r3, #16]
    }
  }
  
  return status;
 80015cc:	230f      	movs	r3, #15
 80015ce:	18fb      	adds	r3, r7, r3
 80015d0:	781b      	ldrb	r3, [r3, #0]
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b004      	add	sp, #16
 80015d8:	bdb0      	pop	{r4, r5, r7, pc}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	0000c350 	.word	0x0000c350
 80015e0:	200000c8 	.word	0x200000c8
 80015e4:	40022000 	.word	0x40022000
 80015e8:	1ffff800 	.word	0x1ffff800

080015ec <FLASH_OB_UserConfig>:
  *         VDDA_Analog_Monitoring(Bit5) and SRAM_Parity_Enable(Bit6). 
  *         For few devices, following option bytes are available: nBOOT0(Bit3) & BOOT_SEL(Bit7).
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t UserConfig)
{
 80015ec:	b5b0      	push	{r4, r5, r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	0002      	movs	r2, r0
 80015f4:	1dfb      	adds	r3, r7, #7
 80015f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015f8:	250f      	movs	r5, #15
 80015fa:	197b      	adds	r3, r7, r5
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_OB_BOOT_SEL((UserConfig&OB_BOOT_SEL_SET)));
  assert_param(IS_OB_BOOT0((UserConfig&OB_BOOT0_SET)));
#endif /* FLASH_OBR_BOOT_SEL */

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001600:	197c      	adds	r4, r7, r5
 8001602:	4b18      	ldr	r3, [pc, #96]	; (8001664 <FLASH_OB_UserConfig+0x78>)
 8001604:	0018      	movs	r0, r3
 8001606:	f7ff fd61 	bl	80010cc <FLASH_WaitForLastOperation>
 800160a:	0003      	movs	r3, r0
 800160c:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 800160e:	0028      	movs	r0, r5
 8001610:	183b      	adds	r3, r7, r0
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d11e      	bne.n	8001656 <FLASH_OB_UserConfig+0x6a>
  {     
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001618:	4b13      	ldr	r3, [pc, #76]	; (8001668 <FLASH_OB_UserConfig+0x7c>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]

    /* Enable the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 800161e:	4b13      	ldr	r3, [pc, #76]	; (800166c <FLASH_OB_UserConfig+0x80>)
 8001620:	691a      	ldr	r2, [r3, #16]
 8001622:	4b12      	ldr	r3, [pc, #72]	; (800166c <FLASH_OB_UserConfig+0x80>)
 8001624:	2110      	movs	r1, #16
 8001626:	430a      	orrs	r2, r1
 8001628:	611a      	str	r2, [r3, #16]
 
#if defined(FLASH_OBR_BOOT_SEL)
    OB->USER = UserConfig;
#else
    OB->USER = (UserConfig | 0x88U);
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2278      	movs	r2, #120	; 0x78
 8001630:	4252      	negs	r2, r2
 8001632:	4313      	orrs	r3, r2
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <FLASH_OB_UserConfig+0x84>)
 8001638:	b292      	uxth	r2, r2
 800163a:	805a      	strh	r2, [r3, #2]
#endif

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800163c:	183c      	adds	r4, r7, r0
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <FLASH_OB_UserConfig+0x78>)
 8001640:	0018      	movs	r0, r3
 8001642:	f7ff fd43 	bl	80010cc <FLASH_WaitForLastOperation>
 8001646:	0003      	movs	r3, r0
 8001648:	7023      	strb	r3, [r4, #0]

    /* if the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800164a:	4b08      	ldr	r3, [pc, #32]	; (800166c <FLASH_OB_UserConfig+0x80>)
 800164c:	691a      	ldr	r2, [r3, #16]
 800164e:	4b07      	ldr	r3, [pc, #28]	; (800166c <FLASH_OB_UserConfig+0x80>)
 8001650:	2110      	movs	r1, #16
 8001652:	438a      	bics	r2, r1
 8001654:	611a      	str	r2, [r3, #16]
  }
  
  return status; 
 8001656:	230f      	movs	r3, #15
 8001658:	18fb      	adds	r3, r7, r3
 800165a:	781b      	ldrb	r3, [r3, #0]
}
 800165c:	0018      	movs	r0, r3
 800165e:	46bd      	mov	sp, r7
 8001660:	b004      	add	sp, #16
 8001662:	bdb0      	pop	{r4, r5, r7, pc}
 8001664:	0000c350 	.word	0x0000c350
 8001668:	200000c8 	.word	0x200000c8
 800166c:	40022000 	.word	0x40022000
 8001670:	1ffff800 	.word	0x1ffff800

08001674 <FLASH_OB_ProgramData>:
  *         This parameter can be 0x1FFFF804 or 0x1FFFF806. 
  * @param  Data specifies the data to be programmed.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_ProgramData(uint32_t Address, uint8_t Data)
{
 8001674:	b5b0      	push	{r4, r5, r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	000a      	movs	r2, r1
 800167e:	1cfb      	adds	r3, r7, #3
 8001680:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001682:	250f      	movs	r5, #15
 8001684:	197b      	adds	r3, r7, r5
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800168a:	197c      	adds	r4, r7, r5
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <FLASH_OB_ProgramData+0x74>)
 800168e:	0018      	movs	r0, r3
 8001690:	f7ff fd1c 	bl	80010cc <FLASH_WaitForLastOperation>
 8001694:	0003      	movs	r3, r0
 8001696:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 8001698:	0028      	movs	r0, r5
 800169a:	183b      	adds	r3, r7, r0
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d11a      	bne.n	80016d8 <FLASH_OB_ProgramData+0x64>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016a2:	4b12      	ldr	r3, [pc, #72]	; (80016ec <FLASH_OB_ProgramData+0x78>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	61da      	str	r2, [r3, #28]

    /* Enables the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <FLASH_OB_ProgramData+0x7c>)
 80016aa:	691a      	ldr	r2, [r3, #16]
 80016ac:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <FLASH_OB_ProgramData+0x7c>)
 80016ae:	2110      	movs	r1, #16
 80016b0:	430a      	orrs	r2, r1
 80016b2:	611a      	str	r2, [r3, #16]
    *(__IO uint16_t*)Address = Data;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	1cfa      	adds	r2, r7, #3
 80016b8:	7812      	ldrb	r2, [r2, #0]
 80016ba:	b292      	uxth	r2, r2
 80016bc:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016be:	183c      	adds	r4, r7, r0
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <FLASH_OB_ProgramData+0x74>)
 80016c2:	0018      	movs	r0, r3
 80016c4:	f7ff fd02 	bl	80010cc <FLASH_WaitForLastOperation>
 80016c8:	0003      	movs	r3, r0
 80016ca:	7023      	strb	r3, [r4, #0]
    
    /* If the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <FLASH_OB_ProgramData+0x7c>)
 80016ce:	691a      	ldr	r2, [r3, #16]
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <FLASH_OB_ProgramData+0x7c>)
 80016d2:	2110      	movs	r1, #16
 80016d4:	438a      	bics	r2, r1
 80016d6:	611a      	str	r2, [r3, #16]
  }
  /* Return the Option Byte Data Program Status */
  return status;
 80016d8:	230f      	movs	r3, #15
 80016da:	18fb      	adds	r3, r7, r3
 80016dc:	781b      	ldrb	r3, [r3, #0]
}
 80016de:	0018      	movs	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b004      	add	sp, #16
 80016e4:	bdb0      	pop	{r4, r5, r7, pc}
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	0000c350 	.word	0x0000c350
 80016ec:	200000c8 	.word	0x200000c8
 80016f0:	40022000 	.word	0x40022000

080016f4 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 80016f8:	4b02      	ldr	r3, [pc, #8]	; (8001704 <FLASH_OB_GetWRP+0x10>)
 80016fa:	6a1b      	ldr	r3, [r3, #32]
}
 80016fc:	0018      	movs	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	46c0      	nop			; (mov r8, r8)
 8001704:	40022000 	.word	0x40022000

08001708 <FLASH_OB_GetRDP>:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  *            @arg @ref OB_RDP_LEVEL_2 Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
  uint32_t tmp_reg;
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, (FLASH_OBR_RDPRT1 | FLASH_OBR_RDPRT2));
 800170e:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <FLASH_OB_GetRDP+0x30>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	2206      	movs	r2, #6
 8001714:	4013      	ands	r3, r2
 8001716:	607b      	str	r3, [r7, #4]

  if (tmp_reg == 0U)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <FLASH_OB_GetRDP+0x1a>
  {
    return OB_RDP_LEVEL_0;
 800171e:	23aa      	movs	r3, #170	; 0xaa
 8001720:	e006      	b.n	8001730 <FLASH_OB_GetRDP+0x28>
  }
  else if ((tmp_reg & FLASH_OBR_RDPRT2) == FLASH_OBR_RDPRT2)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2204      	movs	r2, #4
 8001726:	4013      	ands	r3, r2
 8001728:	d001      	beq.n	800172e <FLASH_OB_GetRDP+0x26>
  {
    return OB_RDP_LEVEL_2;
 800172a:	23cc      	movs	r3, #204	; 0xcc
 800172c:	e000      	b.n	8001730 <FLASH_OB_GetRDP+0x28>
  }
  else 
  {
    return OB_RDP_LEVEL_1;
 800172e:	23bb      	movs	r3, #187	; 0xbb
  }
}
 8001730:	0018      	movs	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	b002      	add	sp, #8
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40022000 	.word	0x40022000

0800173c <FLASH_OB_GetUser>:
  * @retval  The FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1), RST_STDBY(Bit2), nBOOT1(Bit4),
  *         VDDA_Analog_Monitoring(Bit5) and SRAM_Parity_Enable(Bit6). 
  *         For few devices, following option bytes are available: nBOOT0(Bit3) & BOOT_SEL(Bit7).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 8001740:	4b04      	ldr	r3, [pc, #16]	; (8001754 <FLASH_OB_GetUser+0x18>)
 8001742:	69db      	ldr	r3, [r3, #28]
 8001744:	0a1b      	lsrs	r3, r3, #8
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2277      	movs	r2, #119	; 0x77
 800174a:	4013      	ands	r3, r2
 800174c:	b2db      	uxtb	r3, r3
}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40022000 	.word	0x40022000

08001758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001766:	e149      	b.n	80019fc <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2101      	movs	r1, #1
 800176e:	697a      	ldr	r2, [r7, #20]
 8001770:	4091      	lsls	r1, r2
 8001772:	000a      	movs	r2, r1
 8001774:	4013      	ands	r3, r2
 8001776:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d100      	bne.n	8001780 <HAL_GPIO_Init+0x28>
 800177e:	e13a      	b.n	80019f6 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2203      	movs	r2, #3
 8001786:	4013      	ands	r3, r2
 8001788:	2b01      	cmp	r3, #1
 800178a:	d005      	beq.n	8001798 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2203      	movs	r2, #3
 8001792:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001794:	2b02      	cmp	r3, #2
 8001796:	d130      	bne.n	80017fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	2203      	movs	r2, #3
 80017a4:	409a      	lsls	r2, r3
 80017a6:	0013      	movs	r3, r2
 80017a8:	43da      	mvns	r2, r3
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	4013      	ands	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	68da      	ldr	r2, [r3, #12]
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	409a      	lsls	r2, r3
 80017ba:	0013      	movs	r3, r2
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	4313      	orrs	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ce:	2201      	movs	r2, #1
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	409a      	lsls	r2, r3
 80017d4:	0013      	movs	r3, r2
 80017d6:	43da      	mvns	r2, r3
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	4013      	ands	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	091b      	lsrs	r3, r3, #4
 80017e4:	2201      	movs	r2, #1
 80017e6:	401a      	ands	r2, r3
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	409a      	lsls	r2, r3
 80017ec:	0013      	movs	r3, r2
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	2203      	movs	r2, #3
 8001800:	4013      	ands	r3, r2
 8001802:	2b03      	cmp	r3, #3
 8001804:	d017      	beq.n	8001836 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	2203      	movs	r2, #3
 8001812:	409a      	lsls	r2, r3
 8001814:	0013      	movs	r3, r2
 8001816:	43da      	mvns	r2, r3
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	4013      	ands	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	689a      	ldr	r2, [r3, #8]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	409a      	lsls	r2, r3
 8001828:	0013      	movs	r3, r2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4313      	orrs	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2203      	movs	r2, #3
 800183c:	4013      	ands	r3, r2
 800183e:	2b02      	cmp	r3, #2
 8001840:	d123      	bne.n	800188a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	08da      	lsrs	r2, r3, #3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	3208      	adds	r2, #8
 800184a:	0092      	lsls	r2, r2, #2
 800184c:	58d3      	ldr	r3, [r2, r3]
 800184e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	2207      	movs	r2, #7
 8001854:	4013      	ands	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	220f      	movs	r2, #15
 800185a:	409a      	lsls	r2, r3
 800185c:	0013      	movs	r3, r2
 800185e:	43da      	mvns	r2, r3
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	691a      	ldr	r2, [r3, #16]
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	2107      	movs	r1, #7
 800186e:	400b      	ands	r3, r1
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	409a      	lsls	r2, r3
 8001874:	0013      	movs	r3, r2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	08da      	lsrs	r2, r3, #3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3208      	adds	r2, #8
 8001884:	0092      	lsls	r2, r2, #2
 8001886:	6939      	ldr	r1, [r7, #16]
 8001888:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	2203      	movs	r2, #3
 8001896:	409a      	lsls	r2, r3
 8001898:	0013      	movs	r3, r2
 800189a:	43da      	mvns	r2, r3
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2203      	movs	r2, #3
 80018a8:	401a      	ands	r2, r3
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	409a      	lsls	r2, r3
 80018b0:	0013      	movs	r3, r2
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	23c0      	movs	r3, #192	; 0xc0
 80018c4:	029b      	lsls	r3, r3, #10
 80018c6:	4013      	ands	r3, r2
 80018c8:	d100      	bne.n	80018cc <HAL_GPIO_Init+0x174>
 80018ca:	e094      	b.n	80019f6 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018cc:	4b51      	ldr	r3, [pc, #324]	; (8001a14 <HAL_GPIO_Init+0x2bc>)
 80018ce:	699a      	ldr	r2, [r3, #24]
 80018d0:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <HAL_GPIO_Init+0x2bc>)
 80018d2:	2101      	movs	r1, #1
 80018d4:	430a      	orrs	r2, r1
 80018d6:	619a      	str	r2, [r3, #24]
 80018d8:	4b4e      	ldr	r3, [pc, #312]	; (8001a14 <HAL_GPIO_Init+0x2bc>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	2201      	movs	r2, #1
 80018de:	4013      	ands	r3, r2
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018e4:	4a4c      	ldr	r2, [pc, #304]	; (8001a18 <HAL_GPIO_Init+0x2c0>)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	089b      	lsrs	r3, r3, #2
 80018ea:	3302      	adds	r3, #2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	589b      	ldr	r3, [r3, r2]
 80018f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	2203      	movs	r2, #3
 80018f6:	4013      	ands	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	220f      	movs	r2, #15
 80018fc:	409a      	lsls	r2, r3
 80018fe:	0013      	movs	r3, r2
 8001900:	43da      	mvns	r2, r3
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	2390      	movs	r3, #144	; 0x90
 800190c:	05db      	lsls	r3, r3, #23
 800190e:	429a      	cmp	r2, r3
 8001910:	d00d      	beq.n	800192e <HAL_GPIO_Init+0x1d6>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a41      	ldr	r2, [pc, #260]	; (8001a1c <HAL_GPIO_Init+0x2c4>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d007      	beq.n	800192a <HAL_GPIO_Init+0x1d2>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a40      	ldr	r2, [pc, #256]	; (8001a20 <HAL_GPIO_Init+0x2c8>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d101      	bne.n	8001926 <HAL_GPIO_Init+0x1ce>
 8001922:	2302      	movs	r3, #2
 8001924:	e004      	b.n	8001930 <HAL_GPIO_Init+0x1d8>
 8001926:	2305      	movs	r3, #5
 8001928:	e002      	b.n	8001930 <HAL_GPIO_Init+0x1d8>
 800192a:	2301      	movs	r3, #1
 800192c:	e000      	b.n	8001930 <HAL_GPIO_Init+0x1d8>
 800192e:	2300      	movs	r3, #0
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	2103      	movs	r1, #3
 8001934:	400a      	ands	r2, r1
 8001936:	0092      	lsls	r2, r2, #2
 8001938:	4093      	lsls	r3, r2
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4313      	orrs	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001940:	4935      	ldr	r1, [pc, #212]	; (8001a18 <HAL_GPIO_Init+0x2c0>)
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	3302      	adds	r3, #2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800194e:	4b35      	ldr	r3, [pc, #212]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	43da      	mvns	r2, r3
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	2380      	movs	r3, #128	; 0x80
 8001964:	035b      	lsls	r3, r3, #13
 8001966:	4013      	ands	r3, r2
 8001968:	d003      	beq.n	8001972 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4313      	orrs	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001972:	4b2c      	ldr	r3, [pc, #176]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001978:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	43da      	mvns	r2, r3
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	039b      	lsls	r3, r3, #14
 8001990:	4013      	ands	r3, r2
 8001992:	d003      	beq.n	800199c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800199c:	4b21      	ldr	r3, [pc, #132]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80019a2:	4b20      	ldr	r3, [pc, #128]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	43da      	mvns	r2, r3
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685a      	ldr	r2, [r3, #4]
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	029b      	lsls	r3, r3, #10
 80019ba:	4013      	ands	r3, r2
 80019bc:	d003      	beq.n	80019c6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019c6:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80019cc:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	43da      	mvns	r2, r3
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4013      	ands	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	2380      	movs	r3, #128	; 0x80
 80019e2:	025b      	lsls	r3, r3, #9
 80019e4:	4013      	ands	r3, r2
 80019e6:	d003      	beq.n	80019f0 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	3301      	adds	r3, #1
 80019fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	40da      	lsrs	r2, r3
 8001a04:	1e13      	subs	r3, r2, #0
 8001a06:	d000      	beq.n	8001a0a <HAL_GPIO_Init+0x2b2>
 8001a08:	e6ae      	b.n	8001768 <HAL_GPIO_Init+0x10>
  } 
}
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	46c0      	nop			; (mov r8, r8)
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b006      	add	sp, #24
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010000 	.word	0x40010000
 8001a1c:	48000400 	.word	0x48000400
 8001a20:	48000800 	.word	0x48000800
 8001a24:	40010400 	.word	0x40010400

08001a28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	000a      	movs	r2, r1
 8001a32:	1cbb      	adds	r3, r7, #2
 8001a34:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	1cba      	adds	r2, r7, #2
 8001a3c:	8812      	ldrh	r2, [r2, #0]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d004      	beq.n	8001a4c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001a42:	230f      	movs	r3, #15
 8001a44:	18fb      	adds	r3, r7, r3
 8001a46:	2201      	movs	r2, #1
 8001a48:	701a      	strb	r2, [r3, #0]
 8001a4a:	e003      	b.n	8001a54 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	18fb      	adds	r3, r7, r3
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001a54:	230f      	movs	r3, #15
 8001a56:	18fb      	adds	r3, r7, r3
 8001a58:	781b      	ldrb	r3, [r3, #0]
  }
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b004      	add	sp, #16
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	0008      	movs	r0, r1
 8001a6c:	0011      	movs	r1, r2
 8001a6e:	1cbb      	adds	r3, r7, #2
 8001a70:	1c02      	adds	r2, r0, #0
 8001a72:	801a      	strh	r2, [r3, #0]
 8001a74:	1c7b      	adds	r3, r7, #1
 8001a76:	1c0a      	adds	r2, r1, #0
 8001a78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a7a:	1c7b      	adds	r3, r7, #1
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d004      	beq.n	8001a8c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a82:	1cbb      	adds	r3, r7, #2
 8001a84:	881a      	ldrh	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a8a:	e003      	b.n	8001a94 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a8c:	1cbb      	adds	r3, r7, #2
 8001a8e:	881a      	ldrh	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a94:	46c0      	nop			; (mov r8, r8)
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b002      	add	sp, #8
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	000a      	movs	r2, r1
 8001aa6:	1cbb      	adds	r3, r7, #2
 8001aa8:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ab0:	1cbb      	adds	r3, r7, #2
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	041a      	lsls	r2, r3, #16
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	43db      	mvns	r3, r3
 8001abe:	1cb9      	adds	r1, r7, #2
 8001ac0:	8809      	ldrh	r1, [r1, #0]
 8001ac2:	400b      	ands	r3, r1
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	619a      	str	r2, [r3, #24]
}
 8001aca:	46c0      	nop			; (mov r8, r8)
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b004      	add	sp, #16
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001ada:	f7ff f9b9 	bl	8000e50 <HAL_GetTick>
 8001ade:	0003      	movs	r3, r0
 8001ae0:	607b      	str	r3, [r7, #4]
  
  /* Set HSION bit, HSITRIM[4:0] bits to the reset value*/
  SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
 8001ae2:	4b37      	ldr	r3, [pc, #220]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	4b36      	ldr	r3, [pc, #216]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001ae8:	2181      	movs	r1, #129	; 0x81
 8001aea:	430a      	orrs	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_DeInit+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af0:	f7ff f9ae 	bl	8000e50 <HAL_GetTick>
 8001af4:	0002      	movs	r2, r0
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_DeInit+0x2e>
    {
      return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e05a      	b.n	8001bb8 <HAL_RCC_DeInit+0xe4>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001b02:	4b2f      	ldr	r3, [pc, #188]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2202      	movs	r2, #2
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d0f1      	beq.n	8001af0 <HAL_RCC_DeInit+0x1c>
    }
  }

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0] and MCOSEL[2:0] bits */
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE | RCC_CFGR_MCO);
 8001b0c:	4b2c      	ldr	r3, [pc, #176]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	4b2b      	ldr	r3, [pc, #172]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b12:	492c      	ldr	r1, [pc, #176]	; (8001bc4 <HAL_RCC_DeInit+0xf0>)
 8001b14:	400a      	ands	r2, r1
 8001b16:	605a      	str	r2, [r3, #4]

  /* Wait till HSI as SYSCLK status is enabled */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001b18:	e009      	b.n	8001b2e <HAL_RCC_DeInit+0x5a>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b1a:	f7ff f999 	bl	8000e50 <HAL_GetTick>
 8001b1e:	0002      	movs	r2, r0
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	4a28      	ldr	r2, [pc, #160]	; (8001bc8 <HAL_RCC_DeInit+0xf4>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_DeInit+0x5a>
    {
      return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e044      	b.n	8001bb8 <HAL_RCC_DeInit+0xe4>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001b2e:	4b24      	ldr	r3, [pc, #144]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	220c      	movs	r2, #12
 8001b34:	4013      	ands	r3, r2
 8001b36:	d1f0      	bne.n	8001b1a <HAL_RCC_DeInit+0x46>
    }
  }

  /* Update the SystemCoreClock global variable for HSI as system clock source */
  SystemCoreClock = HSI_VALUE;
 8001b38:	4b24      	ldr	r3, [pc, #144]	; (8001bcc <HAL_RCC_DeInit+0xf8>)
 8001b3a:	4a25      	ldr	r2, [pc, #148]	; (8001bd0 <HAL_RCC_DeInit+0xfc>)
 8001b3c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b3e:	4b25      	ldr	r3, [pc, #148]	; (8001bd4 <HAL_RCC_DeInit+0x100>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7ff f93e 	bl	8000dc4 <HAL_InitTick>
 8001b48:	1e03      	subs	r3, r0, #0
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_DeInit+0x7c>
  {
    return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e033      	b.n	8001bb8 <HAL_RCC_DeInit+0xe4>
  }

  /* Reset HSEON, CSSON, PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 8001b50:	4b1b      	ldr	r3, [pc, #108]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b1a      	ldr	r3, [pc, #104]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b56:	4920      	ldr	r1, [pc, #128]	; (8001bd8 <HAL_RCC_DeInit+0x104>)
 8001b58:	400a      	ands	r2, r1
 8001b5a:	601a      	str	r2, [r3, #0]
  
  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001b5c:	4b18      	ldr	r3, [pc, #96]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b62:	491e      	ldr	r1, [pc, #120]	; (8001bdc <HAL_RCC_DeInit+0x108>)
 8001b64:	400a      	ands	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]

  /* Get start tick */
  tickstart = HAL_GetTick();
 8001b68:	f7ff f972 	bl	8000e50 <HAL_GetTick>
 8001b6c:	0003      	movs	r3, r0
 8001b6e:	607b      	str	r3, [r7, #4]
  
  /* Wait till PLLRDY is cleared */
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_DeInit+0xb0>
  {
    if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b72:	f7ff f96d 	bl	8000e50 <HAL_GetTick>
 8001b76:	0002      	movs	r2, r0
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_DeInit+0xb0>
    {
      return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e019      	b.n	8001bb8 <HAL_RCC_DeInit+0xe4>
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001b84:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	049b      	lsls	r3, r3, #18
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d1f0      	bne.n	8001b72 <HAL_RCC_DeInit+0x9e>
    }
  }

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset CFGR3 register */
  CLEAR_REG(RCC->CFGR3);
 8001b9c:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]

  /* Clear all reset flags */
  __HAL_RCC_CLEAR_RESET_FLAGS();
 8001ba8:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001baa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bac:	4b04      	ldr	r3, [pc, #16]	; (8001bc0 <HAL_RCC_DeInit+0xec>)
 8001bae:	2180      	movs	r1, #128	; 0x80
 8001bb0:	0449      	lsls	r1, r1, #17
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	0018      	movs	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b002      	add	sp, #8
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	f0fff80c 	.word	0xf0fff80c
 8001bc8:	00001388 	.word	0x00001388
 8001bcc:	2000001c 	.word	0x2000001c
 8001bd0:	007a1200 	.word	0x007a1200
 8001bd4:	20000020 	.word	0x20000020
 8001bd8:	fef6ffff 	.word	0xfef6ffff
 8001bdc:	fffbffff 	.word	0xfffbffff

08001be0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e301      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d100      	bne.n	8001bfe <HAL_RCC_OscConfig+0x1e>
 8001bfc:	e08d      	b.n	8001d1a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001bfe:	4bc3      	ldr	r3, [pc, #780]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	220c      	movs	r2, #12
 8001c04:	4013      	ands	r3, r2
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d00e      	beq.n	8001c28 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c0a:	4bc0      	ldr	r3, [pc, #768]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	220c      	movs	r2, #12
 8001c10:	4013      	ands	r3, r2
 8001c12:	2b08      	cmp	r3, #8
 8001c14:	d116      	bne.n	8001c44 <HAL_RCC_OscConfig+0x64>
 8001c16:	4bbd      	ldr	r3, [pc, #756]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	2380      	movs	r3, #128	; 0x80
 8001c1c:	025b      	lsls	r3, r3, #9
 8001c1e:	401a      	ands	r2, r3
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	025b      	lsls	r3, r3, #9
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d10d      	bne.n	8001c44 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c28:	4bb8      	ldr	r3, [pc, #736]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	029b      	lsls	r3, r3, #10
 8001c30:	4013      	ands	r3, r2
 8001c32:	d100      	bne.n	8001c36 <HAL_RCC_OscConfig+0x56>
 8001c34:	e070      	b.n	8001d18 <HAL_RCC_OscConfig+0x138>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d000      	beq.n	8001c40 <HAL_RCC_OscConfig+0x60>
 8001c3e:	e06b      	b.n	8001d18 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e2d8      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d107      	bne.n	8001c5c <HAL_RCC_OscConfig+0x7c>
 8001c4c:	4baf      	ldr	r3, [pc, #700]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	4bae      	ldr	r3, [pc, #696]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c52:	2180      	movs	r1, #128	; 0x80
 8001c54:	0249      	lsls	r1, r1, #9
 8001c56:	430a      	orrs	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	e02f      	b.n	8001cbc <HAL_RCC_OscConfig+0xdc>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10c      	bne.n	8001c7e <HAL_RCC_OscConfig+0x9e>
 8001c64:	4ba9      	ldr	r3, [pc, #676]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4ba8      	ldr	r3, [pc, #672]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c6a:	49a9      	ldr	r1, [pc, #676]	; (8001f10 <HAL_RCC_OscConfig+0x330>)
 8001c6c:	400a      	ands	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	4ba6      	ldr	r3, [pc, #664]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4ba5      	ldr	r3, [pc, #660]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c76:	49a7      	ldr	r1, [pc, #668]	; (8001f14 <HAL_RCC_OscConfig+0x334>)
 8001c78:	400a      	ands	r2, r1
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	e01e      	b.n	8001cbc <HAL_RCC_OscConfig+0xdc>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b05      	cmp	r3, #5
 8001c84:	d10e      	bne.n	8001ca4 <HAL_RCC_OscConfig+0xc4>
 8001c86:	4ba1      	ldr	r3, [pc, #644]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	4ba0      	ldr	r3, [pc, #640]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c8c:	2180      	movs	r1, #128	; 0x80
 8001c8e:	02c9      	lsls	r1, r1, #11
 8001c90:	430a      	orrs	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	4b9d      	ldr	r3, [pc, #628]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b9c      	ldr	r3, [pc, #624]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001c9a:	2180      	movs	r1, #128	; 0x80
 8001c9c:	0249      	lsls	r1, r1, #9
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	e00b      	b.n	8001cbc <HAL_RCC_OscConfig+0xdc>
 8001ca4:	4b99      	ldr	r3, [pc, #612]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b98      	ldr	r3, [pc, #608]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001caa:	4999      	ldr	r1, [pc, #612]	; (8001f10 <HAL_RCC_OscConfig+0x330>)
 8001cac:	400a      	ands	r2, r1
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	4b96      	ldr	r3, [pc, #600]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b95      	ldr	r3, [pc, #596]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001cb6:	4997      	ldr	r1, [pc, #604]	; (8001f14 <HAL_RCC_OscConfig+0x334>)
 8001cb8:	400a      	ands	r2, r1
 8001cba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d014      	beq.n	8001cee <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc4:	f7ff f8c4 	bl	8000e50 <HAL_GetTick>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cce:	f7ff f8bf 	bl	8000e50 <HAL_GetTick>
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b64      	cmp	r3, #100	; 0x64
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e28a      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce0:	4b8a      	ldr	r3, [pc, #552]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	2380      	movs	r3, #128	; 0x80
 8001ce6:	029b      	lsls	r3, r3, #10
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d0f0      	beq.n	8001cce <HAL_RCC_OscConfig+0xee>
 8001cec:	e015      	b.n	8001d1a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cee:	f7ff f8af 	bl	8000e50 <HAL_GetTick>
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cf8:	f7ff f8aa 	bl	8000e50 <HAL_GetTick>
 8001cfc:	0002      	movs	r2, r0
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b64      	cmp	r3, #100	; 0x64
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e275      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d0a:	4b80      	ldr	r3, [pc, #512]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	2380      	movs	r3, #128	; 0x80
 8001d10:	029b      	lsls	r3, r3, #10
 8001d12:	4013      	ands	r3, r2
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x118>
 8001d16:	e000      	b.n	8001d1a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2202      	movs	r2, #2
 8001d20:	4013      	ands	r3, r2
 8001d22:	d100      	bne.n	8001d26 <HAL_RCC_OscConfig+0x146>
 8001d24:	e069      	b.n	8001dfa <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d26:	4b79      	ldr	r3, [pc, #484]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d00b      	beq.n	8001d48 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d30:	4b76      	ldr	r3, [pc, #472]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	220c      	movs	r2, #12
 8001d36:	4013      	ands	r3, r2
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d11c      	bne.n	8001d76 <HAL_RCC_OscConfig+0x196>
 8001d3c:	4b73      	ldr	r3, [pc, #460]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	025b      	lsls	r3, r3, #9
 8001d44:	4013      	ands	r3, r2
 8001d46:	d116      	bne.n	8001d76 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d48:	4b70      	ldr	r3, [pc, #448]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	4013      	ands	r3, r2
 8001d50:	d005      	beq.n	8001d5e <HAL_RCC_OscConfig+0x17e>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d001      	beq.n	8001d5e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e24b      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5e:	4b6b      	ldr	r3, [pc, #428]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	22f8      	movs	r2, #248	; 0xf8
 8001d64:	4393      	bics	r3, r2
 8001d66:	0019      	movs	r1, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	691b      	ldr	r3, [r3, #16]
 8001d6c:	00da      	lsls	r2, r3, #3
 8001d6e:	4b67      	ldr	r3, [pc, #412]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d74:	e041      	b.n	8001dfa <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d024      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d7e:	4b63      	ldr	r3, [pc, #396]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	4b62      	ldr	r3, [pc, #392]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001d84:	2101      	movs	r1, #1
 8001d86:	430a      	orrs	r2, r1
 8001d88:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8a:	f7ff f861 	bl	8000e50 <HAL_GetTick>
 8001d8e:	0003      	movs	r3, r0
 8001d90:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d94:	f7ff f85c 	bl	8000e50 <HAL_GetTick>
 8001d98:	0002      	movs	r2, r0
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e227      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da6:	4b59      	ldr	r3, [pc, #356]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2202      	movs	r2, #2
 8001dac:	4013      	ands	r3, r2
 8001dae:	d0f1      	beq.n	8001d94 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db0:	4b56      	ldr	r3, [pc, #344]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	22f8      	movs	r2, #248	; 0xf8
 8001db6:	4393      	bics	r3, r2
 8001db8:	0019      	movs	r1, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	00da      	lsls	r2, r3, #3
 8001dc0:	4b52      	ldr	r3, [pc, #328]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	e018      	b.n	8001dfa <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dc8:	4b50      	ldr	r3, [pc, #320]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b4f      	ldr	r3, [pc, #316]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001dce:	2101      	movs	r1, #1
 8001dd0:	438a      	bics	r2, r1
 8001dd2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd4:	f7ff f83c 	bl	8000e50 <HAL_GetTick>
 8001dd8:	0003      	movs	r3, r0
 8001dda:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dde:	f7ff f837 	bl	8000e50 <HAL_GetTick>
 8001de2:	0002      	movs	r2, r0
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e202      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df0:	4b46      	ldr	r3, [pc, #280]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2202      	movs	r2, #2
 8001df6:	4013      	ands	r3, r2
 8001df8:	d1f1      	bne.n	8001dde <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2208      	movs	r2, #8
 8001e00:	4013      	ands	r3, r2
 8001e02:	d036      	beq.n	8001e72 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69db      	ldr	r3, [r3, #28]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d019      	beq.n	8001e40 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e0c:	4b3f      	ldr	r3, [pc, #252]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e10:	4b3e      	ldr	r3, [pc, #248]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e12:	2101      	movs	r1, #1
 8001e14:	430a      	orrs	r2, r1
 8001e16:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e18:	f7ff f81a 	bl	8000e50 <HAL_GetTick>
 8001e1c:	0003      	movs	r3, r0
 8001e1e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e20:	e008      	b.n	8001e34 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e22:	f7ff f815 	bl	8000e50 <HAL_GetTick>
 8001e26:	0002      	movs	r2, r0
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e1e0      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e34:	4b35      	ldr	r3, [pc, #212]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e38:	2202      	movs	r2, #2
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d0f1      	beq.n	8001e22 <HAL_RCC_OscConfig+0x242>
 8001e3e:	e018      	b.n	8001e72 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e40:	4b32      	ldr	r3, [pc, #200]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e44:	4b31      	ldr	r3, [pc, #196]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e46:	2101      	movs	r1, #1
 8001e48:	438a      	bics	r2, r1
 8001e4a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e4c:	f7ff f800 	bl	8000e50 <HAL_GetTick>
 8001e50:	0003      	movs	r3, r0
 8001e52:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e56:	f7fe fffb 	bl	8000e50 <HAL_GetTick>
 8001e5a:	0002      	movs	r2, r0
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e1c6      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e68:	4b28      	ldr	r3, [pc, #160]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d1f1      	bne.n	8001e56 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2204      	movs	r2, #4
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d100      	bne.n	8001e7e <HAL_RCC_OscConfig+0x29e>
 8001e7c:	e0b4      	b.n	8001fe8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e7e:	201f      	movs	r0, #31
 8001e80:	183b      	adds	r3, r7, r0
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e86:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e88:	69da      	ldr	r2, [r3, #28]
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	055b      	lsls	r3, r3, #21
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d110      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e92:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e94:	69da      	ldr	r2, [r3, #28]
 8001e96:	4b1d      	ldr	r3, [pc, #116]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001e98:	2180      	movs	r1, #128	; 0x80
 8001e9a:	0549      	lsls	r1, r1, #21
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	61da      	str	r2, [r3, #28]
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001ea2:	69da      	ldr	r2, [r3, #28]
 8001ea4:	2380      	movs	r3, #128	; 0x80
 8001ea6:	055b      	lsls	r3, r3, #21
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001eae:	183b      	adds	r3, r7, r0
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eb4:	4b18      	ldr	r3, [pc, #96]	; (8001f18 <HAL_RCC_OscConfig+0x338>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	2380      	movs	r3, #128	; 0x80
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d11a      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ec0:	4b15      	ldr	r3, [pc, #84]	; (8001f18 <HAL_RCC_OscConfig+0x338>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_RCC_OscConfig+0x338>)
 8001ec6:	2180      	movs	r1, #128	; 0x80
 8001ec8:	0049      	lsls	r1, r1, #1
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ece:	f7fe ffbf 	bl	8000e50 <HAL_GetTick>
 8001ed2:	0003      	movs	r3, r0
 8001ed4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ed8:	f7fe ffba 	bl	8000e50 <HAL_GetTick>
 8001edc:	0002      	movs	r2, r0
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	; 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e185      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eea:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <HAL_RCC_OscConfig+0x338>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	2380      	movs	r3, #128	; 0x80
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d0f0      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d10e      	bne.n	8001f1c <HAL_RCC_OscConfig+0x33c>
 8001efe:	4b03      	ldr	r3, [pc, #12]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001f00:	6a1a      	ldr	r2, [r3, #32]
 8001f02:	4b02      	ldr	r3, [pc, #8]	; (8001f0c <HAL_RCC_OscConfig+0x32c>)
 8001f04:	2101      	movs	r1, #1
 8001f06:	430a      	orrs	r2, r1
 8001f08:	621a      	str	r2, [r3, #32]
 8001f0a:	e035      	b.n	8001f78 <HAL_RCC_OscConfig+0x398>
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	fffeffff 	.word	0xfffeffff
 8001f14:	fffbffff 	.word	0xfffbffff
 8001f18:	40007000 	.word	0x40007000
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d10c      	bne.n	8001f3e <HAL_RCC_OscConfig+0x35e>
 8001f24:	4bb6      	ldr	r3, [pc, #728]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f26:	6a1a      	ldr	r2, [r3, #32]
 8001f28:	4bb5      	ldr	r3, [pc, #724]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	438a      	bics	r2, r1
 8001f2e:	621a      	str	r2, [r3, #32]
 8001f30:	4bb3      	ldr	r3, [pc, #716]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f32:	6a1a      	ldr	r2, [r3, #32]
 8001f34:	4bb2      	ldr	r3, [pc, #712]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f36:	2104      	movs	r1, #4
 8001f38:	438a      	bics	r2, r1
 8001f3a:	621a      	str	r2, [r3, #32]
 8001f3c:	e01c      	b.n	8001f78 <HAL_RCC_OscConfig+0x398>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b05      	cmp	r3, #5
 8001f44:	d10c      	bne.n	8001f60 <HAL_RCC_OscConfig+0x380>
 8001f46:	4bae      	ldr	r3, [pc, #696]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f48:	6a1a      	ldr	r2, [r3, #32]
 8001f4a:	4bad      	ldr	r3, [pc, #692]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f4c:	2104      	movs	r1, #4
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	621a      	str	r2, [r3, #32]
 8001f52:	4bab      	ldr	r3, [pc, #684]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f54:	6a1a      	ldr	r2, [r3, #32]
 8001f56:	4baa      	ldr	r3, [pc, #680]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f58:	2101      	movs	r1, #1
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	621a      	str	r2, [r3, #32]
 8001f5e:	e00b      	b.n	8001f78 <HAL_RCC_OscConfig+0x398>
 8001f60:	4ba7      	ldr	r3, [pc, #668]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f62:	6a1a      	ldr	r2, [r3, #32]
 8001f64:	4ba6      	ldr	r3, [pc, #664]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f66:	2101      	movs	r1, #1
 8001f68:	438a      	bics	r2, r1
 8001f6a:	621a      	str	r2, [r3, #32]
 8001f6c:	4ba4      	ldr	r3, [pc, #656]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f6e:	6a1a      	ldr	r2, [r3, #32]
 8001f70:	4ba3      	ldr	r3, [pc, #652]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001f72:	2104      	movs	r1, #4
 8001f74:	438a      	bics	r2, r1
 8001f76:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d014      	beq.n	8001faa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f80:	f7fe ff66 	bl	8000e50 <HAL_GetTick>
 8001f84:	0003      	movs	r3, r0
 8001f86:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f88:	e009      	b.n	8001f9e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f8a:	f7fe ff61 	bl	8000e50 <HAL_GetTick>
 8001f8e:	0002      	movs	r2, r0
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	4a9b      	ldr	r2, [pc, #620]	; (8002204 <HAL_RCC_OscConfig+0x624>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e12b      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f9e:	4b98      	ldr	r3, [pc, #608]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x3aa>
 8001fa8:	e013      	b.n	8001fd2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001faa:	f7fe ff51 	bl	8000e50 <HAL_GetTick>
 8001fae:	0003      	movs	r3, r0
 8001fb0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb2:	e009      	b.n	8001fc8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fb4:	f7fe ff4c 	bl	8000e50 <HAL_GetTick>
 8001fb8:	0002      	movs	r2, r0
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	4a91      	ldr	r2, [pc, #580]	; (8002204 <HAL_RCC_OscConfig+0x624>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e116      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fc8:	4b8d      	ldr	r3, [pc, #564]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	2202      	movs	r2, #2
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d1f0      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fd2:	231f      	movs	r3, #31
 8001fd4:	18fb      	adds	r3, r7, r3
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d105      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fdc:	4b88      	ldr	r3, [pc, #544]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001fde:	69da      	ldr	r2, [r3, #28]
 8001fe0:	4b87      	ldr	r3, [pc, #540]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001fe2:	4989      	ldr	r1, [pc, #548]	; (8002208 <HAL_RCC_OscConfig+0x628>)
 8001fe4:	400a      	ands	r2, r1
 8001fe6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2210      	movs	r2, #16
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d063      	beq.n	80020ba <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d12a      	bne.n	8002050 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ffa:	4b81      	ldr	r3, [pc, #516]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8001ffc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ffe:	4b80      	ldr	r3, [pc, #512]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002000:	2104      	movs	r1, #4
 8002002:	430a      	orrs	r2, r1
 8002004:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002006:	4b7e      	ldr	r3, [pc, #504]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002008:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800200a:	4b7d      	ldr	r3, [pc, #500]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800200c:	2101      	movs	r1, #1
 800200e:	430a      	orrs	r2, r1
 8002010:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002012:	f7fe ff1d 	bl	8000e50 <HAL_GetTick>
 8002016:	0003      	movs	r3, r0
 8002018:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800201c:	f7fe ff18 	bl	8000e50 <HAL_GetTick>
 8002020:	0002      	movs	r2, r0
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e0e3      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800202e:	4b74      	ldr	r3, [pc, #464]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002032:	2202      	movs	r2, #2
 8002034:	4013      	ands	r3, r2
 8002036:	d0f1      	beq.n	800201c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002038:	4b71      	ldr	r3, [pc, #452]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800203a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800203c:	22f8      	movs	r2, #248	; 0xf8
 800203e:	4393      	bics	r3, r2
 8002040:	0019      	movs	r1, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	00da      	lsls	r2, r3, #3
 8002048:	4b6d      	ldr	r3, [pc, #436]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800204a:	430a      	orrs	r2, r1
 800204c:	635a      	str	r2, [r3, #52]	; 0x34
 800204e:	e034      	b.n	80020ba <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	3305      	adds	r3, #5
 8002056:	d111      	bne.n	800207c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002058:	4b69      	ldr	r3, [pc, #420]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800205a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800205c:	4b68      	ldr	r3, [pc, #416]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800205e:	2104      	movs	r1, #4
 8002060:	438a      	bics	r2, r1
 8002062:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002064:	4b66      	ldr	r3, [pc, #408]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002068:	22f8      	movs	r2, #248	; 0xf8
 800206a:	4393      	bics	r3, r2
 800206c:	0019      	movs	r1, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	00da      	lsls	r2, r3, #3
 8002074:	4b62      	ldr	r3, [pc, #392]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002076:	430a      	orrs	r2, r1
 8002078:	635a      	str	r2, [r3, #52]	; 0x34
 800207a:	e01e      	b.n	80020ba <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800207c:	4b60      	ldr	r3, [pc, #384]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800207e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002080:	4b5f      	ldr	r3, [pc, #380]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002082:	2104      	movs	r1, #4
 8002084:	430a      	orrs	r2, r1
 8002086:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002088:	4b5d      	ldr	r3, [pc, #372]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800208a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800208c:	4b5c      	ldr	r3, [pc, #368]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800208e:	2101      	movs	r1, #1
 8002090:	438a      	bics	r2, r1
 8002092:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002094:	f7fe fedc 	bl	8000e50 <HAL_GetTick>
 8002098:	0003      	movs	r3, r0
 800209a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800209e:	f7fe fed7 	bl	8000e50 <HAL_GetTick>
 80020a2:	0002      	movs	r2, r0
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e0a2      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020b0:	4b53      	ldr	r3, [pc, #332]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 80020b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b4:	2202      	movs	r2, #2
 80020b6:	4013      	ands	r3, r2
 80020b8:	d1f1      	bne.n	800209e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d100      	bne.n	80020c4 <HAL_RCC_OscConfig+0x4e4>
 80020c2:	e097      	b.n	80021f4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020c4:	4b4e      	ldr	r3, [pc, #312]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	220c      	movs	r2, #12
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b08      	cmp	r3, #8
 80020ce:	d100      	bne.n	80020d2 <HAL_RCC_OscConfig+0x4f2>
 80020d0:	e06b      	b.n	80021aa <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d14c      	bne.n	8002174 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020da:	4b49      	ldr	r3, [pc, #292]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	4b48      	ldr	r3, [pc, #288]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 80020e0:	494a      	ldr	r1, [pc, #296]	; (800220c <HAL_RCC_OscConfig+0x62c>)
 80020e2:	400a      	ands	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e6:	f7fe feb3 	bl	8000e50 <HAL_GetTick>
 80020ea:	0003      	movs	r3, r0
 80020ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020f0:	f7fe feae 	bl	8000e50 <HAL_GetTick>
 80020f4:	0002      	movs	r2, r0
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e079      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002102:	4b3f      	ldr	r3, [pc, #252]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	2380      	movs	r3, #128	; 0x80
 8002108:	049b      	lsls	r3, r3, #18
 800210a:	4013      	ands	r3, r2
 800210c:	d1f0      	bne.n	80020f0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800210e:	4b3c      	ldr	r3, [pc, #240]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002112:	220f      	movs	r2, #15
 8002114:	4393      	bics	r3, r2
 8002116:	0019      	movs	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800211c:	4b38      	ldr	r3, [pc, #224]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800211e:	430a      	orrs	r2, r1
 8002120:	62da      	str	r2, [r3, #44]	; 0x2c
 8002122:	4b37      	ldr	r3, [pc, #220]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4a3a      	ldr	r2, [pc, #232]	; (8002210 <HAL_RCC_OscConfig+0x630>)
 8002128:	4013      	ands	r3, r2
 800212a:	0019      	movs	r1, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002134:	431a      	orrs	r2, r3
 8002136:	4b32      	ldr	r3, [pc, #200]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002138:	430a      	orrs	r2, r1
 800213a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800213c:	4b30      	ldr	r3, [pc, #192]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4b2f      	ldr	r3, [pc, #188]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002142:	2180      	movs	r1, #128	; 0x80
 8002144:	0449      	lsls	r1, r1, #17
 8002146:	430a      	orrs	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214a:	f7fe fe81 	bl	8000e50 <HAL_GetTick>
 800214e:	0003      	movs	r3, r0
 8002150:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002154:	f7fe fe7c 	bl	8000e50 <HAL_GetTick>
 8002158:	0002      	movs	r2, r0
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e047      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002166:	4b26      	ldr	r3, [pc, #152]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	2380      	movs	r3, #128	; 0x80
 800216c:	049b      	lsls	r3, r3, #18
 800216e:	4013      	ands	r3, r2
 8002170:	d0f0      	beq.n	8002154 <HAL_RCC_OscConfig+0x574>
 8002172:	e03f      	b.n	80021f4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002174:	4b22      	ldr	r3, [pc, #136]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b21      	ldr	r3, [pc, #132]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800217a:	4924      	ldr	r1, [pc, #144]	; (800220c <HAL_RCC_OscConfig+0x62c>)
 800217c:	400a      	ands	r2, r1
 800217e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002180:	f7fe fe66 	bl	8000e50 <HAL_GetTick>
 8002184:	0003      	movs	r3, r0
 8002186:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800218a:	f7fe fe61 	bl	8000e50 <HAL_GetTick>
 800218e:	0002      	movs	r2, r0
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e02c      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800219c:	4b18      	ldr	r3, [pc, #96]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	049b      	lsls	r3, r3, #18
 80021a4:	4013      	ands	r3, r2
 80021a6:	d1f0      	bne.n	800218a <HAL_RCC_OscConfig+0x5aa>
 80021a8:	e024      	b.n	80021f4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e01f      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80021b6:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80021bc:	4b10      	ldr	r3, [pc, #64]	; (8002200 <HAL_RCC_OscConfig+0x620>)
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	025b      	lsls	r3, r3, #9
 80021c8:	401a      	ands	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d10e      	bne.n	80021f0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	220f      	movs	r2, #15
 80021d6:	401a      	ands	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021dc:	429a      	cmp	r2, r3
 80021de:	d107      	bne.n	80021f0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	23f0      	movs	r3, #240	; 0xf0
 80021e4:	039b      	lsls	r3, r3, #14
 80021e6:	401a      	ands	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d001      	beq.n	80021f4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e000      	b.n	80021f6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	0018      	movs	r0, r3
 80021f8:	46bd      	mov	sp, r7
 80021fa:	b008      	add	sp, #32
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	40021000 	.word	0x40021000
 8002204:	00001388 	.word	0x00001388
 8002208:	efffffff 	.word	0xefffffff
 800220c:	feffffff 	.word	0xfeffffff
 8002210:	ffc2ffff 	.word	0xffc2ffff

08002214 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0b3      	b.n	8002390 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002228:	4b5b      	ldr	r3, [pc, #364]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2201      	movs	r2, #1
 800222e:	4013      	ands	r3, r2
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d911      	bls.n	800225a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002236:	4b58      	ldr	r3, [pc, #352]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2201      	movs	r2, #1
 800223c:	4393      	bics	r3, r2
 800223e:	0019      	movs	r1, r3
 8002240:	4b55      	ldr	r3, [pc, #340]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002248:	4b53      	ldr	r3, [pc, #332]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2201      	movs	r2, #1
 800224e:	4013      	ands	r3, r2
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	429a      	cmp	r2, r3
 8002254:	d001      	beq.n	800225a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e09a      	b.n	8002390 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2202      	movs	r2, #2
 8002260:	4013      	ands	r3, r2
 8002262:	d015      	beq.n	8002290 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2204      	movs	r2, #4
 800226a:	4013      	ands	r3, r2
 800226c:	d006      	beq.n	800227c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800226e:	4b4b      	ldr	r3, [pc, #300]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	4b4a      	ldr	r3, [pc, #296]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 8002274:	21e0      	movs	r1, #224	; 0xe0
 8002276:	00c9      	lsls	r1, r1, #3
 8002278:	430a      	orrs	r2, r1
 800227a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800227c:	4b47      	ldr	r3, [pc, #284]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	22f0      	movs	r2, #240	; 0xf0
 8002282:	4393      	bics	r3, r2
 8002284:	0019      	movs	r1, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	4b44      	ldr	r3, [pc, #272]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 800228c:	430a      	orrs	r2, r1
 800228e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2201      	movs	r2, #1
 8002296:	4013      	ands	r3, r2
 8002298:	d040      	beq.n	800231c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d107      	bne.n	80022b2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a2:	4b3e      	ldr	r3, [pc, #248]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	2380      	movs	r3, #128	; 0x80
 80022a8:	029b      	lsls	r3, r3, #10
 80022aa:	4013      	ands	r3, r2
 80022ac:	d114      	bne.n	80022d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e06e      	b.n	8002390 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d107      	bne.n	80022ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ba:	4b38      	ldr	r3, [pc, #224]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	049b      	lsls	r3, r3, #18
 80022c2:	4013      	ands	r3, r2
 80022c4:	d108      	bne.n	80022d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e062      	b.n	8002390 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ca:	4b34      	ldr	r3, [pc, #208]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2202      	movs	r2, #2
 80022d0:	4013      	ands	r3, r2
 80022d2:	d101      	bne.n	80022d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e05b      	b.n	8002390 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022d8:	4b30      	ldr	r3, [pc, #192]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2203      	movs	r2, #3
 80022de:	4393      	bics	r3, r2
 80022e0:	0019      	movs	r1, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	4b2d      	ldr	r3, [pc, #180]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 80022e8:	430a      	orrs	r2, r1
 80022ea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022ec:	f7fe fdb0 	bl	8000e50 <HAL_GetTick>
 80022f0:	0003      	movs	r3, r0
 80022f2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022f4:	e009      	b.n	800230a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f6:	f7fe fdab 	bl	8000e50 <HAL_GetTick>
 80022fa:	0002      	movs	r2, r0
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	4a27      	ldr	r2, [pc, #156]	; (80023a0 <HAL_RCC_ClockConfig+0x18c>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e042      	b.n	8002390 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230a:	4b24      	ldr	r3, [pc, #144]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	220c      	movs	r2, #12
 8002310:	401a      	ands	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	429a      	cmp	r2, r3
 800231a:	d1ec      	bne.n	80022f6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800231c:	4b1e      	ldr	r3, [pc, #120]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2201      	movs	r2, #1
 8002322:	4013      	ands	r3, r2
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	429a      	cmp	r2, r3
 8002328:	d211      	bcs.n	800234e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800232a:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2201      	movs	r2, #1
 8002330:	4393      	bics	r3, r2
 8002332:	0019      	movs	r1, r3
 8002334:	4b18      	ldr	r3, [pc, #96]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	430a      	orrs	r2, r1
 800233a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800233c:	4b16      	ldr	r3, [pc, #88]	; (8002398 <HAL_RCC_ClockConfig+0x184>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2201      	movs	r2, #1
 8002342:	4013      	ands	r3, r2
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	429a      	cmp	r2, r3
 8002348:	d001      	beq.n	800234e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e020      	b.n	8002390 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2204      	movs	r2, #4
 8002354:	4013      	ands	r3, r2
 8002356:	d009      	beq.n	800236c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002358:	4b10      	ldr	r3, [pc, #64]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	4a11      	ldr	r2, [pc, #68]	; (80023a4 <HAL_RCC_ClockConfig+0x190>)
 800235e:	4013      	ands	r3, r2
 8002360:	0019      	movs	r1, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	68da      	ldr	r2, [r3, #12]
 8002366:	4b0d      	ldr	r3, [pc, #52]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 8002368:	430a      	orrs	r2, r1
 800236a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800236c:	f000 f820 	bl	80023b0 <HAL_RCC_GetSysClockFreq>
 8002370:	0001      	movs	r1, r0
 8002372:	4b0a      	ldr	r3, [pc, #40]	; (800239c <HAL_RCC_ClockConfig+0x188>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	091b      	lsrs	r3, r3, #4
 8002378:	220f      	movs	r2, #15
 800237a:	4013      	ands	r3, r2
 800237c:	4a0a      	ldr	r2, [pc, #40]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 800237e:	5cd3      	ldrb	r3, [r2, r3]
 8002380:	000a      	movs	r2, r1
 8002382:	40da      	lsrs	r2, r3
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <HAL_RCC_ClockConfig+0x198>)
 8002386:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002388:	2003      	movs	r0, #3
 800238a:	f7fe fd1b 	bl	8000dc4 <HAL_InitTick>
  
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	0018      	movs	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	b004      	add	sp, #16
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40022000 	.word	0x40022000
 800239c:	40021000 	.word	0x40021000
 80023a0:	00001388 	.word	0x00001388
 80023a4:	fffff8ff 	.word	0xfffff8ff
 80023a8:	0800299c 	.word	0x0800299c
 80023ac:	2000001c 	.word	0x2000001c

080023b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	2300      	movs	r3, #0
 80023bc:	60bb      	str	r3, [r7, #8]
 80023be:	2300      	movs	r3, #0
 80023c0:	617b      	str	r3, [r7, #20]
 80023c2:	2300      	movs	r3, #0
 80023c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80023ca:	4b20      	ldr	r3, [pc, #128]	; (800244c <HAL_RCC_GetSysClockFreq+0x9c>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	220c      	movs	r2, #12
 80023d4:	4013      	ands	r3, r2
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d002      	beq.n	80023e0 <HAL_RCC_GetSysClockFreq+0x30>
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d003      	beq.n	80023e6 <HAL_RCC_GetSysClockFreq+0x36>
 80023de:	e02c      	b.n	800243a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023e0:	4b1b      	ldr	r3, [pc, #108]	; (8002450 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023e2:	613b      	str	r3, [r7, #16]
      break;
 80023e4:	e02c      	b.n	8002440 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	0c9b      	lsrs	r3, r3, #18
 80023ea:	220f      	movs	r2, #15
 80023ec:	4013      	ands	r3, r2
 80023ee:	4a19      	ldr	r2, [pc, #100]	; (8002454 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023f0:	5cd3      	ldrb	r3, [r2, r3]
 80023f2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80023f4:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_RCC_GetSysClockFreq+0x9c>)
 80023f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f8:	220f      	movs	r2, #15
 80023fa:	4013      	ands	r3, r2
 80023fc:	4a16      	ldr	r2, [pc, #88]	; (8002458 <HAL_RCC_GetSysClockFreq+0xa8>)
 80023fe:	5cd3      	ldrb	r3, [r2, r3]
 8002400:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	2380      	movs	r3, #128	; 0x80
 8002406:	025b      	lsls	r3, r3, #9
 8002408:	4013      	ands	r3, r2
 800240a:	d009      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	4810      	ldr	r0, [pc, #64]	; (8002450 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002410:	f7fd fe7a 	bl	8000108 <__udivsi3>
 8002414:	0003      	movs	r3, r0
 8002416:	001a      	movs	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4353      	muls	r3, r2
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	e009      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	000a      	movs	r2, r1
 8002424:	0152      	lsls	r2, r2, #5
 8002426:	1a52      	subs	r2, r2, r1
 8002428:	0193      	lsls	r3, r2, #6
 800242a:	1a9b      	subs	r3, r3, r2
 800242c:	00db      	lsls	r3, r3, #3
 800242e:	185b      	adds	r3, r3, r1
 8002430:	021b      	lsls	r3, r3, #8
 8002432:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	613b      	str	r3, [r7, #16]
      break;
 8002438:	e002      	b.n	8002440 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800243a:	4b05      	ldr	r3, [pc, #20]	; (8002450 <HAL_RCC_GetSysClockFreq+0xa0>)
 800243c:	613b      	str	r3, [r7, #16]
      break;
 800243e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002440:	693b      	ldr	r3, [r7, #16]
}
 8002442:	0018      	movs	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	b006      	add	sp, #24
 8002448:	bd80      	pop	{r7, pc}
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	40021000 	.word	0x40021000
 8002450:	007a1200 	.word	0x007a1200
 8002454:	080029ac 	.word	0x080029ac
 8002458:	080029bc 	.word	0x080029bc

0800245c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e042      	b.n	80024f4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	223d      	movs	r2, #61	; 0x3d
 8002472:	5c9b      	ldrb	r3, [r3, r2]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d107      	bne.n	800248a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	223c      	movs	r2, #60	; 0x3c
 800247e:	2100      	movs	r1, #0
 8002480:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	0018      	movs	r0, r3
 8002486:	f7fe fc0d 	bl	8000ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	223d      	movs	r2, #61	; 0x3d
 800248e:	2102      	movs	r1, #2
 8002490:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3304      	adds	r3, #4
 800249a:	0019      	movs	r1, r3
 800249c:	0010      	movs	r0, r2
 800249e:	f000 f9af 	bl	8002800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2246      	movs	r2, #70	; 0x46
 80024a6:	2101      	movs	r1, #1
 80024a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	223e      	movs	r2, #62	; 0x3e
 80024ae:	2101      	movs	r1, #1
 80024b0:	5499      	strb	r1, [r3, r2]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	223f      	movs	r2, #63	; 0x3f
 80024b6:	2101      	movs	r1, #1
 80024b8:	5499      	strb	r1, [r3, r2]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2240      	movs	r2, #64	; 0x40
 80024be:	2101      	movs	r1, #1
 80024c0:	5499      	strb	r1, [r3, r2]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2241      	movs	r2, #65	; 0x41
 80024c6:	2101      	movs	r1, #1
 80024c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2242      	movs	r2, #66	; 0x42
 80024ce:	2101      	movs	r1, #1
 80024d0:	5499      	strb	r1, [r3, r2]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2243      	movs	r2, #67	; 0x43
 80024d6:	2101      	movs	r1, #1
 80024d8:	5499      	strb	r1, [r3, r2]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2244      	movs	r2, #68	; 0x44
 80024de:	2101      	movs	r1, #1
 80024e0:	5499      	strb	r1, [r3, r2]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2245      	movs	r2, #69	; 0x45
 80024e6:	2101      	movs	r1, #1
 80024e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	223d      	movs	r2, #61	; 0x3d
 80024ee:	2101      	movs	r1, #1
 80024f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	0018      	movs	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	b002      	add	sp, #8
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	223d      	movs	r2, #61	; 0x3d
 8002508:	5c9b      	ldrb	r3, [r3, r2]
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b01      	cmp	r3, #1
 800250e:	d001      	beq.n	8002514 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e036      	b.n	8002582 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	223d      	movs	r2, #61	; 0x3d
 8002518:	2102      	movs	r1, #2
 800251a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2101      	movs	r1, #1
 8002528:	430a      	orrs	r2, r1
 800252a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a16      	ldr	r2, [pc, #88]	; (800258c <HAL_TIM_Base_Start_IT+0x90>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d00a      	beq.n	800254c <HAL_TIM_Base_Start_IT+0x50>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	2380      	movs	r3, #128	; 0x80
 800253c:	05db      	lsls	r3, r3, #23
 800253e:	429a      	cmp	r2, r3
 8002540:	d004      	beq.n	800254c <HAL_TIM_Base_Start_IT+0x50>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a12      	ldr	r2, [pc, #72]	; (8002590 <HAL_TIM_Base_Start_IT+0x94>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d111      	bne.n	8002570 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2207      	movs	r2, #7
 8002554:	4013      	ands	r3, r2
 8002556:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2b06      	cmp	r3, #6
 800255c:	d010      	beq.n	8002580 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2101      	movs	r1, #1
 800256a:	430a      	orrs	r2, r1
 800256c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800256e:	e007      	b.n	8002580 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2101      	movs	r1, #1
 800257c:	430a      	orrs	r2, r1
 800257e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	0018      	movs	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	b004      	add	sp, #16
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40000400 	.word	0x40000400

08002594 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	2202      	movs	r2, #2
 80025a4:	4013      	ands	r3, r2
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d124      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	2202      	movs	r2, #2
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d11d      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2203      	movs	r2, #3
 80025be:	4252      	negs	r2, r2
 80025c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2201      	movs	r2, #1
 80025c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	2203      	movs	r2, #3
 80025d0:	4013      	ands	r3, r2
 80025d2:	d004      	beq.n	80025de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	0018      	movs	r0, r3
 80025d8:	f000 f8fa 	bl	80027d0 <HAL_TIM_IC_CaptureCallback>
 80025dc:	e007      	b.n	80025ee <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	0018      	movs	r0, r3
 80025e2:	f000 f8ed 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	0018      	movs	r0, r3
 80025ea:	f000 f8f9 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	2204      	movs	r2, #4
 80025fc:	4013      	ands	r3, r2
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d125      	bne.n	800264e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	2204      	movs	r2, #4
 800260a:	4013      	ands	r3, r2
 800260c:	2b04      	cmp	r3, #4
 800260e:	d11e      	bne.n	800264e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2205      	movs	r2, #5
 8002616:	4252      	negs	r2, r2
 8002618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2202      	movs	r2, #2
 800261e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	699a      	ldr	r2, [r3, #24]
 8002626:	23c0      	movs	r3, #192	; 0xc0
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4013      	ands	r3, r2
 800262c:	d004      	beq.n	8002638 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	0018      	movs	r0, r3
 8002632:	f000 f8cd 	bl	80027d0 <HAL_TIM_IC_CaptureCallback>
 8002636:	e007      	b.n	8002648 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	0018      	movs	r0, r3
 800263c:	f000 f8c0 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	0018      	movs	r0, r3
 8002644:	f000 f8cc 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	2208      	movs	r2, #8
 8002656:	4013      	ands	r3, r2
 8002658:	2b08      	cmp	r3, #8
 800265a:	d124      	bne.n	80026a6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	2208      	movs	r2, #8
 8002664:	4013      	ands	r3, r2
 8002666:	2b08      	cmp	r3, #8
 8002668:	d11d      	bne.n	80026a6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2209      	movs	r2, #9
 8002670:	4252      	negs	r2, r2
 8002672:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2204      	movs	r2, #4
 8002678:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	69db      	ldr	r3, [r3, #28]
 8002680:	2203      	movs	r2, #3
 8002682:	4013      	ands	r3, r2
 8002684:	d004      	beq.n	8002690 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	0018      	movs	r0, r3
 800268a:	f000 f8a1 	bl	80027d0 <HAL_TIM_IC_CaptureCallback>
 800268e:	e007      	b.n	80026a0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	0018      	movs	r0, r3
 8002694:	f000 f894 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	0018      	movs	r0, r3
 800269c:	f000 f8a0 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	2210      	movs	r2, #16
 80026ae:	4013      	ands	r3, r2
 80026b0:	2b10      	cmp	r3, #16
 80026b2:	d125      	bne.n	8002700 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	2210      	movs	r2, #16
 80026bc:	4013      	ands	r3, r2
 80026be:	2b10      	cmp	r3, #16
 80026c0:	d11e      	bne.n	8002700 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2211      	movs	r2, #17
 80026c8:	4252      	negs	r2, r2
 80026ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2208      	movs	r2, #8
 80026d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	69da      	ldr	r2, [r3, #28]
 80026d8:	23c0      	movs	r3, #192	; 0xc0
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4013      	ands	r3, r2
 80026de:	d004      	beq.n	80026ea <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	0018      	movs	r0, r3
 80026e4:	f000 f874 	bl	80027d0 <HAL_TIM_IC_CaptureCallback>
 80026e8:	e007      	b.n	80026fa <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	0018      	movs	r0, r3
 80026ee:	f000 f867 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	0018      	movs	r0, r3
 80026f6:	f000 f873 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	2201      	movs	r2, #1
 8002708:	4013      	ands	r3, r2
 800270a:	2b01      	cmp	r3, #1
 800270c:	d10f      	bne.n	800272e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	4013      	ands	r3, r2
 8002718:	2b01      	cmp	r3, #1
 800271a:	d108      	bne.n	800272e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2202      	movs	r2, #2
 8002722:	4252      	negs	r2, r2
 8002724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	0018      	movs	r0, r3
 800272a:	f7fd fe7d 	bl	8000428 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	2280      	movs	r2, #128	; 0x80
 8002736:	4013      	ands	r3, r2
 8002738:	2b80      	cmp	r3, #128	; 0x80
 800273a:	d10f      	bne.n	800275c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	2280      	movs	r2, #128	; 0x80
 8002744:	4013      	ands	r3, r2
 8002746:	2b80      	cmp	r3, #128	; 0x80
 8002748:	d108      	bne.n	800275c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2281      	movs	r2, #129	; 0x81
 8002750:	4252      	negs	r2, r2
 8002752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	0018      	movs	r0, r3
 8002758:	f000 f8d0 	bl	80028fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	2240      	movs	r2, #64	; 0x40
 8002764:	4013      	ands	r3, r2
 8002766:	2b40      	cmp	r3, #64	; 0x40
 8002768:	d10f      	bne.n	800278a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	2240      	movs	r2, #64	; 0x40
 8002772:	4013      	ands	r3, r2
 8002774:	2b40      	cmp	r3, #64	; 0x40
 8002776:	d108      	bne.n	800278a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2241      	movs	r2, #65	; 0x41
 800277e:	4252      	negs	r2, r2
 8002780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	0018      	movs	r0, r3
 8002786:	f000 f833 	bl	80027f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	2220      	movs	r2, #32
 8002792:	4013      	ands	r3, r2
 8002794:	2b20      	cmp	r3, #32
 8002796:	d10f      	bne.n	80027b8 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	2220      	movs	r2, #32
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b20      	cmp	r3, #32
 80027a4:	d108      	bne.n	80027b8 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2221      	movs	r2, #33	; 0x21
 80027ac:	4252      	negs	r2, r2
 80027ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	0018      	movs	r0, r3
 80027b4:	f000 f89a 	bl	80028ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027b8:	46c0      	nop			; (mov r8, r8)
 80027ba:	46bd      	mov	sp, r7
 80027bc:	b002      	add	sp, #8
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027c8:	46c0      	nop			; (mov r8, r8)
 80027ca:	46bd      	mov	sp, r7
 80027cc:	b002      	add	sp, #8
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027d8:	46c0      	nop			; (mov r8, r8)
 80027da:	46bd      	mov	sp, r7
 80027dc:	b002      	add	sp, #8
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027e8:	46c0      	nop			; (mov r8, r8)
 80027ea:	46bd      	mov	sp, r7
 80027ec:	b002      	add	sp, #8
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027f8:	46c0      	nop			; (mov r8, r8)
 80027fa:	46bd      	mov	sp, r7
 80027fc:	b002      	add	sp, #8
 80027fe:	bd80      	pop	{r7, pc}

08002800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a30      	ldr	r2, [pc, #192]	; (80028d4 <TIM_Base_SetConfig+0xd4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d008      	beq.n	800282a <TIM_Base_SetConfig+0x2a>
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	2380      	movs	r3, #128	; 0x80
 800281c:	05db      	lsls	r3, r3, #23
 800281e:	429a      	cmp	r2, r3
 8002820:	d003      	beq.n	800282a <TIM_Base_SetConfig+0x2a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a2c      	ldr	r2, [pc, #176]	; (80028d8 <TIM_Base_SetConfig+0xd8>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d108      	bne.n	800283c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2270      	movs	r2, #112	; 0x70
 800282e:	4393      	bics	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	4313      	orrs	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a25      	ldr	r2, [pc, #148]	; (80028d4 <TIM_Base_SetConfig+0xd4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d014      	beq.n	800286e <TIM_Base_SetConfig+0x6e>
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	2380      	movs	r3, #128	; 0x80
 8002848:	05db      	lsls	r3, r3, #23
 800284a:	429a      	cmp	r2, r3
 800284c:	d00f      	beq.n	800286e <TIM_Base_SetConfig+0x6e>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a21      	ldr	r2, [pc, #132]	; (80028d8 <TIM_Base_SetConfig+0xd8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d00b      	beq.n	800286e <TIM_Base_SetConfig+0x6e>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a20      	ldr	r2, [pc, #128]	; (80028dc <TIM_Base_SetConfig+0xdc>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d007      	beq.n	800286e <TIM_Base_SetConfig+0x6e>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a1f      	ldr	r2, [pc, #124]	; (80028e0 <TIM_Base_SetConfig+0xe0>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d003      	beq.n	800286e <TIM_Base_SetConfig+0x6e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a1e      	ldr	r2, [pc, #120]	; (80028e4 <TIM_Base_SetConfig+0xe4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d108      	bne.n	8002880 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	4a1d      	ldr	r2, [pc, #116]	; (80028e8 <TIM_Base_SetConfig+0xe8>)
 8002872:	4013      	ands	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	4313      	orrs	r3, r2
 800287e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2280      	movs	r2, #128	; 0x80
 8002884:	4393      	bics	r3, r2
 8002886:	001a      	movs	r2, r3
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a0a      	ldr	r2, [pc, #40]	; (80028d4 <TIM_Base_SetConfig+0xd4>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d007      	beq.n	80028be <TIM_Base_SetConfig+0xbe>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a0b      	ldr	r2, [pc, #44]	; (80028e0 <TIM_Base_SetConfig+0xe0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d003      	beq.n	80028be <TIM_Base_SetConfig+0xbe>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a0a      	ldr	r2, [pc, #40]	; (80028e4 <TIM_Base_SetConfig+0xe4>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d103      	bne.n	80028c6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	691a      	ldr	r2, [r3, #16]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2201      	movs	r2, #1
 80028ca:	615a      	str	r2, [r3, #20]
}
 80028cc:	46c0      	nop			; (mov r8, r8)
 80028ce:	46bd      	mov	sp, r7
 80028d0:	b004      	add	sp, #16
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40012c00 	.word	0x40012c00
 80028d8:	40000400 	.word	0x40000400
 80028dc:	40002000 	.word	0x40002000
 80028e0:	40014400 	.word	0x40014400
 80028e4:	40014800 	.word	0x40014800
 80028e8:	fffffcff 	.word	0xfffffcff

080028ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028f4:	46c0      	nop			; (mov r8, r8)
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b002      	add	sp, #8
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002904:	46c0      	nop			; (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	b002      	add	sp, #8
 800290a:	bd80      	pop	{r7, pc}

0800290c <__libc_init_array>:
 800290c:	b570      	push	{r4, r5, r6, lr}
 800290e:	2600      	movs	r6, #0
 8002910:	4d0c      	ldr	r5, [pc, #48]	; (8002944 <__libc_init_array+0x38>)
 8002912:	4c0d      	ldr	r4, [pc, #52]	; (8002948 <__libc_init_array+0x3c>)
 8002914:	1b64      	subs	r4, r4, r5
 8002916:	10a4      	asrs	r4, r4, #2
 8002918:	42a6      	cmp	r6, r4
 800291a:	d109      	bne.n	8002930 <__libc_init_array+0x24>
 800291c:	2600      	movs	r6, #0
 800291e:	f000 f821 	bl	8002964 <_init>
 8002922:	4d0a      	ldr	r5, [pc, #40]	; (800294c <__libc_init_array+0x40>)
 8002924:	4c0a      	ldr	r4, [pc, #40]	; (8002950 <__libc_init_array+0x44>)
 8002926:	1b64      	subs	r4, r4, r5
 8002928:	10a4      	asrs	r4, r4, #2
 800292a:	42a6      	cmp	r6, r4
 800292c:	d105      	bne.n	800293a <__libc_init_array+0x2e>
 800292e:	bd70      	pop	{r4, r5, r6, pc}
 8002930:	00b3      	lsls	r3, r6, #2
 8002932:	58eb      	ldr	r3, [r5, r3]
 8002934:	4798      	blx	r3
 8002936:	3601      	adds	r6, #1
 8002938:	e7ee      	b.n	8002918 <__libc_init_array+0xc>
 800293a:	00b3      	lsls	r3, r6, #2
 800293c:	58eb      	ldr	r3, [r5, r3]
 800293e:	4798      	blx	r3
 8002940:	3601      	adds	r6, #1
 8002942:	e7f2      	b.n	800292a <__libc_init_array+0x1e>
 8002944:	080029cc 	.word	0x080029cc
 8002948:	080029cc 	.word	0x080029cc
 800294c:	080029cc 	.word	0x080029cc
 8002950:	080029d0 	.word	0x080029d0

08002954 <memset>:
 8002954:	0003      	movs	r3, r0
 8002956:	1882      	adds	r2, r0, r2
 8002958:	4293      	cmp	r3, r2
 800295a:	d100      	bne.n	800295e <memset+0xa>
 800295c:	4770      	bx	lr
 800295e:	7019      	strb	r1, [r3, #0]
 8002960:	3301      	adds	r3, #1
 8002962:	e7f9      	b.n	8002958 <memset+0x4>

08002964 <_init>:
 8002964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800296a:	bc08      	pop	{r3}
 800296c:	469e      	mov	lr, r3
 800296e:	4770      	bx	lr

08002970 <_fini>:
 8002970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002976:	bc08      	pop	{r3}
 8002978:	469e      	mov	lr, r3
 800297a:	4770      	bx	lr
