
UWU_AK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cd4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08002d94  08002d94  00003d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dac  08002dac  00004020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002dac  08002dac  00004020  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002dac  08002dac  00004020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dac  08002dac  00003dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002db0  08002db0  00003db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08002db4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000840  20000020  08002dd4  00004020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000860  08002dd4  00004860  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007712  00000000  00000000  00004048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c61  00000000  00000000  0000b75a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000860  00000000  00000000  0000d3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000626  00000000  00000000  0000dc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e95f  00000000  00000000  0000e246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ea6  00000000  00000000  0001cba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004c177  00000000  00000000  00024a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00070bc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c50  00000000  00000000  00070c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00072898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000020 	.word	0x20000020
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002d7c 	.word	0x08002d7c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000024 	.word	0x20000024
 8000104:	08002d7c 	.word	0x08002d7c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <GetEmptyBuffer>:

static buffer_t buffer1 = {0};
static buffer_t buffer2 = {0};

buffer_t* GetEmptyBuffer()
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	if(buffer1.status == EMPTY) return &buffer1;
 8000224:	4b09      	ldr	r3, [pc, #36]	@ (800024c <GetEmptyBuffer+0x2c>)
 8000226:	4a0a      	ldr	r2, [pc, #40]	@ (8000250 <GetEmptyBuffer+0x30>)
 8000228:	5c9b      	ldrb	r3, [r3, r2]
 800022a:	b2db      	uxtb	r3, r3
 800022c:	2b00      	cmp	r3, #0
 800022e:	d101      	bne.n	8000234 <GetEmptyBuffer+0x14>
 8000230:	4b06      	ldr	r3, [pc, #24]	@ (800024c <GetEmptyBuffer+0x2c>)
 8000232:	e008      	b.n	8000246 <GetEmptyBuffer+0x26>
	if(buffer2.status == EMPTY) return &buffer2;
 8000234:	4b07      	ldr	r3, [pc, #28]	@ (8000254 <GetEmptyBuffer+0x34>)
 8000236:	4a06      	ldr	r2, [pc, #24]	@ (8000250 <GetEmptyBuffer+0x30>)
 8000238:	5c9b      	ldrb	r3, [r3, r2]
 800023a:	b2db      	uxtb	r3, r3
 800023c:	2b00      	cmp	r3, #0
 800023e:	d101      	bne.n	8000244 <GetEmptyBuffer+0x24>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <GetEmptyBuffer+0x34>)
 8000242:	e000      	b.n	8000246 <GetEmptyBuffer+0x26>

	return 0x00;//blad
 8000244:	2300      	movs	r3, #0
}
 8000246:	0018      	movs	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}
 800024c:	2000003c 	.word	0x2000003c
 8000250:	00000404 	.word	0x00000404
 8000254:	20000444 	.word	0x20000444

08000258 <BufferAppend>:

void BufferAppend(uint8_t data, buffer_t *buffer)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	0002      	movs	r2, r0
 8000260:	6039      	str	r1, [r7, #0]
 8000262:	1dfb      	adds	r3, r7, #7
 8000264:	701a      	strb	r2, [r3, #0]
	//if(buffer -> status == FULL) return; //full buffer protection
	if(buffer -> length < BUFFER_SIZE)
 8000266:	683a      	ldr	r2, [r7, #0]
 8000268:	2380      	movs	r3, #128	@ 0x80
 800026a:	00db      	lsls	r3, r3, #3
 800026c:	5ad3      	ldrh	r3, [r2, r3]
 800026e:	b29a      	uxth	r2, r3
 8000270:	2380      	movs	r3, #128	@ 0x80
 8000272:	00db      	lsls	r3, r3, #3
 8000274:	429a      	cmp	r2, r3
 8000276:	d20f      	bcs.n	8000298 <BufferAppend+0x40>
		buffer->data[buffer->length++] = data;
 8000278:	683a      	ldr	r2, [r7, #0]
 800027a:	2380      	movs	r3, #128	@ 0x80
 800027c:	00db      	lsls	r3, r3, #3
 800027e:	5ad3      	ldrh	r3, [r2, r3]
 8000280:	b29b      	uxth	r3, r3
 8000282:	1c5a      	adds	r2, r3, #1
 8000284:	b290      	uxth	r0, r2
 8000286:	6839      	ldr	r1, [r7, #0]
 8000288:	2280      	movs	r2, #128	@ 0x80
 800028a:	00d2      	lsls	r2, r2, #3
 800028c:	5288      	strh	r0, [r1, r2]
 800028e:	0019      	movs	r1, r3
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	1dfa      	adds	r2, r7, #7
 8000294:	7812      	ldrb	r2, [r2, #0]
 8000296:	545a      	strb	r2, [r3, r1]
}
 8000298:	46c0      	nop			@ (mov r8, r8)
 800029a:	46bd      	mov	sp, r7
 800029c:	b002      	add	sp, #8
 800029e:	bd80      	pop	{r7, pc}

080002a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	0002      	movs	r2, r0
 80002a8:	1dfb      	adds	r3, r7, #7
 80002aa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80002ac:	1dfb      	adds	r3, r7, #7
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80002b2:	d809      	bhi.n	80002c8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002b4:	1dfb      	adds	r3, r7, #7
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	001a      	movs	r2, r3
 80002ba:	231f      	movs	r3, #31
 80002bc:	401a      	ands	r2, r3
 80002be:	4b04      	ldr	r3, [pc, #16]	@ (80002d0 <__NVIC_EnableIRQ+0x30>)
 80002c0:	2101      	movs	r1, #1
 80002c2:	4091      	lsls	r1, r2
 80002c4:	000a      	movs	r2, r1
 80002c6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80002c8:	46c0      	nop			@ (mov r8, r8)
 80002ca:	46bd      	mov	sp, r7
 80002cc:	b002      	add	sp, #8
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	e000e100 	.word	0xe000e100

080002d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	0002      	movs	r2, r0
 80002dc:	6039      	str	r1, [r7, #0]
 80002de:	1dfb      	adds	r3, r7, #7
 80002e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80002e2:	1dfb      	adds	r3, r7, #7
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80002e8:	d828      	bhi.n	800033c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ea:	4a2f      	ldr	r2, [pc, #188]	@ (80003a8 <__NVIC_SetPriority+0xd4>)
 80002ec:	1dfb      	adds	r3, r7, #7
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	b25b      	sxtb	r3, r3
 80002f2:	089b      	lsrs	r3, r3, #2
 80002f4:	33c0      	adds	r3, #192	@ 0xc0
 80002f6:	009b      	lsls	r3, r3, #2
 80002f8:	589b      	ldr	r3, [r3, r2]
 80002fa:	1dfa      	adds	r2, r7, #7
 80002fc:	7812      	ldrb	r2, [r2, #0]
 80002fe:	0011      	movs	r1, r2
 8000300:	2203      	movs	r2, #3
 8000302:	400a      	ands	r2, r1
 8000304:	00d2      	lsls	r2, r2, #3
 8000306:	21ff      	movs	r1, #255	@ 0xff
 8000308:	4091      	lsls	r1, r2
 800030a:	000a      	movs	r2, r1
 800030c:	43d2      	mvns	r2, r2
 800030e:	401a      	ands	r2, r3
 8000310:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000312:	683b      	ldr	r3, [r7, #0]
 8000314:	019b      	lsls	r3, r3, #6
 8000316:	22ff      	movs	r2, #255	@ 0xff
 8000318:	401a      	ands	r2, r3
 800031a:	1dfb      	adds	r3, r7, #7
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	0018      	movs	r0, r3
 8000320:	2303      	movs	r3, #3
 8000322:	4003      	ands	r3, r0
 8000324:	00db      	lsls	r3, r3, #3
 8000326:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000328:	481f      	ldr	r0, [pc, #124]	@ (80003a8 <__NVIC_SetPriority+0xd4>)
 800032a:	1dfb      	adds	r3, r7, #7
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	b25b      	sxtb	r3, r3
 8000330:	089b      	lsrs	r3, r3, #2
 8000332:	430a      	orrs	r2, r1
 8000334:	33c0      	adds	r3, #192	@ 0xc0
 8000336:	009b      	lsls	r3, r3, #2
 8000338:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800033a:	e031      	b.n	80003a0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033c:	4a1b      	ldr	r2, [pc, #108]	@ (80003ac <__NVIC_SetPriority+0xd8>)
 800033e:	1dfb      	adds	r3, r7, #7
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	0019      	movs	r1, r3
 8000344:	230f      	movs	r3, #15
 8000346:	400b      	ands	r3, r1
 8000348:	3b08      	subs	r3, #8
 800034a:	089b      	lsrs	r3, r3, #2
 800034c:	3306      	adds	r3, #6
 800034e:	009b      	lsls	r3, r3, #2
 8000350:	18d3      	adds	r3, r2, r3
 8000352:	3304      	adds	r3, #4
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	1dfa      	adds	r2, r7, #7
 8000358:	7812      	ldrb	r2, [r2, #0]
 800035a:	0011      	movs	r1, r2
 800035c:	2203      	movs	r2, #3
 800035e:	400a      	ands	r2, r1
 8000360:	00d2      	lsls	r2, r2, #3
 8000362:	21ff      	movs	r1, #255	@ 0xff
 8000364:	4091      	lsls	r1, r2
 8000366:	000a      	movs	r2, r1
 8000368:	43d2      	mvns	r2, r2
 800036a:	401a      	ands	r2, r3
 800036c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800036e:	683b      	ldr	r3, [r7, #0]
 8000370:	019b      	lsls	r3, r3, #6
 8000372:	22ff      	movs	r2, #255	@ 0xff
 8000374:	401a      	ands	r2, r3
 8000376:	1dfb      	adds	r3, r7, #7
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	0018      	movs	r0, r3
 800037c:	2303      	movs	r3, #3
 800037e:	4003      	ands	r3, r0
 8000380:	00db      	lsls	r3, r3, #3
 8000382:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000384:	4809      	ldr	r0, [pc, #36]	@ (80003ac <__NVIC_SetPriority+0xd8>)
 8000386:	1dfb      	adds	r3, r7, #7
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	001c      	movs	r4, r3
 800038c:	230f      	movs	r3, #15
 800038e:	4023      	ands	r3, r4
 8000390:	3b08      	subs	r3, #8
 8000392:	089b      	lsrs	r3, r3, #2
 8000394:	430a      	orrs	r2, r1
 8000396:	3306      	adds	r3, #6
 8000398:	009b      	lsls	r3, r3, #2
 800039a:	18c3      	adds	r3, r0, r3
 800039c:	3304      	adds	r3, #4
 800039e:	601a      	str	r2, [r3, #0]
}
 80003a0:	46c0      	nop			@ (mov r8, r8)
 80003a2:	46bd      	mov	sp, r7
 80003a4:	b003      	add	sp, #12
 80003a6:	bd90      	pop	{r4, r7, pc}
 80003a8:	e000e100 	.word	0xe000e100
 80003ac:	e000ed00 	.word	0xe000ed00

080003b0 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80003b8:	4b07      	ldr	r3, [pc, #28]	@ (80003d8 <LL_IOP_GRP1_EnableClock+0x28>)
 80003ba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80003bc:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <LL_IOP_GRP1_EnableClock+0x28>)
 80003be:	687a      	ldr	r2, [r7, #4]
 80003c0:	430a      	orrs	r2, r1
 80003c2:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80003c4:	4b04      	ldr	r3, [pc, #16]	@ (80003d8 <LL_IOP_GRP1_EnableClock+0x28>)
 80003c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	4013      	ands	r3, r2
 80003cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003ce:	68fb      	ldr	r3, [r7, #12]
}
 80003d0:	46c0      	nop			@ (mov r8, r8)
 80003d2:	46bd      	mov	sp, r7
 80003d4:	b004      	add	sp, #16
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	40021000 	.word	0x40021000

080003dc <LL_EXTI_SetEXTISource>:
  *         @arg @ref LL_EXTI_CONFIG_LINE14
  *         @arg @ref LL_EXTI_CONFIG_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80003dc:	b590      	push	{r4, r7, lr}
 80003de:	b083      	sub	sp, #12
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
 80003e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(EXTI->EXTICR[Line & 0x03u], EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT), Port << \
 80003e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000424 <LL_EXTI_SetEXTISource+0x48>)
 80003e8:	683b      	ldr	r3, [r7, #0]
 80003ea:	2103      	movs	r1, #3
 80003ec:	400b      	ands	r3, r1
 80003ee:	3318      	adds	r3, #24
 80003f0:	009b      	lsls	r3, r3, #2
 80003f2:	589b      	ldr	r3, [r3, r2]
 80003f4:	683a      	ldr	r2, [r7, #0]
 80003f6:	0c12      	lsrs	r2, r2, #16
 80003f8:	2107      	movs	r1, #7
 80003fa:	4091      	lsls	r1, r2
 80003fc:	000a      	movs	r2, r1
 80003fe:	43d2      	mvns	r2, r2
 8000400:	401a      	ands	r2, r3
 8000402:	0011      	movs	r1, r2
 8000404:	683b      	ldr	r3, [r7, #0]
 8000406:	0c1b      	lsrs	r3, r3, #16
 8000408:	687a      	ldr	r2, [r7, #4]
 800040a:	409a      	lsls	r2, r3
 800040c:	4805      	ldr	r0, [pc, #20]	@ (8000424 <LL_EXTI_SetEXTISource+0x48>)
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	2403      	movs	r4, #3
 8000412:	4023      	ands	r3, r4
 8000414:	430a      	orrs	r2, r1
 8000416:	3318      	adds	r3, #24
 8000418:	009b      	lsls	r3, r3, #2
 800041a:	501a      	str	r2, [r3, r0]
             (Line >> LL_EXTI_REGISTER_PINPOS_SHFT));
}
 800041c:	46c0      	nop			@ (mov r8, r8)
 800041e:	46bd      	mov	sp, r7
 8000420:	b003      	add	sp, #12
 8000422:	bd90      	pop	{r4, r7, pc}
 8000424:	40021800 	.word	0x40021800

08000428 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b084      	sub	sp, #16
 800042c:	af00      	add	r7, sp, #0
 800042e:	60f8      	str	r0, [r7, #12]
 8000430:	60b9      	str	r1, [r7, #8]
 8000432:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	6819      	ldr	r1, [r3, #0]
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	435b      	muls	r3, r3
 800043c:	001a      	movs	r2, r3
 800043e:	0013      	movs	r3, r2
 8000440:	005b      	lsls	r3, r3, #1
 8000442:	189b      	adds	r3, r3, r2
 8000444:	43db      	mvns	r3, r3
 8000446:	400b      	ands	r3, r1
 8000448:	001a      	movs	r2, r3
 800044a:	68bb      	ldr	r3, [r7, #8]
 800044c:	435b      	muls	r3, r3
 800044e:	6879      	ldr	r1, [r7, #4]
 8000450:	434b      	muls	r3, r1
 8000452:	431a      	orrs	r2, r3
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	601a      	str	r2, [r3, #0]
}
 8000458:	46c0      	nop			@ (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	b004      	add	sp, #16
 800045e:	bd80      	pop	{r7, pc}

08000460 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b084      	sub	sp, #16
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	68d9      	ldr	r1, [r3, #12]
 8000470:	68bb      	ldr	r3, [r7, #8]
 8000472:	435b      	muls	r3, r3
 8000474:	001a      	movs	r2, r3
 8000476:	0013      	movs	r3, r2
 8000478:	005b      	lsls	r3, r3, #1
 800047a:	189b      	adds	r3, r3, r2
 800047c:	43db      	mvns	r3, r3
 800047e:	400b      	ands	r3, r1
 8000480:	001a      	movs	r2, r3
 8000482:	68bb      	ldr	r3, [r7, #8]
 8000484:	435b      	muls	r3, r3
 8000486:	6879      	ldr	r1, [r7, #4]
 8000488:	434b      	muls	r3, r1
 800048a:	431a      	orrs	r2, r3
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	60da      	str	r2, [r3, #12]
}
 8000490:	46c0      	nop			@ (mov r8, r8)
 8000492:	46bd      	mov	sp, r7
 8000494:	b004      	add	sp, #16
 8000496:	bd80      	pop	{r7, pc}

08000498 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
 80004a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	683a      	ldr	r2, [r7, #0]
 80004a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80004a8:	46c0      	nop			@ (mov r8, r8)
 80004aa:	46bd      	mov	sp, r7
 80004ac:	b002      	add	sp, #8
 80004ae:	bd80      	pop	{r7, pc}

080004b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004b0:	b590      	push	{r4, r7, lr}
 80004b2:	b089      	sub	sp, #36	@ 0x24
 80004b4:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80004b6:	2418      	movs	r4, #24
 80004b8:	193b      	adds	r3, r7, r4
 80004ba:	0018      	movs	r0, r3
 80004bc:	2308      	movs	r3, #8
 80004be:	001a      	movs	r2, r3
 80004c0:	2100      	movs	r1, #0
 80004c2:	f002 fc2f 	bl	8002d24 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c6:	003b      	movs	r3, r7
 80004c8:	0018      	movs	r0, r3
 80004ca:	2318      	movs	r3, #24
 80004cc:	001a      	movs	r2, r3
 80004ce:	2100      	movs	r1, #0
 80004d0:	f002 fc28 	bl	8002d24 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 80004d4:	2002      	movs	r0, #2
 80004d6:	f7ff ff6b 	bl	80003b0 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 80004da:	2004      	movs	r0, #4
 80004dc:	f7ff ff68 	bl	80003b0 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80004e0:	2001      	movs	r0, #1
 80004e2:	f7ff ff65 	bl	80003b0 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(NSD_GPIO_Port, NSD_Pin);
 80004e6:	2380      	movs	r3, #128	@ 0x80
 80004e8:	01db      	lsls	r3, r3, #7
 80004ea:	4a64      	ldr	r2, [pc, #400]	@ (800067c <MX_GPIO_Init+0x1cc>)
 80004ec:	0019      	movs	r1, r3
 80004ee:	0010      	movs	r0, r2
 80004f0:	f7ff ffd2 	bl	8000498 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 80004f4:	23a0      	movs	r3, #160	@ 0xa0
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	2110      	movs	r1, #16
 80004fa:	0018      	movs	r0, r3
 80004fc:	f7ff ffcc 	bl	8000498 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(NWP_GPIO_Port, NWP_Pin);
 8000500:	23a0      	movs	r3, #160	@ 0xa0
 8000502:	05db      	lsls	r3, r3, #23
 8000504:	2120      	movs	r1, #32
 8000506:	0018      	movs	r0, r3
 8000508:	f7ff ffc6 	bl	8000498 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(NCS_GPIO_Port, NCS_Pin);
 800050c:	23a0      	movs	r3, #160	@ 0xa0
 800050e:	05db      	lsls	r3, r3, #23
 8000510:	2180      	movs	r1, #128	@ 0x80
 8000512:	0018      	movs	r0, r3
 8000514:	f7ff ffc0 	bl	8000498 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = NSD_Pin;
 8000518:	003b      	movs	r3, r7
 800051a:	2280      	movs	r2, #128	@ 0x80
 800051c:	01d2      	lsls	r2, r2, #7
 800051e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000520:	003b      	movs	r3, r7
 8000522:	2201      	movs	r2, #1
 8000524:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000526:	003b      	movs	r3, r7
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800052c:	003b      	movs	r3, r7
 800052e:	2200      	movs	r2, #0
 8000530:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000532:	003b      	movs	r3, r7
 8000534:	2200      	movs	r2, #0
 8000536:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(NSD_GPIO_Port, &GPIO_InitStruct);
 8000538:	003b      	movs	r3, r7
 800053a:	4a50      	ldr	r2, [pc, #320]	@ (800067c <MX_GPIO_Init+0x1cc>)
 800053c:	0019      	movs	r1, r3
 800053e:	0010      	movs	r0, r2
 8000540:	f001 fe18 	bl	8002174 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 8000544:	003b      	movs	r3, r7
 8000546:	2210      	movs	r2, #16
 8000548:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800054a:	003b      	movs	r3, r7
 800054c:	2201      	movs	r2, #1
 800054e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000550:	003b      	movs	r3, r7
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000556:	003b      	movs	r3, r7
 8000558:	2200      	movs	r2, #0
 800055a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800055c:	003b      	movs	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000562:	003a      	movs	r2, r7
 8000564:	23a0      	movs	r3, #160	@ 0xa0
 8000566:	05db      	lsls	r3, r3, #23
 8000568:	0011      	movs	r1, r2
 800056a:	0018      	movs	r0, r3
 800056c:	f001 fe02 	bl	8002174 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = NWP_Pin;
 8000570:	003b      	movs	r3, r7
 8000572:	2220      	movs	r2, #32
 8000574:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000576:	003b      	movs	r3, r7
 8000578:	2201      	movs	r2, #1
 800057a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800057c:	003b      	movs	r3, r7
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000582:	003b      	movs	r3, r7
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000588:	003b      	movs	r3, r7
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(NWP_GPIO_Port, &GPIO_InitStruct);
 800058e:	003a      	movs	r2, r7
 8000590:	23a0      	movs	r3, #160	@ 0xa0
 8000592:	05db      	lsls	r3, r3, #23
 8000594:	0011      	movs	r1, r2
 8000596:	0018      	movs	r0, r3
 8000598:	f001 fdec 	bl	8002174 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = NCS_Pin;
 800059c:	003b      	movs	r3, r7
 800059e:	2280      	movs	r2, #128	@ 0x80
 80005a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80005a2:	003b      	movs	r3, r7
 80005a4:	2201      	movs	r2, #1
 80005a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80005a8:	003b      	movs	r3, r7
 80005aa:	2200      	movs	r2, #0
 80005ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80005ae:	003b      	movs	r3, r7
 80005b0:	2200      	movs	r2, #0
 80005b2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80005b4:	003b      	movs	r3, r7
 80005b6:	2200      	movs	r2, #0
 80005b8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(NCS_GPIO_Port, &GPIO_InitStruct);
 80005ba:	003a      	movs	r2, r7
 80005bc:	23a0      	movs	r3, #160	@ 0xa0
 80005be:	05db      	lsls	r3, r3, #23
 80005c0:	0011      	movs	r1, r2
 80005c2:	0018      	movs	r0, r3
 80005c4:	f001 fdd6 	bl	8002174 <LL_GPIO_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_8;
 80005c8:	0021      	movs	r1, r4
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2280      	movs	r2, #128	@ 0x80
 80005ce:	0052      	lsls	r2, r2, #1
 80005d0:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 80005d2:	187b      	adds	r3, r7, r1
 80005d4:	2201      	movs	r2, #1
 80005d6:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80005d8:	187b      	adds	r3, r7, r1
 80005da:	2200      	movs	r2, #0
 80005dc:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2202      	movs	r2, #2
 80005e2:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 80005e4:	000c      	movs	r4, r1
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	0018      	movs	r0, r3
 80005ea:	f001 fc83 	bl	8001ef4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_11;
 80005ee:	0021      	movs	r1, r4
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2280      	movs	r2, #128	@ 0x80
 80005f4:	0112      	lsls	r2, r2, #4
 80005f6:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2201      	movs	r2, #1
 80005fc:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2200      	movs	r2, #0
 8000602:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000604:	187b      	adds	r3, r7, r1
 8000606:	2202      	movs	r2, #2
 8000608:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 800060a:	187b      	adds	r3, r7, r1
 800060c:	0018      	movs	r0, r3
 800060e:	f001 fc71 	bl	8001ef4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinMode(Trigger_GPIO_Port, Trigger_Pin, LL_GPIO_MODE_INPUT);
 8000612:	2380      	movs	r3, #128	@ 0x80
 8000614:	0059      	lsls	r1, r3, #1
 8000616:	23a0      	movs	r3, #160	@ 0xa0
 8000618:	05db      	lsls	r3, r3, #23
 800061a:	2200      	movs	r2, #0
 800061c:	0018      	movs	r0, r3
 800061e:	f7ff ff03 	bl	8000428 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(Button_GPIO_Port, Button_Pin, LL_GPIO_MODE_INPUT);
 8000622:	2380      	movs	r3, #128	@ 0x80
 8000624:	0119      	lsls	r1, r3, #4
 8000626:	23a0      	movs	r3, #160	@ 0xa0
 8000628:	05db      	lsls	r3, r3, #23
 800062a:	2200      	movs	r2, #0
 800062c:	0018      	movs	r0, r3
 800062e:	f7ff fefb 	bl	8000428 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinPull(Trigger_GPIO_Port, Trigger_Pin, LL_GPIO_PULL_NO);
 8000632:	2380      	movs	r3, #128	@ 0x80
 8000634:	0059      	lsls	r1, r3, #1
 8000636:	23a0      	movs	r3, #160	@ 0xa0
 8000638:	05db      	lsls	r3, r3, #23
 800063a:	2200      	movs	r2, #0
 800063c:	0018      	movs	r0, r3
 800063e:	f7ff ff0f 	bl	8000460 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(Button_GPIO_Port, Button_Pin, LL_GPIO_PULL_NO);
 8000642:	2380      	movs	r3, #128	@ 0x80
 8000644:	0119      	lsls	r1, r3, #4
 8000646:	23a0      	movs	r3, #160	@ 0xa0
 8000648:	05db      	lsls	r3, r3, #23
 800064a:	2200      	movs	r2, #0
 800064c:	0018      	movs	r0, r3
 800064e:	f7ff ff07 	bl	8000460 <LL_GPIO_SetPinPull>

  /**/
  LL_EXTI_SetEXTISource(LL_EXTI_CONFIG_PORTA, LL_EXTI_CONFIG_LINE8);
 8000652:	2102      	movs	r1, #2
 8000654:	2000      	movs	r0, #0
 8000656:	f7ff fec1 	bl	80003dc <LL_EXTI_SetEXTISource>

  /**/
  LL_EXTI_SetEXTISource(LL_EXTI_CONFIG_PORTA, LL_EXTI_CONFIG_LINE11);
 800065a:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <MX_GPIO_Init+0x1d0>)
 800065c:	0019      	movs	r1, r3
 800065e:	2000      	movs	r0, #0
 8000660:	f7ff febc 	bl	80003dc <LL_EXTI_SetEXTISource>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_15_IRQn, 0);
 8000664:	2100      	movs	r1, #0
 8000666:	2007      	movs	r0, #7
 8000668:	f7ff fe34 	bl	80002d4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_15_IRQn);
 800066c:	2007      	movs	r0, #7
 800066e:	f7ff fe17 	bl	80002a0 <__NVIC_EnableIRQ>

}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	46bd      	mov	sp, r7
 8000676:	b009      	add	sp, #36	@ 0x24
 8000678:	bd90      	pop	{r4, r7, pc}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	50000800 	.word	0x50000800
 8000680:	00180002 	.word	0x00180002

08000684 <__NVIC_SetPriority>:
{
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	0002      	movs	r2, r0
 800068c:	6039      	str	r1, [r7, #0]
 800068e:	1dfb      	adds	r3, r7, #7
 8000690:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000692:	1dfb      	adds	r3, r7, #7
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b7f      	cmp	r3, #127	@ 0x7f
 8000698:	d828      	bhi.n	80006ec <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800069a:	4a2f      	ldr	r2, [pc, #188]	@ (8000758 <__NVIC_SetPriority+0xd4>)
 800069c:	1dfb      	adds	r3, r7, #7
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b25b      	sxtb	r3, r3
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	33c0      	adds	r3, #192	@ 0xc0
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	589b      	ldr	r3, [r3, r2]
 80006aa:	1dfa      	adds	r2, r7, #7
 80006ac:	7812      	ldrb	r2, [r2, #0]
 80006ae:	0011      	movs	r1, r2
 80006b0:	2203      	movs	r2, #3
 80006b2:	400a      	ands	r2, r1
 80006b4:	00d2      	lsls	r2, r2, #3
 80006b6:	21ff      	movs	r1, #255	@ 0xff
 80006b8:	4091      	lsls	r1, r2
 80006ba:	000a      	movs	r2, r1
 80006bc:	43d2      	mvns	r2, r2
 80006be:	401a      	ands	r2, r3
 80006c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	019b      	lsls	r3, r3, #6
 80006c6:	22ff      	movs	r2, #255	@ 0xff
 80006c8:	401a      	ands	r2, r3
 80006ca:	1dfb      	adds	r3, r7, #7
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	0018      	movs	r0, r3
 80006d0:	2303      	movs	r3, #3
 80006d2:	4003      	ands	r3, r0
 80006d4:	00db      	lsls	r3, r3, #3
 80006d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006d8:	481f      	ldr	r0, [pc, #124]	@ (8000758 <__NVIC_SetPriority+0xd4>)
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	b25b      	sxtb	r3, r3
 80006e0:	089b      	lsrs	r3, r3, #2
 80006e2:	430a      	orrs	r2, r1
 80006e4:	33c0      	adds	r3, #192	@ 0xc0
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	501a      	str	r2, [r3, r0]
}
 80006ea:	e031      	b.n	8000750 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006ec:	4a1b      	ldr	r2, [pc, #108]	@ (800075c <__NVIC_SetPriority+0xd8>)
 80006ee:	1dfb      	adds	r3, r7, #7
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	0019      	movs	r1, r3
 80006f4:	230f      	movs	r3, #15
 80006f6:	400b      	ands	r3, r1
 80006f8:	3b08      	subs	r3, #8
 80006fa:	089b      	lsrs	r3, r3, #2
 80006fc:	3306      	adds	r3, #6
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	18d3      	adds	r3, r2, r3
 8000702:	3304      	adds	r3, #4
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	1dfa      	adds	r2, r7, #7
 8000708:	7812      	ldrb	r2, [r2, #0]
 800070a:	0011      	movs	r1, r2
 800070c:	2203      	movs	r2, #3
 800070e:	400a      	ands	r2, r1
 8000710:	00d2      	lsls	r2, r2, #3
 8000712:	21ff      	movs	r1, #255	@ 0xff
 8000714:	4091      	lsls	r1, r2
 8000716:	000a      	movs	r2, r1
 8000718:	43d2      	mvns	r2, r2
 800071a:	401a      	ands	r2, r3
 800071c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	019b      	lsls	r3, r3, #6
 8000722:	22ff      	movs	r2, #255	@ 0xff
 8000724:	401a      	ands	r2, r3
 8000726:	1dfb      	adds	r3, r7, #7
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	0018      	movs	r0, r3
 800072c:	2303      	movs	r3, #3
 800072e:	4003      	ands	r3, r0
 8000730:	00db      	lsls	r3, r3, #3
 8000732:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000734:	4809      	ldr	r0, [pc, #36]	@ (800075c <__NVIC_SetPriority+0xd8>)
 8000736:	1dfb      	adds	r3, r7, #7
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	001c      	movs	r4, r3
 800073c:	230f      	movs	r3, #15
 800073e:	4023      	ands	r3, r4
 8000740:	3b08      	subs	r3, #8
 8000742:	089b      	lsrs	r3, r3, #2
 8000744:	430a      	orrs	r2, r1
 8000746:	3306      	adds	r3, #6
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	18c3      	adds	r3, r0, r3
 800074c:	3304      	adds	r3, #4
 800074e:	601a      	str	r2, [r3, #0]
}
 8000750:	46c0      	nop			@ (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	b003      	add	sp, #12
 8000756:	bd90      	pop	{r4, r7, pc}
 8000758:	e000e100 	.word	0xe000e100
 800075c:	e000ed00 	.word	0xe000ed00

08000760 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000764:	4b04      	ldr	r3, [pc, #16]	@ (8000778 <LL_RCC_HSI_Enable+0x18>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	4b03      	ldr	r3, [pc, #12]	@ (8000778 <LL_RCC_HSI_Enable+0x18>)
 800076a:	2180      	movs	r1, #128	@ 0x80
 800076c:	0049      	lsls	r1, r1, #1
 800076e:	430a      	orrs	r2, r1
 8000770:	601a      	str	r2, [r3, #0]
}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40021000 	.word	0x40021000

0800077c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000780:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <LL_RCC_HSI_IsReady+0x24>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	2380      	movs	r3, #128	@ 0x80
 8000786:	00db      	lsls	r3, r3, #3
 8000788:	401a      	ands	r2, r3
 800078a:	2380      	movs	r3, #128	@ 0x80
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	429a      	cmp	r2, r3
 8000790:	d101      	bne.n	8000796 <LL_RCC_HSI_IsReady+0x1a>
 8000792:	2301      	movs	r3, #1
 8000794:	e000      	b.n	8000798 <LL_RCC_HSI_IsReady+0x1c>
 8000796:	2300      	movs	r3, #0
}
 8000798:	0018      	movs	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	40021000 	.word	0x40021000

080007a4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	4a06      	ldr	r2, [pc, #24]	@ (80007cc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80007b2:	4013      	ands	r3, r2
 80007b4:	0019      	movs	r1, r3
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	021a      	lsls	r2, r3, #8
 80007ba:	4b03      	ldr	r3, [pc, #12]	@ (80007c8 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80007bc:	430a      	orrs	r2, r1
 80007be:	605a      	str	r2, [r3, #4]
}
 80007c0:	46c0      	nop			@ (mov r8, r8)
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b002      	add	sp, #8
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40021000 	.word	0x40021000
 80007cc:	ffff80ff 	.word	0xffff80ff

080007d0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
  * @note (*) peripheral not available on all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <LL_RCC_SetSysClkSource+0x24>)
 80007da:	689b      	ldr	r3, [r3, #8]
 80007dc:	2207      	movs	r2, #7
 80007de:	4393      	bics	r3, r2
 80007e0:	0019      	movs	r1, r3
 80007e2:	4b04      	ldr	r3, [pc, #16]	@ (80007f4 <LL_RCC_SetSysClkSource+0x24>)
 80007e4:	687a      	ldr	r2, [r7, #4]
 80007e6:	430a      	orrs	r2, r1
 80007e8:	609a      	str	r2, [r3, #8]
}
 80007ea:	46c0      	nop			@ (mov r8, r8)
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b002      	add	sp, #8
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	40021000 	.word	0x40021000

080007f8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  * @note (*) peripheral not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80007fc:	4b03      	ldr	r3, [pc, #12]	@ (800080c <LL_RCC_GetSysClkSource+0x14>)
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	2238      	movs	r2, #56	@ 0x38
 8000802:	4013      	ands	r3, r2
}
 8000804:	0018      	movs	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	40021000 	.word	0x40021000

08000810 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_HCLK_DIV_256
  *         @arg @ref LL_RCC_HCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <LL_RCC_SetAHBPrescaler+0x24>)
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	4a06      	ldr	r2, [pc, #24]	@ (8000838 <LL_RCC_SetAHBPrescaler+0x28>)
 800081e:	4013      	ands	r3, r2
 8000820:	0019      	movs	r1, r3
 8000822:	4b04      	ldr	r3, [pc, #16]	@ (8000834 <LL_RCC_SetAHBPrescaler+0x24>)
 8000824:	687a      	ldr	r2, [r7, #4]
 8000826:	430a      	orrs	r2, r1
 8000828:	609a      	str	r2, [r3, #8]
}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b002      	add	sp, #8
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	40021000 	.word	0x40021000
 8000838:	fffff0ff 	.word	0xfffff0ff

0800083c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000844:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000846:	689b      	ldr	r3, [r3, #8]
 8000848:	4a06      	ldr	r2, [pc, #24]	@ (8000864 <LL_RCC_SetAPB1Prescaler+0x28>)
 800084a:	4013      	ands	r3, r2
 800084c:	0019      	movs	r1, r3
 800084e:	4b04      	ldr	r3, [pc, #16]	@ (8000860 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	430a      	orrs	r2, r1
 8000854:	609a      	str	r2, [r3, #8]
}
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	46bd      	mov	sp, r7
 800085a:	b002      	add	sp, #8
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	40021000 	.word	0x40021000
 8000864:	ffff8fff 	.word	0xffff8fff

08000868 <LL_RCC_SetHSIDiv>:
  *         @arg @ref LL_RCC_HSI_DIV_64
  *         @arg @ref LL_RCC_HSI_DIV_128
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv);
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <LL_RCC_SetHSIDiv+0x24>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a06      	ldr	r2, [pc, #24]	@ (8000890 <LL_RCC_SetHSIDiv+0x28>)
 8000876:	4013      	ands	r3, r2
 8000878:	0019      	movs	r1, r3
 800087a:	4b04      	ldr	r3, [pc, #16]	@ (800088c <LL_RCC_SetHSIDiv+0x24>)
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	430a      	orrs	r2, r1
 8000880:	601a      	str	r2, [r3, #0]
}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b002      	add	sp, #8
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	40021000 	.word	0x40021000
 8000890:	ffffc7ff 	.word	0xffffc7ff

08000894 <LL_APB1_GRP1_EnableClock>:
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800089c:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <LL_APB1_GRP1_EnableClock+0x28>)
 800089e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <LL_APB1_GRP1_EnableClock+0x28>)
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	430a      	orrs	r2, r1
 80008a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80008a8:	4b04      	ldr	r3, [pc, #16]	@ (80008bc <LL_APB1_GRP1_EnableClock+0x28>)
 80008aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008ac:	687a      	ldr	r2, [r7, #4]
 80008ae:	4013      	ands	r3, r2
 80008b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008b2:	68fb      	ldr	r3, [r7, #12]
}
 80008b4:	46c0      	nop			@ (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b004      	add	sp, #16
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40021000 	.word	0x40021000

080008c0 <LL_APB1_GRP2_EnableClock>:
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 80008c8:	4b07      	ldr	r3, [pc, #28]	@ (80008e8 <LL_APB1_GRP2_EnableClock+0x28>)
 80008ca:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <LL_APB1_GRP2_EnableClock+0x28>)
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	430a      	orrs	r2, r1
 80008d2:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80008d4:	4b04      	ldr	r3, [pc, #16]	@ (80008e8 <LL_APB1_GRP2_EnableClock+0x28>)
 80008d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d8:	687a      	ldr	r2, [r7, #4]
 80008da:	4013      	ands	r3, r2
 80008dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008de:	68fb      	ldr	r3, [r7, #12]
}
 80008e0:	46c0      	nop			@ (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	b004      	add	sp, #16
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40021000 	.word	0x40021000

080008ec <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <LL_FLASH_SetLatency+0x24>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2207      	movs	r2, #7
 80008fa:	4393      	bics	r3, r2
 80008fc:	0019      	movs	r1, r3
 80008fe:	4b04      	ldr	r3, [pc, #16]	@ (8000910 <LL_FLASH_SetLatency+0x24>)
 8000900:	687a      	ldr	r2, [r7, #4]
 8000902:	430a      	orrs	r2, r1
 8000904:	601a      	str	r2, [r3, #0]
}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	b002      	add	sp, #8
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	40022000 	.word	0x40022000

08000914 <LL_GPIO_SetOutputPin>:
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	683a      	ldr	r2, [r7, #0]
 8000922:	619a      	str	r2, [r3, #24]
}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b002      	add	sp, #8
 800092a:	bd80      	pop	{r7, pc}

0800092c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000930:	2001      	movs	r0, #1
 8000932:	f7ff ffc5 	bl	80008c0 <LL_APB1_GRP2_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000936:	2380      	movs	r3, #128	@ 0x80
 8000938:	055b      	lsls	r3, r3, #21
 800093a:	0018      	movs	r0, r3
 800093c:	f7ff ffaa 	bl	8000894 <LL_APB1_GRP1_EnableClock>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, 3);
 8000940:	2301      	movs	r3, #1
 8000942:	425b      	negs	r3, r3
 8000944:	2103      	movs	r1, #3
 8000946:	0018      	movs	r0, r3
 8000948:	f7ff fe9c 	bl	8000684 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800094c:	f000 f814 	bl	8000978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000950:	f7ff fdae 	bl	80004b0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000954:	f000 f93e 	bl	8000bd4 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000958:	f001 f92e 	bl	8001bb8 <MX_TIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SystemBoot();
 800095c:	f000 fd7a 	bl	8001454 <SystemBoot>
  LL_GPIO_SetOutputPin(NSD_GPIO_Port, NSD_Pin);
 8000960:	2380      	movs	r3, #128	@ 0x80
 8000962:	01db      	lsls	r3, r3, #7
 8000964:	4a03      	ldr	r2, [pc, #12]	@ (8000974 <main+0x48>)
 8000966:	0019      	movs	r1, r3
 8000968:	0010      	movs	r0, r2
 800096a:	f7ff ffd3 	bl	8000914 <LL_GPIO_SetOutputPin>
  //LL_TIM_EnableCounter(TIM1);
  //LL_TIM_OC_SetMode(TIM1, LL_TIM_CHANNEL_CH4, LL_TIM_OCMODE_PWM1);

  while (1)
  {
	mainSM();
 800096e:	f000 fedd 	bl	800172c <mainSM>
 8000972:	e7fc      	b.n	800096e <main+0x42>
 8000974:	50000800 	.word	0x50000800

08000978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0

  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 800097c:	2001      	movs	r0, #1
 800097e:	f7ff ffb5 	bl	80008ec <LL_FLASH_SetLatency>

  /* HSI configuration and activation */
  LL_RCC_HSI_Enable();
 8000982:	f7ff feed 	bl	8000760 <LL_RCC_HSI_Enable>
  while(LL_RCC_HSI_IsReady() != 1)
 8000986:	46c0      	nop			@ (mov r8, r8)
 8000988:	f7ff fef8 	bl	800077c <LL_RCC_HSI_IsReady>
 800098c:	0003      	movs	r3, r0
 800098e:	2b01      	cmp	r3, #1
 8000990:	d1fa      	bne.n	8000988 <SystemClock_Config+0x10>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 8000992:	2040      	movs	r0, #64	@ 0x40
 8000994:	f7ff ff06 	bl	80007a4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetHSIDiv(LL_RCC_HSI_DIV_1);
 8000998:	2000      	movs	r0, #0
 800099a:	f7ff ff65 	bl	8000868 <LL_RCC_SetHSIDiv>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_HCLK_DIV_1);
 800099e:	2000      	movs	r0, #0
 80009a0:	f7ff ff36 	bl	8000810 <LL_RCC_SetAHBPrescaler>

  /* Sysclk activation on the HSI */
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80009a4:	2000      	movs	r0, #0
 80009a6:	f7ff ff13 	bl	80007d0 <LL_RCC_SetSysClkSource>
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	f7ff ff24 	bl	80007f8 <LL_RCC_GetSysClkSource>
 80009b0:	1e03      	subs	r3, r0, #0
 80009b2:	d1fb      	bne.n	80009ac <SystemClock_Config+0x34>
  {
  }

  /* Set APB1 prescaler*/
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80009b4:	2000      	movs	r0, #0
 80009b6:	f7ff ff41 	bl	800083c <LL_RCC_SetAPB1Prescaler>
  LL_Init1msTick(48000000);
 80009ba:	4b05      	ldr	r3, [pc, #20]	@ (80009d0 <SystemClock_Config+0x58>)
 80009bc:	0018      	movs	r0, r3
 80009be:	f002 f993 	bl	8002ce8 <LL_Init1msTick>
  /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  LL_SetSystemCoreClock(48000000);
 80009c2:	4b03      	ldr	r3, [pc, #12]	@ (80009d0 <SystemClock_Config+0x58>)
 80009c4:	0018      	movs	r0, r3
 80009c6:	f002 f99f 	bl	8002d08 <LL_SetSystemCoreClock>
}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	02dc6c00 	.word	0x02dc6c00

080009d4 <__NVIC_EnableIRQ>:
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	0002      	movs	r2, r0
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009e0:	1dfb      	adds	r3, r7, #7
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80009e6:	d809      	bhi.n	80009fc <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009e8:	1dfb      	adds	r3, r7, #7
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	001a      	movs	r2, r3
 80009ee:	231f      	movs	r3, #31
 80009f0:	401a      	ands	r2, r3
 80009f2:	4b04      	ldr	r3, [pc, #16]	@ (8000a04 <__NVIC_EnableIRQ+0x30>)
 80009f4:	2101      	movs	r1, #1
 80009f6:	4091      	lsls	r1, r2
 80009f8:	000a      	movs	r2, r1
 80009fa:	601a      	str	r2, [r3, #0]
}
 80009fc:	46c0      	nop			@ (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b002      	add	sp, #8
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	e000e100 	.word	0xe000e100

08000a08 <__NVIC_SetPriority>:
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	0002      	movs	r2, r0
 8000a10:	6039      	str	r1, [r7, #0]
 8000a12:	1dfb      	adds	r3, r7, #7
 8000a14:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a16:	1dfb      	adds	r3, r7, #7
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a1c:	d828      	bhi.n	8000a70 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a1e:	4a2f      	ldr	r2, [pc, #188]	@ (8000adc <__NVIC_SetPriority+0xd4>)
 8000a20:	1dfb      	adds	r3, r7, #7
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	b25b      	sxtb	r3, r3
 8000a26:	089b      	lsrs	r3, r3, #2
 8000a28:	33c0      	adds	r3, #192	@ 0xc0
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	589b      	ldr	r3, [r3, r2]
 8000a2e:	1dfa      	adds	r2, r7, #7
 8000a30:	7812      	ldrb	r2, [r2, #0]
 8000a32:	0011      	movs	r1, r2
 8000a34:	2203      	movs	r2, #3
 8000a36:	400a      	ands	r2, r1
 8000a38:	00d2      	lsls	r2, r2, #3
 8000a3a:	21ff      	movs	r1, #255	@ 0xff
 8000a3c:	4091      	lsls	r1, r2
 8000a3e:	000a      	movs	r2, r1
 8000a40:	43d2      	mvns	r2, r2
 8000a42:	401a      	ands	r2, r3
 8000a44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	019b      	lsls	r3, r3, #6
 8000a4a:	22ff      	movs	r2, #255	@ 0xff
 8000a4c:	401a      	ands	r2, r3
 8000a4e:	1dfb      	adds	r3, r7, #7
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	0018      	movs	r0, r3
 8000a54:	2303      	movs	r3, #3
 8000a56:	4003      	ands	r3, r0
 8000a58:	00db      	lsls	r3, r3, #3
 8000a5a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a5c:	481f      	ldr	r0, [pc, #124]	@ (8000adc <__NVIC_SetPriority+0xd4>)
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	089b      	lsrs	r3, r3, #2
 8000a66:	430a      	orrs	r2, r1
 8000a68:	33c0      	adds	r3, #192	@ 0xc0
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	501a      	str	r2, [r3, r0]
}
 8000a6e:	e031      	b.n	8000ad4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a70:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae0 <__NVIC_SetPriority+0xd8>)
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	0019      	movs	r1, r3
 8000a78:	230f      	movs	r3, #15
 8000a7a:	400b      	ands	r3, r1
 8000a7c:	3b08      	subs	r3, #8
 8000a7e:	089b      	lsrs	r3, r3, #2
 8000a80:	3306      	adds	r3, #6
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	18d3      	adds	r3, r2, r3
 8000a86:	3304      	adds	r3, #4
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	1dfa      	adds	r2, r7, #7
 8000a8c:	7812      	ldrb	r2, [r2, #0]
 8000a8e:	0011      	movs	r1, r2
 8000a90:	2203      	movs	r2, #3
 8000a92:	400a      	ands	r2, r1
 8000a94:	00d2      	lsls	r2, r2, #3
 8000a96:	21ff      	movs	r1, #255	@ 0xff
 8000a98:	4091      	lsls	r1, r2
 8000a9a:	000a      	movs	r2, r1
 8000a9c:	43d2      	mvns	r2, r2
 8000a9e:	401a      	ands	r2, r3
 8000aa0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	019b      	lsls	r3, r3, #6
 8000aa6:	22ff      	movs	r2, #255	@ 0xff
 8000aa8:	401a      	ands	r2, r3
 8000aaa:	1dfb      	adds	r3, r7, #7
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	0018      	movs	r0, r3
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	4003      	ands	r3, r0
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab8:	4809      	ldr	r0, [pc, #36]	@ (8000ae0 <__NVIC_SetPriority+0xd8>)
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	001c      	movs	r4, r3
 8000ac0:	230f      	movs	r3, #15
 8000ac2:	4023      	ands	r3, r4
 8000ac4:	3b08      	subs	r3, #8
 8000ac6:	089b      	lsrs	r3, r3, #2
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	3306      	adds	r3, #6
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	18c3      	adds	r3, r0, r3
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	601a      	str	r2, [r3, #0]
}
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b003      	add	sp, #12
 8000ada:	bd90      	pop	{r4, r7, pc}
 8000adc:	e000e100 	.word	0xe000e100
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <LL_RCC_SetI2SClockSource>:
  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_HSIKER
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S1SEL, I2SxSource);
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <LL_RCC_SetI2SClockSource+0x24>)
 8000aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000af0:	4a06      	ldr	r2, [pc, #24]	@ (8000b0c <LL_RCC_SetI2SClockSource+0x28>)
 8000af2:	4013      	ands	r3, r2
 8000af4:	0019      	movs	r1, r3
 8000af6:	4b04      	ldr	r3, [pc, #16]	@ (8000b08 <LL_RCC_SetI2SClockSource+0x24>)
 8000af8:	687a      	ldr	r2, [r7, #4]
 8000afa:	430a      	orrs	r2, r1
 8000afc:	655a      	str	r2, [r3, #84]	@ 0x54
}
 8000afe:	46c0      	nop			@ (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b002      	add	sp, #8
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	ffff3fff 	.word	0xffff3fff

08000b10 <LL_APB1_GRP2_EnableClock>:
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8000b18:	4b07      	ldr	r3, [pc, #28]	@ (8000b38 <LL_APB1_GRP2_EnableClock+0x28>)
 8000b1a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000b1c:	4b06      	ldr	r3, [pc, #24]	@ (8000b38 <LL_APB1_GRP2_EnableClock+0x28>)
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	430a      	orrs	r2, r1
 8000b22:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000b24:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <LL_APB1_GRP2_EnableClock+0x28>)
 8000b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b004      	add	sp, #16
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40021000 	.word	0x40021000

08000b3c <LL_IOP_GRP1_EnableClock>:
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 8000b44:	4b07      	ldr	r3, [pc, #28]	@ (8000b64 <LL_IOP_GRP1_EnableClock+0x28>)
 8000b46:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000b48:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <LL_IOP_GRP1_EnableClock+0x28>)
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000b50:	4b04      	ldr	r3, [pc, #16]	@ (8000b64 <LL_IOP_GRP1_EnableClock+0x28>)
 8000b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	4013      	ands	r3, r2
 8000b58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
}
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b004      	add	sp, #16
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40021000 	.word	0x40021000

08000b68 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	2210      	movs	r2, #16
 8000b78:	4393      	bics	r3, r2
 8000b7a:	001a      	movs	r2, r3
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	431a      	orrs	r2, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	605a      	str	r2, [r3, #4]
}
 8000b84:	46c0      	nop			@ (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b002      	add	sp, #8
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	4a05      	ldr	r2, [pc, #20]	@ (8000bb0 <LL_SPI_SetRxFIFOThreshold+0x24>)
 8000b9c:	401a      	ands	r2, r3
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	431a      	orrs	r2, r3
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	605a      	str	r2, [r3, #4]
}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	b002      	add	sp, #8
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	46c0      	nop			@ (mov r8, r8)
 8000bb0:	ffffefff 	.word	0xffffefff

08000bb4 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	2208      	movs	r2, #8
 8000bc2:	4393      	bics	r3, r2
 8000bc4:	001a      	movs	r2, r3
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	605a      	str	r2, [r3, #4]
}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	b002      	add	sp, #8
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000bd4:	b590      	push	{r4, r7, lr}
 8000bd6:	b091      	sub	sp, #68	@ 0x44
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000bda:	2418      	movs	r4, #24
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	0018      	movs	r0, r3
 8000be0:	2328      	movs	r3, #40	@ 0x28
 8000be2:	001a      	movs	r2, r3
 8000be4:	2100      	movs	r1, #0
 8000be6:	f002 f89d 	bl	8002d24 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bea:	003b      	movs	r3, r7
 8000bec:	0018      	movs	r0, r3
 8000bee:	2318      	movs	r3, #24
 8000bf0:	001a      	movs	r2, r3
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	f002 f896 	bl	8002d24 <memset>

  LL_RCC_SetI2SClockSource(LL_RCC_I2S1_CLKSOURCE_SYSCLK);
 8000bf8:	2000      	movs	r0, #0
 8000bfa:	f7ff ff73 	bl	8000ae4 <LL_RCC_SetI2SClockSource>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000bfe:	2380      	movs	r3, #128	@ 0x80
 8000c00:	015b      	lsls	r3, r3, #5
 8000c02:	0018      	movs	r0, r3
 8000c04:	f7ff ff84 	bl	8000b10 <LL_APB1_GRP2_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000c08:	2001      	movs	r0, #1
 8000c0a:	f7ff ff97 	bl	8000b3c <LL_IOP_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA1   ------> SPI1_SCK
  PA2   ------> SPI1_MOSI
  PA6   ------> SPI1_MISO
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000c0e:	003b      	movs	r3, r7
 8000c10:	2202      	movs	r2, #2
 8000c12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c14:	003b      	movs	r3, r7
 8000c16:	2202      	movs	r2, #2
 8000c18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1a:	003b      	movs	r3, r7
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c20:	003b      	movs	r3, r7
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c26:	003b      	movs	r3, r7
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	2200      	movs	r2, #0
 8000c30:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	003a      	movs	r2, r7
 8000c34:	23a0      	movs	r3, #160	@ 0xa0
 8000c36:	05db      	lsls	r3, r3, #23
 8000c38:	0011      	movs	r1, r2
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f001 fa9a 	bl	8002174 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000c40:	003b      	movs	r3, r7
 8000c42:	2204      	movs	r2, #4
 8000c44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c46:	003b      	movs	r3, r7
 8000c48:	2202      	movs	r2, #2
 8000c4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4c:	003b      	movs	r3, r7
 8000c4e:	2203      	movs	r2, #3
 8000c50:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c52:	003b      	movs	r3, r7
 8000c54:	2200      	movs	r2, #0
 8000c56:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c58:	003b      	movs	r3, r7
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000c5e:	003b      	movs	r3, r7
 8000c60:	2200      	movs	r2, #0
 8000c62:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c64:	003a      	movs	r2, r7
 8000c66:	23a0      	movs	r3, #160	@ 0xa0
 8000c68:	05db      	lsls	r3, r3, #23
 8000c6a:	0011      	movs	r1, r2
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f001 fa81 	bl	8002174 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000c72:	003b      	movs	r3, r7
 8000c74:	2240      	movs	r2, #64	@ 0x40
 8000c76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c78:	003b      	movs	r3, r7
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7e:	003b      	movs	r3, r7
 8000c80:	2203      	movs	r2, #3
 8000c82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c84:	003b      	movs	r3, r7
 8000c86:	2200      	movs	r2, #0
 8000c88:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c8a:	003b      	movs	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000c90:	003b      	movs	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c96:	003a      	movs	r2, r7
 8000c98:	23a0      	movs	r3, #160	@ 0xa0
 8000c9a:	05db      	lsls	r3, r3, #23
 8000c9c:	0011      	movs	r1, r2
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f001 fa68 	bl	8002174 <LL_GPIO_Init>

  /* SPI1 interrupt Init */
  NVIC_SetPriority(SPI1_IRQn, 1);
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	2019      	movs	r0, #25
 8000ca8:	f7ff feae 	bl	8000a08 <__NVIC_SetPriority>
  NVIC_EnableIRQ(SPI1_IRQn);
 8000cac:	2019      	movs	r0, #25
 8000cae:	f7ff fe91 	bl	80009d4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000cb2:	0021      	movs	r1, r4
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2282      	movs	r2, #130	@ 0x82
 8000cbe:	0052      	lsls	r2, r2, #1
 8000cc0:	605a      	str	r2, [r3, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	22e0      	movs	r2, #224	@ 0xe0
 8000cc6:	00d2      	lsls	r2, r2, #3
 8000cc8:	609a      	str	r2, [r3, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000cca:	187b      	adds	r3, r7, r1
 8000ccc:	2200      	movs	r2, #0
 8000cce:	60da      	str	r2, [r3, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	611a      	str	r2, [r3, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000cd6:	187b      	adds	r3, r7, r1
 8000cd8:	2280      	movs	r2, #128	@ 0x80
 8000cda:	0092      	lsls	r2, r2, #2
 8000cdc:	615a      	str	r2, [r3, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8000cde:	187b      	adds	r3, r7, r1
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	619a      	str	r2, [r3, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000ce4:	187b      	adds	r3, r7, r1
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	61da      	str	r2, [r3, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000cea:	187b      	adds	r3, r7, r1
 8000cec:	2200      	movs	r2, #0
 8000cee:	621a      	str	r2, [r3, #32]
  SPI_InitStruct.CRCPoly = 7;
 8000cf0:	187b      	adds	r3, r7, r1
 8000cf2:	2207      	movs	r2, #7
 8000cf4:	625a      	str	r2, [r3, #36]	@ 0x24
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000cf6:	187b      	adds	r3, r7, r1
 8000cf8:	4a0c      	ldr	r2, [pc, #48]	@ (8000d2c <MX_SPI1_Init+0x158>)
 8000cfa:	0019      	movs	r1, r3
 8000cfc:	0010      	movs	r0, r2
 8000cfe:	f001 fac7 	bl	8002290 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000d02:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <MX_SPI1_Init+0x158>)
 8000d04:	2100      	movs	r1, #0
 8000d06:	0018      	movs	r0, r3
 8000d08:	f7ff ff2e 	bl	8000b68 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8000d0c:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <MX_SPI1_Init+0x158>)
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f7ff ff50 	bl	8000bb4 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	015b      	lsls	r3, r3, #5
 8000d18:	4a04      	ldr	r2, [pc, #16]	@ (8000d2c <MX_SPI1_Init+0x158>)
 8000d1a:	0019      	movs	r1, r3
 8000d1c:	0010      	movs	r0, r2
 8000d1e:	f7ff ff35 	bl	8000b8c <LL_SPI_SetRxFIFOThreshold>
  /* USER CODE END SPI1_Init 2 */

}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b011      	add	sp, #68	@ 0x44
 8000d28:	bd90      	pop	{r4, r7, pc}
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	40013000 	.word	0x40013000

08000d30 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	689b      	ldr	r3, [r3, #8]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	4013      	ands	r3, r2
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d101      	bne.n	8000d48 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000d44:	2301      	movs	r3, #1
 8000d46:	e000      	b.n	8000d4a <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b002      	add	sp, #8
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	2202      	movs	r2, #2
 8000d60:	4013      	ands	r3, r2
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d101      	bne.n	8000d6a <LL_SPI_IsActiveFlag_TXE+0x18>
 8000d66:	2301      	movs	r3, #1
 8000d68:	e000      	b.n	8000d6c <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000d6a:	2300      	movs	r3, #0
}
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b002      	add	sp, #8
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(const SPI_TypeDef *SPIx)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	2280      	movs	r2, #128	@ 0x80
 8000d82:	4013      	ands	r3, r2
 8000d84:	2b80      	cmp	r3, #128	@ 0x80
 8000d86:	d101      	bne.n	8000d8c <LL_SPI_IsActiveFlag_BSY+0x18>
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e000      	b.n	8000d8e <LL_SPI_IsActiveFlag_BSY+0x1a>
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	0018      	movs	r0, r3
 8000d90:	46bd      	mov	sp, r7
 8000d92:	b002      	add	sp, #8
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	330c      	adds	r3, #12
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	b2db      	uxtb	r3, r3
}
 8000da6:	0018      	movs	r0, r3
 8000da8:	46bd      	mov	sp, r7
 8000daa:	b002      	add	sp, #8
 8000dac:	bd80      	pop	{r7, pc}

08000dae <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b084      	sub	sp, #16
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
 8000db6:	000a      	movs	r2, r1
 8000db8:	1cfb      	adds	r3, r7, #3
 8000dba:	701a      	strb	r2, [r3, #0]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	330c      	adds	r3, #12
 8000dc0:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	1cfa      	adds	r2, r7, #3
 8000dc6:	7812      	ldrb	r2, [r2, #0]
 8000dc8:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b004      	add	sp, #16
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <LL_GPIO_SetOutputPin>:
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
 8000dda:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	683a      	ldr	r2, [r7, #0]
 8000de0:	619a      	str	r2, [r3, #24]
}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b002      	add	sp, #8
 8000de8:	bd80      	pop	{r7, pc}

08000dea <LL_GPIO_ResetOutputPin>:
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	683a      	ldr	r2, [r7, #0]
 8000df8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	b002      	add	sp, #8
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <SPI_Transmit_Data8>:
//Warstwa sprzetowa
//SPI musi byc wlaczone

//metoda wysyla bajty nic nie zwraca
void SPI_Transmit_Data8(SPI_TypeDef *SPIx,uint8_t *data,uint16_t size)
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b086      	sub	sp, #24
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	60f8      	str	r0, [r7, #12]
 8000e0a:	60b9      	str	r1, [r7, #8]
 8000e0c:	1dbb      	adds	r3, r7, #6
 8000e0e:	801a      	strh	r2, [r3, #0]
	//wyslij dana ilosc bajtow
	for(uint16_t i = 0; i < size ; i++)
 8000e10:	2316      	movs	r3, #22
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	2200      	movs	r2, #0
 8000e16:	801a      	strh	r2, [r3, #0]
 8000e18:	e022      	b.n	8000e60 <SPI_Transmit_Data8+0x5e>
	{

	while(!LL_SPI_IsActiveFlag_TXE(SPIx));
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f7ff ff97 	bl	8000d52 <LL_SPI_IsActiveFlag_TXE>
 8000e24:	1e03      	subs	r3, r0, #0
 8000e26:	d0f9      	beq.n	8000e1c <SPI_Transmit_Data8+0x1a>
	LL_SPI_TransmitData8(SPIx, data[i]);
 8000e28:	2316      	movs	r3, #22
 8000e2a:	18fb      	adds	r3, r7, r3
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	68ba      	ldr	r2, [r7, #8]
 8000e30:	18d3      	adds	r3, r2, r3
 8000e32:	781a      	ldrb	r2, [r3, #0]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	0011      	movs	r1, r2
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f7ff ffb8 	bl	8000dae <LL_SPI_TransmitData8>

	while(!LL_SPI_IsActiveFlag_RXNE(SPIx));
 8000e3e:	46c0      	nop			@ (mov r8, r8)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	0018      	movs	r0, r3
 8000e44:	f7ff ff74 	bl	8000d30 <LL_SPI_IsActiveFlag_RXNE>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d0f9      	beq.n	8000e40 <SPI_Transmit_Data8+0x3e>
	(void)LL_SPI_ReceiveData8(SPIx);
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f7ff ffa1 	bl	8000d96 <LL_SPI_ReceiveData8>
	for(uint16_t i = 0; i < size ; i++)
 8000e54:	2116      	movs	r1, #22
 8000e56:	187b      	adds	r3, r7, r1
 8000e58:	881a      	ldrh	r2, [r3, #0]
 8000e5a:	187b      	adds	r3, r7, r1
 8000e5c:	3201      	adds	r2, #1
 8000e5e:	801a      	strh	r2, [r3, #0]
 8000e60:	2316      	movs	r3, #22
 8000e62:	18fa      	adds	r2, r7, r3
 8000e64:	1dbb      	adds	r3, r7, #6
 8000e66:	8812      	ldrh	r2, [r2, #0]
 8000e68:	881b      	ldrh	r3, [r3, #0]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d3d5      	bcc.n	8000e1a <SPI_Transmit_Data8+0x18>
	}

	//zaczekaj na koniec pracy
	while(LL_SPI_IsActiveFlag_BSY(SPIx));
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	0018      	movs	r0, r3
 8000e74:	f7ff ff7e 	bl	8000d74 <LL_SPI_IsActiveFlag_BSY>
 8000e78:	1e03      	subs	r3, r0, #0
 8000e7a:	d1f9      	bne.n	8000e70 <SPI_Transmit_Data8+0x6e>
}
 8000e7c:	46c0      	nop			@ (mov r8, r8)
 8000e7e:	46c0      	nop			@ (mov r8, r8)
 8000e80:	46bd      	mov	sp, r7
 8000e82:	b006      	add	sp, #24
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <SPI_Receive_Data8>:
	//zaczekaj na koniec pracy
	while(LL_SPI_IsActiveFlag_BSY(SPIx));
}

void SPI_Receive_Data8(SPI_TypeDef *SPIx,uint8_t *rx,uint16_t size)
{
 8000e86:	b5b0      	push	{r4, r5, r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	1dbb      	adds	r3, r7, #6
 8000e92:	801a      	strh	r2, [r3, #0]
	for(uint16_t i =0; i <size; i++)
 8000e94:	2316      	movs	r3, #22
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	2200      	movs	r2, #0
 8000e9a:	801a      	strh	r2, [r3, #0]
 8000e9c:	e022      	b.n	8000ee4 <SPI_Receive_Data8+0x5e>
	{
		while(!LL_SPI_IsActiveFlag_TXE(SPIx));
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f7ff ff55 	bl	8000d52 <LL_SPI_IsActiveFlag_TXE>
 8000ea8:	1e03      	subs	r3, r0, #0
 8000eaa:	d0f9      	beq.n	8000ea0 <SPI_Receive_Data8+0x1a>
		LL_SPI_TransmitData8(SPIx,0x00); //dummy bajt
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	2100      	movs	r1, #0
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f7ff ff7c 	bl	8000dae <LL_SPI_TransmitData8>

		while(!LL_SPI_IsActiveFlag_RXNE(SPIx));
 8000eb6:	46c0      	nop			@ (mov r8, r8)
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f7ff ff38 	bl	8000d30 <LL_SPI_IsActiveFlag_RXNE>
 8000ec0:	1e03      	subs	r3, r0, #0
 8000ec2:	d0f9      	beq.n	8000eb8 <SPI_Receive_Data8+0x32>
		rx[i] = LL_SPI_ReceiveData8(SPIx);
 8000ec4:	2516      	movs	r5, #22
 8000ec6:	197b      	adds	r3, r7, r5
 8000ec8:	881b      	ldrh	r3, [r3, #0]
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	18d4      	adds	r4, r2, r3
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f7ff ff60 	bl	8000d96 <LL_SPI_ReceiveData8>
 8000ed6:	0003      	movs	r3, r0
 8000ed8:	7023      	strb	r3, [r4, #0]
	for(uint16_t i =0; i <size; i++)
 8000eda:	197b      	adds	r3, r7, r5
 8000edc:	881a      	ldrh	r2, [r3, #0]
 8000ede:	197b      	adds	r3, r7, r5
 8000ee0:	3201      	adds	r2, #1
 8000ee2:	801a      	strh	r2, [r3, #0]
 8000ee4:	2316      	movs	r3, #22
 8000ee6:	18fa      	adds	r2, r7, r3
 8000ee8:	1dbb      	adds	r3, r7, #6
 8000eea:	8812      	ldrh	r2, [r2, #0]
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d3d5      	bcc.n	8000e9e <SPI_Receive_Data8+0x18>
	}
}
 8000ef2:	46c0      	nop			@ (mov r8, r8)
 8000ef4:	46c0      	nop			@ (mov r8, r8)
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b006      	add	sp, #24
 8000efa:	bdb0      	pop	{r4, r5, r7, pc}

08000efc <Read_Byte>:
	}

}

uint8_t Read_Byte(uint32_t Addr)
{
 8000efc:	b590      	push	{r4, r7, lr}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	uint8_t tData[4];
	uint8_t rData;

	tData[0] = READ;
 8000f04:	210c      	movs	r1, #12
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2203      	movs	r2, #3
 8000f0a:	701a      	strb	r2, [r3, #0]
	tData[1] = (Addr>>16)&0xFF;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	0c1b      	lsrs	r3, r3, #16
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	705a      	strb	r2, [r3, #1]
	tData[2] = (Addr>>8)&0xFF;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	709a      	strb	r2, [r3, #2]
	tData[3] = (Addr)&0xFF;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	000c      	movs	r4, r1
 8000f26:	187b      	adds	r3, r7, r1
 8000f28:	70da      	strb	r2, [r3, #3]

	CS_LOW();
 8000f2a:	23a0      	movs	r3, #160	@ 0xa0
 8000f2c:	05db      	lsls	r3, r3, #23
 8000f2e:	2180      	movs	r1, #128	@ 0x80
 8000f30:	0018      	movs	r0, r3
 8000f32:	f7ff ff5a 	bl	8000dea <LL_GPIO_ResetOutputPin>

	SPI_Transmit_Data8(SPI1,tData,4);
 8000f36:	193b      	adds	r3, r7, r4
 8000f38:	480f      	ldr	r0, [pc, #60]	@ (8000f78 <Read_Byte+0x7c>)
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	0019      	movs	r1, r3
 8000f3e:	f7ff ff60 	bl	8000e02 <SPI_Transmit_Data8>

	SPI_Receive_Data8(SPI1,&rData,1);
 8000f42:	230b      	movs	r3, #11
 8000f44:	18fb      	adds	r3, r7, r3
 8000f46:	480c      	ldr	r0, [pc, #48]	@ (8000f78 <Read_Byte+0x7c>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	0019      	movs	r1, r3
 8000f4c:	f7ff ff9b 	bl	8000e86 <SPI_Receive_Data8>

	while(LL_SPI_IsActiveFlag_BSY(SPI1));
 8000f50:	46c0      	nop			@ (mov r8, r8)
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <Read_Byte+0x7c>)
 8000f54:	0018      	movs	r0, r3
 8000f56:	f7ff ff0d 	bl	8000d74 <LL_SPI_IsActiveFlag_BSY>
 8000f5a:	1e03      	subs	r3, r0, #0
 8000f5c:	d1f9      	bne.n	8000f52 <Read_Byte+0x56>
	CS_HIGH();
 8000f5e:	23a0      	movs	r3, #160	@ 0xa0
 8000f60:	05db      	lsls	r3, r3, #23
 8000f62:	2180      	movs	r1, #128	@ 0x80
 8000f64:	0018      	movs	r0, r3
 8000f66:	f7ff ff34 	bl	8000dd2 <LL_GPIO_SetOutputPin>

	return rData;
 8000f6a:	230b      	movs	r3, #11
 8000f6c:	18fb      	adds	r3, r7, r3
 8000f6e:	781b      	ldrb	r3, [r3, #0]
}
 8000f70:	0018      	movs	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	b005      	add	sp, #20
 8000f76:	bd90      	pop	{r4, r7, pc}
 8000f78:	40013000 	.word	0x40013000

08000f7c <LL_SPI_Disable>:
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2240      	movs	r2, #64	@ 0x40
 8000f8a:	4393      	bics	r3, r2
 8000f8c:	001a      	movs	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	601a      	str	r2, [r3, #0]
}
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	46bd      	mov	sp, r7
 8000f96:	b002      	add	sp, #8
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <LL_SPI_IsActiveFlag_BSY>:
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	2280      	movs	r2, #128	@ 0x80
 8000fa8:	4013      	ands	r3, r2
 8000faa:	2b80      	cmp	r3, #128	@ 0x80
 8000fac:	d101      	bne.n	8000fb2 <LL_SPI_IsActiveFlag_BSY+0x18>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e000      	b.n	8000fb4 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b002      	add	sp, #8
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <LL_SPI_GetRxFIFOLevel>:
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FRLVL));
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	23c0      	movs	r3, #192	@ 0xc0
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	4013      	ands	r3, r2
}
 8000fce:	0018      	movs	r0, r3
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	b002      	add	sp, #8
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <LL_SPI_GetTxFIFOLevel>:
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b082      	sub	sp, #8
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	689a      	ldr	r2, [r3, #8]
 8000fe2:	23c0      	movs	r3, #192	@ 0xc0
 8000fe4:	015b      	lsls	r3, r3, #5
 8000fe6:	4013      	ands	r3, r2
}
 8000fe8:	0018      	movs	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b002      	add	sp, #8
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <LL_SPI_ClearFlag_OVR>:
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  tmpreg = SPIx->DR;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
  tmpreg = SPIx->SR;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001006:	68fb      	ldr	r3, [r7, #12]
}
 8001008:	46c0      	nop			@ (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	b004      	add	sp, #16
 800100e:	bd80      	pop	{r7, pc}

08001010 <LL_SPI_DisableIT_RXNE>:
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	2240      	movs	r2, #64	@ 0x40
 800101e:	4393      	bics	r3, r2
 8001020:	001a      	movs	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	605a      	str	r2, [r3, #4]
}
 8001026:	46c0      	nop			@ (mov r8, r8)
 8001028:	46bd      	mov	sp, r7
 800102a:	b002      	add	sp, #8
 800102c:	bd80      	pop	{r7, pc}

0800102e <LL_SPI_DisableIT_TXE>:
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2280      	movs	r2, #128	@ 0x80
 800103c:	4393      	bics	r3, r2
 800103e:	001a      	movs	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	605a      	str	r2, [r3, #4]
}
 8001044:	46c0      	nop			@ (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}

0800104c <LL_SPI_ReceiveData8>:
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	330c      	adds	r3, #12
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b2db      	uxtb	r3, r3
}
 800105c:	0018      	movs	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	b002      	add	sp, #8
 8001062:	bd80      	pop	{r7, pc}

08001064 <LL_GPIO_SetOutputPin>:
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	683a      	ldr	r2, [r7, #0]
 8001072:	619a      	str	r2, [r3, #24]
}
 8001074:	46c0      	nop			@ (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	b002      	add	sp, #8
 800107a:	bd80      	pop	{r7, pc}

0800107c <spi_it_receive_callback>:
	LL_SPI_EnableIT_RXNE(SPI1);
	LL_SPI_Enable(SPI1);
}

void spi_it_receive_callback()
{
 800107c:	b5b0      	push	{r4, r5, r7, lr}
 800107e:	af00      	add	r7, sp, #0
	if(rxLeft > 0)
 8001080:	4b25      	ldr	r3, [pc, #148]	@ (8001118 <spi_it_receive_callback+0x9c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d011      	beq.n	80010ac <spi_it_receive_callback+0x30>
	{
		BufferAppend(LL_SPI_ReceiveData8(SPI1), GetEmptyBuffer() );
 8001088:	4b24      	ldr	r3, [pc, #144]	@ (800111c <spi_it_receive_callback+0xa0>)
 800108a:	0018      	movs	r0, r3
 800108c:	f7ff ffde 	bl	800104c <LL_SPI_ReceiveData8>
 8001090:	0003      	movs	r3, r0
 8001092:	001c      	movs	r4, r3
 8001094:	f7ff f8c4 	bl	8000220 <GetEmptyBuffer>
 8001098:	0003      	movs	r3, r0
 800109a:	0019      	movs	r1, r3
 800109c:	0020      	movs	r0, r4
 800109e:	f7ff f8db 	bl	8000258 <BufferAppend>
		rxLeft--;
 80010a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001118 <spi_it_receive_callback+0x9c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	1e5a      	subs	r2, r3, #1
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <spi_it_receive_callback+0x9c>)
 80010aa:	601a      	str	r2, [r3, #0]
	}

	if(rxLeft <= 0)
 80010ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001118 <spi_it_receive_callback+0x9c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d12e      	bne.n	8001112 <spi_it_receive_callback+0x96>
	{
		LL_SPI_DisableIT_RXNE(SPI1);
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <spi_it_receive_callback+0xa0>)
 80010b6:	0018      	movs	r0, r3
 80010b8:	f7ff ffaa 	bl	8001010 <LL_SPI_DisableIT_RXNE>
		LL_SPI_DisableIT_TXE(SPI1);
 80010bc:	4b17      	ldr	r3, [pc, #92]	@ (800111c <spi_it_receive_callback+0xa0>)
 80010be:	0018      	movs	r0, r3
 80010c0:	f7ff ffb5 	bl	800102e <LL_SPI_DisableIT_TXE>

		while(LL_SPI_GetTxFIFOLevel(SPI1) != LL_SPI_TX_FIFO_EMPTY);
 80010c4:	46c0      	nop			@ (mov r8, r8)
 80010c6:	4b15      	ldr	r3, [pc, #84]	@ (800111c <spi_it_receive_callback+0xa0>)
 80010c8:	0018      	movs	r0, r3
 80010ca:	f7ff ff84 	bl	8000fd6 <LL_SPI_GetTxFIFOLevel>
 80010ce:	1e03      	subs	r3, r0, #0
 80010d0:	d1f9      	bne.n	80010c6 <spi_it_receive_callback+0x4a>

		while(LL_SPI_IsActiveFlag_BSY(SPI1));
 80010d2:	46c0      	nop			@ (mov r8, r8)
 80010d4:	4b11      	ldr	r3, [pc, #68]	@ (800111c <spi_it_receive_callback+0xa0>)
 80010d6:	0018      	movs	r0, r3
 80010d8:	f7ff ff5f 	bl	8000f9a <LL_SPI_IsActiveFlag_BSY>
 80010dc:	1e03      	subs	r3, r0, #0
 80010de:	d1f9      	bne.n	80010d4 <spi_it_receive_callback+0x58>

		LL_SPI_Disable(SPI1);
 80010e0:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <spi_it_receive_callback+0xa0>)
 80010e2:	0018      	movs	r0, r3
 80010e4:	f7ff ff4a 	bl	8000f7c <LL_SPI_Disable>

		while(LL_SPI_GetRxFIFOLevel(SPI1) != LL_SPI_RX_FIFO_EMPTY)
 80010e8:	e003      	b.n	80010f2 <spi_it_receive_callback+0x76>
		{ (void) LL_SPI_ReceiveData8(SPI1);}
 80010ea:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <spi_it_receive_callback+0xa0>)
 80010ec:	0018      	movs	r0, r3
 80010ee:	f7ff ffad 	bl	800104c <LL_SPI_ReceiveData8>
		while(LL_SPI_GetRxFIFOLevel(SPI1) != LL_SPI_RX_FIFO_EMPTY)
 80010f2:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <spi_it_receive_callback+0xa0>)
 80010f4:	0018      	movs	r0, r3
 80010f6:	f7ff ff61 	bl	8000fbc <LL_SPI_GetRxFIFOLevel>
 80010fa:	1e03      	subs	r3, r0, #0
 80010fc:	d1f5      	bne.n	80010ea <spi_it_receive_callback+0x6e>

		LL_SPI_ClearFlag_OVR(SPI1);
 80010fe:	4b07      	ldr	r3, [pc, #28]	@ (800111c <spi_it_receive_callback+0xa0>)
 8001100:	0018      	movs	r0, r3
 8001102:	f7ff ff75 	bl	8000ff0 <LL_SPI_ClearFlag_OVR>

		CS_HIGH();
 8001106:	23a0      	movs	r3, #160	@ 0xa0
 8001108:	05db      	lsls	r3, r3, #23
 800110a:	2180      	movs	r1, #128	@ 0x80
 800110c:	0018      	movs	r0, r3
 800110e:	f7ff ffa9 	bl	8001064 <LL_GPIO_SetOutputPin>
	}
}
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	bdb0      	pop	{r4, r5, r7, pc}
 8001118:	2000084c 	.word	0x2000084c
 800111c:	40013000 	.word	0x40013000

08001120 <LL_EXTI_IsActiveFallingFlag_0_31>:
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->FPR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <LL_EXTI_IsActiveFallingFlag_0_31+0x24>)
 800112a:	691b      	ldr	r3, [r3, #16]
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	4013      	ands	r3, r2
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	429a      	cmp	r2, r3
 8001134:	d101      	bne.n	800113a <LL_EXTI_IsActiveFallingFlag_0_31+0x1a>
 8001136:	2301      	movs	r3, #1
 8001138:	e000      	b.n	800113c <LL_EXTI_IsActiveFallingFlag_0_31+0x1c>
 800113a:	2300      	movs	r3, #0
}
 800113c:	0018      	movs	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	b002      	add	sp, #8
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021800 	.word	0x40021800

08001148 <LL_EXTI_ClearFallingFlag_0_31>:
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8001150:	4b03      	ldr	r3, [pc, #12]	@ (8001160 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	611a      	str	r2, [r3, #16]
}
 8001156:	46c0      	nop			@ (mov r8, r8)
 8001158:	46bd      	mov	sp, r7
 800115a:	b002      	add	sp, #8
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	40021800 	.word	0x40021800

08001164 <LL_SPI_IsActiveFlag_RXNE>:
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	2201      	movs	r2, #1
 8001172:	4013      	ands	r3, r2
 8001174:	2b01      	cmp	r3, #1
 8001176:	d101      	bne.n	800117c <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001178:	2301      	movs	r3, #1
 800117a:	e000      	b.n	800117e <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800117c:	2300      	movs	r3, #0
}
 800117e:	0018      	movs	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	b002      	add	sp, #8
 8001184:	bd80      	pop	{r7, pc}

08001186 <LL_SPI_IsEnabledIT_RXNE>:
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR2, SPI_CR2_RXNEIE) == (SPI_CR2_RXNEIE)) ? 1UL : 0UL);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	2240      	movs	r2, #64	@ 0x40
 8001194:	4013      	ands	r3, r2
 8001196:	2b40      	cmp	r3, #64	@ 0x40
 8001198:	d101      	bne.n	800119e <LL_SPI_IsEnabledIT_RXNE+0x18>
 800119a:	2301      	movs	r3, #1
 800119c:	e000      	b.n	80011a0 <LL_SPI_IsEnabledIT_RXNE+0x1a>
 800119e:	2300      	movs	r3, #0
}
 80011a0:	0018      	movs	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	b002      	add	sp, #8
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2202      	movs	r2, #2
 80011b4:	4252      	negs	r2, r2
 80011b6:	611a      	str	r2, [r3, #16]
}
 80011b8:	46c0      	nop			@ (mov r8, r8)
 80011ba:	46bd      	mov	sp, r7
 80011bc:	b002      	add	sp, #8
 80011be:	bd80      	pop	{r7, pc}

080011c0 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	2201      	movs	r2, #1
 80011ce:	4013      	ands	r3, r2
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d101      	bne.n	80011d8 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 80011d4:	2301      	movs	r3, #1
 80011d6:	e000      	b.n	80011da <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80011d8:	2300      	movs	r3, #0
}
 80011da:	0018      	movs	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	b002      	add	sp, #8
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e6:	46c0      	nop			@ (mov r8, r8)
 80011e8:	e7fd      	b.n	80011e6 <NMI_Handler+0x4>

080011ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ee:	46c0      	nop			@ (mov r8, r8)
 80011f0:	e7fd      	b.n	80011ee <HardFault_Handler+0x4>

080011f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001200:	46c0      	nop			@ (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  if (LL_EXTI_IsActiveFallingFlag_0_31(LL_EXTI_LINE_8) != RESET)
 8001214:	2380      	movs	r3, #128	@ 0x80
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	0018      	movs	r0, r3
 800121a:	f7ff ff81 	bl	8001120 <LL_EXTI_IsActiveFallingFlag_0_31>
 800121e:	1e03      	subs	r3, r0, #0
 8001220:	d007      	beq.n	8001232 <EXTI4_15_IRQHandler+0x22>
  {
    LL_EXTI_ClearFallingFlag_0_31(LL_EXTI_LINE_8);
 8001222:	2380      	movs	r3, #128	@ 0x80
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	0018      	movs	r0, r3
 8001228:	f7ff ff8e 	bl	8001148 <LL_EXTI_ClearFallingFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_8_FALLING */
    selectFileToPlay(SHOOT);
 800122c:	2003      	movs	r0, #3
 800122e:	f000 fa43 	bl	80016b8 <selectFileToPlay>
    /* USER CODE END LL_EXTI_LINE_8_FALLING */
  }
  if (LL_EXTI_IsActiveFallingFlag_0_31(LL_EXTI_LINE_11) != RESET)
 8001232:	2380      	movs	r3, #128	@ 0x80
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	0018      	movs	r0, r3
 8001238:	f7ff ff72 	bl	8001120 <LL_EXTI_IsActiveFallingFlag_0_31>
 800123c:	1e03      	subs	r3, r0, #0
 800123e:	d007      	beq.n	8001250 <EXTI4_15_IRQHandler+0x40>
  {
    LL_EXTI_ClearFallingFlag_0_31(LL_EXTI_LINE_11);
 8001240:	2380      	movs	r3, #128	@ 0x80
 8001242:	011b      	lsls	r3, r3, #4
 8001244:	0018      	movs	r0, r3
 8001246:	f7ff ff7f 	bl	8001148 <LL_EXTI_ClearFallingFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_11_FALLING */
    selectFileToPlay(CLICK);
 800124a:	2002      	movs	r0, #2
 800124c:	f000 fa34 	bl	80016b8 <selectFileToPlay>
    /* USER CODE END LL_EXTI_LINE_11_FALLING */
  }
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001250:	46c0      	nop			@ (mov r8, r8)
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
	...

08001258 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM1))
 800125c:	4b07      	ldr	r3, [pc, #28]	@ (800127c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x24>)
 800125e:	0018      	movs	r0, r3
 8001260:	f7ff ffae 	bl	80011c0 <LL_TIM_IsActiveFlag_UPDATE>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d005      	beq.n	8001274 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c>
	{
		LL_TIM_ClearFlag_UPDATE(TIM1);
 8001268:	4b04      	ldr	r3, [pc, #16]	@ (800127c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x24>)
 800126a:	0018      	movs	r0, r3
 800126c:	f7ff ff9c 	bl	80011a8 <LL_TIM_ClearFlag_UPDATE>
		TimerRoutine();
 8001270:	f000 f9f0 	bl	8001654 <TimerRoutine>
	}
  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001274:	46c0      	nop			@ (mov r8, r8)
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	40012c00 	.word	0x40012c00

08001280 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE END TIM1_CC_IRQn 0 */
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001284:	46c0      	nop			@ (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 interrupt.
  */
void SPI1_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */
	if(LL_SPI_IsActiveFlag_RXNE(SPI1) && LL_SPI_IsEnabledIT_RXNE(SPI1))
 8001290:	4b08      	ldr	r3, [pc, #32]	@ (80012b4 <SPI1_IRQHandler+0x28>)
 8001292:	0018      	movs	r0, r3
 8001294:	f7ff ff66 	bl	8001164 <LL_SPI_IsActiveFlag_RXNE>
 8001298:	1e03      	subs	r3, r0, #0
 800129a:	d007      	beq.n	80012ac <SPI1_IRQHandler+0x20>
 800129c:	4b05      	ldr	r3, [pc, #20]	@ (80012b4 <SPI1_IRQHandler+0x28>)
 800129e:	0018      	movs	r0, r3
 80012a0:	f7ff ff71 	bl	8001186 <LL_SPI_IsEnabledIT_RXNE>
 80012a4:	1e03      	subs	r3, r0, #0
 80012a6:	d001      	beq.n	80012ac <SPI1_IRQHandler+0x20>
	{
		spi_it_receive_callback();
 80012a8:	f7ff fee8 	bl	800107c <spi_it_receive_callback>
	}
  /* USER CODE END SPI1_IRQn 0 */
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80012ac:	46c0      	nop			@ (mov r8, r8)
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	46c0      	nop			@ (mov r8, r8)
 80012b4:	40013000 	.word	0x40013000

080012b8 <LL_EXTI_EnableIT_0_31>:
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80012c0:	4a05      	ldr	r2, [pc, #20]	@ (80012d8 <LL_EXTI_EnableIT_0_31+0x20>)
 80012c2:	2380      	movs	r3, #128	@ 0x80
 80012c4:	58d2      	ldr	r2, [r2, r3]
 80012c6:	4904      	ldr	r1, [pc, #16]	@ (80012d8 <LL_EXTI_EnableIT_0_31+0x20>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	2280      	movs	r2, #128	@ 0x80
 80012ce:	508b      	str	r3, [r1, r2]
}
 80012d0:	46c0      	nop			@ (mov r8, r8)
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b002      	add	sp, #8
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40021800 	.word	0x40021800

080012dc <LL_EXTI_DisableIT_0_31>:
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80012e4:	4a06      	ldr	r2, [pc, #24]	@ (8001300 <LL_EXTI_DisableIT_0_31+0x24>)
 80012e6:	2380      	movs	r3, #128	@ 0x80
 80012e8:	58d3      	ldr	r3, [r2, r3]
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	43d2      	mvns	r2, r2
 80012ee:	4904      	ldr	r1, [pc, #16]	@ (8001300 <LL_EXTI_DisableIT_0_31+0x24>)
 80012f0:	4013      	ands	r3, r2
 80012f2:	2280      	movs	r2, #128	@ 0x80
 80012f4:	508b      	str	r3, [r1, r2]
}
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b002      	add	sp, #8
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	40021800 	.word	0x40021800

08001304 <LL_EXTI_ClearFallingFlag_0_31>:
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 800130c:	4b03      	ldr	r3, [pc, #12]	@ (800131c <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	611a      	str	r2, [r3, #16]
}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	b002      	add	sp, #8
 8001318:	bd80      	pop	{r7, pc}
 800131a:	46c0      	nop			@ (mov r8, r8)
 800131c:	40021800 	.word	0x40021800

08001320 <LL_SPI_Enable>:
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2240      	movs	r2, #64	@ 0x40
 800132e:	431a      	orrs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	601a      	str	r2, [r3, #0]
}
 8001334:	46c0      	nop			@ (mov r8, r8)
 8001336:	46bd      	mov	sp, r7
 8001338:	b002      	add	sp, #8
 800133a:	bd80      	pop	{r7, pc}

0800133c <LL_SPI_ReceiveData8>:
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	330c      	adds	r3, #12
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b2db      	uxtb	r3, r3
}
 800134c:	0018      	movs	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	b002      	add	sp, #8
 8001352:	bd80      	pop	{r7, pc}

08001354 <LL_TIM_EnableCounter>:
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2201      	movs	r2, #1
 8001362:	431a      	orrs	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	601a      	str	r2, [r3, #0]
}
 8001368:	46c0      	nop			@ (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	b002      	add	sp, #8
 800136e:	bd80      	pop	{r7, pc}

08001370 <LL_TIM_DisableCounter>:
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2201      	movs	r2, #1
 800137e:	4393      	bics	r3, r2
 8001380:	001a      	movs	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	601a      	str	r2, [r3, #0]
}
 8001386:	46c0      	nop			@ (mov r8, r8)
 8001388:	46bd      	mov	sp, r7
 800138a:	b002      	add	sp, #8
 800138c:	bd80      	pop	{r7, pc}

0800138e <LL_TIM_CC_EnableChannel>:
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a1a      	ldr	r2, [r3, #32]
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	621a      	str	r2, [r3, #32]
}
 80013a4:	46c0      	nop			@ (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	b002      	add	sp, #8
 80013aa:	bd80      	pop	{r7, pc}

080013ac <LL_TIM_EnableAllOutputs>:
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b8:	2280      	movs	r2, #128	@ 0x80
 80013ba:	0212      	lsls	r2, r2, #8
 80013bc:	431a      	orrs	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	645a      	str	r2, [r3, #68]	@ 0x44
}
 80013c2:	46c0      	nop			@ (mov r8, r8)
 80013c4:	46bd      	mov	sp, r7
 80013c6:	b002      	add	sp, #8
 80013c8:	bd80      	pop	{r7, pc}

080013ca <LL_TIM_ClearFlag_UPDATE>:
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2202      	movs	r2, #2
 80013d6:	4252      	negs	r2, r2
 80013d8:	611a      	str	r2, [r3, #16]
}
 80013da:	46c0      	nop			@ (mov r8, r8)
 80013dc:	46bd      	mov	sp, r7
 80013de:	b002      	add	sp, #8
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	2201      	movs	r2, #1
 80013f0:	431a      	orrs	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	60da      	str	r2, [r3, #12]
}
 80013f6:	46c0      	nop			@ (mov r8, r8)
 80013f8:	46bd      	mov	sp, r7
 80013fa:	b002      	add	sp, #8
 80013fc:	bd80      	pop	{r7, pc}

080013fe <LL_GPIO_IsInputPinSet>:
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
 8001406:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	691b      	ldr	r3, [r3, #16]
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	4013      	ands	r3, r2
 8001410:	683a      	ldr	r2, [r7, #0]
 8001412:	429a      	cmp	r2, r3
 8001414:	d101      	bne.n	800141a <LL_GPIO_IsInputPinSet+0x1c>
 8001416:	2301      	movs	r3, #1
 8001418:	e000      	b.n	800141c <LL_GPIO_IsInputPinSet+0x1e>
 800141a:	2300      	movs	r3, #0
}
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	b002      	add	sp, #8
 8001422:	bd80      	pop	{r7, pc}

08001424 <LL_GPIO_SetOutputPin>:
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	619a      	str	r2, [r3, #24]
}
 8001434:	46c0      	nop			@ (mov r8, r8)
 8001436:	46bd      	mov	sp, r7
 8001438:	b002      	add	sp, #8
 800143a:	bd80      	pop	{r7, pc}

0800143c <LL_GPIO_ResetOutputPin>:
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	683a      	ldr	r2, [r7, #0]
 800144a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800144c:	46c0      	nop			@ (mov r8, r8)
 800144e:	46bd      	mov	sp, r7
 8001450:	b002      	add	sp, #8
 8001452:	bd80      	pop	{r7, pc}

08001454 <SystemBoot>:
volatile uint8_t sampleRequest_Flag = 1;

volatile enum file filePlayed = NONE;

void SystemBoot()
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin); //wylacz LED
 8001458:	23a0      	movs	r3, #160	@ 0xa0
 800145a:	05db      	lsls	r3, r3, #23
 800145c:	2110      	movs	r1, #16
 800145e:	0018      	movs	r0, r3
 8001460:	f7ff ffec 	bl	800143c <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(NWP_GPIO_Port, NWP_Pin); //wlacz Write protect
 8001464:	23a0      	movs	r3, #160	@ 0xa0
 8001466:	05db      	lsls	r3, r3, #23
 8001468:	2120      	movs	r1, #32
 800146a:	0018      	movs	r0, r3
 800146c:	f7ff ffe6 	bl	800143c <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(NSD_GPIO_Port,NSD_Pin); //wylacz wzmacniacz
 8001470:	2380      	movs	r3, #128	@ 0x80
 8001472:	01db      	lsls	r3, r3, #7
 8001474:	4a1d      	ldr	r2, [pc, #116]	@ (80014ec <SystemBoot+0x98>)
 8001476:	0019      	movs	r1, r3
 8001478:	0010      	movs	r0, r2
 800147a:	f7ff ffd3 	bl	8001424 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(NCS_GPIO_Port,NCS_Pin);	//unselect external   FLASH
 800147e:	23a0      	movs	r3, #160	@ 0xa0
 8001480:	05db      	lsls	r3, r3, #23
 8001482:	2180      	movs	r1, #128	@ 0x80
 8001484:	0018      	movs	r0, r3
 8001486:	f7ff ffcd 	bl	8001424 <LL_GPIO_SetOutputPin>

	//konfiguracja PWM
	TIM1->CCR1 = PWM_STARTUP_VAL; //LSB
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <SystemBoot+0x9c>)
 800148c:	2280      	movs	r2, #128	@ 0x80
 800148e:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR4 = PWM_STARTUP_VAL; //MSB
 8001490:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <SystemBoot+0x9c>)
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	641a      	str	r2, [r3, #64]	@ 0x40
	LL_TIM_ClearFlag_UPDATE(TIM1);
 8001496:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <SystemBoot+0x9c>)
 8001498:	0018      	movs	r0, r3
 800149a:	f7ff ff96 	bl	80013ca <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableAllOutputs(TIM1);
 800149e:	4b14      	ldr	r3, [pc, #80]	@ (80014f0 <SystemBoot+0x9c>)
 80014a0:	0018      	movs	r0, r3
 80014a2:	f7ff ff83 	bl	80013ac <LL_TIM_EnableAllOutputs>
	LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH4);
 80014a6:	2380      	movs	r3, #128	@ 0x80
 80014a8:	015b      	lsls	r3, r3, #5
 80014aa:	4a11      	ldr	r2, [pc, #68]	@ (80014f0 <SystemBoot+0x9c>)
 80014ac:	0019      	movs	r1, r3
 80014ae:	0010      	movs	r0, r2
 80014b0:	f7ff ff6d 	bl	800138e <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableIT_UPDATE(TIM1);
 80014b4:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <SystemBoot+0x9c>)
 80014b6:	0018      	movs	r0, r3
 80014b8:	f7ff ff93 	bl	80013e2 <LL_TIM_EnableIT_UPDATE>


	//Wlaczenie SPI, pozbycie sie smieci
	LL_SPI_Enable(SPI1);
 80014bc:	4b0d      	ldr	r3, [pc, #52]	@ (80014f4 <SystemBoot+0xa0>)
 80014be:	0018      	movs	r0, r3
 80014c0:	f7ff ff2e 	bl	8001320 <LL_SPI_Enable>
	(void)LL_SPI_ReceiveData8(SPI1);
 80014c4:	4b0b      	ldr	r3, [pc, #44]	@ (80014f4 <SystemBoot+0xa0>)
 80014c6:	0018      	movs	r0, r3
 80014c8:	f7ff ff38 	bl	800133c <LL_SPI_ReceiveData8>

	//wylacz NVIC aby nie dalo sie tego przerwac
	LL_EXTI_DisableIT_0_31(LL_EXTI_LINE_8);
 80014cc:	2380      	movs	r3, #128	@ 0x80
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7ff ff03 	bl	80012dc <LL_EXTI_DisableIT_0_31>
	LL_EXTI_DisableIT_0_31(LL_EXTI_LINE_11);
 80014d6:	2380      	movs	r3, #128	@ 0x80
 80014d8:	011b      	lsls	r3, r3, #4
 80014da:	0018      	movs	r0, r3
 80014dc:	f7ff fefe 	bl	80012dc <LL_EXTI_DisableIT_0_31>

	selectFileToPlay(BOOT);
 80014e0:	2001      	movs	r0, #1
 80014e2:	f000 f8e9 	bl	80016b8 <selectFileToPlay>
	//LL_EXTI_ClearFallingFlag_0_31(LL_EXTI_LINE_8);
	//LL_EXTI_ClearFallingFlag_0_31(LL_EXTI_LINE_11);

	//LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_8);
	//LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_11);
}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	50000800 	.word	0x50000800
 80014f0:	40012c00 	.word	0x40012c00
 80014f4:	40013000 	.word	0x40013000

080014f8 <BlinkLED>:

//dodac obsluge jako obiekt to bedzie w miare uniwersalny kod
void BlinkLED(uint8_t blinks)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	0002      	movs	r2, r0
 8001500:	1dfb      	adds	r3, r7, #7
 8001502:	701a      	strb	r2, [r3, #0]
	for(uint8_t timesBlinked = 0; timesBlinked < blinks; timesBlinked++)
 8001504:	2317      	movs	r3, #23
 8001506:	18fb      	adds	r3, r7, r3
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]
 800150c:	e025      	b.n	800155a <BlinkLED+0x62>
	{
		LL_GPIO_SetOutputPin(LED_GPIO_Port, LED_Pin);
 800150e:	23a0      	movs	r3, #160	@ 0xa0
 8001510:	05db      	lsls	r3, r3, #23
 8001512:	2110      	movs	r1, #16
 8001514:	0018      	movs	r0, r3
 8001516:	f7ff ff85 	bl	8001424 <LL_GPIO_SetOutputPin>
		for(uint32_t indx = 0; indx <= 900000; indx++);
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	e002      	b.n	8001526 <BlinkLED+0x2e>
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	3301      	adds	r3, #1
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4a12      	ldr	r2, [pc, #72]	@ (8001574 <BlinkLED+0x7c>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d9f8      	bls.n	8001520 <BlinkLED+0x28>
		LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 800152e:	23a0      	movs	r3, #160	@ 0xa0
 8001530:	05db      	lsls	r3, r3, #23
 8001532:	2110      	movs	r1, #16
 8001534:	0018      	movs	r0, r3
 8001536:	f7ff ff81 	bl	800143c <LL_GPIO_ResetOutputPin>
		for(uint32_t indx = 0; indx <= 900000; indx++);
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	e002      	b.n	8001546 <BlinkLED+0x4e>
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	3301      	adds	r3, #1
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4a0a      	ldr	r2, [pc, #40]	@ (8001574 <BlinkLED+0x7c>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d9f8      	bls.n	8001540 <BlinkLED+0x48>
	for(uint8_t timesBlinked = 0; timesBlinked < blinks; timesBlinked++)
 800154e:	2117      	movs	r1, #23
 8001550:	187b      	adds	r3, r7, r1
 8001552:	781a      	ldrb	r2, [r3, #0]
 8001554:	187b      	adds	r3, r7, r1
 8001556:	3201      	adds	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
 800155a:	2317      	movs	r3, #23
 800155c:	18fa      	adds	r2, r7, r3
 800155e:	1dfb      	adds	r3, r7, #7
 8001560:	7812      	ldrb	r2, [r2, #0]
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	429a      	cmp	r2, r3
 8001566:	d3d2      	bcc.n	800150e <BlinkLED+0x16>
	}
}
 8001568:	46c0      	nop			@ (mov r8, r8)
 800156a:	46c0      	nop			@ (mov r8, r8)
 800156c:	46bd      	mov	sp, r7
 800156e:	b006      	add	sp, #24
 8001570:	bd80      	pop	{r7, pc}
 8001572:	46c0      	nop			@ (mov r8, r8)
 8001574:	000dbba0 	.word	0x000dbba0

08001578 <PlayFile>:

void PlayFile(enum file fileToPlay)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	0002      	movs	r2, r0
 8001580:	1dfb      	adds	r3, r7, #7
 8001582:	701a      	strb	r2, [r3, #0]
	switch(fileToPlay)
 8001584:	1dfb      	adds	r3, r7, #7
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b03      	cmp	r3, #3
 800158a:	d025      	beq.n	80015d8 <PlayFile+0x60>
 800158c:	dc34      	bgt.n	80015f8 <PlayFile+0x80>
 800158e:	2b01      	cmp	r3, #1
 8001590:	d002      	beq.n	8001598 <PlayFile+0x20>
 8001592:	2b02      	cmp	r3, #2
 8001594:	d010      	beq.n	80015b8 <PlayFile+0x40>
 8001596:	e02f      	b.n	80015f8 <PlayFile+0x80>
	{
		case BOOT:
			currentAddr = BOOTFile.startAddr;
 8001598:	4b24      	ldr	r3, [pc, #144]	@ (800162c <PlayFile+0xb4>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b24      	ldr	r3, [pc, #144]	@ (8001630 <PlayFile+0xb8>)
 800159e:	601a      	str	r2, [r3, #0]
			currentFileAddr = BOOTFile.startAddr;
 80015a0:	4b22      	ldr	r3, [pc, #136]	@ (800162c <PlayFile+0xb4>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	4b23      	ldr	r3, [pc, #140]	@ (8001634 <PlayFile+0xbc>)
 80015a6:	601a      	str	r2, [r3, #0]
			currentFileLength = BOOTFile.length;
 80015a8:	4b20      	ldr	r3, [pc, #128]	@ (800162c <PlayFile+0xb4>)
 80015aa:	685a      	ldr	r2, [r3, #4]
 80015ac:	4b22      	ldr	r3, [pc, #136]	@ (8001638 <PlayFile+0xc0>)
 80015ae:	601a      	str	r2, [r3, #0]
			filePlayed = BOOT;
 80015b0:	4b22      	ldr	r3, [pc, #136]	@ (800163c <PlayFile+0xc4>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	701a      	strb	r2, [r3, #0]
			break;
 80015b6:	e026      	b.n	8001606 <PlayFile+0x8e>
		case CLICK:
			currentAddr = CLICKFile.startAddr;
 80015b8:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <PlayFile+0xc8>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001630 <PlayFile+0xb8>)
 80015be:	601a      	str	r2, [r3, #0]
			currentFileAddr = CLICKFile.startAddr;
 80015c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001640 <PlayFile+0xc8>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001634 <PlayFile+0xbc>)
 80015c6:	601a      	str	r2, [r3, #0]
			currentFileLength = CLICKFile.length;
 80015c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001640 <PlayFile+0xc8>)
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <PlayFile+0xc0>)
 80015ce:	601a      	str	r2, [r3, #0]
			filePlayed = CLICK;
 80015d0:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <PlayFile+0xc4>)
 80015d2:	2202      	movs	r2, #2
 80015d4:	701a      	strb	r2, [r3, #0]
			break;
 80015d6:	e016      	b.n	8001606 <PlayFile+0x8e>
		case SHOOT:
			currentAddr = SHOOTFile.startAddr;
 80015d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <PlayFile+0xcc>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <PlayFile+0xb8>)
 80015de:	601a      	str	r2, [r3, #0]
			currentFileAddr = SHOOTFile.startAddr;
 80015e0:	4b18      	ldr	r3, [pc, #96]	@ (8001644 <PlayFile+0xcc>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4b13      	ldr	r3, [pc, #76]	@ (8001634 <PlayFile+0xbc>)
 80015e6:	601a      	str	r2, [r3, #0]
			currentFileLength = SHOOTFile.length;
 80015e8:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <PlayFile+0xcc>)
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <PlayFile+0xc0>)
 80015ee:	601a      	str	r2, [r3, #0]
			filePlayed = SHOOT;
 80015f0:	4b12      	ldr	r3, [pc, #72]	@ (800163c <PlayFile+0xc4>)
 80015f2:	2203      	movs	r2, #3
 80015f4:	701a      	strb	r2, [r3, #0]
			break;
 80015f6:	e006      	b.n	8001606 <PlayFile+0x8e>
		default:
			while(1) LL_GPIO_SetOutputPin(LED_GPIO_Port, LED_Pin); //error break
 80015f8:	23a0      	movs	r3, #160	@ 0xa0
 80015fa:	05db      	lsls	r3, r3, #23
 80015fc:	2110      	movs	r1, #16
 80015fe:	0018      	movs	r0, r3
 8001600:	f7ff ff10 	bl	8001424 <LL_GPIO_SetOutputPin>
 8001604:	e7f8      	b.n	80015f8 <PlayFile+0x80>
			break;
	}
	sampleRequest_Flag = 1;
 8001606:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <PlayFile+0xd0>)
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]

	//FAST_READ_IT(currentAddr,&falsebuffer,4000);
	LL_GPIO_SetOutputPin(NSD_GPIO_Port, NSD_Pin); // wlacz wzmacniacz
 800160c:	2380      	movs	r3, #128	@ 0x80
 800160e:	01db      	lsls	r3, r3, #7
 8001610:	4a0e      	ldr	r2, [pc, #56]	@ (800164c <PlayFile+0xd4>)
 8001612:	0019      	movs	r1, r3
 8001614:	0010      	movs	r0, r2
 8001616:	f7ff ff05 	bl	8001424 <LL_GPIO_SetOutputPin>
	LL_TIM_EnableCounter(TIM1); //wlacz timer
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <PlayFile+0xd8>)
 800161c:	0018      	movs	r0, r3
 800161e:	f7ff fe99 	bl	8001354 <LL_TIM_EnableCounter>
}
 8001622:	46c0      	nop			@ (mov r8, r8)
 8001624:	46bd      	mov	sp, r7
 8001626:	b002      	add	sp, #8
 8001628:	bd80      	pop	{r7, pc}
 800162a:	46c0      	nop			@ (mov r8, r8)
 800162c:	20000000 	.word	0x20000000
 8001630:	20000850 	.word	0x20000850
 8001634:	20000854 	.word	0x20000854
 8001638:	20000858 	.word	0x20000858
 800163c:	2000085c 	.word	0x2000085c
 8001640:	20000008 	.word	0x20000008
 8001644:	20000010 	.word	0x20000010
 8001648:	20000018 	.word	0x20000018
 800164c:	50000800 	.word	0x50000800
 8001650:	40012c00 	.word	0x40012c00

08001654 <TimerRoutine>:
volatile uint8_t dataToPlay = 0;
volatile uint8_t dataQueue = 0;;


void TimerRoutine()
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
	TIM1 -> CCR4 = dataToPlay;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <TimerRoutine+0x4c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <TimerRoutine+0x50>)
 8001660:	641a      	str	r2, [r3, #64]	@ 0x40
	PWM_repetition++;
 8001662:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <TimerRoutine+0x54>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	3301      	adds	r3, #1
 800166a:	b2da      	uxtb	r2, r3
 800166c:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <TimerRoutine+0x54>)
 800166e:	701a      	strb	r2, [r3, #0]

	if(PWM_repetition >= REPETITIONS)
 8001670:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <TimerRoutine+0x54>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b03      	cmp	r3, #3
 8001678:	d90f      	bls.n	800169a <TimerRoutine+0x46>
	{
		dataToPlay = dataQueue;
 800167a:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <TimerRoutine+0x58>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	b2da      	uxtb	r2, r3
 8001680:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <TimerRoutine+0x4c>)
 8001682:	701a      	strb	r2, [r3, #0]
		PWM_repetition = 0;
 8001684:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <TimerRoutine+0x54>)
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
		sampleRequest_Flag = 1;
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <TimerRoutine+0x5c>)
 800168c:	2201      	movs	r2, #1
 800168e:	701a      	strb	r2, [r3, #0]
		currentAddr++;
 8001690:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <TimerRoutine+0x60>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <TimerRoutine+0x60>)
 8001698:	601a      	str	r2, [r3, #0]
	}
}
 800169a:	46c0      	nop			@ (mov r8, r8)
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	2000085e 	.word	0x2000085e
 80016a4:	40012c00 	.word	0x40012c00
 80016a8:	2000085d 	.word	0x2000085d
 80016ac:	2000085f 	.word	0x2000085f
 80016b0:	20000018 	.word	0x20000018
 80016b4:	20000850 	.word	0x20000850

080016b8 <selectFileToPlay>:

void selectFileToPlay(enum file fileToPlay)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	0002      	movs	r2, r0
 80016c0:	1dfb      	adds	r3, r7, #7
 80016c2:	701a      	strb	r2, [r3, #0]
	switch(fileToPlay)
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b03      	cmp	r3, #3
 80016ca:	d005      	beq.n	80016d8 <selectFileToPlay+0x20>
 80016cc:	dc1f      	bgt.n	800170e <selectFileToPlay+0x56>
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d019      	beq.n	8001706 <selectFileToPlay+0x4e>
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d009      	beq.n	80016ea <selectFileToPlay+0x32>
 80016d6:	e01a      	b.n	800170e <selectFileToPlay+0x56>
	{
		case SHOOT:
			if(filePlayed == SHOOT) break;
 80016d8:	4b13      	ldr	r3, [pc, #76]	@ (8001728 <selectFileToPlay+0x70>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b03      	cmp	r3, #3
 80016e0:	d01c      	beq.n	800171c <selectFileToPlay+0x64>
			PlayFile(SHOOT);
 80016e2:	2003      	movs	r0, #3
 80016e4:	f7ff ff48 	bl	8001578 <PlayFile>
			break;
 80016e8:	e019      	b.n	800171e <selectFileToPlay+0x66>
		case CLICK:
			if(filePlayed == SHOOT || filePlayed == CLICK) break;
 80016ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <selectFileToPlay+0x70>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b03      	cmp	r3, #3
 80016f2:	d014      	beq.n	800171e <selectFileToPlay+0x66>
 80016f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <selectFileToPlay+0x70>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d00f      	beq.n	800171e <selectFileToPlay+0x66>
			PlayFile(CLICK);
 80016fe:	2002      	movs	r0, #2
 8001700:	f7ff ff3a 	bl	8001578 <PlayFile>
			break;
 8001704:	e00b      	b.n	800171e <selectFileToPlay+0x66>
		case BOOT:
			PlayFile(BOOT);
 8001706:	2001      	movs	r0, #1
 8001708:	f7ff ff36 	bl	8001578 <PlayFile>
			break;
 800170c:	e007      	b.n	800171e <selectFileToPlay+0x66>
		default:
			//BLAD nie powinno tak byc
			while(1) LL_GPIO_SetOutputPin(LED_GPIO_Port, LED_Pin);
 800170e:	23a0      	movs	r3, #160	@ 0xa0
 8001710:	05db      	lsls	r3, r3, #23
 8001712:	2110      	movs	r1, #16
 8001714:	0018      	movs	r0, r3
 8001716:	f7ff fe85 	bl	8001424 <LL_GPIO_SetOutputPin>
 800171a:	e7f8      	b.n	800170e <selectFileToPlay+0x56>
			if(filePlayed == SHOOT) break;
 800171c:	46c0      	nop			@ (mov r8, r8)
			break;
	}
}
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b002      	add	sp, #8
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			@ (mov r8, r8)
 8001728:	2000085c 	.word	0x2000085c

0800172c <mainSM>:

void mainSM()
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	if(currentAddr >= BOOTAddr + BOOTLength)
 8001730:	4b27      	ldr	r3, [pc, #156]	@ (80017d0 <mainSM+0xa4>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a27      	ldr	r2, [pc, #156]	@ (80017d4 <mainSM+0xa8>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d918      	bls.n	800176c <mainSM+0x40>
	{
		goIdle();
 800173a:	f000 f857 	bl	80017ec <goIdle>

		LL_EXTI_ClearFallingFlag_0_31(LL_EXTI_LINE_8);
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	0018      	movs	r0, r3
 8001744:	f7ff fdde 	bl	8001304 <LL_EXTI_ClearFallingFlag_0_31>
		LL_EXTI_ClearFallingFlag_0_31(LL_EXTI_LINE_11);
 8001748:	2380      	movs	r3, #128	@ 0x80
 800174a:	011b      	lsls	r3, r3, #4
 800174c:	0018      	movs	r0, r3
 800174e:	f7ff fdd9 	bl	8001304 <LL_EXTI_ClearFallingFlag_0_31>

		LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_8);
 8001752:	2380      	movs	r3, #128	@ 0x80
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	0018      	movs	r0, r3
 8001758:	f7ff fdae 	bl	80012b8 <LL_EXTI_EnableIT_0_31>
		LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_11);
 800175c:	2380      	movs	r3, #128	@ 0x80
 800175e:	011b      	lsls	r3, r3, #4
 8001760:	0018      	movs	r0, r3
 8001762:	f7ff fda9 	bl	80012b8 <LL_EXTI_EnableIT_0_31>

		BlinkLED(3);
 8001766:	2003      	movs	r0, #3
 8001768:	f7ff fec6 	bl	80014f8 <BlinkLED>

	}
	if((currentAddr - currentFileAddr) >= currentFileLength)
 800176c:	4b18      	ldr	r3, [pc, #96]	@ (80017d0 <mainSM+0xa4>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <mainSM+0xac>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	1ad2      	subs	r2, r2, r3
 8001776:	4b19      	ldr	r3, [pc, #100]	@ (80017dc <mainSM+0xb0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	429a      	cmp	r2, r3
 800177c:	d30e      	bcc.n	800179c <mainSM+0x70>
	{
		goIdle();
 800177e:	f000 f835 	bl	80017ec <goIdle>
		if(!LL_GPIO_IsInputPinSet(Trigger_GPIO_Port, Trigger_Pin)) selectFileToPlay(SHOOT);
 8001782:	2380      	movs	r3, #128	@ 0x80
 8001784:	005a      	lsls	r2, r3, #1
 8001786:	23a0      	movs	r3, #160	@ 0xa0
 8001788:	05db      	lsls	r3, r3, #23
 800178a:	0011      	movs	r1, r2
 800178c:	0018      	movs	r0, r3
 800178e:	f7ff fe36 	bl	80013fe <LL_GPIO_IsInputPinSet>
 8001792:	1e03      	subs	r3, r0, #0
 8001794:	d102      	bne.n	800179c <mainSM+0x70>
 8001796:	2003      	movs	r0, #3
 8001798:	f7ff ff8e 	bl	80016b8 <selectFileToPlay>
	}

	if(sampleRequest_Flag == 1 && filePlayed != NONE)
 800179c:	4b10      	ldr	r3, [pc, #64]	@ (80017e0 <mainSM+0xb4>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d110      	bne.n	80017c8 <mainSM+0x9c>
 80017a6:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <mainSM+0xb8>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d00b      	beq.n	80017c8 <mainSM+0x9c>
	{
		dataQueue = Read_Byte(currentAddr);
 80017b0:	4b07      	ldr	r3, [pc, #28]	@ (80017d0 <mainSM+0xa4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	0018      	movs	r0, r3
 80017b6:	f7ff fba1 	bl	8000efc <Read_Byte>
 80017ba:	0003      	movs	r3, r0
 80017bc:	001a      	movs	r2, r3
 80017be:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <mainSM+0xbc>)
 80017c0:	701a      	strb	r2, [r3, #0]
		sampleRequest_Flag = 0;
 80017c2:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <mainSM+0xb4>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	701a      	strb	r2, [r3, #0]
	}
}
 80017c8:	46c0      	nop			@ (mov r8, r8)
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	46c0      	nop			@ (mov r8, r8)
 80017d0:	20000850 	.word	0x20000850
 80017d4:	00016de9 	.word	0x00016de9
 80017d8:	20000854 	.word	0x20000854
 80017dc:	20000858 	.word	0x20000858
 80017e0:	20000018 	.word	0x20000018
 80017e4:	2000085c 	.word	0x2000085c
 80017e8:	2000085f 	.word	0x2000085f

080017ec <goIdle>:



void goIdle()
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	LL_TIM_DisableCounter(TIM1);
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <goIdle+0x2c>)
 80017f2:	0018      	movs	r0, r3
 80017f4:	f7ff fdbc 	bl	8001370 <LL_TIM_DisableCounter>
	LL_GPIO_ResetOutputPin(NSD_GPIO_Port, NSD_Pin);
 80017f8:	2380      	movs	r3, #128	@ 0x80
 80017fa:	01db      	lsls	r3, r3, #7
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <goIdle+0x30>)
 80017fe:	0019      	movs	r1, r3
 8001800:	0010      	movs	r0, r2
 8001802:	f7ff fe1b 	bl	800143c <LL_GPIO_ResetOutputPin>
	currentAddr = 0;
 8001806:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <goIdle+0x34>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
	filePlayed = NONE;
 800180c:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <goIdle+0x38>)
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
}
 8001812:	46c0      	nop			@ (mov r8, r8)
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40012c00 	.word	0x40012c00
 800181c:	50000800 	.word	0x50000800
 8001820:	20000850 	.word	0x20000850
 8001824:	2000085c 	.word	0x2000085c

08001828 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800182c:	4b03      	ldr	r3, [pc, #12]	@ (800183c <SystemInit+0x14>)
 800182e:	2280      	movs	r2, #128	@ 0x80
 8001830:	0512      	lsls	r2, r2, #20
 8001832:	609a      	str	r2, [r3, #8]
#endif
}
 8001834:	46c0      	nop			@ (mov r8, r8)
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <__NVIC_EnableIRQ>:
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	0002      	movs	r2, r0
 8001848:	1dfb      	adds	r3, r7, #7
 800184a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800184c:	1dfb      	adds	r3, r7, #7
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b7f      	cmp	r3, #127	@ 0x7f
 8001852:	d809      	bhi.n	8001868 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001854:	1dfb      	adds	r3, r7, #7
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	001a      	movs	r2, r3
 800185a:	231f      	movs	r3, #31
 800185c:	401a      	ands	r2, r3
 800185e:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <__NVIC_EnableIRQ+0x30>)
 8001860:	2101      	movs	r1, #1
 8001862:	4091      	lsls	r1, r2
 8001864:	000a      	movs	r2, r1
 8001866:	601a      	str	r2, [r3, #0]
}
 8001868:	46c0      	nop			@ (mov r8, r8)
 800186a:	46bd      	mov	sp, r7
 800186c:	b002      	add	sp, #8
 800186e:	bd80      	pop	{r7, pc}
 8001870:	e000e100 	.word	0xe000e100

08001874 <__NVIC_SetPriority>:
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	0002      	movs	r2, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	1dfb      	adds	r3, r7, #7
 8001880:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001882:	1dfb      	adds	r3, r7, #7
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b7f      	cmp	r3, #127	@ 0x7f
 8001888:	d828      	bhi.n	80018dc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800188a:	4a2f      	ldr	r2, [pc, #188]	@ (8001948 <__NVIC_SetPriority+0xd4>)
 800188c:	1dfb      	adds	r3, r7, #7
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b25b      	sxtb	r3, r3
 8001892:	089b      	lsrs	r3, r3, #2
 8001894:	33c0      	adds	r3, #192	@ 0xc0
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	589b      	ldr	r3, [r3, r2]
 800189a:	1dfa      	adds	r2, r7, #7
 800189c:	7812      	ldrb	r2, [r2, #0]
 800189e:	0011      	movs	r1, r2
 80018a0:	2203      	movs	r2, #3
 80018a2:	400a      	ands	r2, r1
 80018a4:	00d2      	lsls	r2, r2, #3
 80018a6:	21ff      	movs	r1, #255	@ 0xff
 80018a8:	4091      	lsls	r1, r2
 80018aa:	000a      	movs	r2, r1
 80018ac:	43d2      	mvns	r2, r2
 80018ae:	401a      	ands	r2, r3
 80018b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	019b      	lsls	r3, r3, #6
 80018b6:	22ff      	movs	r2, #255	@ 0xff
 80018b8:	401a      	ands	r2, r3
 80018ba:	1dfb      	adds	r3, r7, #7
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	0018      	movs	r0, r3
 80018c0:	2303      	movs	r3, #3
 80018c2:	4003      	ands	r3, r0
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018c8:	481f      	ldr	r0, [pc, #124]	@ (8001948 <__NVIC_SetPriority+0xd4>)
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	089b      	lsrs	r3, r3, #2
 80018d2:	430a      	orrs	r2, r1
 80018d4:	33c0      	adds	r3, #192	@ 0xc0
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	501a      	str	r2, [r3, r0]
}
 80018da:	e031      	b.n	8001940 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018dc:	4a1b      	ldr	r2, [pc, #108]	@ (800194c <__NVIC_SetPriority+0xd8>)
 80018de:	1dfb      	adds	r3, r7, #7
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	0019      	movs	r1, r3
 80018e4:	230f      	movs	r3, #15
 80018e6:	400b      	ands	r3, r1
 80018e8:	3b08      	subs	r3, #8
 80018ea:	089b      	lsrs	r3, r3, #2
 80018ec:	3306      	adds	r3, #6
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	18d3      	adds	r3, r2, r3
 80018f2:	3304      	adds	r3, #4
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	1dfa      	adds	r2, r7, #7
 80018f8:	7812      	ldrb	r2, [r2, #0]
 80018fa:	0011      	movs	r1, r2
 80018fc:	2203      	movs	r2, #3
 80018fe:	400a      	ands	r2, r1
 8001900:	00d2      	lsls	r2, r2, #3
 8001902:	21ff      	movs	r1, #255	@ 0xff
 8001904:	4091      	lsls	r1, r2
 8001906:	000a      	movs	r2, r1
 8001908:	43d2      	mvns	r2, r2
 800190a:	401a      	ands	r2, r3
 800190c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	019b      	lsls	r3, r3, #6
 8001912:	22ff      	movs	r2, #255	@ 0xff
 8001914:	401a      	ands	r2, r3
 8001916:	1dfb      	adds	r3, r7, #7
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	0018      	movs	r0, r3
 800191c:	2303      	movs	r3, #3
 800191e:	4003      	ands	r3, r0
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001924:	4809      	ldr	r0, [pc, #36]	@ (800194c <__NVIC_SetPriority+0xd8>)
 8001926:	1dfb      	adds	r3, r7, #7
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	001c      	movs	r4, r3
 800192c:	230f      	movs	r3, #15
 800192e:	4023      	ands	r3, r4
 8001930:	3b08      	subs	r3, #8
 8001932:	089b      	lsrs	r3, r3, #2
 8001934:	430a      	orrs	r2, r1
 8001936:	3306      	adds	r3, #6
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	18c3      	adds	r3, r0, r3
 800193c:	3304      	adds	r3, #4
 800193e:	601a      	str	r2, [r3, #0]
}
 8001940:	46c0      	nop			@ (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b003      	add	sp, #12
 8001946:	bd90      	pop	{r4, r7, pc}
 8001948:	e000e100 	.word	0xe000e100
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <LL_APB1_GRP2_EnableClock>:
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8001958:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <LL_APB1_GRP2_EnableClock+0x28>)
 800195a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800195c:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <LL_APB1_GRP2_EnableClock+0x28>)
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	430a      	orrs	r2, r1
 8001962:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8001964:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <LL_APB1_GRP2_EnableClock+0x28>)
 8001966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	4013      	ands	r3, r2
 800196c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800196e:	68fb      	ldr	r3, [r7, #12]
}
 8001970:	46c0      	nop			@ (mov r8, r8)
 8001972:	46bd      	mov	sp, r7
 8001974:	b004      	add	sp, #16
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40021000 	.word	0x40021000

0800197c <LL_IOP_GRP1_EnableClock>:
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 8001984:	4b07      	ldr	r3, [pc, #28]	@ (80019a4 <LL_IOP_GRP1_EnableClock+0x28>)
 8001986:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <LL_IOP_GRP1_EnableClock+0x28>)
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	430a      	orrs	r2, r1
 800198e:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001990:	4b04      	ldr	r3, [pc, #16]	@ (80019a4 <LL_IOP_GRP1_EnableClock+0x28>)
 8001992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	4013      	ands	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800199a:	68fb      	ldr	r3, [r7, #12]
}
 800199c:	46c0      	nop			@ (mov r8, r8)
 800199e:	46bd      	mov	sp, r7
 80019a0:	b004      	add	sp, #16
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40021000 	.word	0x40021000

080019a8 <LL_TIM_DisableARRPreload>:
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	4393      	bics	r3, r2
 80019b8:	001a      	movs	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	601a      	str	r2, [r3, #0]
}
 80019be:	46c0      	nop			@ (mov r8, r8)
 80019c0:	46bd      	mov	sp, r7
 80019c2:	b002      	add	sp, #8
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <LL_TIM_OC_DisableFast>:
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d02c      	beq.n	8001a32 <LL_TIM_OC_DisableFast+0x6a>
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d027      	beq.n	8001a2e <LL_TIM_OC_DisableFast+0x66>
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	2b10      	cmp	r3, #16
 80019e2:	d022      	beq.n	8001a2a <LL_TIM_OC_DisableFast+0x62>
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	2b40      	cmp	r3, #64	@ 0x40
 80019e8:	d01d      	beq.n	8001a26 <LL_TIM_OC_DisableFast+0x5e>
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	2380      	movs	r3, #128	@ 0x80
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d016      	beq.n	8001a22 <LL_TIM_OC_DisableFast+0x5a>
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	2380      	movs	r3, #128	@ 0x80
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d00f      	beq.n	8001a1e <LL_TIM_OC_DisableFast+0x56>
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	015b      	lsls	r3, r3, #5
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d008      	beq.n	8001a1a <LL_TIM_OC_DisableFast+0x52>
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	2380      	movs	r3, #128	@ 0x80
 8001a0c:	025b      	lsls	r3, r3, #9
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d101      	bne.n	8001a16 <LL_TIM_OC_DisableFast+0x4e>
 8001a12:	2307      	movs	r3, #7
 8001a14:	e00e      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a16:	2308      	movs	r3, #8
 8001a18:	e00c      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a1a:	2306      	movs	r3, #6
 8001a1c:	e00a      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a1e:	2305      	movs	r3, #5
 8001a20:	e008      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a22:	2304      	movs	r3, #4
 8001a24:	e006      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a26:	2303      	movs	r3, #3
 8001a28:	e004      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	e002      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e000      	b.n	8001a34 <LL_TIM_OC_DisableFast+0x6c>
 8001a32:	2300      	movs	r3, #0
 8001a34:	200f      	movs	r0, #15
 8001a36:	183a      	adds	r2, r7, r0
 8001a38:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	3318      	adds	r3, #24
 8001a3e:	0019      	movs	r1, r3
 8001a40:	183b      	adds	r3, r7, r0
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	4a0a      	ldr	r2, [pc, #40]	@ (8001a70 <LL_TIM_OC_DisableFast+0xa8>)
 8001a46:	5cd3      	ldrb	r3, [r2, r3]
 8001a48:	18cb      	adds	r3, r1, r3
 8001a4a:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	183a      	adds	r2, r7, r0
 8001a52:	7812      	ldrb	r2, [r2, #0]
 8001a54:	4907      	ldr	r1, [pc, #28]	@ (8001a74 <LL_TIM_OC_DisableFast+0xac>)
 8001a56:	5c8a      	ldrb	r2, [r1, r2]
 8001a58:	0011      	movs	r1, r2
 8001a5a:	2204      	movs	r2, #4
 8001a5c:	408a      	lsls	r2, r1
 8001a5e:	43d2      	mvns	r2, r2
 8001a60:	401a      	ands	r2, r3
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	601a      	str	r2, [r3, #0]
}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b004      	add	sp, #16
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	08002d94 	.word	0x08002d94
 8001a74:	08002da0 	.word	0x08002da0

08001a78 <LL_TIM_OC_EnablePreload>:
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d02c      	beq.n	8001ae2 <LL_TIM_OC_EnablePreload+0x6a>
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	d027      	beq.n	8001ade <LL_TIM_OC_EnablePreload+0x66>
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	2b10      	cmp	r3, #16
 8001a92:	d022      	beq.n	8001ada <LL_TIM_OC_EnablePreload+0x62>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	2b40      	cmp	r3, #64	@ 0x40
 8001a98:	d01d      	beq.n	8001ad6 <LL_TIM_OC_EnablePreload+0x5e>
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d016      	beq.n	8001ad2 <LL_TIM_OC_EnablePreload+0x5a>
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	2380      	movs	r3, #128	@ 0x80
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d00f      	beq.n	8001ace <LL_TIM_OC_EnablePreload+0x56>
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	015b      	lsls	r3, r3, #5
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d008      	beq.n	8001aca <LL_TIM_OC_EnablePreload+0x52>
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	2380      	movs	r3, #128	@ 0x80
 8001abc:	025b      	lsls	r3, r3, #9
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d101      	bne.n	8001ac6 <LL_TIM_OC_EnablePreload+0x4e>
 8001ac2:	2307      	movs	r3, #7
 8001ac4:	e00e      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001ac6:	2308      	movs	r3, #8
 8001ac8:	e00c      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001aca:	2306      	movs	r3, #6
 8001acc:	e00a      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001ace:	2305      	movs	r3, #5
 8001ad0:	e008      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	e006      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e004      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001ada:	2302      	movs	r3, #2
 8001adc:	e002      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <LL_TIM_OC_EnablePreload+0x6c>
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	200f      	movs	r0, #15
 8001ae6:	183a      	adds	r2, r7, r0
 8001ae8:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3318      	adds	r3, #24
 8001aee:	0019      	movs	r1, r3
 8001af0:	183b      	adds	r3, r7, r0
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	4a09      	ldr	r2, [pc, #36]	@ (8001b1c <LL_TIM_OC_EnablePreload+0xa4>)
 8001af6:	5cd3      	ldrb	r3, [r2, r3]
 8001af8:	18cb      	adds	r3, r1, r3
 8001afa:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	183b      	adds	r3, r7, r0
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4906      	ldr	r1, [pc, #24]	@ (8001b20 <LL_TIM_OC_EnablePreload+0xa8>)
 8001b06:	5ccb      	ldrb	r3, [r1, r3]
 8001b08:	0019      	movs	r1, r3
 8001b0a:	2308      	movs	r3, #8
 8001b0c:	408b      	lsls	r3, r1
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	601a      	str	r2, [r3, #0]
}
 8001b14:	46c0      	nop			@ (mov r8, r8)
 8001b16:	46bd      	mov	sp, r7
 8001b18:	b004      	add	sp, #16
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	08002d94 	.word	0x08002d94
 8001b20:	08002da0 	.word	0x08002da0

08001b24 <LL_TIM_SetClockSource>:
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	4a05      	ldr	r2, [pc, #20]	@ (8001b48 <LL_TIM_SetClockSource+0x24>)
 8001b34:	401a      	ands	r2, r3
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
}
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	46bd      	mov	sp, r7
 8001b42:	b002      	add	sp, #8
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	fffebff8 	.word	0xfffebff8

08001b4c <LL_TIM_SetTriggerOutput>:
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2270      	movs	r2, #112	@ 0x70
 8001b5c:	4393      	bics	r3, r2
 8001b5e:	001a      	movs	r2, r3
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	605a      	str	r2, [r3, #4]
}
 8001b68:	46c0      	nop			@ (mov r8, r8)
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	b002      	add	sp, #8
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <LL_TIM_SetTriggerOutput2>:
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	4a05      	ldr	r2, [pc, #20]	@ (8001b94 <LL_TIM_SetTriggerOutput2+0x24>)
 8001b80:	401a      	ands	r2, r3
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	431a      	orrs	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	605a      	str	r2, [r3, #4]
}
 8001b8a:	46c0      	nop			@ (mov r8, r8)
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b002      	add	sp, #8
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	ff0fffff 	.word	0xff0fffff

08001b98 <LL_TIM_DisableMasterSlaveMode>:
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2280      	movs	r2, #128	@ 0x80
 8001ba6:	4393      	bics	r3, r2
 8001ba8:	001a      	movs	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	609a      	str	r2, [r3, #8]
}
 8001bae:	46c0      	nop			@ (mov r8, r8)
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	b002      	add	sp, #8
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bba:	b0a1      	sub	sp, #132	@ 0x84
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001bbe:	266c      	movs	r6, #108	@ 0x6c
 8001bc0:	19bb      	adds	r3, r7, r6
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	2314      	movs	r3, #20
 8001bc6:	001a      	movs	r2, r3
 8001bc8:	2100      	movs	r1, #0
 8001bca:	f001 f8ab 	bl	8002d24 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001bce:	254c      	movs	r5, #76	@ 0x4c
 8001bd0:	197b      	adds	r3, r7, r5
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	2320      	movs	r3, #32
 8001bd6:	001a      	movs	r2, r3
 8001bd8:	2100      	movs	r1, #0
 8001bda:	f001 f8a3 	bl	8002d24 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8001bde:	241c      	movs	r4, #28
 8001be0:	193b      	adds	r3, r7, r4
 8001be2:	0018      	movs	r0, r3
 8001be4:	2330      	movs	r3, #48	@ 0x30
 8001be6:	001a      	movs	r2, r3
 8001be8:	2100      	movs	r1, #0
 8001bea:	f001 f89b 	bl	8002d24 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	2318      	movs	r3, #24
 8001bf4:	001a      	movs	r2, r3
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	f001 f894 	bl	8002d24 <memset>
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	011b      	lsls	r3, r3, #4
 8001c00:	0018      	movs	r0, r3
 8001c02:	f7ff fea5 	bl	8001950 <LL_APB1_GRP2_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 3);
 8001c06:	2103      	movs	r1, #3
 8001c08:	200d      	movs	r0, #13
 8001c0a:	f7ff fe33 	bl	8001874 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001c0e:	200d      	movs	r0, #13
 8001c10:	f7ff fe16 	bl	8001840 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM1_CC_IRQn, 3);
 8001c14:	2103      	movs	r1, #3
 8001c16:	200e      	movs	r0, #14
 8001c18:	f7ff fe2c 	bl	8001874 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001c1c:	200e      	movs	r0, #14
 8001c1e:	f7ff fe0f 	bl	8001840 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001c22:	19bb      	adds	r3, r7, r6
 8001c24:	2200      	movs	r2, #0
 8001c26:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001c28:	0031      	movs	r1, r6
 8001c2a:	187b      	adds	r3, r7, r1
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 256-LL_TIM_IC_FILTER_FDIV1_N2;
 8001c30:	187b      	adds	r3, r7, r1
 8001c32:	4a50      	ldr	r2, [pc, #320]	@ (8001d74 <MX_TIM1_Init+0x1bc>)
 8001c34:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001c36:	187b      	adds	r3, r7, r1
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8001c3c:	187b      	adds	r3, r7, r1
 8001c3e:	2200      	movs	r2, #0
 8001c40:	611a      	str	r2, [r3, #16]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8001c42:	187b      	adds	r3, r7, r1
 8001c44:	4a4c      	ldr	r2, [pc, #304]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001c46:	0019      	movs	r1, r3
 8001c48:	0010      	movs	r0, r2
 8001c4a:	f000 fc0d 	bl	8002468 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8001c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001c50:	0018      	movs	r0, r3
 8001c52:	f7ff fea9 	bl	80019a8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001c56:	4b48      	ldr	r3, [pc, #288]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001c58:	2100      	movs	r1, #0
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f7ff ff62 	bl	8001b24 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH4);
 8001c60:	2380      	movs	r3, #128	@ 0x80
 8001c62:	015b      	lsls	r3, r3, #5
 8001c64:	4a44      	ldr	r2, [pc, #272]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001c66:	0019      	movs	r1, r3
 8001c68:	0010      	movs	r0, r2
 8001c6a:	f7ff ff05 	bl	8001a78 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001c6e:	0029      	movs	r1, r5
 8001c70:	187b      	adds	r3, r7, r1
 8001c72:	2260      	movs	r2, #96	@ 0x60
 8001c74:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001c76:	187b      	adds	r3, r7, r1
 8001c78:	2200      	movs	r2, #0
 8001c7a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001c7c:	187b      	adds	r3, r7, r1
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.CompareValue = 0;
 8001c82:	187b      	adds	r3, r7, r1
 8001c84:	2200      	movs	r2, #0
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001c88:	187b      	adds	r3, r7, r1
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	611a      	str	r2, [r3, #16]
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_HIGH;
 8001c8e:	187b      	adds	r3, r7, r1
 8001c90:	2280      	movs	r2, #128	@ 0x80
 8001c92:	0052      	lsls	r2, r2, #1
 8001c94:	619a      	str	r2, [r3, #24]
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001c96:	187b      	adds	r3, r7, r1
 8001c98:	2200      	movs	r2, #0
 8001c9a:	61da      	str	r2, [r3, #28]
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8001c9c:	187a      	adds	r2, r7, r1
 8001c9e:	2380      	movs	r3, #128	@ 0x80
 8001ca0:	015b      	lsls	r3, r3, #5
 8001ca2:	4835      	ldr	r0, [pc, #212]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001ca4:	0019      	movs	r1, r3
 8001ca6:	f000 fc4d 	bl	8002544 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 8001caa:	2380      	movs	r3, #128	@ 0x80
 8001cac:	015b      	lsls	r3, r3, #5
 8001cae:	4a32      	ldr	r2, [pc, #200]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001cb0:	0019      	movs	r1, r3
 8001cb2:	0010      	movs	r0, r2
 8001cb4:	f7ff fe88 	bl	80019c8 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8001cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001cba:	2100      	movs	r1, #0
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f7ff ff45 	bl	8001b4c <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8001cc2:	4b2d      	ldr	r3, [pc, #180]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f7ff ff52 	bl	8001b70 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8001ccc:	4b2a      	ldr	r3, [pc, #168]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f7ff ff62 	bl	8001b98 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8001cd4:	0021      	movs	r1, r4
 8001cd6:	187b      	adds	r3, r7, r1
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8001cdc:	187b      	adds	r3, r7, r1
 8001cde:	2200      	movs	r2, #0
 8001ce0:	605a      	str	r2, [r3, #4]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8001ce2:	187b      	adds	r3, r7, r1
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	609a      	str	r2, [r3, #8]
  TIM_BDTRInitStruct.DeadTime = 0;
 8001ce8:	187b      	adds	r3, r7, r1
 8001cea:	2200      	movs	r2, #0
 8001cec:	731a      	strb	r2, [r3, #12]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8001cee:	187b      	adds	r3, r7, r1
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	81da      	strh	r2, [r3, #14]
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8001cf4:	187b      	adds	r3, r7, r1
 8001cf6:	2280      	movs	r2, #128	@ 0x80
 8001cf8:	0192      	lsls	r2, r2, #6
 8001cfa:	611a      	str	r2, [r3, #16]
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8001cfc:	187b      	adds	r3, r7, r1
 8001cfe:	2200      	movs	r2, #0
 8001d00:	615a      	str	r2, [r3, #20]
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8001d02:	187b      	adds	r3, r7, r1
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8001d08:	187b      	adds	r3, r7, r1
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	61da      	str	r2, [r3, #28]
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8001d0e:	187b      	adds	r3, r7, r1
 8001d10:	2280      	movs	r2, #128	@ 0x80
 8001d12:	0492      	lsls	r2, r2, #18
 8001d14:	621a      	str	r2, [r3, #32]
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8001d16:	187b      	adds	r3, r7, r1
 8001d18:	2200      	movs	r2, #0
 8001d1a:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8001d1c:	187b      	adds	r3, r7, r1
 8001d1e:	2200      	movs	r2, #0
 8001d20:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8001d22:	187b      	adds	r3, r7, r1
 8001d24:	2200      	movs	r2, #0
 8001d26:	62da      	str	r2, [r3, #44]	@ 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8001d28:	187b      	adds	r3, r7, r1
 8001d2a:	4a13      	ldr	r2, [pc, #76]	@ (8001d78 <MX_TIM1_Init+0x1c0>)
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	0010      	movs	r0, r2
 8001d30:	f000 fc8c 	bl	800264c <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8001d34:	2002      	movs	r0, #2
 8001d36:	f7ff fe21 	bl	800197c <LL_IOP_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PB7     ------> TIM1_CH4
    */
  GPIO_InitStruct.Pin = PWM1_Pin;
 8001d3a:	1d3b      	adds	r3, r7, #4
 8001d3c:	2280      	movs	r2, #128	@ 0x80
 8001d3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d40:	1d3b      	adds	r3, r7, #4
 8001d42:	2202      	movs	r2, #2
 8001d44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d52:	1d3b      	adds	r3, r7, #4
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001d58:	1d3b      	adds	r3, r7, #4
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 8001d5e:	1d3b      	adds	r3, r7, #4
 8001d60:	4a06      	ldr	r2, [pc, #24]	@ (8001d7c <MX_TIM1_Init+0x1c4>)
 8001d62:	0019      	movs	r1, r3
 8001d64:	0010      	movs	r0, r2
 8001d66:	f000 fa05 	bl	8002174 <LL_GPIO_Init>

}
 8001d6a:	46c0      	nop			@ (mov r8, r8)
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b021      	add	sp, #132	@ 0x84
 8001d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d72:	46c0      	nop			@ (mov r8, r8)
 8001d74:	fff00100 	.word	0xfff00100
 8001d78:	40012c00 	.word	0x40012c00
 8001d7c:	50000400 	.word	0x50000400

08001d80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d80:	480d      	ldr	r0, [pc, #52]	@ (8001db8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d84:	f7ff fd50 	bl	8001828 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d88:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d8a:	e003      	b.n	8001d94 <LoopCopyDataInit>

08001d8c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dbc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001d8e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d90:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d92:	3104      	adds	r1, #4

08001d94 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d94:	480a      	ldr	r0, [pc, #40]	@ (8001dc0 <LoopForever+0xa>)
  ldr r3, =_edata
 8001d96:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <LoopForever+0xe>)
  adds r2, r0, r1
 8001d98:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d9a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d9c:	d3f6      	bcc.n	8001d8c <CopyDataInit>
  ldr r2, =_sbss
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <LoopForever+0x12>)
  b LoopFillZerobss
 8001da0:	e002      	b.n	8001da8 <LoopFillZerobss>

08001da2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  str  r3, [r2]
 8001da4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da6:	3204      	adds	r2, #4

08001da8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001da8:	4b08      	ldr	r3, [pc, #32]	@ (8001dcc <LoopForever+0x16>)
  cmp r2, r3
 8001daa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001dac:	d3f9      	bcc.n	8001da2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001dae:	f000 ffc1 	bl	8002d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001db2:	f7fe fdbb 	bl	800092c <main>

08001db6 <LoopForever>:

LoopForever:
    b LoopForever
 8001db6:	e7fe      	b.n	8001db6 <LoopForever>
  ldr   r0, =_estack
 8001db8:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8001dbc:	08002db4 	.word	0x08002db4
  ldr r0, =_sdata
 8001dc0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001dc4:	20000020 	.word	0x20000020
  ldr r2, =_sbss
 8001dc8:	20000020 	.word	0x20000020
  ldr r3, = _ebss
 8001dcc:	20000860 	.word	0x20000860

08001dd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dd0:	e7fe      	b.n	8001dd0 <ADC1_IRQHandler>
	...

08001dd4 <LL_EXTI_EnableIT_0_31>:
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001ddc:	4a05      	ldr	r2, [pc, #20]	@ (8001df4 <LL_EXTI_EnableIT_0_31+0x20>)
 8001dde:	2380      	movs	r3, #128	@ 0x80
 8001de0:	58d2      	ldr	r2, [r2, r3]
 8001de2:	4904      	ldr	r1, [pc, #16]	@ (8001df4 <LL_EXTI_EnableIT_0_31+0x20>)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	2280      	movs	r2, #128	@ 0x80
 8001dea:	508b      	str	r3, [r1, r2]
}
 8001dec:	46c0      	nop			@ (mov r8, r8)
 8001dee:	46bd      	mov	sp, r7
 8001df0:	b002      	add	sp, #8
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40021800 	.word	0x40021800

08001df8 <LL_EXTI_DisableIT_0_31>:
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001e00:	4a06      	ldr	r2, [pc, #24]	@ (8001e1c <LL_EXTI_DisableIT_0_31+0x24>)
 8001e02:	2380      	movs	r3, #128	@ 0x80
 8001e04:	58d3      	ldr	r3, [r2, r3]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	43d2      	mvns	r2, r2
 8001e0a:	4904      	ldr	r1, [pc, #16]	@ (8001e1c <LL_EXTI_DisableIT_0_31+0x24>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2280      	movs	r2, #128	@ 0x80
 8001e10:	508b      	str	r3, [r1, r2]
}
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b002      	add	sp, #8
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			@ (mov r8, r8)
 8001e1c:	40021800 	.word	0x40021800

08001e20 <LL_EXTI_EnableEvent_0_31>:
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001e28:	4a05      	ldr	r2, [pc, #20]	@ (8001e40 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001e2a:	2384      	movs	r3, #132	@ 0x84
 8001e2c:	58d2      	ldr	r2, [r2, r3]
 8001e2e:	4904      	ldr	r1, [pc, #16]	@ (8001e40 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	2284      	movs	r2, #132	@ 0x84
 8001e36:	508b      	str	r3, [r1, r2]
}
 8001e38:	46c0      	nop			@ (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b002      	add	sp, #8
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021800 	.word	0x40021800

08001e44 <LL_EXTI_DisableEvent_0_31>:
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001e4c:	4a06      	ldr	r2, [pc, #24]	@ (8001e68 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001e4e:	2384      	movs	r3, #132	@ 0x84
 8001e50:	58d3      	ldr	r3, [r2, r3]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	43d2      	mvns	r2, r2
 8001e56:	4904      	ldr	r1, [pc, #16]	@ (8001e68 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001e58:	4013      	ands	r3, r2
 8001e5a:	2284      	movs	r2, #132	@ 0x84
 8001e5c:	508b      	str	r3, [r1, r2]
}
 8001e5e:	46c0      	nop			@ (mov r8, r8)
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b002      	add	sp, #8
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			@ (mov r8, r8)
 8001e68:	40021800 	.word	0x40021800

08001e6c <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001e74:	4b04      	ldr	r3, [pc, #16]	@ (8001e88 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001e76:	6819      	ldr	r1, [r3, #0]
 8001e78:	4b03      	ldr	r3, [pc, #12]	@ (8001e88 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]
}
 8001e80:	46c0      	nop			@ (mov r8, r8)
 8001e82:	46bd      	mov	sp, r7
 8001e84:	b002      	add	sp, #8
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40021800 	.word	0x40021800

08001e8c <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001e94:	4b05      	ldr	r3, [pc, #20]	@ (8001eac <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	43d9      	mvns	r1, r3
 8001e9c:	4b03      	ldr	r3, [pc, #12]	@ (8001eac <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001e9e:	400a      	ands	r2, r1
 8001ea0:	601a      	str	r2, [r3, #0]
}
 8001ea2:	46c0      	nop			@ (mov r8, r8)
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b002      	add	sp, #8
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	46c0      	nop			@ (mov r8, r8)
 8001eac:	40021800 	.word	0x40021800

08001eb0 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001eb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8001eba:	6859      	ldr	r1, [r3, #4]
 8001ebc:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	605a      	str	r2, [r3, #4]
}
 8001ec4:	46c0      	nop			@ (mov r8, r8)
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b002      	add	sp, #8
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40021800 	.word	0x40021800

08001ed0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001ed8:	4b05      	ldr	r3, [pc, #20]	@ (8001ef0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	43d9      	mvns	r1, r3
 8001ee0:	4b03      	ldr	r3, [pc, #12]	@ (8001ef0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001ee2:	400a      	ands	r2, r1
 8001ee4:	605a      	str	r2, [r3, #4]
}
 8001ee6:	46c0      	nop			@ (mov r8, r8)
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	b002      	add	sp, #8
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	46c0      	nop			@ (mov r8, r8)
 8001ef0:	40021800 	.word	0x40021800

08001ef4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001efc:	230f      	movs	r3, #15
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]
#endif /* EXTI_IMR2_IM36 */
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	791b      	ldrb	r3, [r3, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d100      	bne.n	8001f0e <LL_EXTI_Init+0x1a>
 8001f0c:	e068      	b.n	8001fe0 <LL_EXTI_Init+0xec>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d100      	bne.n	8001f18 <LL_EXTI_Init+0x24>
 8001f16:	e06d      	b.n	8001ff4 <LL_EXTI_Init+0x100>
    {
      switch (EXTI_InitStruct->Mode)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	795b      	ldrb	r3, [r3, #5]
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d01b      	beq.n	8001f58 <LL_EXTI_Init+0x64>
 8001f20:	dc25      	bgt.n	8001f6e <LL_EXTI_Init+0x7a>
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d002      	beq.n	8001f2c <LL_EXTI_Init+0x38>
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d00b      	beq.n	8001f42 <LL_EXTI_Init+0x4e>
 8001f2a:	e020      	b.n	8001f6e <LL_EXTI_Init+0x7a>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	0018      	movs	r0, r3
 8001f32:	f7ff ff87 	bl	8001e44 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f7ff ff4a 	bl	8001dd4 <LL_EXTI_EnableIT_0_31>
          break;
 8001f40:	e01a      	b.n	8001f78 <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	0018      	movs	r0, r3
 8001f48:	f7ff ff56 	bl	8001df8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	0018      	movs	r0, r3
 8001f52:	f7ff ff65 	bl	8001e20 <LL_EXTI_EnableEvent_0_31>
          break;
 8001f56:	e00f      	b.n	8001f78 <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	f7ff ff39 	bl	8001dd4 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7ff ff5a 	bl	8001e20 <LL_EXTI_EnableEvent_0_31>
          break;
 8001f6c:	e004      	b.n	8001f78 <LL_EXTI_Init+0x84>
        default:
          status = ERROR;
 8001f6e:	230f      	movs	r3, #15
 8001f70:	18fb      	adds	r3, r7, r3
 8001f72:	2201      	movs	r2, #1
 8001f74:	701a      	strb	r2, [r3, #0]
          break;
 8001f76:	46c0      	nop			@ (mov r8, r8)
      }

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	799b      	ldrb	r3, [r3, #6]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d039      	beq.n	8001ff4 <LL_EXTI_Init+0x100>
      {
        switch (EXTI_InitStruct->Trigger)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	799b      	ldrb	r3, [r3, #6]
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d01b      	beq.n	8001fc0 <LL_EXTI_Init+0xcc>
 8001f88:	dc25      	bgt.n	8001fd6 <LL_EXTI_Init+0xe2>
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d002      	beq.n	8001f94 <LL_EXTI_Init+0xa0>
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d00b      	beq.n	8001faa <LL_EXTI_Init+0xb6>
 8001f92:	e020      	b.n	8001fd6 <LL_EXTI_Init+0xe2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f7ff ff99 	bl	8001ed0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	f7ff ff62 	bl	8001e6c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001fa8:	e024      	b.n	8001ff4 <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f7ff ff6c 	bl	8001e8c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f7ff ff79 	bl	8001eb0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001fbe:	e019      	b.n	8001ff4 <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f7ff ff51 	bl	8001e6c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f7ff ff6e 	bl	8001eb0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001fd4:	e00e      	b.n	8001ff4 <LL_EXTI_Init+0x100>
          default:
            status = ERROR;
 8001fd6:	230f      	movs	r3, #15
 8001fd8:	18fb      	adds	r3, r7, r3
 8001fda:	2201      	movs	r2, #1
 8001fdc:	701a      	strb	r2, [r3, #0]
            break;
 8001fde:	e009      	b.n	8001ff4 <LL_EXTI_Init+0x100>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f7ff ff07 	bl	8001df8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f7ff ff28 	bl	8001e44 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
#endif /* EXTI_IMR2_IM36 */
  }
  return status;
 8001ff4:	230f      	movs	r3, #15
 8001ff6:	18fb      	adds	r3, r7, r3
 8001ff8:	781b      	ldrb	r3, [r3, #0]
}
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	b004      	add	sp, #16
 8002000:	bd80      	pop	{r7, pc}

08002002 <LL_GPIO_SetPinMode>:
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6819      	ldr	r1, [r3, #0]
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	435b      	muls	r3, r3
 8002016:	001a      	movs	r2, r3
 8002018:	0013      	movs	r3, r2
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	189b      	adds	r3, r3, r2
 800201e:	43db      	mvns	r3, r3
 8002020:	400b      	ands	r3, r1
 8002022:	001a      	movs	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	435b      	muls	r3, r3
 8002028:	6879      	ldr	r1, [r7, #4]
 800202a:	434b      	muls	r3, r1
 800202c:	431a      	orrs	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	601a      	str	r2, [r3, #0]
}
 8002032:	46c0      	nop			@ (mov r8, r8)
 8002034:	46bd      	mov	sp, r7
 8002036:	b004      	add	sp, #16
 8002038:	bd80      	pop	{r7, pc}

0800203a <LL_GPIO_SetPinOutputType>:
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b084      	sub	sp, #16
 800203e:	af00      	add	r7, sp, #0
 8002040:	60f8      	str	r0, [r7, #12]
 8002042:	60b9      	str	r1, [r7, #8]
 8002044:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	43d2      	mvns	r2, r2
 800204e:	401a      	ands	r2, r3
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	434b      	muls	r3, r1
 8002056:	431a      	orrs	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	605a      	str	r2, [r3, #4]
}
 800205c:	46c0      	nop			@ (mov r8, r8)
 800205e:	46bd      	mov	sp, r7
 8002060:	b004      	add	sp, #16
 8002062:	bd80      	pop	{r7, pc}

08002064 <LL_GPIO_SetPinSpeed>:
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6899      	ldr	r1, [r3, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	435b      	muls	r3, r3
 8002078:	001a      	movs	r2, r3
 800207a:	0013      	movs	r3, r2
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	189b      	adds	r3, r3, r2
 8002080:	43db      	mvns	r3, r3
 8002082:	400b      	ands	r3, r1
 8002084:	001a      	movs	r2, r3
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	435b      	muls	r3, r3
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	434b      	muls	r3, r1
 800208e:	431a      	orrs	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	609a      	str	r2, [r3, #8]
}
 8002094:	46c0      	nop			@ (mov r8, r8)
 8002096:	46bd      	mov	sp, r7
 8002098:	b004      	add	sp, #16
 800209a:	bd80      	pop	{r7, pc}

0800209c <LL_GPIO_SetPinPull>:
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	68d9      	ldr	r1, [r3, #12]
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	435b      	muls	r3, r3
 80020b0:	001a      	movs	r2, r3
 80020b2:	0013      	movs	r3, r2
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	189b      	adds	r3, r3, r2
 80020b8:	43db      	mvns	r3, r3
 80020ba:	400b      	ands	r3, r1
 80020bc:	001a      	movs	r2, r3
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	435b      	muls	r3, r3
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	434b      	muls	r3, r1
 80020c6:	431a      	orrs	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	60da      	str	r2, [r3, #12]
}
 80020cc:	46c0      	nop			@ (mov r8, r8)
 80020ce:	46bd      	mov	sp, r7
 80020d0:	b004      	add	sp, #16
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <LL_GPIO_SetAFPin_0_7>:
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6a19      	ldr	r1, [r3, #32]
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	435b      	muls	r3, r3
 80020e8:	68ba      	ldr	r2, [r7, #8]
 80020ea:	4353      	muls	r3, r2
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	435a      	muls	r2, r3
 80020f0:	0013      	movs	r3, r2
 80020f2:	011b      	lsls	r3, r3, #4
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	43db      	mvns	r3, r3
 80020f8:	400b      	ands	r3, r1
 80020fa:	001a      	movs	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	435b      	muls	r3, r3
 8002100:	68b9      	ldr	r1, [r7, #8]
 8002102:	434b      	muls	r3, r1
 8002104:	68b9      	ldr	r1, [r7, #8]
 8002106:	434b      	muls	r3, r1
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	434b      	muls	r3, r1
 800210c:	431a      	orrs	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	621a      	str	r2, [r3, #32]
}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	46bd      	mov	sp, r7
 8002116:	b004      	add	sp, #16
 8002118:	bd80      	pop	{r7, pc}

0800211a <LL_GPIO_SetAFPin_8_15>:
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b084      	sub	sp, #16
 800211e:	af00      	add	r7, sp, #0
 8002120:	60f8      	str	r0, [r7, #12]
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	0a1b      	lsrs	r3, r3, #8
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	0a12      	lsrs	r2, r2, #8
 8002132:	4353      	muls	r3, r2
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	0a12      	lsrs	r2, r2, #8
 8002138:	4353      	muls	r3, r2
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	0a12      	lsrs	r2, r2, #8
 800213e:	435a      	muls	r2, r3
 8002140:	0013      	movs	r3, r2
 8002142:	011b      	lsls	r3, r3, #4
 8002144:	1a9b      	subs	r3, r3, r2
 8002146:	43db      	mvns	r3, r3
 8002148:	400b      	ands	r3, r1
 800214a:	001a      	movs	r2, r3
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	0a1b      	lsrs	r3, r3, #8
 8002150:	68b9      	ldr	r1, [r7, #8]
 8002152:	0a09      	lsrs	r1, r1, #8
 8002154:	434b      	muls	r3, r1
 8002156:	68b9      	ldr	r1, [r7, #8]
 8002158:	0a09      	lsrs	r1, r1, #8
 800215a:	434b      	muls	r3, r1
 800215c:	68b9      	ldr	r1, [r7, #8]
 800215e:	0a09      	lsrs	r1, r1, #8
 8002160:	434b      	muls	r3, r1
 8002162:	6879      	ldr	r1, [r7, #4]
 8002164:	434b      	muls	r3, r1
 8002166:	431a      	orrs	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800216c:	46c0      	nop			@ (mov r8, r8)
 800216e:	46bd      	mov	sp, r7
 8002170:	b004      	add	sp, #16
 8002172:	bd80      	pop	{r7, pc}

08002174 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002182:	e047      	b.n	8002214 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2101      	movs	r1, #1
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	4091      	lsls	r1, r2
 800218e:	000a      	movs	r2, r1
 8002190:	4013      	ands	r3, r2
 8002192:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d039      	beq.n	800220e <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d003      	beq.n	80021aa <LL_GPIO_Init+0x36>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d10d      	bne.n	80021c6 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	68b9      	ldr	r1, [r7, #8]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	0018      	movs	r0, r3
 80021b4:	f7ff ff56 	bl	8002064 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	68b9      	ldr	r1, [r7, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	0018      	movs	r0, r3
 80021c2:	f7ff ff3a 	bl	800203a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	691a      	ldr	r2, [r3, #16]
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7ff ff64 	bl	800209c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d111      	bne.n	8002200 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	2bff      	cmp	r3, #255	@ 0xff
 80021e0:	d807      	bhi.n	80021f2 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	68b9      	ldr	r1, [r7, #8]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	0018      	movs	r0, r3
 80021ec:	f7ff ff72 	bl	80020d4 <LL_GPIO_SetAFPin_0_7>
 80021f0:	e006      	b.n	8002200 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	695a      	ldr	r2, [r3, #20]
 80021f6:	68b9      	ldr	r1, [r7, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f7ff ff8d 	bl	800211a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	68b9      	ldr	r1, [r7, #8]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	0018      	movs	r0, r3
 800220a:	f7ff fefa 	bl	8002002 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	3301      	adds	r3, #1
 8002212:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	40da      	lsrs	r2, r3
 800221c:	1e13      	subs	r3, r2, #0
 800221e:	d1b1      	bne.n	8002184 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8002220:	2300      	movs	r3, #0
}
 8002222:	0018      	movs	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	b004      	add	sp, #16
 8002228:	bd80      	pop	{r7, pc}

0800222a <LL_SPI_IsEnabled>:
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2240      	movs	r2, #64	@ 0x40
 8002238:	4013      	ands	r3, r2
 800223a:	2b40      	cmp	r3, #64	@ 0x40
 800223c:	d101      	bne.n	8002242 <LL_SPI_IsEnabled+0x18>
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <LL_SPI_IsEnabled+0x1a>
 8002242:	2300      	movs	r3, #0
}
 8002244:	0018      	movs	r0, r3
 8002246:	46bd      	mov	sp, r7
 8002248:	b002      	add	sp, #8
 800224a:	bd80      	pop	{r7, pc}

0800224c <LL_SPI_SetRxFIFOThreshold>:
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	4a05      	ldr	r2, [pc, #20]	@ (8002270 <LL_SPI_SetRxFIFOThreshold+0x24>)
 800225c:	401a      	ands	r2, r3
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	431a      	orrs	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	605a      	str	r2, [r3, #4]
}
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	46bd      	mov	sp, r7
 800226a:	b002      	add	sp, #8
 800226c:	bd80      	pop	{r7, pc}
 800226e:	46c0      	nop			@ (mov r8, r8)
 8002270:	ffffefff 	.word	0xffffefff

08002274 <LL_SPI_SetCRCPolynomial>:
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	b29b      	uxth	r3, r3
 8002282:	001a      	movs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	611a      	str	r2, [r3, #16]
}
 8002288:	46c0      	nop			@ (mov r8, r8)
 800228a:	46bd      	mov	sp, r7
 800228c:	b002      	add	sp, #8
 800228e:	bd80      	pop	{r7, pc}

08002290 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800229a:	230f      	movs	r3, #15
 800229c:	18fb      	adds	r3, r7, r3
 800229e:	2201      	movs	r2, #1
 80022a0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	0018      	movs	r0, r3
 80022a6:	f7ff ffc0 	bl	800222a <LL_SPI_IsEnabled>
 80022aa:	1e03      	subs	r3, r0, #0
 80022ac:	d148      	bne.n	8002340 <LL_SPI_Init+0xb0>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a2a      	ldr	r2, [pc, #168]	@ (800235c <LL_SPI_Init+0xcc>)
 80022b4:	401a      	ands	r2, r3
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6819      	ldr	r1, [r3, #0]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	4319      	orrs	r1, r3
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	4319      	orrs	r1, r3
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	4319      	orrs	r1, r3
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	4319      	orrs	r1, r3
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	4319      	orrs	r1, r3
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	4319      	orrs	r1, r3
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	430b      	orrs	r3, r1
 80022e4:	431a      	orrs	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002360 <LL_SPI_Init+0xd0>)
 80022f0:	401a      	ands	r2, r3
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	6899      	ldr	r1, [r3, #8]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	0c1b      	lsrs	r3, r3, #16
 80022fc:	430b      	orrs	r3, r1
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	2380      	movs	r3, #128	@ 0x80
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	429a      	cmp	r2, r3
 800230e:	d206      	bcs.n	800231e <LL_SPI_Init+0x8e>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8002310:	2380      	movs	r3, #128	@ 0x80
 8002312:	015a      	lsls	r2, r3, #5
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	0011      	movs	r1, r2
 8002318:	0018      	movs	r0, r3
 800231a:	f7ff ff97 	bl	800224c <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	6a1a      	ldr	r2, [r3, #32]
 8002322:	2380      	movs	r3, #128	@ 0x80
 8002324:	019b      	lsls	r3, r3, #6
 8002326:	429a      	cmp	r2, r3
 8002328:	d106      	bne.n	8002338 <LL_SPI_Init+0xa8>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	0011      	movs	r1, r2
 8002332:	0018      	movs	r0, r3
 8002334:	f7ff ff9e 	bl	8002274 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8002338:	230f      	movs	r3, #15
 800233a:	18fb      	adds	r3, r7, r3
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	4a07      	ldr	r2, [pc, #28]	@ (8002364 <LL_SPI_Init+0xd4>)
 8002346:	401a      	ands	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 800234c:	230f      	movs	r3, #15
 800234e:	18fb      	adds	r3, r7, r3
 8002350:	781b      	ldrb	r3, [r3, #0]
}
 8002352:	0018      	movs	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	b004      	add	sp, #16
 8002358:	bd80      	pop	{r7, pc}
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	ffff0040 	.word	0xffff0040
 8002360:	fffff0fb 	.word	0xfffff0fb
 8002364:	fffff7ff 	.word	0xfffff7ff

08002368 <LL_TIM_SetPrescaler>:
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002378:	46c0      	nop			@ (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}

08002380 <LL_TIM_SetAutoReload>:
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002390:	46c0      	nop			@ (mov r8, r8)
 8002392:	46bd      	mov	sp, r7
 8002394:	b002      	add	sp, #8
 8002396:	bd80      	pop	{r7, pc}

08002398 <LL_TIM_SetRepetitionCounter>:
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80023a8:	46c0      	nop			@ (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b002      	add	sp, #8
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <LL_TIM_OC_SetCompareCH1>:
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80023c0:	46c0      	nop			@ (mov r8, r8)
 80023c2:	46bd      	mov	sp, r7
 80023c4:	b002      	add	sp, #8
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <LL_TIM_OC_SetCompareCH2>:
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80023d8:	46c0      	nop			@ (mov r8, r8)
 80023da:	46bd      	mov	sp, r7
 80023dc:	b002      	add	sp, #8
 80023de:	bd80      	pop	{r7, pc}

080023e0 <LL_TIM_OC_SetCompareCH3>:
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80023f0:	46c0      	nop			@ (mov r8, r8)
 80023f2:	46bd      	mov	sp, r7
 80023f4:	b002      	add	sp, #8
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <LL_TIM_OC_SetCompareCH4>:
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002408:	46c0      	nop			@ (mov r8, r8)
 800240a:	46bd      	mov	sp, r7
 800240c:	b002      	add	sp, #8
 800240e:	bd80      	pop	{r7, pc}

08002410 <LL_TIM_OC_SetCompareCH5>:
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241e:	0d1b      	lsrs	r3, r3, #20
 8002420:	051a      	lsls	r2, r3, #20
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	46bd      	mov	sp, r7
 800242e:	b002      	add	sp, #8
 8002430:	bd80      	pop	{r7, pc}

08002432 <LL_TIM_OC_SetCompareCH6>:
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b082      	sub	sp, #8
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b002      	add	sp, #8
 8002448:	bd80      	pop	{r7, pc}

0800244a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	2201      	movs	r2, #1
 8002458:	431a      	orrs	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	615a      	str	r2, [r3, #20]
}
 800245e:	46c0      	nop			@ (mov r8, r8)
 8002460:	46bd      	mov	sp, r7
 8002462:	b002      	add	sp, #8
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a2c      	ldr	r2, [pc, #176]	@ (800252c <LL_TIM_Init+0xc4>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d003      	beq.n	8002488 <LL_TIM_Init+0x20>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a2b      	ldr	r2, [pc, #172]	@ (8002530 <LL_TIM_Init+0xc8>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d107      	bne.n	8002498 <LL_TIM_Init+0x30>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2270      	movs	r2, #112	@ 0x70
 800248c:	4393      	bics	r3, r2
 800248e:	001a      	movs	r2, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	4313      	orrs	r3, r2
 8002496:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a24      	ldr	r2, [pc, #144]	@ (800252c <LL_TIM_Init+0xc4>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d00f      	beq.n	80024c0 <LL_TIM_Init+0x58>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a23      	ldr	r2, [pc, #140]	@ (8002530 <LL_TIM_Init+0xc8>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d00b      	beq.n	80024c0 <LL_TIM_Init+0x58>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a22      	ldr	r2, [pc, #136]	@ (8002534 <LL_TIM_Init+0xcc>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d007      	beq.n	80024c0 <LL_TIM_Init+0x58>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a21      	ldr	r2, [pc, #132]	@ (8002538 <LL_TIM_Init+0xd0>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d003      	beq.n	80024c0 <LL_TIM_Init+0x58>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a20      	ldr	r2, [pc, #128]	@ (800253c <LL_TIM_Init+0xd4>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d106      	bne.n	80024ce <LL_TIM_Init+0x66>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002540 <LL_TIM_Init+0xd8>)
 80024c4:	401a      	ands	r2, r3
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	0011      	movs	r1, r2
 80024dc:	0018      	movs	r0, r3
 80024de:	f7ff ff4f 	bl	8002380 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	881b      	ldrh	r3, [r3, #0]
 80024e6:	001a      	movs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	0011      	movs	r1, r2
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7ff ff3b 	bl	8002368 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a0d      	ldr	r2, [pc, #52]	@ (800252c <LL_TIM_Init+0xc4>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d007      	beq.n	800250a <LL_TIM_Init+0xa2>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002538 <LL_TIM_Init+0xd0>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d003      	beq.n	800250a <LL_TIM_Init+0xa2>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a0d      	ldr	r2, [pc, #52]	@ (800253c <LL_TIM_Init+0xd4>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d106      	bne.n	8002518 <LL_TIM_Init+0xb0>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	691a      	ldr	r2, [r3, #16]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	0011      	movs	r1, r2
 8002512:	0018      	movs	r0, r3
 8002514:	f7ff ff40 	bl	8002398 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	0018      	movs	r0, r3
 800251c:	f7ff ff95 	bl	800244a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002520:	2300      	movs	r3, #0
}
 8002522:	0018      	movs	r0, r3
 8002524:	46bd      	mov	sp, r7
 8002526:	b004      	add	sp, #16
 8002528:	bd80      	pop	{r7, pc}
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	40012c00 	.word	0x40012c00
 8002530:	40000400 	.word	0x40000400
 8002534:	40002000 	.word	0x40002000
 8002538:	40014400 	.word	0x40014400
 800253c:	40014800 	.word	0x40014800
 8002540:	fffffcff 	.word	0xfffffcff

08002544 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002544:	b590      	push	{r4, r7, lr}
 8002546:	b087      	sub	sp, #28
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8002550:	2317      	movs	r3, #23
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	2201      	movs	r2, #1
 8002556:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	035b      	lsls	r3, r3, #13
 800255e:	429a      	cmp	r2, r3
 8002560:	d060      	beq.n	8002624 <LL_TIM_OC_Init+0xe0>
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	2380      	movs	r3, #128	@ 0x80
 8002566:	035b      	lsls	r3, r3, #13
 8002568:	429a      	cmp	r2, r3
 800256a:	d866      	bhi.n	800263a <LL_TIM_OC_Init+0xf6>
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	2380      	movs	r3, #128	@ 0x80
 8002570:	025b      	lsls	r3, r3, #9
 8002572:	429a      	cmp	r2, r3
 8002574:	d04b      	beq.n	800260e <LL_TIM_OC_Init+0xca>
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	2380      	movs	r3, #128	@ 0x80
 800257a:	025b      	lsls	r3, r3, #9
 800257c:	429a      	cmp	r2, r3
 800257e:	d85c      	bhi.n	800263a <LL_TIM_OC_Init+0xf6>
 8002580:	68ba      	ldr	r2, [r7, #8]
 8002582:	2380      	movs	r3, #128	@ 0x80
 8002584:	015b      	lsls	r3, r3, #5
 8002586:	429a      	cmp	r2, r3
 8002588:	d036      	beq.n	80025f8 <LL_TIM_OC_Init+0xb4>
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	2380      	movs	r3, #128	@ 0x80
 800258e:	015b      	lsls	r3, r3, #5
 8002590:	429a      	cmp	r2, r3
 8002592:	d852      	bhi.n	800263a <LL_TIM_OC_Init+0xf6>
 8002594:	68ba      	ldr	r2, [r7, #8]
 8002596:	2380      	movs	r3, #128	@ 0x80
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	429a      	cmp	r2, r3
 800259c:	d021      	beq.n	80025e2 <LL_TIM_OC_Init+0x9e>
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	2380      	movs	r3, #128	@ 0x80
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d848      	bhi.n	800263a <LL_TIM_OC_Init+0xf6>
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d003      	beq.n	80025b6 <LL_TIM_OC_Init+0x72>
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2b10      	cmp	r3, #16
 80025b2:	d00b      	beq.n	80025cc <LL_TIM_OC_Init+0x88>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80025b4:	e041      	b.n	800263a <LL_TIM_OC_Init+0xf6>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80025b6:	2317      	movs	r3, #23
 80025b8:	18fc      	adds	r4, r7, r3
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	0011      	movs	r1, r2
 80025c0:	0018      	movs	r0, r3
 80025c2:	f000 f8cb 	bl	800275c <OC1Config>
 80025c6:	0003      	movs	r3, r0
 80025c8:	7023      	strb	r3, [r4, #0]
      break;
 80025ca:	e037      	b.n	800263c <LL_TIM_OC_Init+0xf8>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80025cc:	2317      	movs	r3, #23
 80025ce:	18fc      	adds	r4, r7, r3
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	0011      	movs	r1, r2
 80025d6:	0018      	movs	r0, r3
 80025d8:	f000 f93e 	bl	8002858 <OC2Config>
 80025dc:	0003      	movs	r3, r0
 80025de:	7023      	strb	r3, [r4, #0]
      break;
 80025e0:	e02c      	b.n	800263c <LL_TIM_OC_Init+0xf8>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80025e2:	2317      	movs	r3, #23
 80025e4:	18fc      	adds	r4, r7, r3
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	0011      	movs	r1, r2
 80025ec:	0018      	movs	r0, r3
 80025ee:	f000 f9b7 	bl	8002960 <OC3Config>
 80025f2:	0003      	movs	r3, r0
 80025f4:	7023      	strb	r3, [r4, #0]
      break;
 80025f6:	e021      	b.n	800263c <LL_TIM_OC_Init+0xf8>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80025f8:	2317      	movs	r3, #23
 80025fa:	18fc      	adds	r4, r7, r3
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	0011      	movs	r1, r2
 8002602:	0018      	movs	r0, r3
 8002604:	f000 fa30 	bl	8002a68 <OC4Config>
 8002608:	0003      	movs	r3, r0
 800260a:	7023      	strb	r3, [r4, #0]
      break;
 800260c:	e016      	b.n	800263c <LL_TIM_OC_Init+0xf8>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800260e:	2317      	movs	r3, #23
 8002610:	18fc      	adds	r4, r7, r3
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	0011      	movs	r1, r2
 8002618:	0018      	movs	r0, r3
 800261a:	f000 fa8f 	bl	8002b3c <OC5Config>
 800261e:	0003      	movs	r3, r0
 8002620:	7023      	strb	r3, [r4, #0]
      break;
 8002622:	e00b      	b.n	800263c <LL_TIM_OC_Init+0xf8>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8002624:	2317      	movs	r3, #23
 8002626:	18fc      	adds	r4, r7, r3
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	0011      	movs	r1, r2
 800262e:	0018      	movs	r0, r3
 8002630:	f000 fae0 	bl	8002bf4 <OC6Config>
 8002634:	0003      	movs	r3, r0
 8002636:	7023      	strb	r3, [r4, #0]
      break;
 8002638:	e000      	b.n	800263c <LL_TIM_OC_Init+0xf8>
      break;
 800263a:	46c0      	nop			@ (mov r8, r8)
  }

  return result;
 800263c:	2317      	movs	r3, #23
 800263e:	18fb      	adds	r3, r7, r3
 8002640:	781b      	ldrb	r3, [r3, #0]
}
 8002642:	0018      	movs	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	b007      	add	sp, #28
 8002648:	bd90      	pop	{r4, r7, pc}
	...

0800264c <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	22ff      	movs	r2, #255	@ 0xff
 800265e:	4393      	bics	r3, r2
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	7b12      	ldrb	r2, [r2, #12]
 8002664:	4313      	orrs	r3, r2
 8002666:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4a2f      	ldr	r2, [pc, #188]	@ (8002728 <LL_TIM_BDTR_Init+0xdc>)
 800266c:	401a      	ands	r2, r3
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	4313      	orrs	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4a2c      	ldr	r2, [pc, #176]	@ (800272c <LL_TIM_BDTR_Init+0xe0>)
 800267a:	401a      	ands	r2, r3
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	4313      	orrs	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4a2a      	ldr	r2, [pc, #168]	@ (8002730 <LL_TIM_BDTR_Init+0xe4>)
 8002688:	401a      	ands	r2, r3
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4313      	orrs	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4a27      	ldr	r2, [pc, #156]	@ (8002734 <LL_TIM_BDTR_Init+0xe8>)
 8002696:	4013      	ands	r3, r2
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	89d2      	ldrh	r2, [r2, #14]
 800269c:	4313      	orrs	r3, r2
 800269e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4a25      	ldr	r2, [pc, #148]	@ (8002738 <LL_TIM_BDTR_Init+0xec>)
 80026a4:	401a      	ands	r2, r3
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4a22      	ldr	r2, [pc, #136]	@ (800273c <LL_TIM_BDTR_Init+0xf0>)
 80026b2:	401a      	ands	r2, r3
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b8:	4313      	orrs	r3, r2
 80026ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4a20      	ldr	r2, [pc, #128]	@ (8002740 <LL_TIM_BDTR_Init+0xf4>)
 80026c0:	401a      	ands	r2, r3
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002744 <LL_TIM_BDTR_Init+0xf8>)
 80026ce:	401a      	ands	r2, r3
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a1b      	ldr	r2, [pc, #108]	@ (8002748 <LL_TIM_BDTR_Init+0xfc>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d11b      	bne.n	8002718 <LL_TIM_BDTR_Init+0xcc>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4a1a      	ldr	r2, [pc, #104]	@ (800274c <LL_TIM_BDTR_Init+0x100>)
 80026e4:	401a      	ands	r2, r3
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4a17      	ldr	r2, [pc, #92]	@ (8002750 <LL_TIM_BDTR_Init+0x104>)
 80026f2:	401a      	ands	r2, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4a15      	ldr	r2, [pc, #84]	@ (8002754 <LL_TIM_BDTR_Init+0x108>)
 8002700:	401a      	ands	r2, r3
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6a1b      	ldr	r3, [r3, #32]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	4a12      	ldr	r2, [pc, #72]	@ (8002758 <LL_TIM_BDTR_Init+0x10c>)
 800270e:	401a      	ands	r2, r3
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002714:	4313      	orrs	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 800271e:	2300      	movs	r3, #0
}
 8002720:	0018      	movs	r0, r3
 8002722:	46bd      	mov	sp, r7
 8002724:	b004      	add	sp, #16
 8002726:	bd80      	pop	{r7, pc}
 8002728:	fffffcff 	.word	0xfffffcff
 800272c:	fffffbff 	.word	0xfffffbff
 8002730:	fffff7ff 	.word	0xfffff7ff
 8002734:	ffffefff 	.word	0xffffefff
 8002738:	ffffdfff 	.word	0xffffdfff
 800273c:	ffffbfff 	.word	0xffffbfff
 8002740:	fff0ffff 	.word	0xfff0ffff
 8002744:	efffffff 	.word	0xefffffff
 8002748:	40012c00 	.word	0x40012c00
 800274c:	ff0fffff 	.word	0xff0fffff
 8002750:	feffffff 	.word	0xfeffffff
 8002754:	fdffffff 	.word	0xfdffffff
 8002758:	dfffffff 	.word	0xdfffffff

0800275c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	2201      	movs	r2, #1
 800276c:	4393      	bics	r3, r2
 800276e:	001a      	movs	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a1b      	ldr	r3, [r3, #32]
 8002778:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2203      	movs	r2, #3
 800278a:	4393      	bics	r3, r2
 800278c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	4a2b      	ldr	r2, [pc, #172]	@ (8002840 <OC1Config+0xe4>)
 8002792:	401a      	ands	r2, r3
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4313      	orrs	r3, r2
 800279a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	2202      	movs	r2, #2
 80027a0:	4393      	bics	r3, r2
 80027a2:	001a      	movs	r2, r3
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	2201      	movs	r2, #1
 80027b0:	4393      	bics	r3, r2
 80027b2:	001a      	movs	r2, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a21      	ldr	r2, [pc, #132]	@ (8002844 <OC1Config+0xe8>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d007      	beq.n	80027d4 <OC1Config+0x78>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a20      	ldr	r2, [pc, #128]	@ (8002848 <OC1Config+0xec>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d003      	beq.n	80027d4 <OC1Config+0x78>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a1f      	ldr	r2, [pc, #124]	@ (800284c <OC1Config+0xf0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d120      	bne.n	8002816 <OC1Config+0xba>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2208      	movs	r2, #8
 80027d8:	4393      	bics	r3, r2
 80027da:	001a      	movs	r2, r3
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4313      	orrs	r3, r2
 80027e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	2204      	movs	r2, #4
 80027ea:	4393      	bics	r3, r2
 80027ec:	001a      	movs	r2, r3
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4313      	orrs	r3, r2
 80027f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	4a15      	ldr	r2, [pc, #84]	@ (8002850 <OC1Config+0xf4>)
 80027fc:	401a      	ands	r2, r3
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4a12      	ldr	r2, [pc, #72]	@ (8002854 <OC1Config+0xf8>)
 800280a:	401a      	ands	r2, r3
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	69db      	ldr	r3, [r3, #28]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	4313      	orrs	r3, r2
 8002814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	0011      	movs	r1, r2
 800282a:	0018      	movs	r0, r3
 800282c:	f7ff fdc0 	bl	80023b0 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	697a      	ldr	r2, [r7, #20]
 8002834:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002836:	2300      	movs	r3, #0
}
 8002838:	0018      	movs	r0, r3
 800283a:	46bd      	mov	sp, r7
 800283c:	b006      	add	sp, #24
 800283e:	bd80      	pop	{r7, pc}
 8002840:	fffeff8f 	.word	0xfffeff8f
 8002844:	40012c00 	.word	0x40012c00
 8002848:	40014400 	.word	0x40014400
 800284c:	40014800 	.word	0x40014800
 8002850:	fffffeff 	.word	0xfffffeff
 8002854:	fffffdff 	.word	0xfffffdff

08002858 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	2210      	movs	r2, #16
 8002868:	4393      	bics	r3, r2
 800286a:	001a      	movs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4a2f      	ldr	r2, [pc, #188]	@ (8002944 <OC2Config+0xec>)
 8002886:	4013      	ands	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4a2e      	ldr	r2, [pc, #184]	@ (8002948 <OC2Config+0xf0>)
 800288e:	401a      	ands	r2, r3
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	021b      	lsls	r3, r3, #8
 8002896:	4313      	orrs	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	2220      	movs	r2, #32
 800289e:	4393      	bics	r3, r2
 80028a0:	001a      	movs	r2, r3
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	011b      	lsls	r3, r3, #4
 80028a8:	4313      	orrs	r3, r2
 80028aa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	2210      	movs	r2, #16
 80028b0:	4393      	bics	r3, r2
 80028b2:	001a      	movs	r2, r3
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	4313      	orrs	r3, r2
 80028bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a22      	ldr	r2, [pc, #136]	@ (800294c <OC2Config+0xf4>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d007      	beq.n	80028d6 <OC2Config+0x7e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a21      	ldr	r2, [pc, #132]	@ (8002950 <OC2Config+0xf8>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d003      	beq.n	80028d6 <OC2Config+0x7e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a20      	ldr	r2, [pc, #128]	@ (8002954 <OC2Config+0xfc>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d121      	bne.n	800291a <OC2Config+0xc2>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2280      	movs	r2, #128	@ 0x80
 80028da:	4393      	bics	r3, r2
 80028dc:	001a      	movs	r2, r3
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	019b      	lsls	r3, r3, #6
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	2240      	movs	r2, #64	@ 0x40
 80028ec:	4393      	bics	r3, r2
 80028ee:	001a      	movs	r2, r3
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	4313      	orrs	r3, r2
 80028f8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	4a16      	ldr	r2, [pc, #88]	@ (8002958 <OC2Config+0x100>)
 80028fe:	401a      	ands	r2, r3
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4313      	orrs	r3, r2
 8002908:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	4a13      	ldr	r2, [pc, #76]	@ (800295c <OC2Config+0x104>)
 800290e:	401a      	ands	r2, r3
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	00db      	lsls	r3, r3, #3
 8002916:	4313      	orrs	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	68da      	ldr	r2, [r3, #12]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	0011      	movs	r1, r2
 800292e:	0018      	movs	r0, r3
 8002930:	f7ff fd4a 	bl	80023c8 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800293a:	2300      	movs	r3, #0
}
 800293c:	0018      	movs	r0, r3
 800293e:	46bd      	mov	sp, r7
 8002940:	b006      	add	sp, #24
 8002942:	bd80      	pop	{r7, pc}
 8002944:	fffffcff 	.word	0xfffffcff
 8002948:	feff8fff 	.word	0xfeff8fff
 800294c:	40012c00 	.word	0x40012c00
 8002950:	40014400 	.word	0x40014400
 8002954:	40014800 	.word	0x40014800
 8002958:	fffffbff 	.word	0xfffffbff
 800295c:	fffff7ff 	.word	0xfffff7ff

08002960 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	4a34      	ldr	r2, [pc, #208]	@ (8002a40 <OC3Config+0xe0>)
 8002970:	401a      	ands	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2203      	movs	r2, #3
 800298c:	4393      	bics	r3, r2
 800298e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4a2c      	ldr	r2, [pc, #176]	@ (8002a44 <OC3Config+0xe4>)
 8002994:	401a      	ands	r2, r3
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4313      	orrs	r3, r2
 800299c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	4a29      	ldr	r2, [pc, #164]	@ (8002a48 <OC3Config+0xe8>)
 80029a2:	401a      	ands	r2, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	021b      	lsls	r3, r3, #8
 80029aa:	4313      	orrs	r3, r2
 80029ac:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	4a23      	ldr	r2, [pc, #140]	@ (8002a40 <OC3Config+0xe0>)
 80029b2:	401a      	ands	r2, r3
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	021b      	lsls	r3, r3, #8
 80029ba:	4313      	orrs	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a22      	ldr	r2, [pc, #136]	@ (8002a4c <OC3Config+0xec>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d007      	beq.n	80029d6 <OC3Config+0x76>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a21      	ldr	r2, [pc, #132]	@ (8002a50 <OC3Config+0xf0>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d003      	beq.n	80029d6 <OC3Config+0x76>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a20      	ldr	r2, [pc, #128]	@ (8002a54 <OC3Config+0xf4>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d11f      	bne.n	8002a16 <OC3Config+0xb6>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002a58 <OC3Config+0xf8>)
 80029da:	401a      	ands	r2, r3
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	029b      	lsls	r3, r3, #10
 80029e2:	4313      	orrs	r3, r2
 80029e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	4a1c      	ldr	r2, [pc, #112]	@ (8002a5c <OC3Config+0xfc>)
 80029ea:	401a      	ands	r2, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	029b      	lsls	r3, r3, #10
 80029f2:	4313      	orrs	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	4a19      	ldr	r2, [pc, #100]	@ (8002a60 <OC3Config+0x100>)
 80029fa:	401a      	ands	r2, r3
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	011b      	lsls	r3, r3, #4
 8002a02:	4313      	orrs	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	4a16      	ldr	r2, [pc, #88]	@ (8002a64 <OC3Config+0x104>)
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	015b      	lsls	r3, r3, #5
 8002a12:	4313      	orrs	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	0011      	movs	r1, r2
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f7ff fcd8 	bl	80023e0 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b006      	add	sp, #24
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	fffffeff 	.word	0xfffffeff
 8002a44:	fffeff8f 	.word	0xfffeff8f
 8002a48:	fffffdff 	.word	0xfffffdff
 8002a4c:	40012c00 	.word	0x40012c00
 8002a50:	40014400 	.word	0x40014400
 8002a54:	40014800 	.word	0x40014800
 8002a58:	fffff7ff 	.word	0xfffff7ff
 8002a5c:	fffffbff 	.word	0xfffffbff
 8002a60:	ffffefff 	.word	0xffffefff
 8002a64:	ffffdfff 	.word	0xffffdfff

08002a68 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	4a29      	ldr	r2, [pc, #164]	@ (8002b1c <OC4Config+0xb4>)
 8002a78:	401a      	ands	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4a23      	ldr	r2, [pc, #140]	@ (8002b20 <OC4Config+0xb8>)
 8002a94:	4013      	ands	r3, r2
 8002a96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	4a22      	ldr	r2, [pc, #136]	@ (8002b24 <OC4Config+0xbc>)
 8002a9c:	401a      	ands	r2, r3
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	021b      	lsls	r3, r3, #8
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8002b28 <OC4Config+0xc0>)
 8002aac:	401a      	ands	r2, r3
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	031b      	lsls	r3, r3, #12
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	4a18      	ldr	r2, [pc, #96]	@ (8002b1c <OC4Config+0xb4>)
 8002abc:	401a      	ands	r2, r3
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	031b      	lsls	r3, r3, #12
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a18      	ldr	r2, [pc, #96]	@ (8002b2c <OC4Config+0xc4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d007      	beq.n	8002ae0 <OC4Config+0x78>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a17      	ldr	r2, [pc, #92]	@ (8002b30 <OC4Config+0xc8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d003      	beq.n	8002ae0 <OC4Config+0x78>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a16      	ldr	r2, [pc, #88]	@ (8002b34 <OC4Config+0xcc>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d107      	bne.n	8002af0 <OC4Config+0x88>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	4a15      	ldr	r2, [pc, #84]	@ (8002b38 <OC4Config+0xd0>)
 8002ae4:	401a      	ands	r2, r3
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	019b      	lsls	r3, r3, #6
 8002aec:	4313      	orrs	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	68da      	ldr	r2, [r3, #12]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	0011      	movs	r1, r2
 8002b04:	0018      	movs	r0, r3
 8002b06:	f7ff fc77 	bl	80023f8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	0018      	movs	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	b006      	add	sp, #24
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	46c0      	nop			@ (mov r8, r8)
 8002b1c:	ffffefff 	.word	0xffffefff
 8002b20:	fffffcff 	.word	0xfffffcff
 8002b24:	feff8fff 	.word	0xfeff8fff
 8002b28:	ffffdfff 	.word	0xffffdfff
 8002b2c:	40012c00 	.word	0x40012c00
 8002b30:	40014400 	.word	0x40014400
 8002b34:	40014800 	.word	0x40014800
 8002b38:	ffffbfff 	.word	0xffffbfff

08002b3c <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	4a24      	ldr	r2, [pc, #144]	@ (8002bdc <OC5Config+0xa0>)
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	4a1f      	ldr	r2, [pc, #124]	@ (8002be0 <OC5Config+0xa4>)
 8002b62:	401a      	ands	r2, r3
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	4a1d      	ldr	r2, [pc, #116]	@ (8002be4 <OC5Config+0xa8>)
 8002b70:	401a      	ands	r2, r3
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	041b      	lsls	r3, r3, #16
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4a17      	ldr	r2, [pc, #92]	@ (8002bdc <OC5Config+0xa0>)
 8002b80:	401a      	ands	r2, r3
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	041b      	lsls	r3, r3, #16
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a16      	ldr	r2, [pc, #88]	@ (8002be8 <OC5Config+0xac>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d007      	beq.n	8002ba4 <OC5Config+0x68>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a15      	ldr	r2, [pc, #84]	@ (8002bec <OC5Config+0xb0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d003      	beq.n	8002ba4 <OC5Config+0x68>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a14      	ldr	r2, [pc, #80]	@ (8002bf0 <OC5Config+0xb4>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d109      	bne.n	8002bb8 <OC5Config+0x7c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8002bdc <OC5Config+0xa0>)
 8002baa:	401a      	ands	r2, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	021b      	lsls	r3, r3, #8
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	0011      	movs	r1, r2
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f7ff fc22 	bl	8002410 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b004      	add	sp, #16
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	fffeffff 	.word	0xfffeffff
 8002be0:	fffeff8f 	.word	0xfffeff8f
 8002be4:	fffdffff 	.word	0xfffdffff
 8002be8:	40012c00 	.word	0x40012c00
 8002bec:	40014400 	.word	0x40014400
 8002bf0:	40014800 	.word	0x40014800

08002bf4 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	4a25      	ldr	r2, [pc, #148]	@ (8002c98 <OC6Config+0xa4>)
 8002c04:	401a      	ands	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c14:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	4a20      	ldr	r2, [pc, #128]	@ (8002c9c <OC6Config+0xa8>)
 8002c1a:	401a      	ands	r2, r3
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	021b      	lsls	r3, r3, #8
 8002c22:	4313      	orrs	r3, r2
 8002c24:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ca0 <OC6Config+0xac>)
 8002c2a:	401a      	ands	r2, r3
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	051b      	lsls	r3, r3, #20
 8002c32:	4313      	orrs	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	4a17      	ldr	r2, [pc, #92]	@ (8002c98 <OC6Config+0xa4>)
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	051b      	lsls	r3, r3, #20
 8002c42:	4313      	orrs	r3, r2
 8002c44:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a16      	ldr	r2, [pc, #88]	@ (8002ca4 <OC6Config+0xb0>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d007      	beq.n	8002c5e <OC6Config+0x6a>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a15      	ldr	r2, [pc, #84]	@ (8002ca8 <OC6Config+0xb4>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d003      	beq.n	8002c5e <OC6Config+0x6a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a14      	ldr	r2, [pc, #80]	@ (8002cac <OC6Config+0xb8>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d109      	bne.n	8002c72 <OC6Config+0x7e>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	4a13      	ldr	r2, [pc, #76]	@ (8002cb0 <OC6Config+0xbc>)
 8002c64:	401a      	ands	r2, r3
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	029b      	lsls	r3, r3, #10
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	68da      	ldr	r2, [r3, #12]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	0011      	movs	r1, r2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f7ff fbd6 	bl	8002432 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	0018      	movs	r0, r3
 8002c90:	46bd      	mov	sp, r7
 8002c92:	b004      	add	sp, #16
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	46c0      	nop			@ (mov r8, r8)
 8002c98:	ffefffff 	.word	0xffefffff
 8002c9c:	feff8fff 	.word	0xfeff8fff
 8002ca0:	ffdfffff 	.word	0xffdfffff
 8002ca4:	40012c00 	.word	0x40012c00
 8002ca8:	40014400 	.word	0x40014400
 8002cac:	40014800 	.word	0x40014800
 8002cb0:	fffbffff 	.word	0xfffbffff

08002cb4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002cbe:	6839      	ldr	r1, [r7, #0]
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f7fd fa21 	bl	8000108 <__udivsi3>
 8002cc6:	0003      	movs	r3, r0
 8002cc8:	001a      	movs	r2, r3
 8002cca:	4b06      	ldr	r3, [pc, #24]	@ (8002ce4 <LL_InitTick+0x30>)
 8002ccc:	3a01      	subs	r2, #1
 8002cce:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002cd0:	4b04      	ldr	r3, [pc, #16]	@ (8002ce4 <LL_InitTick+0x30>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cd6:	4b03      	ldr	r3, [pc, #12]	@ (8002ce4 <LL_InitTick+0x30>)
 8002cd8:	2205      	movs	r2, #5
 8002cda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002cdc:	46c0      	nop			@ (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b002      	add	sp, #8
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	e000e010 	.word	0xe000e010

08002ce8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002cf0:	23fa      	movs	r3, #250	@ 0xfa
 8002cf2:	009a      	lsls	r2, r3, #2
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	0011      	movs	r1, r2
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f7ff ffdb 	bl	8002cb4 <LL_InitTick>
}
 8002cfe:	46c0      	nop			@ (mov r8, r8)
 8002d00:	46bd      	mov	sp, r7
 8002d02:	b002      	add	sp, #8
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002d10:	4b03      	ldr	r3, [pc, #12]	@ (8002d20 <LL_SetSystemCoreClock+0x18>)
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	601a      	str	r2, [r3, #0]
}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	b002      	add	sp, #8
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	46c0      	nop			@ (mov r8, r8)
 8002d20:	2000001c 	.word	0x2000001c

08002d24 <memset>:
 8002d24:	0003      	movs	r3, r0
 8002d26:	1882      	adds	r2, r0, r2
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d100      	bne.n	8002d2e <memset+0xa>
 8002d2c:	4770      	bx	lr
 8002d2e:	7019      	strb	r1, [r3, #0]
 8002d30:	3301      	adds	r3, #1
 8002d32:	e7f9      	b.n	8002d28 <memset+0x4>

08002d34 <__libc_init_array>:
 8002d34:	b570      	push	{r4, r5, r6, lr}
 8002d36:	2600      	movs	r6, #0
 8002d38:	4c0c      	ldr	r4, [pc, #48]	@ (8002d6c <__libc_init_array+0x38>)
 8002d3a:	4d0d      	ldr	r5, [pc, #52]	@ (8002d70 <__libc_init_array+0x3c>)
 8002d3c:	1b64      	subs	r4, r4, r5
 8002d3e:	10a4      	asrs	r4, r4, #2
 8002d40:	42a6      	cmp	r6, r4
 8002d42:	d109      	bne.n	8002d58 <__libc_init_array+0x24>
 8002d44:	2600      	movs	r6, #0
 8002d46:	f000 f819 	bl	8002d7c <_init>
 8002d4a:	4c0a      	ldr	r4, [pc, #40]	@ (8002d74 <__libc_init_array+0x40>)
 8002d4c:	4d0a      	ldr	r5, [pc, #40]	@ (8002d78 <__libc_init_array+0x44>)
 8002d4e:	1b64      	subs	r4, r4, r5
 8002d50:	10a4      	asrs	r4, r4, #2
 8002d52:	42a6      	cmp	r6, r4
 8002d54:	d105      	bne.n	8002d62 <__libc_init_array+0x2e>
 8002d56:	bd70      	pop	{r4, r5, r6, pc}
 8002d58:	00b3      	lsls	r3, r6, #2
 8002d5a:	58eb      	ldr	r3, [r5, r3]
 8002d5c:	4798      	blx	r3
 8002d5e:	3601      	adds	r6, #1
 8002d60:	e7ee      	b.n	8002d40 <__libc_init_array+0xc>
 8002d62:	00b3      	lsls	r3, r6, #2
 8002d64:	58eb      	ldr	r3, [r5, r3]
 8002d66:	4798      	blx	r3
 8002d68:	3601      	adds	r6, #1
 8002d6a:	e7f2      	b.n	8002d52 <__libc_init_array+0x1e>
 8002d6c:	08002dac 	.word	0x08002dac
 8002d70:	08002dac 	.word	0x08002dac
 8002d74:	08002db0 	.word	0x08002db0
 8002d78:	08002dac 	.word	0x08002dac

08002d7c <_init>:
 8002d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d82:	bc08      	pop	{r3}
 8002d84:	469e      	mov	lr, r3
 8002d86:	4770      	bx	lr

08002d88 <_fini>:
 8002d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8a:	46c0      	nop			@ (mov r8, r8)
 8002d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d8e:	bc08      	pop	{r3}
 8002d90:	469e      	mov	lr, r3
 8002d92:	4770      	bx	lr
