{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744829378436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744829378436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 20:49:38 2025 " "Processing started: Wed Apr 16 20:49:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744829378436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744829378436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prac2 -c Prac2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prac2 -c Prac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744829378436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744829379195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744829379195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac2.sv 5 5 " "Found 5 design units, including 5 entities, in source file prac2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Prac2 " "Found entity 1: Prac2" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744829392689 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_ram_32chips " "Found entity 2: simple_ram_32chips" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744829392689 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_ram_bridge " "Found entity 3: uart_ram_bridge" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744829392689 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_Receiver " "Found entity 4: UART_Receiver" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744829392689 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART_Transmitter " "Found entity 5: UART_Transmitter" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744829392689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744829392689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Receiver Prac2.sv(210) " "Verilog HDL Parameter Declaration warning at Prac2.sv(210): Parameter Declaration in module \"UART_Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 210 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Receiver Prac2.sv(211) " "Verilog HDL Parameter Declaration warning at Prac2.sv(211): Parameter Declaration in module \"UART_Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 211 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Receiver Prac2.sv(212) " "Verilog HDL Parameter Declaration warning at Prac2.sv(212): Parameter Declaration in module \"UART_Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 212 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Receiver Prac2.sv(213) " "Verilog HDL Parameter Declaration warning at Prac2.sv(213): Parameter Declaration in module \"UART_Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 213 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Receiver Prac2.sv(214) " "Verilog HDL Parameter Declaration warning at Prac2.sv(214): Parameter Declaration in module \"UART_Receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 214 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Transmitter Prac2.sv(296) " "Verilog HDL Parameter Declaration warning at Prac2.sv(296): Parameter Declaration in module \"UART_Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 296 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392690 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Transmitter Prac2.sv(297) " "Verilog HDL Parameter Declaration warning at Prac2.sv(297): Parameter Declaration in module \"UART_Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 297 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392690 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Transmitter Prac2.sv(298) " "Verilog HDL Parameter Declaration warning at Prac2.sv(298): Parameter Declaration in module \"UART_Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 298 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392691 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Transmitter Prac2.sv(299) " "Verilog HDL Parameter Declaration warning at Prac2.sv(299): Parameter Declaration in module \"UART_Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 299 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392691 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_Transmitter Prac2.sv(300) " "Verilog HDL Parameter Declaration warning at Prac2.sv(300): Parameter Declaration in module \"UART_Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 300 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744829392691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prac2 " "Elaborating entity \"Prac2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744829392747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ram_bridge uart_ram_bridge:bridge " "Elaborating entity \"uart_ram_bridge\" for hierarchy \"uart_ram_bridge:bridge\"" {  } { { "Prac2.sv" "bridge" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744829392759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver uart_ram_bridge:bridge\|UART_Receiver:uart_rx " "Elaborating entity \"UART_Receiver\" for hierarchy \"uart_ram_bridge:bridge\|UART_Receiver:uart_rx\"" {  } { { "Prac2.sv" "uart_rx" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744829392787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Prac2.sv(248) " "Verilog HDL assignment warning at Prac2.sv(248): truncated value with size 32 to match size of target (8)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392789 "|Prac2|uart_ram_bridge:bridge|UART_Receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Prac2.sv(254) " "Verilog HDL assignment warning at Prac2.sv(254): truncated value with size 32 to match size of target (8)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392789 "|Prac2|uart_ram_bridge:bridge|UART_Receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Prac2.sv(259) " "Verilog HDL assignment warning at Prac2.sv(259): truncated value with size 32 to match size of target (3)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392789 "|Prac2|uart_ram_bridge:bridge|UART_Receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Prac2.sv(269) " "Verilog HDL assignment warning at Prac2.sv(269): truncated value with size 32 to match size of target (8)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392791 "|Prac2|uart_ram_bridge:bridge|UART_Receiver:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Transmitter uart_ram_bridge:bridge\|UART_Transmitter:uart_tx " "Elaborating entity \"UART_Transmitter\" for hierarchy \"uart_ram_bridge:bridge\|UART_Transmitter:uart_tx\"" {  } { { "Prac2.sv" "uart_tx" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744829392806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Prac2.sv(326) " "Verilog HDL assignment warning at Prac2.sv(326): truncated value with size 32 to match size of target (8)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392808 "|Prac2|uart_ram_bridge:bridge|UART_Transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Prac2.sv(336) " "Verilog HDL assignment warning at Prac2.sv(336): truncated value with size 32 to match size of target (8)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392808 "|Prac2|uart_ram_bridge:bridge|UART_Transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Prac2.sv(340) " "Verilog HDL assignment warning at Prac2.sv(340): truncated value with size 32 to match size of target (3)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392808 "|Prac2|uart_ram_bridge:bridge|UART_Transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Prac2.sv(351) " "Verilog HDL assignment warning at Prac2.sv(351): truncated value with size 32 to match size of target (8)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392808 "|Prac2|uart_ram_bridge:bridge|UART_Transmitter:uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_ram_32chips uart_ram_bridge:bridge\|simple_ram_32chips:ram_inst " "Elaborating entity \"simple_ram_32chips\" for hierarchy \"uart_ram_bridge:bridge\|simple_ram_32chips:ram_inst\"" {  } { { "Prac2.sv" "ram_inst" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744829392822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Prac2.sv(33) " "Verilog HDL assignment warning at Prac2.sv(33): truncated value with size 32 to match size of target (5)" {  } { { "Prac2.sv" "" { Text "C:/Users/Yani Scholtz/OneDrive/Documents/EAS/Prac2_Final/Prac2/Prac2/Prac2.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744829392826 "|Prac2|uart_ram_bridge:bridge|simple_ram_32chips:ram_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744829397379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744829406326 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744829410184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744829410530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744829410530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3877 " "Implemented 3877 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744829410783 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744829410783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3874 " "Implemented 3874 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744829410783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744829410783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744829410816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 20:50:10 2025 " "Processing ended: Wed Apr 16 20:50:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744829410816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744829410816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744829410816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744829410816 ""}
