$date
	Sun Oct 23 02:19:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#924043
b1111 !
1"
#924046
b1111 &
b1111 %
1$
#924047
0"
#924050
b101110 &
b101110 %
#924054
b10111 &
b10111 %
#924058
b1000110 &
b1000110 %
#924062
b100011 &
b100011 %
#924066
b1101010 &
b1101010 %
#924070
b110101 &
b110101 %
#924074
b10100000 &
b10100000 %
#924078
b1010000 &
b1010000 %
#924082
b101000 &
b101000 %
#924086
b10100 &
b10100 %
#924090
b1010 &
b1010 %
#924094
b101 &
b101 %
#924098
b10000 &
b10000 %
#924102
b1000 &
b1000 %
#924106
b100 &
b100 %
#924110
b10 &
b10 %
#924114
b1 &
b1 %
1#
#924118
b0 &
0#
b0 %
0$
#1957944
b11010 !
1"
#1957946
b11010 &
b11010 %
1$
#1957947
0"
#1957950
b1101 &
b1101 %
#1957954
b101000 &
b101000 %
#1957958
b10100 &
b10100 %
#1957962
b1010 &
b1010 %
#1957966
b101 &
b101 %
#1957970
b10000 &
b10000 %
#1957974
b1000 &
b1000 %
#1957978
b100 &
b100 %
#1957982
b10 &
b10 %
#1957986
b1 &
b1 %
1#
#1957990
b0 &
0#
b0 %
0$
#2953729
b10101 !
1"
#2953730
b10101 &
b10101 %
1$
#2953731
0"
#2953734
b1000000 &
b1000000 %
#2953738
b100000 &
b100000 %
#2953742
b10000 &
b10000 %
#2953746
b1000 &
b1000 %
#2953750
b100 &
b100 %
#2953754
b10 &
b10 %
#2953758
b1 &
1#
b1 %
#2953762
b0 &
b0 %
0#
0$
#4500012
