--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point clock_divider_instance/m_5 (SLICE_X17Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider_instance/m_4 (FF)
  Destination:          clock_divider_instance/m_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider_instance/m_4 to clock_divider_instance/m_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_4
    SLICE_X15Y33.A3      net (fanout=3)        0.580   clock_divider_instance/m<4>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
                                                       clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv1
    SLICE_X17Y33.SR      net (fanout=1)        0.576   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
    SLICE_X17Y33.CLK     Tsrck                 0.468   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_5
    -------------------------------------------------  ---------------------------
    Total                                      2.313ns (1.157ns logic, 1.156ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider_instance/m_5 (FF)
  Destination:          clock_divider_instance/m_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider_instance/m_5 to clock_divider_instance/m_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.430   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_5
    SLICE_X15Y33.A4      net (fanout=2)        0.512   clock_divider_instance/m<5>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
                                                       clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv1
    SLICE_X17Y33.SR      net (fanout=1)        0.576   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
    SLICE_X17Y33.CLK     Tsrck                 0.468   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_5
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.157ns logic, 1.088ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider_instance/m_3 (SLICE_X17Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider_instance/m_4 (FF)
  Destination:          clock_divider_instance/m_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider_instance/m_4 to clock_divider_instance/m_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_4
    SLICE_X15Y33.A3      net (fanout=3)        0.580   clock_divider_instance/m<4>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
                                                       clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv1
    SLICE_X17Y33.SR      net (fanout=1)        0.576   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
    SLICE_X17Y33.CLK     Tsrck                 0.443   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_3
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (1.132ns logic, 1.156ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider_instance/m_5 (FF)
  Destination:          clock_divider_instance/m_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider_instance/m_5 to clock_divider_instance/m_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.430   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_5
    SLICE_X15Y33.A4      net (fanout=2)        0.512   clock_divider_instance/m<5>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
                                                       clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv1
    SLICE_X17Y33.SR      net (fanout=1)        0.576   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
    SLICE_X17Y33.CLK     Tsrck                 0.443   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_3
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (1.132ns logic, 1.088ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider_instance/m_4 (SLICE_X17Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider_instance/m_4 (FF)
  Destination:          clock_divider_instance/m_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider_instance/m_4 to clock_divider_instance/m_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_4
    SLICE_X15Y33.A3      net (fanout=3)        0.580   clock_divider_instance/m<4>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
                                                       clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv1
    SLICE_X17Y33.SR      net (fanout=1)        0.576   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
    SLICE_X17Y33.CLK     Tsrck                 0.438   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_4
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.127ns logic, 1.156ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider_instance/m_5 (FF)
  Destination:          clock_divider_instance/m_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider_instance/m_5 to clock_divider_instance/m_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.430   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_5
    SLICE_X15Y33.A4      net (fanout=2)        0.512   clock_divider_instance/m<5>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
                                                       clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv1
    SLICE_X17Y33.SR      net (fanout=1)        0.576   clock_divider_instance/m[5]_GND_8_o_LessThan_2_o_inv
    SLICE_X17Y33.CLK     Tsrck                 0.438   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_4
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (1.127ns logic, 1.088ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider_instance/m_2 (SLICE_X17Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider_instance/m_1 (FF)
  Destination:          clock_divider_instance/m_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider_instance/m_1 to clock_divider_instance/m_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.198   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_1
    SLICE_X17Y33.B5      net (fanout=3)        0.081   clock_divider_instance/m<1>
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.155   clock_divider_instance/m<5>
                                                       Result<2>1
                                                       clock_divider_instance/m_2
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.353ns logic, 0.081ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider_instance/m_5 (SLICE_X17Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider_instance/m_5 (FF)
  Destination:          clock_divider_instance/m_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider_instance/m_5 to clock_divider_instance/m_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.198   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_5
    SLICE_X17Y33.D6      net (fanout=2)        0.025   clock_divider_instance/m<5>
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.215   clock_divider_instance/m<5>
                                                       Result<5>1
                                                       clock_divider_instance/m_5
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider_instance/m_0 (SLICE_X17Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider_instance/m_0 (FF)
  Destination:          clock_divider_instance/m_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider_instance/m_0 to clock_divider_instance/m_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.198   clock_divider_instance/m<5>
                                                       clock_divider_instance/m_0
    SLICE_X17Y33.A6      net (fanout=4)        0.031   clock_divider_instance/m<0>
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.215   clock_divider_instance/m<5>
                                                       clock_divider_instance/Mcount_m_xor<0>11_INV_0
                                                       clock_divider_instance/m_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: clock_divider_instance/m<5>/CLK
  Logical resource: clock_divider_instance/m_0/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: clock_divider_instance/m<5>/CLK
  Logical resource: clock_divider_instance/m_2/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.348|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33 paths, 0 nets, and 20 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 14 17:26:07 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 412 MB



