
IOT2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b14  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08007ca8  08007ca8  00008ca8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008078  08008078  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008078  08008078  00009078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008080  08008080  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008080  08008080  00009080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008084  08008084  00009084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008088  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d8  2**0
                  CONTENTS
 10 .bss          000007b8  200001d8  200001d8  0000a1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000990  20000990  0000a1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016aa0  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036c9  00000000  00000000  00020ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001610  00000000  00000000  00024378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001123  00000000  00000000  00025988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022eeb  00000000  00000000  00026aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a0fd  00000000  00000000  00049996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d99c1  00000000  00000000  00063a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013d454  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006cb0  00000000  00000000  0013d498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000040  00000000  00000000  00144148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007c8c 	.word	0x08007c8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08007c8c 	.word	0x08007c8c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	4a07      	ldr	r2, [pc, #28]	@ (8000ec4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ea8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	4a06      	ldr	r2, [pc, #24]	@ (8000ec8 <vApplicationGetIdleTaskMemory+0x30>)
 8000eae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2280      	movs	r2, #128	@ 0x80
 8000eb4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eb6:	bf00      	nop
 8000eb8:	3714      	adds	r7, #20
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	200001f4 	.word	0x200001f4
 8000ec8:	20000294 	.word	0x20000294

08000ecc <ILI9341_Select>:
/* vim: set ai et ts=4 sw=4: */
#include "stm32f4xx_hal.h"
#include "ili9341.h"
#include "stdio.h"

static void ILI9341_Select() {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2140      	movs	r1, #64	@ 0x40
 8000ed4:	4802      	ldr	r0, [pc, #8]	@ (8000ee0 <ILI9341_Select+0x14>)
 8000ed6:	f001 ff09 	bl	8002cec <HAL_GPIO_WritePin>
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40020400 	.word	0x40020400

08000ee4 <ILI9341_Unselect>:

void ILI9341_Unselect() {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2140      	movs	r1, #64	@ 0x40
 8000eec:	4802      	ldr	r0, [pc, #8]	@ (8000ef8 <ILI9341_Unselect+0x14>)
 8000eee:	f001 fefd 	bl	8002cec <HAL_GPIO_WritePin>
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40020400 	.word	0x40020400

08000efc <ILI9341_Reset>:

static void ILI9341_Reset() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2180      	movs	r1, #128	@ 0x80
 8000f04:	4806      	ldr	r0, [pc, #24]	@ (8000f20 <ILI9341_Reset+0x24>)
 8000f06:	f001 fef1 	bl	8002cec <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000f0a:	2005      	movs	r0, #5
 8000f0c:	f000 ff00 	bl	8001d10 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2180      	movs	r1, #128	@ 0x80
 8000f14:	4802      	ldr	r0, [pc, #8]	@ (8000f20 <ILI9341_Reset+0x24>)
 8000f16:	f001 fee9 	bl	8002cec <HAL_GPIO_WritePin>
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40020800 	.word	0x40020800

08000f24 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f34:	4806      	ldr	r0, [pc, #24]	@ (8000f50 <ILI9341_WriteCommand+0x2c>)
 8000f36:	f001 fed9 	bl	8002cec <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000f3a:	1df9      	adds	r1, r7, #7
 8000f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f40:	2201      	movs	r2, #1
 8000f42:	4804      	ldr	r0, [pc, #16]	@ (8000f54 <ILI9341_WriteCommand+0x30>)
 8000f44:	f002 fd43 	bl	80039ce <HAL_SPI_Transmit>
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	40020000 	.word	0x40020000
 8000f54:	20000650 	.word	0x20000650

08000f58 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f68:	4810      	ldr	r0, [pc, #64]	@ (8000fac <ILI9341_WriteData+0x54>)
 8000f6a:	f001 febf 	bl	8002cec <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 8000f6e:	e015      	b.n	8000f9c <ILI9341_WriteData+0x44>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000f76:	bf28      	it	cs
 8000f78:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8000f7c:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000f7e:	89fa      	ldrh	r2, [r7, #14]
 8000f80:	f04f 33ff 	mov.w	r3, #4294967295
 8000f84:	6879      	ldr	r1, [r7, #4]
 8000f86:	480a      	ldr	r0, [pc, #40]	@ (8000fb0 <ILI9341_WriteData+0x58>)
 8000f88:	f002 fd21 	bl	80039ce <HAL_SPI_Transmit>
        buff += chunk_size;
 8000f8c:	89fb      	ldrh	r3, [r7, #14]
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 8000f94:	89fb      	ldrh	r3, [r7, #14]
 8000f96:	683a      	ldr	r2, [r7, #0]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d1e6      	bne.n	8000f70 <ILI9341_WriteData+0x18>
    }
}
 8000fa2:	bf00      	nop
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40020000 	.word	0x40020000
 8000fb0:	20000650 	.word	0x20000650

08000fb4 <ILI9341_Init>:

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
}

void ILI9341_Init() {
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b09b      	sub	sp, #108	@ 0x6c
 8000fb8:	af00      	add	r7, sp, #0
    ILI9341_Select();
 8000fba:	f7ff ff87 	bl	8000ecc <ILI9341_Select>
    ILI9341_Reset();
 8000fbe:	f7ff ff9d 	bl	8000efc <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	f7ff ffae 	bl	8000f24 <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8000fc8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fcc:	f000 fea0 	bl	8001d10 <HAL_Delay>
        
    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8000fd0:	20cb      	movs	r0, #203	@ 0xcb
 8000fd2:	f7ff ffa7 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8000fd6:	4a87      	ldr	r2, [pc, #540]	@ (80011f4 <ILI9341_Init+0x240>)
 8000fd8:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000fdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fe0:	6018      	str	r0, [r3, #0]
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000fe6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000fea:	2105      	movs	r1, #5
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ffb3 	bl	8000f58 <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 8000ff2:	20cf      	movs	r0, #207	@ 0xcf
 8000ff4:	f7ff ff96 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8000ff8:	4a7f      	ldr	r2, [pc, #508]	@ (80011f8 <ILI9341_Init+0x244>)
 8000ffa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ffe:	6812      	ldr	r2, [r2, #0]
 8001000:	4611      	mov	r1, r2
 8001002:	8019      	strh	r1, [r3, #0]
 8001004:	3302      	adds	r3, #2
 8001006:	0c12      	lsrs	r2, r2, #16
 8001008:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800100a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800100e:	2103      	movs	r1, #3
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ffa1 	bl	8000f58 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 8001016:	20e8      	movs	r0, #232	@ 0xe8
 8001018:	f7ff ff84 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 800101c:	4a77      	ldr	r2, [pc, #476]	@ (80011fc <ILI9341_Init+0x248>)
 800101e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001022:	6812      	ldr	r2, [r2, #0]
 8001024:	4611      	mov	r1, r2
 8001026:	8019      	strh	r1, [r3, #0]
 8001028:	3302      	adds	r3, #2
 800102a:	0c12      	lsrs	r2, r2, #16
 800102c:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800102e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001032:	2103      	movs	r1, #3
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff8f 	bl	8000f58 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 800103a:	20ea      	movs	r0, #234	@ 0xea
 800103c:	f7ff ff72 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8001040:	2300      	movs	r3, #0
 8001042:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        ILI9341_WriteData(data, sizeof(data));
 8001046:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800104a:	2102      	movs	r1, #2
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ff83 	bl	8000f58 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8001052:	20ed      	movs	r0, #237	@ 0xed
 8001054:	f7ff ff66 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8001058:	4b69      	ldr	r3, [pc, #420]	@ (8001200 <ILI9341_Init+0x24c>)
 800105a:	653b      	str	r3, [r7, #80]	@ 0x50
        ILI9341_WriteData(data, sizeof(data));
 800105c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001060:	2104      	movs	r1, #4
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff ff78 	bl	8000f58 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8001068:	20f7      	movs	r0, #247	@ 0xf7
 800106a:	f7ff ff5b 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 800106e:	2320      	movs	r3, #32
 8001070:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        ILI9341_WriteData(data, sizeof(data));
 8001074:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001078:	2101      	movs	r1, #1
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff6c 	bl	8000f58 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8001080:	20c0      	movs	r0, #192	@ 0xc0
 8001082:	f7ff ff4f 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 8001086:	2323      	movs	r3, #35	@ 0x23
 8001088:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        ILI9341_WriteData(data, sizeof(data));
 800108c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001090:	2101      	movs	r1, #1
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff ff60 	bl	8000f58 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8001098:	20c1      	movs	r0, #193	@ 0xc1
 800109a:	f7ff ff43 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 800109e:	2310      	movs	r3, #16
 80010a0:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        ILI9341_WriteData(data, sizeof(data));
 80010a4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80010a8:	2101      	movs	r1, #1
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff ff54 	bl	8000f58 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 80010b0:	20c5      	movs	r0, #197	@ 0xc5
 80010b2:	f7ff ff37 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 80010b6:	f642 033e 	movw	r3, #10302	@ 0x283e
 80010ba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        ILI9341_WriteData(data, sizeof(data));
 80010be:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010c2:	2102      	movs	r1, #2
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ff47 	bl	8000f58 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 80010ca:	20c7      	movs	r0, #199	@ 0xc7
 80010cc:	f7ff ff2a 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 80010d0:	2386      	movs	r3, #134	@ 0x86
 80010d2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        ILI9341_WriteData(data, sizeof(data));
 80010d6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010da:	2101      	movs	r1, #1
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff3b 	bl	8000f58 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 80010e2:	2036      	movs	r0, #54	@ 0x36
 80010e4:	f7ff ff1e 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 80010e8:	2348      	movs	r3, #72	@ 0x48
 80010ea:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        ILI9341_WriteData(data, sizeof(data));
 80010ee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010f2:	2101      	movs	r1, #1
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff2f 	bl	8000f58 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 80010fa:	203a      	movs	r0, #58	@ 0x3a
 80010fc:	f7ff ff12 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 8001100:	2355      	movs	r3, #85	@ 0x55
 8001102:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        ILI9341_WriteData(data, sizeof(data));
 8001106:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800110a:	2101      	movs	r1, #1
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff23 	bl	8000f58 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 8001112:	20b1      	movs	r0, #177	@ 0xb1
 8001114:	f7ff ff06 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8001118:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800111c:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9341_WriteData(data, sizeof(data));
 800111e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001122:	2102      	movs	r1, #2
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff ff17 	bl	8000f58 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 800112a:	20b6      	movs	r0, #182	@ 0xb6
 800112c:	f7ff fefa 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8001130:	4a34      	ldr	r2, [pc, #208]	@ (8001204 <ILI9341_Init+0x250>)
 8001132:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001136:	6812      	ldr	r2, [r2, #0]
 8001138:	4611      	mov	r1, r2
 800113a:	8019      	strh	r1, [r3, #0]
 800113c:	3302      	adds	r3, #2
 800113e:	0c12      	lsrs	r2, r2, #16
 8001140:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8001142:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001146:	2103      	movs	r1, #3
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff05 	bl	8000f58 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 800114e:	20f2      	movs	r0, #242	@ 0xf2
 8001150:	f7ff fee8 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8001154:	2300      	movs	r3, #0
 8001156:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        ILI9341_WriteData(data, sizeof(data));
 800115a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800115e:	2101      	movs	r1, #1
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fef9 	bl	8000f58 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 8001166:	2026      	movs	r0, #38	@ 0x26
 8001168:	f7ff fedc 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 800116c:	2301      	movs	r3, #1
 800116e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        ILI9341_WriteData(data, sizeof(data));
 8001172:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001176:	2101      	movs	r1, #1
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff feed 	bl	8000f58 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 800117e:	20e0      	movs	r0, #224	@ 0xe0
 8001180:	f7ff fed0 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8001184:	4b20      	ldr	r3, [pc, #128]	@ (8001208 <ILI9341_Init+0x254>)
 8001186:	f107 0414 	add.w	r4, r7, #20
 800118a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800118c:	c407      	stmia	r4!, {r0, r1, r2}
 800118e:	8023      	strh	r3, [r4, #0]
 8001190:	3402      	adds	r4, #2
 8001192:	0c1b      	lsrs	r3, r3, #16
 8001194:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	210f      	movs	r1, #15
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fedb 	bl	8000f58 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 80011a2:	20e1      	movs	r0, #225	@ 0xe1
 80011a4:	f7ff febe 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 80011a8:	4b18      	ldr	r3, [pc, #96]	@ (800120c <ILI9341_Init+0x258>)
 80011aa:	1d3c      	adds	r4, r7, #4
 80011ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011ae:	c407      	stmia	r4!, {r0, r1, r2}
 80011b0:	8023      	strh	r3, [r4, #0]
 80011b2:	3402      	adds	r4, #2
 80011b4:	0c1b      	lsrs	r3, r3, #16
 80011b6:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	210f      	movs	r1, #15
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fecb 	bl	8000f58 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 80011c2:	2011      	movs	r0, #17
 80011c4:	f7ff feae 	bl	8000f24 <ILI9341_WriteCommand>
    HAL_Delay(120);
 80011c8:	2078      	movs	r0, #120	@ 0x78
 80011ca:	f000 fda1 	bl	8001d10 <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 80011ce:	2029      	movs	r0, #41	@ 0x29
 80011d0:	f7ff fea8 	bl	8000f24 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 80011d4:	2036      	movs	r0, #54	@ 0x36
 80011d6:	f7ff fea5 	bl	8000f24 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 80011da:	2348      	movs	r3, #72	@ 0x48
 80011dc:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 80011de:	463b      	mov	r3, r7
 80011e0:	2101      	movs	r1, #1
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff feb8 	bl	8000f58 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 80011e8:	f7ff fe7c 	bl	8000ee4 <ILI9341_Unselect>
}
 80011ec:	bf00      	nop
 80011ee:	376c      	adds	r7, #108	@ 0x6c
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd90      	pop	{r4, r7, pc}
 80011f4:	08007ca8 	.word	0x08007ca8
 80011f8:	08007cb0 	.word	0x08007cb0
 80011fc:	08007cb4 	.word	0x08007cb4
 8001200:	81120364 	.word	0x81120364
 8001204:	08007cb8 	.word	0x08007cb8
 8001208:	08007cbc 	.word	0x08007cbc
 800120c:	08007ccc 	.word	0x08007ccc

08001210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001214:	f000 fd3a 	bl	8001c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001218:	f000 f810 	bl	800123c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800121c:	f000 f960 	bl	80014e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001220:	f000 f920 	bl	8001464 <MX_DMA_Init>
  MX_ADC1_Init();
 8001224:	f000 f868 	bl	80012f8 <MX_ADC1_Init>
  MX_SPI1_Init();
 8001228:	f000 f8e6 	bl	80013f8 <MX_SPI1_Init>
  MX_I2C1_Init();
 800122c:	f000 f8b6 	bl	800139c <MX_I2C1_Init>
  ILI9341_Init();
 8001230:	f7ff fec0 	bl	8000fb4 <ILI9341_Init>
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001234:	f003 f88e 	bl	8004354 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001238:	bf00      	nop
 800123a:	e7fd      	b.n	8001238 <main+0x28>

0800123c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b094      	sub	sp, #80	@ 0x50
 8001240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001242:	f107 0320 	add.w	r3, r7, #32
 8001246:	2230      	movs	r2, #48	@ 0x30
 8001248:	2100      	movs	r1, #0
 800124a:	4618      	mov	r0, r3
 800124c:	f004 fda7 	bl	8005d9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001250:	f107 030c 	add.w	r3, r7, #12
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
 800125e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001260:	2300      	movs	r3, #0
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	4b22      	ldr	r3, [pc, #136]	@ (80012f0 <SystemClock_Config+0xb4>)
 8001266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001268:	4a21      	ldr	r2, [pc, #132]	@ (80012f0 <SystemClock_Config+0xb4>)
 800126a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800126e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <SystemClock_Config+0xb4>)
 8001272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001274:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001278:	60bb      	str	r3, [r7, #8]
 800127a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]
 8001280:	4b1c      	ldr	r3, [pc, #112]	@ (80012f4 <SystemClock_Config+0xb8>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <SystemClock_Config+0xb8>)
 8001286:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	4b19      	ldr	r3, [pc, #100]	@ (80012f4 <SystemClock_Config+0xb8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001298:	2302      	movs	r3, #2
 800129a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800129c:	2301      	movs	r3, #1
 800129e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012a0:	2310      	movs	r3, #16
 80012a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a8:	f107 0320 	add.w	r3, r7, #32
 80012ac:	4618      	mov	r0, r3
 80012ae:	f001 fe7b 	bl	8002fa8 <HAL_RCC_OscConfig>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80012b8:	f000 f98c 	bl	80015d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012bc:	230f      	movs	r3, #15
 80012be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012c0:	2300      	movs	r3, #0
 80012c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f002 f8de 	bl	8003498 <HAL_RCC_ClockConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80012e2:	f000 f977 	bl	80015d4 <Error_Handler>
  }
}
 80012e6:	bf00      	nop
 80012e8:	3750      	adds	r7, #80	@ 0x50
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40007000 	.word	0x40007000

080012f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012fe:	463b      	mov	r3, r7
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800130a:	4b21      	ldr	r3, [pc, #132]	@ (8001390 <MX_ADC1_Init+0x98>)
 800130c:	4a21      	ldr	r2, [pc, #132]	@ (8001394 <MX_ADC1_Init+0x9c>)
 800130e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001312:	2200      	movs	r2, #0
 8001314:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001316:	4b1e      	ldr	r3, [pc, #120]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800131c:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <MX_ADC1_Init+0x98>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001322:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001324:	2200      	movs	r2, #0
 8001326:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001328:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <MX_ADC1_Init+0x98>)
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001330:	4b17      	ldr	r3, [pc, #92]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001332:	2200      	movs	r2, #0
 8001334:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001336:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001338:	4a17      	ldr	r2, [pc, #92]	@ (8001398 <MX_ADC1_Init+0xa0>)
 800133a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800133c:	4b14      	ldr	r3, [pc, #80]	@ (8001390 <MX_ADC1_Init+0x98>)
 800133e:	2200      	movs	r2, #0
 8001340:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001344:	2201      	movs	r2, #1
 8001346:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <MX_ADC1_Init+0x98>)
 800134a:	2200      	movs	r2, #0
 800134c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001352:	2201      	movs	r2, #1
 8001354:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001356:	480e      	ldr	r0, [pc, #56]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001358:	f000 fcfe 	bl	8001d58 <HAL_ADC_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001362:	f000 f937 	bl	80015d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001366:	2310      	movs	r3, #16
 8001368:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800136a:	2301      	movs	r3, #1
 800136c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800136e:	2300      	movs	r3, #0
 8001370:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001372:	463b      	mov	r3, r7
 8001374:	4619      	mov	r1, r3
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <MX_ADC1_Init+0x98>)
 8001378:	f000 fd32 	bl	8001de0 <HAL_ADC_ConfigChannel>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001382:	f000 f927 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000494 	.word	0x20000494
 8001394:	40012000 	.word	0x40012000
 8001398:	0f000001 	.word	0x0f000001

0800139c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013a2:	4a13      	ldr	r2, [pc, #76]	@ (80013f0 <MX_I2C1_Init+0x54>)
 80013a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013a6:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013a8:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <MX_I2C1_Init+0x58>)
 80013aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013ac:	4b0f      	ldr	r3, [pc, #60]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013c6:	4b09      	ldr	r3, [pc, #36]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013cc:	4b07      	ldr	r3, [pc, #28]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013d2:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013d8:	4804      	ldr	r0, [pc, #16]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013da:	f001 fca1 	bl	8002d20 <HAL_I2C_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013e4:	f000 f8f6 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000053c 	.word	0x2000053c
 80013f0:	40005400 	.word	0x40005400
 80013f4:	000186a0 	.word	0x000186a0

080013f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013fc:	4b17      	ldr	r3, [pc, #92]	@ (800145c <MX_SPI1_Init+0x64>)
 80013fe:	4a18      	ldr	r2, [pc, #96]	@ (8001460 <MX_SPI1_Init+0x68>)
 8001400:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <MX_SPI1_Init+0x64>)
 8001404:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001408:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800140a:	4b14      	ldr	r3, [pc, #80]	@ (800145c <MX_SPI1_Init+0x64>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001410:	4b12      	ldr	r3, [pc, #72]	@ (800145c <MX_SPI1_Init+0x64>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001416:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_SPI1_Init+0x64>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800141c:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <MX_SPI1_Init+0x64>)
 800141e:	2200      	movs	r2, #0
 8001420:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_SPI1_Init+0x64>)
 8001424:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001428:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800142a:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <MX_SPI1_Init+0x64>)
 800142c:	2200      	movs	r2, #0
 800142e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001430:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <MX_SPI1_Init+0x64>)
 8001432:	2200      	movs	r2, #0
 8001434:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001436:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_SPI1_Init+0x64>)
 8001438:	2200      	movs	r2, #0
 800143a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800143c:	4b07      	ldr	r3, [pc, #28]	@ (800145c <MX_SPI1_Init+0x64>)
 800143e:	2200      	movs	r2, #0
 8001440:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_SPI1_Init+0x64>)
 8001444:	220a      	movs	r2, #10
 8001446:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001448:	4804      	ldr	r0, [pc, #16]	@ (800145c <MX_SPI1_Init+0x64>)
 800144a:	f002 fa37 	bl	80038bc <HAL_SPI_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001454:	f000 f8be 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000650 	.word	0x20000650
 8001460:	40013000 	.word	0x40013000

08001464 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b1b      	ldr	r3, [pc, #108]	@ (80014dc <MX_DMA_Init+0x78>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a1a      	ldr	r2, [pc, #104]	@ (80014dc <MX_DMA_Init+0x78>)
 8001474:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <MX_DMA_Init+0x78>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	603b      	str	r3, [r7, #0]
 800148a:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <MX_DMA_Init+0x78>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a13      	ldr	r2, [pc, #76]	@ (80014dc <MX_DMA_Init+0x78>)
 8001490:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30
 8001496:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <MX_DMA_Init+0x78>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800149e:	603b      	str	r3, [r7, #0]
 80014a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2105      	movs	r1, #5
 80014a6:	200b      	movs	r0, #11
 80014a8:	f000 ff70 	bl	800238c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80014ac:	200b      	movs	r0, #11
 80014ae:	f000 ff89 	bl	80023c4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2105      	movs	r1, #5
 80014b6:	2011      	movs	r0, #17
 80014b8:	f000 ff68 	bl	800238c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80014bc:	2011      	movs	r0, #17
 80014be:	f000 ff81 	bl	80023c4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2105      	movs	r1, #5
 80014c6:	2038      	movs	r0, #56	@ 0x38
 80014c8:	f000 ff60 	bl	800238c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014cc:	2038      	movs	r0, #56	@ 0x38
 80014ce:	f000 ff79 	bl	80023c4 <HAL_NVIC_EnableIRQ>

}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800

080014e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b088      	sub	sp, #32
 80014e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	f107 030c 	add.w	r3, r7, #12
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
 80014f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b2a      	ldr	r3, [pc, #168]	@ (80015a4 <MX_GPIO_Init+0xc4>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a29      	ldr	r2, [pc, #164]	@ (80015a4 <MX_GPIO_Init+0xc4>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b27      	ldr	r3, [pc, #156]	@ (80015a4 <MX_GPIO_Init+0xc4>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	607b      	str	r3, [r7, #4]
 8001516:	4b23      	ldr	r3, [pc, #140]	@ (80015a4 <MX_GPIO_Init+0xc4>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a22      	ldr	r2, [pc, #136]	@ (80015a4 <MX_GPIO_Init+0xc4>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <MX_GPIO_Init+0xc4>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800152e:	2200      	movs	r2, #0
 8001530:	f241 1187 	movw	r1, #4487	@ 0x1187
 8001534:	481c      	ldr	r0, [pc, #112]	@ (80015a8 <MX_GPIO_Init+0xc8>)
 8001536:	f001 fbd9 	bl	8002cec <HAL_GPIO_WritePin>
                          |LCD_CS_Pin|LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 800153a:	2200      	movs	r2, #0
 800153c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001540:	481a      	ldr	r0, [pc, #104]	@ (80015ac <MX_GPIO_Init+0xcc>)
 8001542:	f001 fbd3 	bl	8002cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001546:	2302      	movs	r3, #2
 8001548:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154e:	2301      	movs	r3, #1
 8001550:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	4619      	mov	r1, r3
 8001558:	4814      	ldr	r0, [pc, #80]	@ (80015ac <MX_GPIO_Init+0xcc>)
 800155a:	f001 fa2b 	bl	80029b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           LCD_CS_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800155e:	f241 1387 	movw	r3, #4487	@ 0x1187
 8001562:	60fb      	str	r3, [r7, #12]
                          |LCD_CS_Pin|LCD_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	4619      	mov	r1, r3
 8001576:	480c      	ldr	r0, [pc, #48]	@ (80015a8 <MX_GPIO_Init+0xc8>)
 8001578:	f001 fa1c 	bl	80029b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 800157c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001580:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001582:	2301      	movs	r3, #1
 8001584:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 800158e:	f107 030c 	add.w	r3, r7, #12
 8001592:	4619      	mov	r1, r3
 8001594:	4805      	ldr	r0, [pc, #20]	@ (80015ac <MX_GPIO_Init+0xcc>)
 8001596:	f001 fa0d 	bl	80029b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800159a:	bf00      	nop
 800159c:	3720      	adds	r7, #32
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40020400 	.word	0x40020400
 80015ac:	40020000 	.word	0x40020000

080015b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a04      	ldr	r2, [pc, #16]	@ (80015d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d101      	bne.n	80015c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015c2:	f000 fb85 	bl	8001cd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40010000 	.word	0x40010000

080015d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015d8:	b672      	cpsid	i
}
 80015da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <Error_Handler+0x8>

080015e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	607b      	str	r3, [r7, #4]
 80015ea:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <HAL_MspInit+0x54>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ee:	4a11      	ldr	r2, [pc, #68]	@ (8001634 <HAL_MspInit+0x54>)
 80015f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <HAL_MspInit+0x54>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015fe:	607b      	str	r3, [r7, #4]
 8001600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	603b      	str	r3, [r7, #0]
 8001606:	4b0b      	ldr	r3, [pc, #44]	@ (8001634 <HAL_MspInit+0x54>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	4a0a      	ldr	r2, [pc, #40]	@ (8001634 <HAL_MspInit+0x54>)
 800160c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001610:	6413      	str	r3, [r2, #64]	@ 0x40
 8001612:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <HAL_MspInit+0x54>)
 8001614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161a:	603b      	str	r3, [r7, #0]
 800161c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	210f      	movs	r1, #15
 8001622:	f06f 0001 	mvn.w	r0, #1
 8001626:	f000 feb1 	bl	800238c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800

08001638 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a26      	ldr	r2, [pc, #152]	@ (80016e0 <HAL_ADC_MspInit+0xa8>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d145      	bne.n	80016d6 <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	4b25      	ldr	r3, [pc, #148]	@ (80016e4 <HAL_ADC_MspInit+0xac>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001652:	4a24      	ldr	r2, [pc, #144]	@ (80016e4 <HAL_ADC_MspInit+0xac>)
 8001654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001658:	6453      	str	r3, [r2, #68]	@ 0x44
 800165a:	4b22      	ldr	r3, [pc, #136]	@ (80016e4 <HAL_ADC_MspInit+0xac>)
 800165c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800165e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001666:	4b20      	ldr	r3, [pc, #128]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 8001668:	4a20      	ldr	r2, [pc, #128]	@ (80016ec <HAL_ADC_MspInit+0xb4>)
 800166a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800166c:	4b1e      	ldr	r3, [pc, #120]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 800166e:	2200      	movs	r2, #0
 8001670:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001672:	4b1d      	ldr	r3, [pc, #116]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001678:	4b1b      	ldr	r3, [pc, #108]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800167e:	4b1a      	ldr	r3, [pc, #104]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 8001680:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001684:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001686:	4b18      	ldr	r3, [pc, #96]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 8001688:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800168c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800168e:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 8001690:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001694:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001696:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 8001698:	2200      	movs	r2, #0
 800169a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800169c:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 800169e:	2200      	movs	r2, #0
 80016a0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80016a2:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 80016a4:	2204      	movs	r2, #4
 80016a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 80016aa:	2203      	movs	r2, #3
 80016ac:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80016ba:	480b      	ldr	r0, [pc, #44]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 80016bc:	f000 fe90 	bl	80023e0 <HAL_DMA_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <HAL_ADC_MspInit+0x92>
    {
      Error_Handler();
 80016c6:	f7ff ff85 	bl	80015d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a06      	ldr	r2, [pc, #24]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 80016ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80016d0:	4a05      	ldr	r2, [pc, #20]	@ (80016e8 <HAL_ADC_MspInit+0xb0>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40012000 	.word	0x40012000
 80016e4:	40023800 	.word	0x40023800
 80016e8:	200004dc 	.word	0x200004dc
 80016ec:	40026410 	.word	0x40026410

080016f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	@ 0x28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a48      	ldr	r2, [pc, #288]	@ (8001830 <HAL_I2C_MspInit+0x140>)
 800170e:	4293      	cmp	r3, r2
 8001710:	f040 8089 	bne.w	8001826 <HAL_I2C_MspInit+0x136>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001714:	2300      	movs	r3, #0
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	4b46      	ldr	r3, [pc, #280]	@ (8001834 <HAL_I2C_MspInit+0x144>)
 800171a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171c:	4a45      	ldr	r2, [pc, #276]	@ (8001834 <HAL_I2C_MspInit+0x144>)
 800171e:	f043 0302 	orr.w	r3, r3, #2
 8001722:	6313      	str	r3, [r2, #48]	@ 0x30
 8001724:	4b43      	ldr	r3, [pc, #268]	@ (8001834 <HAL_I2C_MspInit+0x144>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001730:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001736:	2312      	movs	r3, #18
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001742:	2304      	movs	r3, #4
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	483a      	ldr	r0, [pc, #232]	@ (8001838 <HAL_I2C_MspInit+0x148>)
 800174e:	f001 f931 	bl	80029b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	4b37      	ldr	r3, [pc, #220]	@ (8001834 <HAL_I2C_MspInit+0x144>)
 8001758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175a:	4a36      	ldr	r2, [pc, #216]	@ (8001834 <HAL_I2C_MspInit+0x144>)
 800175c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001760:	6413      	str	r3, [r2, #64]	@ 0x40
 8001762:	4b34      	ldr	r3, [pc, #208]	@ (8001834 <HAL_I2C_MspInit+0x144>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800176e:	4b33      	ldr	r3, [pc, #204]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 8001770:	4a33      	ldr	r2, [pc, #204]	@ (8001840 <HAL_I2C_MspInit+0x150>)
 8001772:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001774:	4b31      	ldr	r3, [pc, #196]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 8001776:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800177a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800177c:	4b2f      	ldr	r3, [pc, #188]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 800177e:	2240      	movs	r2, #64	@ 0x40
 8001780:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001782:	4b2e      	ldr	r3, [pc, #184]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001788:	4b2c      	ldr	r3, [pc, #176]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 800178a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800178e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001790:	4b2a      	ldr	r3, [pc, #168]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001796:	4b29      	ldr	r3, [pc, #164]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800179c:	4b27      	ldr	r3, [pc, #156]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017a2:	4b26      	ldr	r3, [pc, #152]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017a8:	4b24      	ldr	r3, [pc, #144]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80017ae:	4823      	ldr	r0, [pc, #140]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 80017b0:	f000 fe16 	bl	80023e0 <HAL_DMA_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 80017ba:	f7ff ff0b 	bl	80015d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a1e      	ldr	r2, [pc, #120]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 80017c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80017c4:	4a1d      	ldr	r2, [pc, #116]	@ (800183c <HAL_I2C_MspInit+0x14c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80017ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001848 <HAL_I2C_MspInit+0x158>)
 80017ce:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80017d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017d6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017de:	4b19      	ldr	r3, [pc, #100]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017e4:	4b17      	ldr	r3, [pc, #92]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017ea:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017ec:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017f2:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80017f8:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017fe:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001804:	4b0f      	ldr	r3, [pc, #60]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 8001806:	2200      	movs	r2, #0
 8001808:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800180a:	480e      	ldr	r0, [pc, #56]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 800180c:	f000 fde8 	bl	80023e0 <HAL_DMA_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8001816:	f7ff fedd 	bl	80015d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a09      	ldr	r2, [pc, #36]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 800181e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001820:	4a08      	ldr	r2, [pc, #32]	@ (8001844 <HAL_I2C_MspInit+0x154>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001826:	bf00      	nop
 8001828:	3728      	adds	r7, #40	@ 0x28
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40005400 	.word	0x40005400
 8001834:	40023800 	.word	0x40023800
 8001838:	40020400 	.word	0x40020400
 800183c:	20000590 	.word	0x20000590
 8001840:	400260a0 	.word	0x400260a0
 8001844:	200005f0 	.word	0x200005f0
 8001848:	40026010 	.word	0x40026010

0800184c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b08a      	sub	sp, #40	@ 0x28
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a28      	ldr	r2, [pc, #160]	@ (800190c <HAL_SPI_MspInit+0xc0>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d149      	bne.n	8001902 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	4b27      	ldr	r3, [pc, #156]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001876:	4a26      	ldr	r2, [pc, #152]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 8001878:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800187c:	6453      	str	r3, [r2, #68]	@ 0x44
 800187e:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001882:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	4b20      	ldr	r3, [pc, #128]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a1f      	ldr	r2, [pc, #124]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b1d      	ldr	r3, [pc, #116]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	4b19      	ldr	r3, [pc, #100]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a18      	ldr	r2, [pc, #96]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <HAL_SPI_MspInit+0xc4>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018c2:	23c0      	movs	r3, #192	@ 0xc0
 80018c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ce:	2303      	movs	r3, #3
 80018d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018d2:	2305      	movs	r3, #5
 80018d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4619      	mov	r1, r3
 80018dc:	480d      	ldr	r0, [pc, #52]	@ (8001914 <HAL_SPI_MspInit+0xc8>)
 80018de:	f001 f869 	bl	80029b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018e2:	2308      	movs	r3, #8
 80018e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ee:	2303      	movs	r3, #3
 80018f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018f2:	2305      	movs	r3, #5
 80018f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	4806      	ldr	r0, [pc, #24]	@ (8001918 <HAL_SPI_MspInit+0xcc>)
 80018fe:	f001 f859 	bl	80029b4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001902:	bf00      	nop
 8001904:	3728      	adds	r7, #40	@ 0x28
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40013000 	.word	0x40013000
 8001910:	40023800 	.word	0x40023800
 8001914:	40020000 	.word	0x40020000
 8001918:	40020400 	.word	0x40020400

0800191c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08c      	sub	sp, #48	@ 0x30
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800192c:	2300      	movs	r3, #0
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	4b2e      	ldr	r3, [pc, #184]	@ (80019ec <HAL_InitTick+0xd0>)
 8001932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001934:	4a2d      	ldr	r2, [pc, #180]	@ (80019ec <HAL_InitTick+0xd0>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	6453      	str	r3, [r2, #68]	@ 0x44
 800193c:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <HAL_InitTick+0xd0>)
 800193e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001948:	f107 020c 	add.w	r2, r7, #12
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f001 ff80 	bl	8003858 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001958:	f001 ff6a 	bl	8003830 <HAL_RCC_GetPCLK2Freq>
 800195c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800195e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001960:	4a23      	ldr	r2, [pc, #140]	@ (80019f0 <HAL_InitTick+0xd4>)
 8001962:	fba2 2303 	umull	r2, r3, r2, r3
 8001966:	0c9b      	lsrs	r3, r3, #18
 8001968:	3b01      	subs	r3, #1
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800196c:	4b21      	ldr	r3, [pc, #132]	@ (80019f4 <HAL_InitTick+0xd8>)
 800196e:	4a22      	ldr	r2, [pc, #136]	@ (80019f8 <HAL_InitTick+0xdc>)
 8001970:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001972:	4b20      	ldr	r3, [pc, #128]	@ (80019f4 <HAL_InitTick+0xd8>)
 8001974:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001978:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800197a:	4a1e      	ldr	r2, [pc, #120]	@ (80019f4 <HAL_InitTick+0xd8>)
 800197c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001980:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <HAL_InitTick+0xd8>)
 8001982:	2200      	movs	r2, #0
 8001984:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001986:	4b1b      	ldr	r3, [pc, #108]	@ (80019f4 <HAL_InitTick+0xd8>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198c:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <HAL_InitTick+0xd8>)
 800198e:	2200      	movs	r2, #0
 8001990:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001992:	4818      	ldr	r0, [pc, #96]	@ (80019f4 <HAL_InitTick+0xd8>)
 8001994:	f002 fa3c 	bl	8003e10 <HAL_TIM_Base_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800199e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d11b      	bne.n	80019de <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80019a6:	4813      	ldr	r0, [pc, #76]	@ (80019f4 <HAL_InitTick+0xd8>)
 80019a8:	f002 fa8c 	bl	8003ec4 <HAL_TIM_Base_Start_IT>
 80019ac:	4603      	mov	r3, r0
 80019ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80019b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d111      	bne.n	80019de <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80019ba:	2019      	movs	r0, #25
 80019bc:	f000 fd02 	bl	80023c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2b0f      	cmp	r3, #15
 80019c4:	d808      	bhi.n	80019d8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80019c6:	2200      	movs	r2, #0
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	2019      	movs	r0, #25
 80019cc:	f000 fcde 	bl	800238c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019d0:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <HAL_InitTick+0xe0>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	e002      	b.n	80019de <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80019de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3730      	adds	r7, #48	@ 0x30
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40023800 	.word	0x40023800
 80019f0:	431bde83 	.word	0x431bde83
 80019f4:	200006a8 	.word	0x200006a8
 80019f8:	40010000 	.word	0x40010000
 80019fc:	20000004 	.word	0x20000004

08001a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <NMI_Handler+0x4>

08001a08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <HardFault_Handler+0x4>

08001a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <MemManage_Handler+0x4>

08001a18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <BusFault_Handler+0x4>

08001a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <UsageFault_Handler+0x4>

08001a28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001a3c:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <DMA1_Stream0_IRQHandler+0x10>)
 8001a3e:	f000 fd7d 	bl	800253c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200005f0 	.word	0x200005f0

08001a4c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001a50:	4802      	ldr	r0, [pc, #8]	@ (8001a5c <DMA1_Stream6_IRQHandler+0x10>)
 8001a52:	f000 fd73 	bl	800253c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000590 	.word	0x20000590

08001a60 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a64:	4802      	ldr	r0, [pc, #8]	@ (8001a70 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001a66:	f002 fa9d 	bl	8003fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200006a8 	.word	0x200006a8

08001a74 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a78:	4802      	ldr	r0, [pc, #8]	@ (8001a84 <DMA2_Stream0_IRQHandler+0x10>)
 8001a7a:	f000 fd5f 	bl	800253c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200004dc 	.word	0x200004dc

08001a88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  return 1;
 8001a8c:	2301      	movs	r3, #1
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_kill>:

int _kill(int pid, int sig)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001aa2:	f004 fa25 	bl	8005ef0 <__errno>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2216      	movs	r2, #22
 8001aaa:	601a      	str	r2, [r3, #0]
  return -1;
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_exit>:

void _exit (int status)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ffe7 	bl	8001a98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aca:	bf00      	nop
 8001acc:	e7fd      	b.n	8001aca <_exit+0x12>

08001ace <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b086      	sub	sp, #24
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
 8001ade:	e00a      	b.n	8001af6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ae0:	f3af 8000 	nop.w
 8001ae4:	4601      	mov	r1, r0
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	1c5a      	adds	r2, r3, #1
 8001aea:	60ba      	str	r2, [r7, #8]
 8001aec:	b2ca      	uxtb	r2, r1
 8001aee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	3301      	adds	r3, #1
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	dbf0      	blt.n	8001ae0 <_read+0x12>
  }

  return len;
 8001afe:	687b      	ldr	r3, [r7, #4]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	e009      	b.n	8001b2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	1c5a      	adds	r2, r3, #1
 8001b1e:	60ba      	str	r2, [r7, #8]
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	dbf1      	blt.n	8001b1a <_write+0x12>
  }
  return len;
 8001b36:	687b      	ldr	r3, [r7, #4]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <_close>:

int _close(int file)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b68:	605a      	str	r2, [r3, #4]
  return 0;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <_isatty>:

int _isatty(int file)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b80:	2301      	movs	r3, #1
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b085      	sub	sp, #20
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb0:	4a14      	ldr	r2, [pc, #80]	@ (8001c04 <_sbrk+0x5c>)
 8001bb2:	4b15      	ldr	r3, [pc, #84]	@ (8001c08 <_sbrk+0x60>)
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bbc:	4b13      	ldr	r3, [pc, #76]	@ (8001c0c <_sbrk+0x64>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <_sbrk+0x64>)
 8001bc6:	4a12      	ldr	r2, [pc, #72]	@ (8001c10 <_sbrk+0x68>)
 8001bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bca:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <_sbrk+0x64>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d207      	bcs.n	8001be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd8:	f004 f98a 	bl	8005ef0 <__errno>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	220c      	movs	r2, #12
 8001be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	e009      	b.n	8001bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be8:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <_sbrk+0x64>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bee:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <_sbrk+0x64>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	4a05      	ldr	r2, [pc, #20]	@ (8001c0c <_sbrk+0x64>)
 8001bf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20020000 	.word	0x20020000
 8001c08:	00000400 	.word	0x00000400
 8001c0c:	200006f0 	.word	0x200006f0
 8001c10:	20000990 	.word	0x20000990

08001c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <SystemInit+0x20>)
 8001c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c1e:	4a05      	ldr	r2, [pc, #20]	@ (8001c34 <SystemInit+0x20>)
 8001c20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c3c:	f7ff ffea 	bl	8001c14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c40:	480c      	ldr	r0, [pc, #48]	@ (8001c74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c42:	490d      	ldr	r1, [pc, #52]	@ (8001c78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c44:	4a0d      	ldr	r2, [pc, #52]	@ (8001c7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c48:	e002      	b.n	8001c50 <LoopCopyDataInit>

08001c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4e:	3304      	adds	r3, #4

08001c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c54:	d3f9      	bcc.n	8001c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c56:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c58:	4c0a      	ldr	r4, [pc, #40]	@ (8001c84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c5c:	e001      	b.n	8001c62 <LoopFillZerobss>

08001c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c60:	3204      	adds	r2, #4

08001c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c64:	d3fb      	bcc.n	8001c5e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001c66:	f004 f949 	bl	8005efc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c6a:	f7ff fad1 	bl	8001210 <main>
  bx  lr    
 8001c6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c78:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001c7c:	08008088 	.word	0x08008088
  ldr r2, =_sbss
 8001c80:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c84:	20000990 	.word	0x20000990

08001c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c88:	e7fe      	b.n	8001c88 <ADC_IRQHandler>
	...

08001c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c90:	4b0e      	ldr	r3, [pc, #56]	@ (8001ccc <HAL_Init+0x40>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a0d      	ldr	r2, [pc, #52]	@ (8001ccc <HAL_Init+0x40>)
 8001c96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <HAL_Init+0x40>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <HAL_Init+0x40>)
 8001ca2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca8:	4b08      	ldr	r3, [pc, #32]	@ (8001ccc <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a07      	ldr	r2, [pc, #28]	@ (8001ccc <HAL_Init+0x40>)
 8001cae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb4:	2003      	movs	r0, #3
 8001cb6:	f000 fb5e 	bl	8002376 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cba:	200f      	movs	r0, #15
 8001cbc:	f7ff fe2e 	bl	800191c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc0:	f7ff fc8e 	bl	80015e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023c00 	.word	0x40023c00

08001cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <HAL_IncTick+0x20>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <HAL_IncTick+0x24>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4413      	add	r3, r2
 8001ce0:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <HAL_IncTick+0x24>)
 8001ce2:	6013      	str	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	20000008 	.word	0x20000008
 8001cf4:	200006f4 	.word	0x200006f4

08001cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	@ (8001d0c <HAL_GetTick+0x14>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	200006f4 	.word	0x200006f4

08001d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d18:	f7ff ffee 	bl	8001cf8 <HAL_GetTick>
 8001d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d005      	beq.n	8001d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <HAL_Delay+0x44>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4413      	add	r3, r2
 8001d34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d36:	bf00      	nop
 8001d38:	f7ff ffde 	bl	8001cf8 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d8f7      	bhi.n	8001d38 <HAL_Delay+0x28>
  {
  }
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000008 	.word	0x20000008

08001d58 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d60:	2300      	movs	r3, #0
 8001d62:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e033      	b.n	8001dd6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d109      	bne.n	8001d8a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7ff fc5e 	bl	8001638 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	f003 0310 	and.w	r3, r3, #16
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d118      	bne.n	8001dc8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d9e:	f023 0302 	bic.w	r3, r3, #2
 8001da2:	f043 0202 	orr.w	r2, r3, #2
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f93a 	bl	8002024 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	f023 0303 	bic.w	r3, r3, #3
 8001dbe:	f043 0201 	orr.w	r2, r3, #1
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dc6:	e001      	b.n	8001dcc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <HAL_ADC_ConfigChannel+0x1c>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e105      	b.n	8002008 <HAL_ADC_ConfigChannel+0x228>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b09      	cmp	r3, #9
 8001e0a:	d925      	bls.n	8001e58 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68d9      	ldr	r1, [r3, #12]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	4413      	add	r3, r2
 8001e20:	3b1e      	subs	r3, #30
 8001e22:	2207      	movs	r2, #7
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43da      	mvns	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	400a      	ands	r2, r1
 8001e30:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68d9      	ldr	r1, [r3, #12]
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	4618      	mov	r0, r3
 8001e44:	4603      	mov	r3, r0
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	4403      	add	r3, r0
 8001e4a:	3b1e      	subs	r3, #30
 8001e4c:	409a      	lsls	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	e022      	b.n	8001e9e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6919      	ldr	r1, [r3, #16]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	4613      	mov	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	2207      	movs	r2, #7
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	43da      	mvns	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	400a      	ands	r2, r1
 8001e7a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	6919      	ldr	r1, [r3, #16]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	4603      	mov	r3, r0
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	4403      	add	r3, r0
 8001e94:	409a      	lsls	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b06      	cmp	r3, #6
 8001ea4:	d824      	bhi.n	8001ef0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	4413      	add	r3, r2
 8001eb6:	3b05      	subs	r3, #5
 8001eb8:	221f      	movs	r2, #31
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	400a      	ands	r2, r1
 8001ec6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	4613      	mov	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	4413      	add	r3, r2
 8001ee0:	3b05      	subs	r3, #5
 8001ee2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eee:	e04c      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b0c      	cmp	r3, #12
 8001ef6:	d824      	bhi.n	8001f42 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685a      	ldr	r2, [r3, #4]
 8001f02:	4613      	mov	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	3b23      	subs	r3, #35	@ 0x23
 8001f0a:	221f      	movs	r2, #31
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43da      	mvns	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	400a      	ands	r2, r1
 8001f18:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	4618      	mov	r0, r3
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4413      	add	r3, r2
 8001f32:	3b23      	subs	r3, #35	@ 0x23
 8001f34:	fa00 f203 	lsl.w	r2, r0, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f40:	e023      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	4413      	add	r3, r2
 8001f52:	3b41      	subs	r3, #65	@ 0x41
 8001f54:	221f      	movs	r2, #31
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	43da      	mvns	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	400a      	ands	r2, r1
 8001f62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	4618      	mov	r0, r3
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	3b41      	subs	r3, #65	@ 0x41
 8001f7e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	430a      	orrs	r2, r1
 8001f88:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f8a:	4b22      	ldr	r3, [pc, #136]	@ (8002014 <HAL_ADC_ConfigChannel+0x234>)
 8001f8c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_ADC_ConfigChannel+0x238>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d109      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x1cc>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b12      	cmp	r3, #18
 8001f9e:	d105      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a19      	ldr	r2, [pc, #100]	@ (8002018 <HAL_ADC_ConfigChannel+0x238>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d123      	bne.n	8001ffe <HAL_ADC_ConfigChannel+0x21e>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b10      	cmp	r3, #16
 8001fbc:	d003      	beq.n	8001fc6 <HAL_ADC_ConfigChannel+0x1e6>
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b11      	cmp	r3, #17
 8001fc4:	d11b      	bne.n	8001ffe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b10      	cmp	r3, #16
 8001fd8:	d111      	bne.n	8001ffe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fda:	4b10      	ldr	r3, [pc, #64]	@ (800201c <HAL_ADC_ConfigChannel+0x23c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a10      	ldr	r2, [pc, #64]	@ (8002020 <HAL_ADC_ConfigChannel+0x240>)
 8001fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe4:	0c9a      	lsrs	r2, r3, #18
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ff0:	e002      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f9      	bne.n	8001ff2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	40012300 	.word	0x40012300
 8002018:	40012000 	.word	0x40012000
 800201c:	20000000 	.word	0x20000000
 8002020:	431bde83 	.word	0x431bde83

08002024 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800202c:	4b79      	ldr	r3, [pc, #484]	@ (8002214 <ADC_Init+0x1f0>)
 800202e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	431a      	orrs	r2, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	685a      	ldr	r2, [r3, #4]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002058:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6859      	ldr	r1, [r3, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	021a      	lsls	r2, r3, #8
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	430a      	orrs	r2, r1
 800206c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800207c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	6859      	ldr	r1, [r3, #4]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	430a      	orrs	r2, r1
 800208e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800209e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6899      	ldr	r1, [r3, #8]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b6:	4a58      	ldr	r2, [pc, #352]	@ (8002218 <ADC_Init+0x1f4>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d022      	beq.n	8002102 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6899      	ldr	r1, [r3, #8]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	689a      	ldr	r2, [r3, #8]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6899      	ldr	r1, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	e00f      	b.n	8002122 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002110:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002120:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0202 	bic.w	r2, r2, #2
 8002130:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	6899      	ldr	r1, [r3, #8]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	7e1b      	ldrb	r3, [r3, #24]
 800213c:	005a      	lsls	r2, r3, #1
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 3020 	ldrb.w	r3, [r3, #32]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d01b      	beq.n	8002188 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800215e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800216e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6859      	ldr	r1, [r3, #4]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217a:	3b01      	subs	r3, #1
 800217c:	035a      	lsls	r2, r3, #13
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	430a      	orrs	r2, r1
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	e007      	b.n	8002198 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002196:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	051a      	lsls	r2, r3, #20
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6899      	ldr	r1, [r3, #8]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021da:	025a      	lsls	r2, r3, #9
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6899      	ldr	r1, [r3, #8]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	029a      	lsls	r2, r3, #10
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	609a      	str	r2, [r3, #8]
}
 8002208:	bf00      	nop
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	40012300 	.word	0x40012300
 8002218:	0f000001 	.word	0x0f000001

0800221c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800222c:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <__NVIC_SetPriorityGrouping+0x44>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002238:	4013      	ands	r3, r2
 800223a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002244:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800224c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800224e:	4a04      	ldr	r2, [pc, #16]	@ (8002260 <__NVIC_SetPriorityGrouping+0x44>)
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	60d3      	str	r3, [r2, #12]
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002268:	4b04      	ldr	r3, [pc, #16]	@ (800227c <__NVIC_GetPriorityGrouping+0x18>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	f003 0307 	and.w	r3, r3, #7
}
 8002272:	4618      	mov	r0, r3
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800228a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228e:	2b00      	cmp	r3, #0
 8002290:	db0b      	blt.n	80022aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	f003 021f 	and.w	r2, r3, #31
 8002298:	4907      	ldr	r1, [pc, #28]	@ (80022b8 <__NVIC_EnableIRQ+0x38>)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	095b      	lsrs	r3, r3, #5
 80022a0:	2001      	movs	r0, #1
 80022a2:	fa00 f202 	lsl.w	r2, r0, r2
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000e100 	.word	0xe000e100

080022bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	6039      	str	r1, [r7, #0]
 80022c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	db0a      	blt.n	80022e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	490c      	ldr	r1, [pc, #48]	@ (8002308 <__NVIC_SetPriority+0x4c>)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	0112      	lsls	r2, r2, #4
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	440b      	add	r3, r1
 80022e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022e4:	e00a      	b.n	80022fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	4908      	ldr	r1, [pc, #32]	@ (800230c <__NVIC_SetPriority+0x50>)
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	f003 030f 	and.w	r3, r3, #15
 80022f2:	3b04      	subs	r3, #4
 80022f4:	0112      	lsls	r2, r2, #4
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	440b      	add	r3, r1
 80022fa:	761a      	strb	r2, [r3, #24]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	e000e100 	.word	0xe000e100
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002310:	b480      	push	{r7}
 8002312:	b089      	sub	sp, #36	@ 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	f1c3 0307 	rsb	r3, r3, #7
 800232a:	2b04      	cmp	r3, #4
 800232c:	bf28      	it	cs
 800232e:	2304      	movcs	r3, #4
 8002330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	3304      	adds	r3, #4
 8002336:	2b06      	cmp	r3, #6
 8002338:	d902      	bls.n	8002340 <NVIC_EncodePriority+0x30>
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3b03      	subs	r3, #3
 800233e:	e000      	b.n	8002342 <NVIC_EncodePriority+0x32>
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002344:	f04f 32ff 	mov.w	r2, #4294967295
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43da      	mvns	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	401a      	ands	r2, r3
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002358:	f04f 31ff 	mov.w	r1, #4294967295
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	fa01 f303 	lsl.w	r3, r1, r3
 8002362:	43d9      	mvns	r1, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002368:	4313      	orrs	r3, r2
         );
}
 800236a:	4618      	mov	r0, r3
 800236c:	3724      	adds	r7, #36	@ 0x24
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b082      	sub	sp, #8
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7ff ff4c 	bl	800221c <__NVIC_SetPriorityGrouping>
}
 8002384:	bf00      	nop
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800239e:	f7ff ff61 	bl	8002264 <__NVIC_GetPriorityGrouping>
 80023a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	68b9      	ldr	r1, [r7, #8]
 80023a8:	6978      	ldr	r0, [r7, #20]
 80023aa:	f7ff ffb1 	bl	8002310 <NVIC_EncodePriority>
 80023ae:	4602      	mov	r2, r0
 80023b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023b4:	4611      	mov	r1, r2
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ff80 	bl	80022bc <__NVIC_SetPriority>
}
 80023bc:	bf00      	nop
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff ff54 	bl	8002280 <__NVIC_EnableIRQ>
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80023ec:	f7ff fc84 	bl	8001cf8 <HAL_GetTick>
 80023f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e099      	b.n	8002530 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2202      	movs	r2, #2
 8002400:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0201 	bic.w	r2, r2, #1
 800241a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800241c:	e00f      	b.n	800243e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800241e:	f7ff fc6b 	bl	8001cf8 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b05      	cmp	r3, #5
 800242a:	d908      	bls.n	800243e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2220      	movs	r2, #32
 8002430:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2203      	movs	r2, #3
 8002436:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e078      	b.n	8002530 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1e8      	bne.n	800241e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	4b38      	ldr	r3, [pc, #224]	@ (8002538 <HAL_DMA_Init+0x158>)
 8002458:	4013      	ands	r3, r2
 800245a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800246a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002476:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002482:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a1b      	ldr	r3, [r3, #32]
 8002488:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	4313      	orrs	r3, r2
 800248e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002494:	2b04      	cmp	r3, #4
 8002496:	d107      	bne.n	80024a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a0:	4313      	orrs	r3, r2
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f023 0307 	bic.w	r3, r3, #7
 80024be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	d117      	bne.n	8002502 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	4313      	orrs	r3, r2
 80024da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d00e      	beq.n	8002502 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f9e9 	bl	80028bc <DMA_CheckFifoParam>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d008      	beq.n	8002502 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2240      	movs	r2, #64	@ 0x40
 80024f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80024fe:	2301      	movs	r3, #1
 8002500:	e016      	b.n	8002530 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f9a0 	bl	8002850 <DMA_CalcBaseAndBitshift>
 8002510:	4603      	mov	r3, r0
 8002512:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	223f      	movs	r2, #63	@ 0x3f
 800251a:	409a      	lsls	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3718      	adds	r7, #24
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	f010803f 	.word	0xf010803f

0800253c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002544:	2300      	movs	r3, #0
 8002546:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002548:	4b8e      	ldr	r3, [pc, #568]	@ (8002784 <HAL_DMA_IRQHandler+0x248>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a8e      	ldr	r2, [pc, #568]	@ (8002788 <HAL_DMA_IRQHandler+0x24c>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	0a9b      	lsrs	r3, r3, #10
 8002554:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002566:	2208      	movs	r2, #8
 8002568:	409a      	lsls	r2, r3
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	4013      	ands	r3, r2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d01a      	beq.n	80025a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0304 	and.w	r3, r3, #4
 800257c:	2b00      	cmp	r3, #0
 800257e:	d013      	beq.n	80025a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0204 	bic.w	r2, r2, #4
 800258e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002594:	2208      	movs	r2, #8
 8002596:	409a      	lsls	r2, r3
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a0:	f043 0201 	orr.w	r2, r3, #1
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ac:	2201      	movs	r2, #1
 80025ae:	409a      	lsls	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d012      	beq.n	80025de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00b      	beq.n	80025de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ca:	2201      	movs	r2, #1
 80025cc:	409a      	lsls	r2, r3
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025d6:	f043 0202 	orr.w	r2, r3, #2
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e2:	2204      	movs	r2, #4
 80025e4:	409a      	lsls	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4013      	ands	r3, r2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d012      	beq.n	8002614 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00b      	beq.n	8002614 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002600:	2204      	movs	r2, #4
 8002602:	409a      	lsls	r2, r3
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800260c:	f043 0204 	orr.w	r2, r3, #4
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002618:	2210      	movs	r2, #16
 800261a:	409a      	lsls	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4013      	ands	r3, r2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d043      	beq.n	80026ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0308 	and.w	r3, r3, #8
 800262e:	2b00      	cmp	r3, #0
 8002630:	d03c      	beq.n	80026ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002636:	2210      	movs	r2, #16
 8002638:	409a      	lsls	r2, r3
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d018      	beq.n	800267e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d108      	bne.n	800266c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	2b00      	cmp	r3, #0
 8002660:	d024      	beq.n	80026ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	4798      	blx	r3
 800266a:	e01f      	b.n	80026ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002670:	2b00      	cmp	r3, #0
 8002672:	d01b      	beq.n	80026ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	4798      	blx	r3
 800267c:	e016      	b.n	80026ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d107      	bne.n	800269c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0208 	bic.w	r2, r2, #8
 800269a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d003      	beq.n	80026ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b0:	2220      	movs	r2, #32
 80026b2:	409a      	lsls	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4013      	ands	r3, r2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	f000 808f 	beq.w	80027dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0310 	and.w	r3, r3, #16
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f000 8087 	beq.w	80027dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d2:	2220      	movs	r2, #32
 80026d4:	409a      	lsls	r2, r3
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b05      	cmp	r3, #5
 80026e4:	d136      	bne.n	8002754 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 0216 	bic.w	r2, r2, #22
 80026f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	695a      	ldr	r2, [r3, #20]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002704:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	2b00      	cmp	r3, #0
 800270c:	d103      	bne.n	8002716 <HAL_DMA_IRQHandler+0x1da>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002712:	2b00      	cmp	r3, #0
 8002714:	d007      	beq.n	8002726 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 0208 	bic.w	r2, r2, #8
 8002724:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272a:	223f      	movs	r2, #63	@ 0x3f
 800272c:	409a      	lsls	r2, r3
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002746:	2b00      	cmp	r3, #0
 8002748:	d07e      	beq.n	8002848 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	4798      	blx	r3
        }
        return;
 8002752:	e079      	b.n	8002848 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d01d      	beq.n	800279e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10d      	bne.n	800278c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002774:	2b00      	cmp	r3, #0
 8002776:	d031      	beq.n	80027dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	4798      	blx	r3
 8002780:	e02c      	b.n	80027dc <HAL_DMA_IRQHandler+0x2a0>
 8002782:	bf00      	nop
 8002784:	20000000 	.word	0x20000000
 8002788:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002790:	2b00      	cmp	r3, #0
 8002792:	d023      	beq.n	80027dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	4798      	blx	r3
 800279c:	e01e      	b.n	80027dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d10f      	bne.n	80027cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 0210 	bic.w	r2, r2, #16
 80027ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d032      	beq.n	800284a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d022      	beq.n	8002836 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2205      	movs	r2, #5
 80027f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0201 	bic.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	3301      	adds	r3, #1
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	429a      	cmp	r2, r3
 8002812:	d307      	bcc.n	8002824 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f2      	bne.n	8002808 <HAL_DMA_IRQHandler+0x2cc>
 8002822:	e000      	b.n	8002826 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002824:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800283a:	2b00      	cmp	r3, #0
 800283c:	d005      	beq.n	800284a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	4798      	blx	r3
 8002846:	e000      	b.n	800284a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002848:	bf00      	nop
    }
  }
}
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	b2db      	uxtb	r3, r3
 800285e:	3b10      	subs	r3, #16
 8002860:	4a14      	ldr	r2, [pc, #80]	@ (80028b4 <DMA_CalcBaseAndBitshift+0x64>)
 8002862:	fba2 2303 	umull	r2, r3, r2, r3
 8002866:	091b      	lsrs	r3, r3, #4
 8002868:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800286a:	4a13      	ldr	r2, [pc, #76]	@ (80028b8 <DMA_CalcBaseAndBitshift+0x68>)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	4413      	add	r3, r2
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2b03      	cmp	r3, #3
 800287c:	d909      	bls.n	8002892 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002886:	f023 0303 	bic.w	r3, r3, #3
 800288a:	1d1a      	adds	r2, r3, #4
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002890:	e007      	b.n	80028a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800289a:	f023 0303 	bic.w	r3, r3, #3
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	aaaaaaab 	.word	0xaaaaaaab
 80028b8:	08007cfc 	.word	0x08007cfc

080028bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028c4:	2300      	movs	r3, #0
 80028c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d11f      	bne.n	8002916 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	2b03      	cmp	r3, #3
 80028da:	d856      	bhi.n	800298a <DMA_CheckFifoParam+0xce>
 80028dc:	a201      	add	r2, pc, #4	@ (adr r2, 80028e4 <DMA_CheckFifoParam+0x28>)
 80028de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e2:	bf00      	nop
 80028e4:	080028f5 	.word	0x080028f5
 80028e8:	08002907 	.word	0x08002907
 80028ec:	080028f5 	.word	0x080028f5
 80028f0:	0800298b 	.word	0x0800298b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d046      	beq.n	800298e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002904:	e043      	b.n	800298e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800290e:	d140      	bne.n	8002992 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002914:	e03d      	b.n	8002992 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800291e:	d121      	bne.n	8002964 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2b03      	cmp	r3, #3
 8002924:	d837      	bhi.n	8002996 <DMA_CheckFifoParam+0xda>
 8002926:	a201      	add	r2, pc, #4	@ (adr r2, 800292c <DMA_CheckFifoParam+0x70>)
 8002928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292c:	0800293d 	.word	0x0800293d
 8002930:	08002943 	.word	0x08002943
 8002934:	0800293d 	.word	0x0800293d
 8002938:	08002955 	.word	0x08002955
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	73fb      	strb	r3, [r7, #15]
      break;
 8002940:	e030      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002946:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d025      	beq.n	800299a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002952:	e022      	b.n	800299a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002958:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800295c:	d11f      	bne.n	800299e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002962:	e01c      	b.n	800299e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b02      	cmp	r3, #2
 8002968:	d903      	bls.n	8002972 <DMA_CheckFifoParam+0xb6>
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	2b03      	cmp	r3, #3
 800296e:	d003      	beq.n	8002978 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002970:	e018      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
      break;
 8002976:	e015      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00e      	beq.n	80029a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	73fb      	strb	r3, [r7, #15]
      break;
 8002988:	e00b      	b.n	80029a2 <DMA_CheckFifoParam+0xe6>
      break;
 800298a:	bf00      	nop
 800298c:	e00a      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      break;
 800298e:	bf00      	nop
 8002990:	e008      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      break;
 8002992:	bf00      	nop
 8002994:	e006      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      break;
 8002996:	bf00      	nop
 8002998:	e004      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      break;
 800299a:	bf00      	nop
 800299c:	e002      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800299e:	bf00      	nop
 80029a0:	e000      	b.n	80029a4 <DMA_CheckFifoParam+0xe8>
      break;
 80029a2:	bf00      	nop
    }
  } 
  
  return status; 
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop

080029b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b089      	sub	sp, #36	@ 0x24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
 80029ce:	e16b      	b.n	8002ca8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029d0:	2201      	movs	r2, #1
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	f040 815a 	bne.w	8002ca2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d005      	beq.n	8002a06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d130      	bne.n	8002a68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	2203      	movs	r2, #3
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	68da      	ldr	r2, [r3, #12]
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	43db      	mvns	r3, r3
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	091b      	lsrs	r3, r3, #4
 8002a52:	f003 0201 	and.w	r2, r3, #1
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 0303 	and.w	r3, r3, #3
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d017      	beq.n	8002aa4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	2203      	movs	r2, #3
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	43db      	mvns	r3, r3
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d123      	bne.n	8002af8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	08da      	lsrs	r2, r3, #3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3208      	adds	r2, #8
 8002ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002abc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	220f      	movs	r2, #15
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	08da      	lsrs	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3208      	adds	r2, #8
 8002af2:	69b9      	ldr	r1, [r7, #24]
 8002af4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	2203      	movs	r2, #3
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 0203 	and.w	r2, r3, #3
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 80b4 	beq.w	8002ca2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	4b60      	ldr	r3, [pc, #384]	@ (8002cc0 <HAL_GPIO_Init+0x30c>)
 8002b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b42:	4a5f      	ldr	r2, [pc, #380]	@ (8002cc0 <HAL_GPIO_Init+0x30c>)
 8002b44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8002cc0 <HAL_GPIO_Init+0x30c>)
 8002b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b56:	4a5b      	ldr	r2, [pc, #364]	@ (8002cc4 <HAL_GPIO_Init+0x310>)
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	089b      	lsrs	r3, r3, #2
 8002b5c:	3302      	adds	r3, #2
 8002b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f003 0303 	and.w	r3, r3, #3
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	220f      	movs	r2, #15
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43db      	mvns	r3, r3
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	4013      	ands	r3, r2
 8002b78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a52      	ldr	r2, [pc, #328]	@ (8002cc8 <HAL_GPIO_Init+0x314>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d02b      	beq.n	8002bda <HAL_GPIO_Init+0x226>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a51      	ldr	r2, [pc, #324]	@ (8002ccc <HAL_GPIO_Init+0x318>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d025      	beq.n	8002bd6 <HAL_GPIO_Init+0x222>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a50      	ldr	r2, [pc, #320]	@ (8002cd0 <HAL_GPIO_Init+0x31c>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d01f      	beq.n	8002bd2 <HAL_GPIO_Init+0x21e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a4f      	ldr	r2, [pc, #316]	@ (8002cd4 <HAL_GPIO_Init+0x320>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d019      	beq.n	8002bce <HAL_GPIO_Init+0x21a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a4e      	ldr	r2, [pc, #312]	@ (8002cd8 <HAL_GPIO_Init+0x324>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d013      	beq.n	8002bca <HAL_GPIO_Init+0x216>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a4d      	ldr	r2, [pc, #308]	@ (8002cdc <HAL_GPIO_Init+0x328>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d00d      	beq.n	8002bc6 <HAL_GPIO_Init+0x212>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a4c      	ldr	r2, [pc, #304]	@ (8002ce0 <HAL_GPIO_Init+0x32c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d007      	beq.n	8002bc2 <HAL_GPIO_Init+0x20e>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ce4 <HAL_GPIO_Init+0x330>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d101      	bne.n	8002bbe <HAL_GPIO_Init+0x20a>
 8002bba:	2307      	movs	r3, #7
 8002bbc:	e00e      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bbe:	2308      	movs	r3, #8
 8002bc0:	e00c      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bc2:	2306      	movs	r3, #6
 8002bc4:	e00a      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bc6:	2305      	movs	r3, #5
 8002bc8:	e008      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bca:	2304      	movs	r3, #4
 8002bcc:	e006      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e004      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e002      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e000      	b.n	8002bdc <HAL_GPIO_Init+0x228>
 8002bda:	2300      	movs	r3, #0
 8002bdc:	69fa      	ldr	r2, [r7, #28]
 8002bde:	f002 0203 	and.w	r2, r2, #3
 8002be2:	0092      	lsls	r2, r2, #2
 8002be4:	4093      	lsls	r3, r2
 8002be6:	69ba      	ldr	r2, [r7, #24]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bec:	4935      	ldr	r1, [pc, #212]	@ (8002cc4 <HAL_GPIO_Init+0x310>)
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	089b      	lsrs	r3, r3, #2
 8002bf2:	3302      	adds	r3, #2
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bfa:	4b3b      	ldr	r3, [pc, #236]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	43db      	mvns	r3, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4013      	ands	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c1e:	4a32      	ldr	r2, [pc, #200]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c24:	4b30      	ldr	r3, [pc, #192]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	4013      	ands	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d003      	beq.n	8002c48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c48:	4a27      	ldr	r2, [pc, #156]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c4e:	4b26      	ldr	r3, [pc, #152]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	43db      	mvns	r3, r3
 8002c58:	69ba      	ldr	r2, [r7, #24]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d003      	beq.n	8002c72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c72:	4a1d      	ldr	r2, [pc, #116]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c9c:	4a12      	ldr	r2, [pc, #72]	@ (8002ce8 <HAL_GPIO_Init+0x334>)
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	61fb      	str	r3, [r7, #28]
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	2b0f      	cmp	r3, #15
 8002cac:	f67f ae90 	bls.w	80029d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	bf00      	nop
 8002cb4:	3724      	adds	r7, #36	@ 0x24
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	40013800 	.word	0x40013800
 8002cc8:	40020000 	.word	0x40020000
 8002ccc:	40020400 	.word	0x40020400
 8002cd0:	40020800 	.word	0x40020800
 8002cd4:	40020c00 	.word	0x40020c00
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40021400 	.word	0x40021400
 8002ce0:	40021800 	.word	0x40021800
 8002ce4:	40021c00 	.word	0x40021c00
 8002ce8:	40013c00 	.word	0x40013c00

08002cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	807b      	strh	r3, [r7, #2]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cfc:	787b      	ldrb	r3, [r7, #1]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d02:	887a      	ldrh	r2, [r7, #2]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d08:	e003      	b.n	8002d12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d0a:	887b      	ldrh	r3, [r7, #2]
 8002d0c:	041a      	lsls	r2, r3, #16
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	619a      	str	r2, [r3, #24]
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
	...

08002d20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e12b      	b.n	8002f8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d106      	bne.n	8002d4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7fe fcd2 	bl	80016f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2224      	movs	r2, #36	@ 0x24
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0201 	bic.w	r2, r2, #1
 8002d62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d84:	f000 fd40 	bl	8003808 <HAL_RCC_GetPCLK1Freq>
 8002d88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4a81      	ldr	r2, [pc, #516]	@ (8002f94 <HAL_I2C_Init+0x274>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d807      	bhi.n	8002da4 <HAL_I2C_Init+0x84>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4a80      	ldr	r2, [pc, #512]	@ (8002f98 <HAL_I2C_Init+0x278>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	bf94      	ite	ls
 8002d9c:	2301      	movls	r3, #1
 8002d9e:	2300      	movhi	r3, #0
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	e006      	b.n	8002db2 <HAL_I2C_Init+0x92>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4a7d      	ldr	r2, [pc, #500]	@ (8002f9c <HAL_I2C_Init+0x27c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	bf94      	ite	ls
 8002dac:	2301      	movls	r3, #1
 8002dae:	2300      	movhi	r3, #0
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e0e7      	b.n	8002f8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	4a78      	ldr	r2, [pc, #480]	@ (8002fa0 <HAL_I2C_Init+0x280>)
 8002dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc2:	0c9b      	lsrs	r3, r3, #18
 8002dc4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	4a6a      	ldr	r2, [pc, #424]	@ (8002f94 <HAL_I2C_Init+0x274>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d802      	bhi.n	8002df4 <HAL_I2C_Init+0xd4>
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	3301      	adds	r3, #1
 8002df2:	e009      	b.n	8002e08 <HAL_I2C_Init+0xe8>
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002dfa:	fb02 f303 	mul.w	r3, r2, r3
 8002dfe:	4a69      	ldr	r2, [pc, #420]	@ (8002fa4 <HAL_I2C_Init+0x284>)
 8002e00:	fba2 2303 	umull	r2, r3, r2, r3
 8002e04:	099b      	lsrs	r3, r3, #6
 8002e06:	3301      	adds	r3, #1
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6812      	ldr	r2, [r2, #0]
 8002e0c:	430b      	orrs	r3, r1
 8002e0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	69db      	ldr	r3, [r3, #28]
 8002e16:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e1a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	495c      	ldr	r1, [pc, #368]	@ (8002f94 <HAL_I2C_Init+0x274>)
 8002e24:	428b      	cmp	r3, r1
 8002e26:	d819      	bhi.n	8002e5c <HAL_I2C_Init+0x13c>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	1e59      	subs	r1, r3, #1
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e36:	1c59      	adds	r1, r3, #1
 8002e38:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e3c:	400b      	ands	r3, r1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00a      	beq.n	8002e58 <HAL_I2C_Init+0x138>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1e59      	subs	r1, r3, #1
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e50:	3301      	adds	r3, #1
 8002e52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e56:	e051      	b.n	8002efc <HAL_I2C_Init+0x1dc>
 8002e58:	2304      	movs	r3, #4
 8002e5a:	e04f      	b.n	8002efc <HAL_I2C_Init+0x1dc>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d111      	bne.n	8002e88 <HAL_I2C_Init+0x168>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	1e58      	subs	r0, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	440b      	add	r3, r1
 8002e72:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e76:	3301      	adds	r3, #1
 8002e78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	bf0c      	ite	eq
 8002e80:	2301      	moveq	r3, #1
 8002e82:	2300      	movne	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	e012      	b.n	8002eae <HAL_I2C_Init+0x18e>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1e58      	subs	r0, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	0099      	lsls	r1, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bf0c      	ite	eq
 8002ea8:	2301      	moveq	r3, #1
 8002eaa:	2300      	movne	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <HAL_I2C_Init+0x196>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e022      	b.n	8002efc <HAL_I2C_Init+0x1dc>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d10e      	bne.n	8002edc <HAL_I2C_Init+0x1bc>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	1e58      	subs	r0, r3, #1
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6859      	ldr	r1, [r3, #4]
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	440b      	add	r3, r1
 8002ecc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002eda:	e00f      	b.n	8002efc <HAL_I2C_Init+0x1dc>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	1e58      	subs	r0, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6859      	ldr	r1, [r3, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	0099      	lsls	r1, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002efc:	6879      	ldr	r1, [r7, #4]
 8002efe:	6809      	ldr	r1, [r1, #0]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69da      	ldr	r2, [r3, #28]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a1b      	ldr	r3, [r3, #32]
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f2a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6911      	ldr	r1, [r2, #16]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	68d2      	ldr	r2, [r2, #12]
 8002f36:	4311      	orrs	r1, r2
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6812      	ldr	r2, [r2, #0]
 8002f3c:	430b      	orrs	r3, r1
 8002f3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	695a      	ldr	r2, [r3, #20]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2220      	movs	r2, #32
 8002f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	000186a0 	.word	0x000186a0
 8002f98:	001e847f 	.word	0x001e847f
 8002f9c:	003d08ff 	.word	0x003d08ff
 8002fa0:	431bde83 	.word	0x431bde83
 8002fa4:	10624dd3 	.word	0x10624dd3

08002fa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e267      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d075      	beq.n	80030b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fc6:	4b88      	ldr	r3, [pc, #544]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d00c      	beq.n	8002fec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fd2:	4b85      	ldr	r3, [pc, #532]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	d112      	bne.n	8003004 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fde:	4b82      	ldr	r3, [pc, #520]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fe6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fea:	d10b      	bne.n	8003004 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fec:	4b7e      	ldr	r3, [pc, #504]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d05b      	beq.n	80030b0 <HAL_RCC_OscConfig+0x108>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d157      	bne.n	80030b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e242      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800300c:	d106      	bne.n	800301c <HAL_RCC_OscConfig+0x74>
 800300e:	4b76      	ldr	r3, [pc, #472]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a75      	ldr	r2, [pc, #468]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	e01d      	b.n	8003058 <HAL_RCC_OscConfig+0xb0>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003024:	d10c      	bne.n	8003040 <HAL_RCC_OscConfig+0x98>
 8003026:	4b70      	ldr	r3, [pc, #448]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a6f      	ldr	r2, [pc, #444]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 800302c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	4b6d      	ldr	r3, [pc, #436]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a6c      	ldr	r2, [pc, #432]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	e00b      	b.n	8003058 <HAL_RCC_OscConfig+0xb0>
 8003040:	4b69      	ldr	r3, [pc, #420]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a68      	ldr	r2, [pc, #416]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800304a:	6013      	str	r3, [r2, #0]
 800304c:	4b66      	ldr	r3, [pc, #408]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a65      	ldr	r2, [pc, #404]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d013      	beq.n	8003088 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003060:	f7fe fe4a 	bl	8001cf8 <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003068:	f7fe fe46 	bl	8001cf8 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b64      	cmp	r3, #100	@ 0x64
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e207      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800307a:	4b5b      	ldr	r3, [pc, #364]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f0      	beq.n	8003068 <HAL_RCC_OscConfig+0xc0>
 8003086:	e014      	b.n	80030b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003088:	f7fe fe36 	bl	8001cf8 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003090:	f7fe fe32 	bl	8001cf8 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b64      	cmp	r3, #100	@ 0x64
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e1f3      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030a2:	4b51      	ldr	r3, [pc, #324]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0xe8>
 80030ae:	e000      	b.n	80030b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d063      	beq.n	8003186 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030be:	4b4a      	ldr	r3, [pc, #296]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 030c 	and.w	r3, r3, #12
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00b      	beq.n	80030e2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ca:	4b47      	ldr	r3, [pc, #284]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030d2:	2b08      	cmp	r3, #8
 80030d4:	d11c      	bne.n	8003110 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030d6:	4b44      	ldr	r3, [pc, #272]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d116      	bne.n	8003110 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	4b41      	ldr	r3, [pc, #260]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <HAL_RCC_OscConfig+0x152>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d001      	beq.n	80030fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e1c7      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fa:	4b3b      	ldr	r3, [pc, #236]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	4937      	ldr	r1, [pc, #220]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 800310a:	4313      	orrs	r3, r2
 800310c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800310e:	e03a      	b.n	8003186 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d020      	beq.n	800315a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003118:	4b34      	ldr	r3, [pc, #208]	@ (80031ec <HAL_RCC_OscConfig+0x244>)
 800311a:	2201      	movs	r2, #1
 800311c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311e:	f7fe fdeb 	bl	8001cf8 <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003124:	e008      	b.n	8003138 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003126:	f7fe fde7 	bl	8001cf8 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d901      	bls.n	8003138 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e1a8      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003138:	4b2b      	ldr	r3, [pc, #172]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0f0      	beq.n	8003126 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003144:	4b28      	ldr	r3, [pc, #160]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	4925      	ldr	r1, [pc, #148]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003154:	4313      	orrs	r3, r2
 8003156:	600b      	str	r3, [r1, #0]
 8003158:	e015      	b.n	8003186 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800315a:	4b24      	ldr	r3, [pc, #144]	@ (80031ec <HAL_RCC_OscConfig+0x244>)
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003160:	f7fe fdca 	bl	8001cf8 <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003166:	e008      	b.n	800317a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003168:	f7fe fdc6 	bl	8001cf8 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e187      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800317a:	4b1b      	ldr	r3, [pc, #108]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1f0      	bne.n	8003168 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0308 	and.w	r3, r3, #8
 800318e:	2b00      	cmp	r3, #0
 8003190:	d036      	beq.n	8003200 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d016      	beq.n	80031c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800319a:	4b15      	ldr	r3, [pc, #84]	@ (80031f0 <HAL_RCC_OscConfig+0x248>)
 800319c:	2201      	movs	r2, #1
 800319e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7fe fdaa 	bl	8001cf8 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a8:	f7fe fda6 	bl	8001cf8 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e167      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ba:	4b0b      	ldr	r3, [pc, #44]	@ (80031e8 <HAL_RCC_OscConfig+0x240>)
 80031bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCC_OscConfig+0x200>
 80031c6:	e01b      	b.n	8003200 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031c8:	4b09      	ldr	r3, [pc, #36]	@ (80031f0 <HAL_RCC_OscConfig+0x248>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ce:	f7fe fd93 	bl	8001cf8 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d4:	e00e      	b.n	80031f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031d6:	f7fe fd8f 	bl	8001cf8 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d907      	bls.n	80031f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e150      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
 80031e8:	40023800 	.word	0x40023800
 80031ec:	42470000 	.word	0x42470000
 80031f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f4:	4b88      	ldr	r3, [pc, #544]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80031f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1ea      	bne.n	80031d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 8097 	beq.w	800333c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800320e:	2300      	movs	r3, #0
 8003210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003212:	4b81      	ldr	r3, [pc, #516]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10f      	bne.n	800323e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800321e:	2300      	movs	r3, #0
 8003220:	60bb      	str	r3, [r7, #8]
 8003222:	4b7d      	ldr	r3, [pc, #500]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	4a7c      	ldr	r2, [pc, #496]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800322c:	6413      	str	r3, [r2, #64]	@ 0x40
 800322e:	4b7a      	ldr	r3, [pc, #488]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003236:	60bb      	str	r3, [r7, #8]
 8003238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800323a:	2301      	movs	r3, #1
 800323c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	4b77      	ldr	r3, [pc, #476]	@ (800341c <HAL_RCC_OscConfig+0x474>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d118      	bne.n	800327c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800324a:	4b74      	ldr	r3, [pc, #464]	@ (800341c <HAL_RCC_OscConfig+0x474>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a73      	ldr	r2, [pc, #460]	@ (800341c <HAL_RCC_OscConfig+0x474>)
 8003250:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003256:	f7fe fd4f 	bl	8001cf8 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325e:	f7fe fd4b 	bl	8001cf8 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e10c      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	4b6a      	ldr	r3, [pc, #424]	@ (800341c <HAL_RCC_OscConfig+0x474>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d106      	bne.n	8003292 <HAL_RCC_OscConfig+0x2ea>
 8003284:	4b64      	ldr	r3, [pc, #400]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003288:	4a63      	ldr	r2, [pc, #396]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 800328a:	f043 0301 	orr.w	r3, r3, #1
 800328e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003290:	e01c      	b.n	80032cc <HAL_RCC_OscConfig+0x324>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	2b05      	cmp	r3, #5
 8003298:	d10c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x30c>
 800329a:	4b5f      	ldr	r3, [pc, #380]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 800329c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329e:	4a5e      	ldr	r2, [pc, #376]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032a0:	f043 0304 	orr.w	r3, r3, #4
 80032a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032aa:	4a5b      	ldr	r2, [pc, #364]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032ac:	f043 0301 	orr.w	r3, r3, #1
 80032b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80032b2:	e00b      	b.n	80032cc <HAL_RCC_OscConfig+0x324>
 80032b4:	4b58      	ldr	r3, [pc, #352]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b8:	4a57      	ldr	r2, [pc, #348]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032ba:	f023 0301 	bic.w	r3, r3, #1
 80032be:	6713      	str	r3, [r2, #112]	@ 0x70
 80032c0:	4b55      	ldr	r3, [pc, #340]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c4:	4a54      	ldr	r2, [pc, #336]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032c6:	f023 0304 	bic.w	r3, r3, #4
 80032ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d015      	beq.n	8003300 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d4:	f7fe fd10 	bl	8001cf8 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032dc:	f7fe fd0c 	bl	8001cf8 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e0cb      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f2:	4b49      	ldr	r3, [pc, #292]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80032f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0ee      	beq.n	80032dc <HAL_RCC_OscConfig+0x334>
 80032fe:	e014      	b.n	800332a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003300:	f7fe fcfa 	bl	8001cf8 <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003306:	e00a      	b.n	800331e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003308:	f7fe fcf6 	bl	8001cf8 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003316:	4293      	cmp	r3, r2
 8003318:	d901      	bls.n	800331e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e0b5      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331e:	4b3e      	ldr	r3, [pc, #248]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1ee      	bne.n	8003308 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800332a:	7dfb      	ldrb	r3, [r7, #23]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d105      	bne.n	800333c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003330:	4b39      	ldr	r3, [pc, #228]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003334:	4a38      	ldr	r2, [pc, #224]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800333a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80a1 	beq.w	8003488 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003346:	4b34      	ldr	r3, [pc, #208]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 030c 	and.w	r3, r3, #12
 800334e:	2b08      	cmp	r3, #8
 8003350:	d05c      	beq.n	800340c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	2b02      	cmp	r3, #2
 8003358:	d141      	bne.n	80033de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800335a:	4b31      	ldr	r3, [pc, #196]	@ (8003420 <HAL_RCC_OscConfig+0x478>)
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003360:	f7fe fcca 	bl	8001cf8 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003368:	f7fe fcc6 	bl	8001cf8 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e087      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337a:	4b27      	ldr	r3, [pc, #156]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69da      	ldr	r2, [r3, #28]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	019b      	lsls	r3, r3, #6
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339c:	085b      	lsrs	r3, r3, #1
 800339e:	3b01      	subs	r3, #1
 80033a0:	041b      	lsls	r3, r3, #16
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a8:	061b      	lsls	r3, r3, #24
 80033aa:	491b      	ldr	r1, [pc, #108]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003420 <HAL_RCC_OscConfig+0x478>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b6:	f7fe fc9f 	bl	8001cf8 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033bc:	e008      	b.n	80033d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033be:	f7fe fc9b 	bl	8001cf8 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e05c      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d0:	4b11      	ldr	r3, [pc, #68]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0f0      	beq.n	80033be <HAL_RCC_OscConfig+0x416>
 80033dc:	e054      	b.n	8003488 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033de:	4b10      	ldr	r3, [pc, #64]	@ (8003420 <HAL_RCC_OscConfig+0x478>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e4:	f7fe fc88 	bl	8001cf8 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ec:	f7fe fc84 	bl	8001cf8 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e045      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fe:	4b06      	ldr	r3, [pc, #24]	@ (8003418 <HAL_RCC_OscConfig+0x470>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f0      	bne.n	80033ec <HAL_RCC_OscConfig+0x444>
 800340a:	e03d      	b.n	8003488 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d107      	bne.n	8003424 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e038      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
 8003418:	40023800 	.word	0x40023800
 800341c:	40007000 	.word	0x40007000
 8003420:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003424:	4b1b      	ldr	r3, [pc, #108]	@ (8003494 <HAL_RCC_OscConfig+0x4ec>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d028      	beq.n	8003484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800343c:	429a      	cmp	r2, r3
 800343e:	d121      	bne.n	8003484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800344a:	429a      	cmp	r2, r3
 800344c:	d11a      	bne.n	8003484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003454:	4013      	ands	r3, r2
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800345a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800345c:	4293      	cmp	r3, r2
 800345e:	d111      	bne.n	8003484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346a:	085b      	lsrs	r3, r3, #1
 800346c:	3b01      	subs	r3, #1
 800346e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003470:	429a      	cmp	r2, r3
 8003472:	d107      	bne.n	8003484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003480:	429a      	cmp	r2, r3
 8003482:	d001      	beq.n	8003488 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	40023800 	.word	0x40023800

08003498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e0cc      	b.n	8003646 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034ac:	4b68      	ldr	r3, [pc, #416]	@ (8003650 <HAL_RCC_ClockConfig+0x1b8>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0307 	and.w	r3, r3, #7
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d90c      	bls.n	80034d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ba:	4b65      	ldr	r3, [pc, #404]	@ (8003650 <HAL_RCC_ClockConfig+0x1b8>)
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	b2d2      	uxtb	r2, r2
 80034c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c2:	4b63      	ldr	r3, [pc, #396]	@ (8003650 <HAL_RCC_ClockConfig+0x1b8>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d001      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e0b8      	b.n	8003646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d020      	beq.n	8003522 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0304 	and.w	r3, r3, #4
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034ec:	4b59      	ldr	r3, [pc, #356]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	4a58      	ldr	r2, [pc, #352]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d005      	beq.n	8003510 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003504:	4b53      	ldr	r3, [pc, #332]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	4a52      	ldr	r2, [pc, #328]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800350e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003510:	4b50      	ldr	r3, [pc, #320]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	494d      	ldr	r1, [pc, #308]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 800351e:	4313      	orrs	r3, r2
 8003520:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d044      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d107      	bne.n	8003546 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003536:	4b47      	ldr	r3, [pc, #284]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d119      	bne.n	8003576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e07f      	b.n	8003646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b02      	cmp	r3, #2
 800354c:	d003      	beq.n	8003556 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003552:	2b03      	cmp	r3, #3
 8003554:	d107      	bne.n	8003566 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003556:	4b3f      	ldr	r3, [pc, #252]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d109      	bne.n	8003576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e06f      	b.n	8003646 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003566:	4b3b      	ldr	r3, [pc, #236]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e067      	b.n	8003646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003576:	4b37      	ldr	r3, [pc, #220]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f023 0203 	bic.w	r2, r3, #3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	4934      	ldr	r1, [pc, #208]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003584:	4313      	orrs	r3, r2
 8003586:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003588:	f7fe fbb6 	bl	8001cf8 <HAL_GetTick>
 800358c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358e:	e00a      	b.n	80035a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003590:	f7fe fbb2 	bl	8001cf8 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800359e:	4293      	cmp	r3, r2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e04f      	b.n	8003646 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a6:	4b2b      	ldr	r3, [pc, #172]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 020c 	and.w	r2, r3, #12
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d1eb      	bne.n	8003590 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035b8:	4b25      	ldr	r3, [pc, #148]	@ (8003650 <HAL_RCC_ClockConfig+0x1b8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0307 	and.w	r3, r3, #7
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d20c      	bcs.n	80035e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c6:	4b22      	ldr	r3, [pc, #136]	@ (8003650 <HAL_RCC_ClockConfig+0x1b8>)
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b20      	ldr	r3, [pc, #128]	@ (8003650 <HAL_RCC_ClockConfig+0x1b8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e032      	b.n	8003646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d008      	beq.n	80035fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035ec:	4b19      	ldr	r3, [pc, #100]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4916      	ldr	r1, [pc, #88]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d009      	beq.n	800361e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800360a:	4b12      	ldr	r3, [pc, #72]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	490e      	ldr	r1, [pc, #56]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	4313      	orrs	r3, r2
 800361c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800361e:	f000 f821 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 8003622:	4602      	mov	r2, r0
 8003624:	4b0b      	ldr	r3, [pc, #44]	@ (8003654 <HAL_RCC_ClockConfig+0x1bc>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	091b      	lsrs	r3, r3, #4
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	490a      	ldr	r1, [pc, #40]	@ (8003658 <HAL_RCC_ClockConfig+0x1c0>)
 8003630:	5ccb      	ldrb	r3, [r1, r3]
 8003632:	fa22 f303 	lsr.w	r3, r2, r3
 8003636:	4a09      	ldr	r2, [pc, #36]	@ (800365c <HAL_RCC_ClockConfig+0x1c4>)
 8003638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800363a:	4b09      	ldr	r3, [pc, #36]	@ (8003660 <HAL_RCC_ClockConfig+0x1c8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fe f96c 	bl	800191c <HAL_InitTick>

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40023c00 	.word	0x40023c00
 8003654:	40023800 	.word	0x40023800
 8003658:	08007ce4 	.word	0x08007ce4
 800365c:	20000000 	.word	0x20000000
 8003660:	20000004 	.word	0x20000004

08003664 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003668:	b090      	sub	sp, #64	@ 0x40
 800366a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003670:	2300      	movs	r3, #0
 8003672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800367c:	4b59      	ldr	r3, [pc, #356]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f003 030c 	and.w	r3, r3, #12
 8003684:	2b08      	cmp	r3, #8
 8003686:	d00d      	beq.n	80036a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003688:	2b08      	cmp	r3, #8
 800368a:	f200 80a1 	bhi.w	80037d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800368e:	2b00      	cmp	r3, #0
 8003690:	d002      	beq.n	8003698 <HAL_RCC_GetSysClockFreq+0x34>
 8003692:	2b04      	cmp	r3, #4
 8003694:	d003      	beq.n	800369e <HAL_RCC_GetSysClockFreq+0x3a>
 8003696:	e09b      	b.n	80037d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003698:	4b53      	ldr	r3, [pc, #332]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800369a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800369c:	e09b      	b.n	80037d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800369e:	4b53      	ldr	r3, [pc, #332]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x188>)
 80036a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036a2:	e098      	b.n	80037d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036a4:	4b4f      	ldr	r3, [pc, #316]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036ae:	4b4d      	ldr	r3, [pc, #308]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d028      	beq.n	800370c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ba:	4b4a      	ldr	r3, [pc, #296]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	099b      	lsrs	r3, r3, #6
 80036c0:	2200      	movs	r2, #0
 80036c2:	623b      	str	r3, [r7, #32]
 80036c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80036c6:	6a3b      	ldr	r3, [r7, #32]
 80036c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80036cc:	2100      	movs	r1, #0
 80036ce:	4b47      	ldr	r3, [pc, #284]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x188>)
 80036d0:	fb03 f201 	mul.w	r2, r3, r1
 80036d4:	2300      	movs	r3, #0
 80036d6:	fb00 f303 	mul.w	r3, r0, r3
 80036da:	4413      	add	r3, r2
 80036dc:	4a43      	ldr	r2, [pc, #268]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x188>)
 80036de:	fba0 1202 	umull	r1, r2, r0, r2
 80036e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036e4:	460a      	mov	r2, r1
 80036e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80036e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036ea:	4413      	add	r3, r2
 80036ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f0:	2200      	movs	r2, #0
 80036f2:	61bb      	str	r3, [r7, #24]
 80036f4:	61fa      	str	r2, [r7, #28]
 80036f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80036fe:	f7fd fa53 	bl	8000ba8 <__aeabi_uldivmod>
 8003702:	4602      	mov	r2, r0
 8003704:	460b      	mov	r3, r1
 8003706:	4613      	mov	r3, r2
 8003708:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800370a:	e053      	b.n	80037b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800370c:	4b35      	ldr	r3, [pc, #212]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	099b      	lsrs	r3, r3, #6
 8003712:	2200      	movs	r2, #0
 8003714:	613b      	str	r3, [r7, #16]
 8003716:	617a      	str	r2, [r7, #20]
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800371e:	f04f 0b00 	mov.w	fp, #0
 8003722:	4652      	mov	r2, sl
 8003724:	465b      	mov	r3, fp
 8003726:	f04f 0000 	mov.w	r0, #0
 800372a:	f04f 0100 	mov.w	r1, #0
 800372e:	0159      	lsls	r1, r3, #5
 8003730:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003734:	0150      	lsls	r0, r2, #5
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	ebb2 080a 	subs.w	r8, r2, sl
 800373e:	eb63 090b 	sbc.w	r9, r3, fp
 8003742:	f04f 0200 	mov.w	r2, #0
 8003746:	f04f 0300 	mov.w	r3, #0
 800374a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800374e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003752:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003756:	ebb2 0408 	subs.w	r4, r2, r8
 800375a:	eb63 0509 	sbc.w	r5, r3, r9
 800375e:	f04f 0200 	mov.w	r2, #0
 8003762:	f04f 0300 	mov.w	r3, #0
 8003766:	00eb      	lsls	r3, r5, #3
 8003768:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800376c:	00e2      	lsls	r2, r4, #3
 800376e:	4614      	mov	r4, r2
 8003770:	461d      	mov	r5, r3
 8003772:	eb14 030a 	adds.w	r3, r4, sl
 8003776:	603b      	str	r3, [r7, #0]
 8003778:	eb45 030b 	adc.w	r3, r5, fp
 800377c:	607b      	str	r3, [r7, #4]
 800377e:	f04f 0200 	mov.w	r2, #0
 8003782:	f04f 0300 	mov.w	r3, #0
 8003786:	e9d7 4500 	ldrd	r4, r5, [r7]
 800378a:	4629      	mov	r1, r5
 800378c:	028b      	lsls	r3, r1, #10
 800378e:	4621      	mov	r1, r4
 8003790:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003794:	4621      	mov	r1, r4
 8003796:	028a      	lsls	r2, r1, #10
 8003798:	4610      	mov	r0, r2
 800379a:	4619      	mov	r1, r3
 800379c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379e:	2200      	movs	r2, #0
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	60fa      	str	r2, [r7, #12]
 80037a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037a8:	f7fd f9fe 	bl	8000ba8 <__aeabi_uldivmod>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4613      	mov	r3, r2
 80037b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80037b4:	4b0b      	ldr	r3, [pc, #44]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	0c1b      	lsrs	r3, r3, #16
 80037ba:	f003 0303 	and.w	r3, r3, #3
 80037be:	3301      	adds	r3, #1
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80037c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037ce:	e002      	b.n	80037d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037d0:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80037d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3740      	adds	r7, #64	@ 0x40
 80037dc:	46bd      	mov	sp, r7
 80037de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037e2:	bf00      	nop
 80037e4:	40023800 	.word	0x40023800
 80037e8:	00f42400 	.word	0x00f42400
 80037ec:	017d7840 	.word	0x017d7840

080037f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037f4:	4b03      	ldr	r3, [pc, #12]	@ (8003804 <HAL_RCC_GetHCLKFreq+0x14>)
 80037f6:	681b      	ldr	r3, [r3, #0]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	20000000 	.word	0x20000000

08003808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800380c:	f7ff fff0 	bl	80037f0 <HAL_RCC_GetHCLKFreq>
 8003810:	4602      	mov	r2, r0
 8003812:	4b05      	ldr	r3, [pc, #20]	@ (8003828 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	0a9b      	lsrs	r3, r3, #10
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	4903      	ldr	r1, [pc, #12]	@ (800382c <HAL_RCC_GetPCLK1Freq+0x24>)
 800381e:	5ccb      	ldrb	r3, [r1, r3]
 8003820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003824:	4618      	mov	r0, r3
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40023800 	.word	0x40023800
 800382c:	08007cf4 	.word	0x08007cf4

08003830 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003834:	f7ff ffdc 	bl	80037f0 <HAL_RCC_GetHCLKFreq>
 8003838:	4602      	mov	r2, r0
 800383a:	4b05      	ldr	r3, [pc, #20]	@ (8003850 <HAL_RCC_GetPCLK2Freq+0x20>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	0b5b      	lsrs	r3, r3, #13
 8003840:	f003 0307 	and.w	r3, r3, #7
 8003844:	4903      	ldr	r1, [pc, #12]	@ (8003854 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003846:	5ccb      	ldrb	r3, [r1, r3]
 8003848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800384c:	4618      	mov	r0, r3
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40023800 	.word	0x40023800
 8003854:	08007cf4 	.word	0x08007cf4

08003858 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	220f      	movs	r2, #15
 8003866:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003868:	4b12      	ldr	r3, [pc, #72]	@ (80038b4 <HAL_RCC_GetClockConfig+0x5c>)
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f003 0203 	and.w	r2, r3, #3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003874:	4b0f      	ldr	r3, [pc, #60]	@ (80038b4 <HAL_RCC_GetClockConfig+0x5c>)
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003880:	4b0c      	ldr	r3, [pc, #48]	@ (80038b4 <HAL_RCC_GetClockConfig+0x5c>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800388c:	4b09      	ldr	r3, [pc, #36]	@ (80038b4 <HAL_RCC_GetClockConfig+0x5c>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	08db      	lsrs	r3, r3, #3
 8003892:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800389a:	4b07      	ldr	r3, [pc, #28]	@ (80038b8 <HAL_RCC_GetClockConfig+0x60>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0207 	and.w	r2, r3, #7
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	601a      	str	r2, [r3, #0]
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	40023800 	.word	0x40023800
 80038b8:	40023c00 	.word	0x40023c00

080038bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e07b      	b.n	80039c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d108      	bne.n	80038e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038de:	d009      	beq.n	80038f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	61da      	str	r2, [r3, #28]
 80038e6:	e005      	b.n	80038f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d106      	bne.n	8003914 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7fd ff9c 	bl	800184c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800392a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800393c:	431a      	orrs	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	431a      	orrs	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003964:	431a      	orrs	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003978:	ea42 0103 	orr.w	r1, r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003980:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	0c1b      	lsrs	r3, r3, #16
 8003992:	f003 0104 	and.w	r1, r3, #4
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	f003 0210 	and.w	r2, r3, #16
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	69da      	ldr	r2, [r3, #28]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b088      	sub	sp, #32
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	603b      	str	r3, [r7, #0]
 80039da:	4613      	mov	r3, r2
 80039dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039de:	f7fe f98b 	bl	8001cf8 <HAL_GetTick>
 80039e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80039e4:	88fb      	ldrh	r3, [r7, #6]
 80039e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d001      	beq.n	80039f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80039f4:	2302      	movs	r3, #2
 80039f6:	e12a      	b.n	8003c4e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d002      	beq.n	8003a04 <HAL_SPI_Transmit+0x36>
 80039fe:	88fb      	ldrh	r3, [r7, #6]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d101      	bne.n	8003a08 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e122      	b.n	8003c4e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d101      	bne.n	8003a16 <HAL_SPI_Transmit+0x48>
 8003a12:	2302      	movs	r3, #2
 8003a14:	e11b      	b.n	8003c4e <HAL_SPI_Transmit+0x280>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2203      	movs	r2, #3
 8003a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	88fa      	ldrh	r2, [r7, #6]
 8003a36:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	88fa      	ldrh	r2, [r7, #6]
 8003a3c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a64:	d10f      	bne.n	8003a86 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a90:	2b40      	cmp	r3, #64	@ 0x40
 8003a92:	d007      	beq.n	8003aa4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003aa2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aac:	d152      	bne.n	8003b54 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_SPI_Transmit+0xee>
 8003ab6:	8b7b      	ldrh	r3, [r7, #26]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d145      	bne.n	8003b48 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	881a      	ldrh	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003acc:	1c9a      	adds	r2, r3, #2
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ae0:	e032      	b.n	8003b48 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d112      	bne.n	8003b16 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af4:	881a      	ldrh	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b00:	1c9a      	adds	r2, r3, #2
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b14:	e018      	b.n	8003b48 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b16:	f7fe f8ef 	bl	8001cf8 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d803      	bhi.n	8003b2e <HAL_SPI_Transmit+0x160>
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2c:	d102      	bne.n	8003b34 <HAL_SPI_Transmit+0x166>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d109      	bne.n	8003b48 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e082      	b.n	8003c4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1c7      	bne.n	8003ae2 <HAL_SPI_Transmit+0x114>
 8003b52:	e053      	b.n	8003bfc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d002      	beq.n	8003b62 <HAL_SPI_Transmit+0x194>
 8003b5c:	8b7b      	ldrh	r3, [r7, #26]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d147      	bne.n	8003bf2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	330c      	adds	r3, #12
 8003b6c:	7812      	ldrb	r2, [r2, #0]
 8003b6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003b88:	e033      	b.n	8003bf2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d113      	bne.n	8003bc0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	330c      	adds	r3, #12
 8003ba2:	7812      	ldrb	r2, [r2, #0]
 8003ba4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bbe:	e018      	b.n	8003bf2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bc0:	f7fe f89a 	bl	8001cf8 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	683a      	ldr	r2, [r7, #0]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d803      	bhi.n	8003bd8 <HAL_SPI_Transmit+0x20a>
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd6:	d102      	bne.n	8003bde <HAL_SPI_Transmit+0x210>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d109      	bne.n	8003bf2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e02d      	b.n	8003c4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1c6      	bne.n	8003b8a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bfc:	69fa      	ldr	r2, [r7, #28]
 8003bfe:	6839      	ldr	r1, [r7, #0]
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 f8b1 	bl	8003d68 <SPI_EndRxTxTransaction>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2220      	movs	r2, #32
 8003c10:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10a      	bne.n	8003c30 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	617b      	str	r3, [r7, #20]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	617b      	str	r3, [r7, #20]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e000      	b.n	8003c4e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
  }
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3720      	adds	r7, #32
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
	...

08003c58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b088      	sub	sp, #32
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	603b      	str	r3, [r7, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c68:	f7fe f846 	bl	8001cf8 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	4413      	add	r3, r2
 8003c76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c78:	f7fe f83e 	bl	8001cf8 <HAL_GetTick>
 8003c7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c7e:	4b39      	ldr	r3, [pc, #228]	@ (8003d64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	015b      	lsls	r3, r3, #5
 8003c84:	0d1b      	lsrs	r3, r3, #20
 8003c86:	69fa      	ldr	r2, [r7, #28]
 8003c88:	fb02 f303 	mul.w	r3, r2, r3
 8003c8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c8e:	e054      	b.n	8003d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c96:	d050      	beq.n	8003d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c98:	f7fe f82e 	bl	8001cf8 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	69fa      	ldr	r2, [r7, #28]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d902      	bls.n	8003cae <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d13d      	bne.n	8003d2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cc6:	d111      	bne.n	8003cec <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cd0:	d004      	beq.n	8003cdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cda:	d107      	bne.n	8003cec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf4:	d10f      	bne.n	8003d16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d04:	601a      	str	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e017      	b.n	8003d5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4013      	ands	r3, r2
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	bf0c      	ite	eq
 8003d4a:	2301      	moveq	r3, #1
 8003d4c:	2300      	movne	r3, #0
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	461a      	mov	r2, r3
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d19b      	bne.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3720      	adds	r7, #32
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	20000000 	.word	0x20000000

08003d68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	2102      	movs	r1, #2
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f7ff ff6a 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d007      	beq.n	8003d9a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8e:	f043 0220 	orr.w	r2, r3, #32
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e032      	b.n	8003e00 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e08 <SPI_EndRxTxTransaction+0xa0>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8003e0c <SPI_EndRxTxTransaction+0xa4>)
 8003da0:	fba2 2303 	umull	r2, r3, r2, r3
 8003da4:	0d5b      	lsrs	r3, r3, #21
 8003da6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003daa:	fb02 f303 	mul.w	r3, r2, r3
 8003dae:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003db8:	d112      	bne.n	8003de0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2180      	movs	r1, #128	@ 0x80
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f7ff ff47 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d016      	beq.n	8003dfe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd4:	f043 0220 	orr.w	r2, r3, #32
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e00f      	b.n	8003e00 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00a      	beq.n	8003dfc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	3b01      	subs	r3, #1
 8003dea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df6:	2b80      	cmp	r3, #128	@ 0x80
 8003df8:	d0f2      	beq.n	8003de0 <SPI_EndRxTxTransaction+0x78>
 8003dfa:	e000      	b.n	8003dfe <SPI_EndRxTxTransaction+0x96>
        break;
 8003dfc:	bf00      	nop
  }

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000000 	.word	0x20000000
 8003e0c:	165e9f81 	.word	0x165e9f81

08003e10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e041      	b.n	8003ea6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d106      	bne.n	8003e3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f839 	bl	8003eae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2202      	movs	r2, #2
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	3304      	adds	r3, #4
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	4610      	mov	r0, r2
 8003e50:	f000 f9c0 	bl	80041d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
	...

08003ec4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d001      	beq.n	8003edc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e04e      	b.n	8003f7a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0201 	orr.w	r2, r2, #1
 8003ef2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a23      	ldr	r2, [pc, #140]	@ (8003f88 <HAL_TIM_Base_Start_IT+0xc4>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d022      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x80>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f06:	d01d      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x80>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8003f8c <HAL_TIM_Base_Start_IT+0xc8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d018      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x80>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a1e      	ldr	r2, [pc, #120]	@ (8003f90 <HAL_TIM_Base_Start_IT+0xcc>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d013      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x80>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a1c      	ldr	r2, [pc, #112]	@ (8003f94 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00e      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x80>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8003f98 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d009      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x80>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a19      	ldr	r2, [pc, #100]	@ (8003f9c <HAL_TIM_Base_Start_IT+0xd8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d004      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x80>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a18      	ldr	r2, [pc, #96]	@ (8003fa0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d111      	bne.n	8003f68 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2b06      	cmp	r3, #6
 8003f54:	d010      	beq.n	8003f78 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f042 0201 	orr.w	r2, r2, #1
 8003f64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f66:	e007      	b.n	8003f78 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3714      	adds	r7, #20
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	40010000 	.word	0x40010000
 8003f8c:	40000400 	.word	0x40000400
 8003f90:	40000800 	.word	0x40000800
 8003f94:	40000c00 	.word	0x40000c00
 8003f98:	40010400 	.word	0x40010400
 8003f9c:	40014000 	.word	0x40014000
 8003fa0:	40001800 	.word	0x40001800

08003fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d020      	beq.n	8004008 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d01b      	beq.n	8004008 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f06f 0202 	mvn.w	r2, #2
 8003fd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	f003 0303 	and.w	r3, r3, #3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f8d2 	bl	8004198 <HAL_TIM_IC_CaptureCallback>
 8003ff4:	e005      	b.n	8004002 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f8c4 	bl	8004184 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 f8d5 	bl	80041ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f003 0304 	and.w	r3, r3, #4
 800400e:	2b00      	cmp	r3, #0
 8004010:	d020      	beq.n	8004054 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f003 0304 	and.w	r3, r3, #4
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01b      	beq.n	8004054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 0204 	mvn.w	r2, #4
 8004024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2202      	movs	r2, #2
 800402a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f8ac 	bl	8004198 <HAL_TIM_IC_CaptureCallback>
 8004040:	e005      	b.n	800404e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f89e 	bl	8004184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f8af 	bl	80041ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f003 0308 	and.w	r3, r3, #8
 800405a:	2b00      	cmp	r3, #0
 800405c:	d020      	beq.n	80040a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f003 0308 	and.w	r3, r3, #8
 8004064:	2b00      	cmp	r3, #0
 8004066:	d01b      	beq.n	80040a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0208 	mvn.w	r2, #8
 8004070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2204      	movs	r2, #4
 8004076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	69db      	ldr	r3, [r3, #28]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f886 	bl	8004198 <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f878 	bl	8004184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f889 	bl	80041ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f003 0310 	and.w	r3, r3, #16
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d020      	beq.n	80040ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d01b      	beq.n	80040ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0210 	mvn.w	r2, #16
 80040bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2208      	movs	r2, #8
 80040c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f860 	bl	8004198 <HAL_TIM_IC_CaptureCallback>
 80040d8:	e005      	b.n	80040e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f852 	bl	8004184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 f863 	bl	80041ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00c      	beq.n	8004110 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d007      	beq.n	8004110 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0201 	mvn.w	r2, #1
 8004108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7fd fa50 	bl	80015b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00c      	beq.n	8004134 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004120:	2b00      	cmp	r3, #0
 8004122:	d007      	beq.n	8004134 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800412c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f906 	bl	8004340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00c      	beq.n	8004158 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b00      	cmp	r3, #0
 8004146:	d007      	beq.n	8004158 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f834 	bl	80041c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f003 0320 	and.w	r3, r3, #32
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00c      	beq.n	800417c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f003 0320 	and.w	r3, r3, #32
 8004168:	2b00      	cmp	r3, #0
 800416a:	d007      	beq.n	800417c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0220 	mvn.w	r2, #32
 8004174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f8d8 	bl	800432c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800417c:	bf00      	nop
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a46      	ldr	r2, [pc, #280]	@ (8004300 <TIM_Base_SetConfig+0x12c>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d013      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041f2:	d00f      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a43      	ldr	r2, [pc, #268]	@ (8004304 <TIM_Base_SetConfig+0x130>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d00b      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a42      	ldr	r2, [pc, #264]	@ (8004308 <TIM_Base_SetConfig+0x134>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d007      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a41      	ldr	r2, [pc, #260]	@ (800430c <TIM_Base_SetConfig+0x138>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d003      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a40      	ldr	r2, [pc, #256]	@ (8004310 <TIM_Base_SetConfig+0x13c>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d108      	bne.n	8004226 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800421a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	4313      	orrs	r3, r2
 8004224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a35      	ldr	r2, [pc, #212]	@ (8004300 <TIM_Base_SetConfig+0x12c>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d02b      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004234:	d027      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a32      	ldr	r2, [pc, #200]	@ (8004304 <TIM_Base_SetConfig+0x130>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d023      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a31      	ldr	r2, [pc, #196]	@ (8004308 <TIM_Base_SetConfig+0x134>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d01f      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a30      	ldr	r2, [pc, #192]	@ (800430c <TIM_Base_SetConfig+0x138>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d01b      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a2f      	ldr	r2, [pc, #188]	@ (8004310 <TIM_Base_SetConfig+0x13c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d017      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a2e      	ldr	r2, [pc, #184]	@ (8004314 <TIM_Base_SetConfig+0x140>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d013      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a2d      	ldr	r2, [pc, #180]	@ (8004318 <TIM_Base_SetConfig+0x144>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d00f      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a2c      	ldr	r2, [pc, #176]	@ (800431c <TIM_Base_SetConfig+0x148>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d00b      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a2b      	ldr	r2, [pc, #172]	@ (8004320 <TIM_Base_SetConfig+0x14c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d007      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a2a      	ldr	r2, [pc, #168]	@ (8004324 <TIM_Base_SetConfig+0x150>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d003      	beq.n	8004286 <TIM_Base_SetConfig+0xb2>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a29      	ldr	r2, [pc, #164]	@ (8004328 <TIM_Base_SetConfig+0x154>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d108      	bne.n	8004298 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800428c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	4313      	orrs	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a10      	ldr	r2, [pc, #64]	@ (8004300 <TIM_Base_SetConfig+0x12c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d003      	beq.n	80042cc <TIM_Base_SetConfig+0xf8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a12      	ldr	r2, [pc, #72]	@ (8004310 <TIM_Base_SetConfig+0x13c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d103      	bne.n	80042d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d105      	bne.n	80042f2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	f023 0201 	bic.w	r2, r3, #1
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	611a      	str	r2, [r3, #16]
  }
}
 80042f2:	bf00      	nop
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40010000 	.word	0x40010000
 8004304:	40000400 	.word	0x40000400
 8004308:	40000800 	.word	0x40000800
 800430c:	40000c00 	.word	0x40000c00
 8004310:	40010400 	.word	0x40010400
 8004314:	40014000 	.word	0x40014000
 8004318:	40014400 	.word	0x40014400
 800431c:	40014800 	.word	0x40014800
 8004320:	40001800 	.word	0x40001800
 8004324:	40001c00 	.word	0x40001c00
 8004328:	40002000 	.word	0x40002000

0800432c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004358:	f000 f9e8 	bl	800472c <vTaskStartScheduler>
  
  return osOK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	bd80      	pop	{r7, pc}

08004362 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f103 0208 	add.w	r2, r3, #8
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f04f 32ff 	mov.w	r2, #4294967295
 800437a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f103 0208 	add.w	r2, r3, #8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f103 0208 	add.w	r2, r3, #8
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	683a      	ldr	r2, [r7, #0]
 80043e6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	601a      	str	r2, [r3, #0]
}
 80043f8:	bf00      	nop
 80043fa:	3714      	adds	r7, #20
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6892      	ldr	r2, [r2, #8]
 800441a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6852      	ldr	r2, [r2, #4]
 8004424:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	429a      	cmp	r2, r3
 800442e:	d103      	bne.n	8004438 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	1e5a      	subs	r2, r3, #1
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08e      	sub	sp, #56	@ 0x38
 800445c:	af04      	add	r7, sp, #16
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10b      	bne.n	8004484 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800446c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004470:	f383 8811 	msr	BASEPRI, r3
 8004474:	f3bf 8f6f 	isb	sy
 8004478:	f3bf 8f4f 	dsb	sy
 800447c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800447e:	bf00      	nop
 8004480:	bf00      	nop
 8004482:	e7fd      	b.n	8004480 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10b      	bne.n	80044a2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800448a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800448e:	f383 8811 	msr	BASEPRI, r3
 8004492:	f3bf 8f6f 	isb	sy
 8004496:	f3bf 8f4f 	dsb	sy
 800449a:	61fb      	str	r3, [r7, #28]
}
 800449c:	bf00      	nop
 800449e:	bf00      	nop
 80044a0:	e7fd      	b.n	800449e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80044a2:	23a0      	movs	r3, #160	@ 0xa0
 80044a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	2ba0      	cmp	r3, #160	@ 0xa0
 80044aa:	d00b      	beq.n	80044c4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80044ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b0:	f383 8811 	msr	BASEPRI, r3
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	61bb      	str	r3, [r7, #24]
}
 80044be:	bf00      	nop
 80044c0:	bf00      	nop
 80044c2:	e7fd      	b.n	80044c0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80044c4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80044c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01e      	beq.n	800450a <xTaskCreateStatic+0xb2>
 80044cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d01b      	beq.n	800450a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044da:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80044dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044de:	2202      	movs	r2, #2
 80044e0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80044e4:	2300      	movs	r3, #0
 80044e6:	9303      	str	r3, [sp, #12]
 80044e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ea:	9302      	str	r3, [sp, #8]
 80044ec:	f107 0314 	add.w	r3, r7, #20
 80044f0:	9301      	str	r3, [sp, #4]
 80044f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	68b9      	ldr	r1, [r7, #8]
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f000 f80b 	bl	8004518 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004502:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004504:	f000 f8a8 	bl	8004658 <prvAddNewTaskToReadyList>
 8004508:	e001      	b.n	800450e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800450a:	2300      	movs	r3, #0
 800450c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800450e:	697b      	ldr	r3, [r7, #20]
	}
 8004510:	4618      	mov	r0, r3
 8004512:	3728      	adds	r7, #40	@ 0x28
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b088      	sub	sp, #32
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
 8004524:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004528:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004530:	3b01      	subs	r3, #1
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	f023 0307 	bic.w	r3, r3, #7
 800453e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00b      	beq.n	8004562 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	617b      	str	r3, [r7, #20]
}
 800455c:	bf00      	nop
 800455e:	bf00      	nop
 8004560:	e7fd      	b.n	800455e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d01f      	beq.n	80045a8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004568:	2300      	movs	r3, #0
 800456a:	61fb      	str	r3, [r7, #28]
 800456c:	e012      	b.n	8004594 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	4413      	add	r3, r2
 8004574:	7819      	ldrb	r1, [r3, #0]
 8004576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	4413      	add	r3, r2
 800457c:	3334      	adds	r3, #52	@ 0x34
 800457e:	460a      	mov	r2, r1
 8004580:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	4413      	add	r3, r2
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d006      	beq.n	800459c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	3301      	adds	r3, #1
 8004592:	61fb      	str	r3, [r7, #28]
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	2b0f      	cmp	r3, #15
 8004598:	d9e9      	bls.n	800456e <prvInitialiseNewTask+0x56>
 800459a:	e000      	b.n	800459e <prvInitialiseNewTask+0x86>
			{
				break;
 800459c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800459e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045a6:	e003      	b.n	80045b0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80045a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80045b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b2:	2b06      	cmp	r3, #6
 80045b4:	d901      	bls.n	80045ba <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80045b6:	2306      	movs	r3, #6
 80045b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80045ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045be:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80045c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045c4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80045c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c8:	2200      	movs	r2, #0
 80045ca:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ce:	3304      	adds	r3, #4
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff fee6 	bl	80043a2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80045d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d8:	3318      	adds	r3, #24
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff fee1 	bl	80043a2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80045e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e8:	f1c3 0207 	rsb	r2, r3, #7
 80045ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80045f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045f4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80045f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f8:	2200      	movs	r2, #0
 80045fa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80045fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004600:	2200      	movs	r2, #0
 8004602:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004608:	334c      	adds	r3, #76	@ 0x4c
 800460a:	224c      	movs	r2, #76	@ 0x4c
 800460c:	2100      	movs	r1, #0
 800460e:	4618      	mov	r0, r3
 8004610:	f001 fbc5 	bl	8005d9e <memset>
 8004614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004616:	4a0d      	ldr	r2, [pc, #52]	@ (800464c <prvInitialiseNewTask+0x134>)
 8004618:	651a      	str	r2, [r3, #80]	@ 0x50
 800461a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461c:	4a0c      	ldr	r2, [pc, #48]	@ (8004650 <prvInitialiseNewTask+0x138>)
 800461e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004622:	4a0c      	ldr	r2, [pc, #48]	@ (8004654 <prvInitialiseNewTask+0x13c>)
 8004624:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	68f9      	ldr	r1, [r7, #12]
 800462a:	69b8      	ldr	r0, [r7, #24]
 800462c:	f000 fb8e 	bl	8004d4c <pxPortInitialiseStack>
 8004630:	4602      	mov	r2, r0
 8004632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004634:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800463c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004640:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004642:	bf00      	nop
 8004644:	3720      	adds	r7, #32
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	20000844 	.word	0x20000844
 8004650:	200008ac 	.word	0x200008ac
 8004654:	20000914 	.word	0x20000914

08004658 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004660:	f000 fca2 	bl	8004fa8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004664:	4b2a      	ldr	r3, [pc, #168]	@ (8004710 <prvAddNewTaskToReadyList+0xb8>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	3301      	adds	r3, #1
 800466a:	4a29      	ldr	r2, [pc, #164]	@ (8004710 <prvAddNewTaskToReadyList+0xb8>)
 800466c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800466e:	4b29      	ldr	r3, [pc, #164]	@ (8004714 <prvAddNewTaskToReadyList+0xbc>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d109      	bne.n	800468a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004676:	4a27      	ldr	r2, [pc, #156]	@ (8004714 <prvAddNewTaskToReadyList+0xbc>)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800467c:	4b24      	ldr	r3, [pc, #144]	@ (8004710 <prvAddNewTaskToReadyList+0xb8>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d110      	bne.n	80046a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004684:	f000 fa9e 	bl	8004bc4 <prvInitialiseTaskLists>
 8004688:	e00d      	b.n	80046a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800468a:	4b23      	ldr	r3, [pc, #140]	@ (8004718 <prvAddNewTaskToReadyList+0xc0>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d109      	bne.n	80046a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004692:	4b20      	ldr	r3, [pc, #128]	@ (8004714 <prvAddNewTaskToReadyList+0xbc>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469c:	429a      	cmp	r2, r3
 800469e:	d802      	bhi.n	80046a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80046a0:	4a1c      	ldr	r2, [pc, #112]	@ (8004714 <prvAddNewTaskToReadyList+0xbc>)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80046a6:	4b1d      	ldr	r3, [pc, #116]	@ (800471c <prvAddNewTaskToReadyList+0xc4>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	3301      	adds	r3, #1
 80046ac:	4a1b      	ldr	r2, [pc, #108]	@ (800471c <prvAddNewTaskToReadyList+0xc4>)
 80046ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b4:	2201      	movs	r2, #1
 80046b6:	409a      	lsls	r2, r3
 80046b8:	4b19      	ldr	r3, [pc, #100]	@ (8004720 <prvAddNewTaskToReadyList+0xc8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4313      	orrs	r3, r2
 80046be:	4a18      	ldr	r2, [pc, #96]	@ (8004720 <prvAddNewTaskToReadyList+0xc8>)
 80046c0:	6013      	str	r3, [r2, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c6:	4613      	mov	r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4413      	add	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	4a15      	ldr	r2, [pc, #84]	@ (8004724 <prvAddNewTaskToReadyList+0xcc>)
 80046d0:	441a      	add	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	3304      	adds	r3, #4
 80046d6:	4619      	mov	r1, r3
 80046d8:	4610      	mov	r0, r2
 80046da:	f7ff fe6f 	bl	80043bc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80046de:	f000 fc95 	bl	800500c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80046e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004718 <prvAddNewTaskToReadyList+0xc0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00e      	beq.n	8004708 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80046ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004714 <prvAddNewTaskToReadyList+0xbc>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d207      	bcs.n	8004708 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80046f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004728 <prvAddNewTaskToReadyList+0xd0>)
 80046fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004708:	bf00      	nop
 800470a:	3708      	adds	r7, #8
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	200007f8 	.word	0x200007f8
 8004714:	200006f8 	.word	0x200006f8
 8004718:	20000804 	.word	0x20000804
 800471c:	20000814 	.word	0x20000814
 8004720:	20000800 	.word	0x20000800
 8004724:	200006fc 	.word	0x200006fc
 8004728:	e000ed04 	.word	0xe000ed04

0800472c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b08a      	sub	sp, #40	@ 0x28
 8004730:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004732:	2300      	movs	r3, #0
 8004734:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004736:	2300      	movs	r3, #0
 8004738:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800473a:	463a      	mov	r2, r7
 800473c:	1d39      	adds	r1, r7, #4
 800473e:	f107 0308 	add.w	r3, r7, #8
 8004742:	4618      	mov	r0, r3
 8004744:	f7fc fba8 	bl	8000e98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004748:	6839      	ldr	r1, [r7, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	9202      	str	r2, [sp, #8]
 8004750:	9301      	str	r3, [sp, #4]
 8004752:	2300      	movs	r3, #0
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	2300      	movs	r3, #0
 8004758:	460a      	mov	r2, r1
 800475a:	4921      	ldr	r1, [pc, #132]	@ (80047e0 <vTaskStartScheduler+0xb4>)
 800475c:	4821      	ldr	r0, [pc, #132]	@ (80047e4 <vTaskStartScheduler+0xb8>)
 800475e:	f7ff fe7b 	bl	8004458 <xTaskCreateStatic>
 8004762:	4603      	mov	r3, r0
 8004764:	4a20      	ldr	r2, [pc, #128]	@ (80047e8 <vTaskStartScheduler+0xbc>)
 8004766:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004768:	4b1f      	ldr	r3, [pc, #124]	@ (80047e8 <vTaskStartScheduler+0xbc>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d002      	beq.n	8004776 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004770:	2301      	movs	r3, #1
 8004772:	617b      	str	r3, [r7, #20]
 8004774:	e001      	b.n	800477a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004776:	2300      	movs	r3, #0
 8004778:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d11b      	bne.n	80047b8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004784:	f383 8811 	msr	BASEPRI, r3
 8004788:	f3bf 8f6f 	isb	sy
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	613b      	str	r3, [r7, #16]
}
 8004792:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004794:	4b15      	ldr	r3, [pc, #84]	@ (80047ec <vTaskStartScheduler+0xc0>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	334c      	adds	r3, #76	@ 0x4c
 800479a:	4a15      	ldr	r2, [pc, #84]	@ (80047f0 <vTaskStartScheduler+0xc4>)
 800479c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800479e:	4b15      	ldr	r3, [pc, #84]	@ (80047f4 <vTaskStartScheduler+0xc8>)
 80047a0:	f04f 32ff 	mov.w	r2, #4294967295
 80047a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80047a6:	4b14      	ldr	r3, [pc, #80]	@ (80047f8 <vTaskStartScheduler+0xcc>)
 80047a8:	2201      	movs	r2, #1
 80047aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80047ac:	4b13      	ldr	r3, [pc, #76]	@ (80047fc <vTaskStartScheduler+0xd0>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80047b2:	f000 fb55 	bl	8004e60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80047b6:	e00f      	b.n	80047d8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047be:	d10b      	bne.n	80047d8 <vTaskStartScheduler+0xac>
	__asm volatile
 80047c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c4:	f383 8811 	msr	BASEPRI, r3
 80047c8:	f3bf 8f6f 	isb	sy
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	60fb      	str	r3, [r7, #12]
}
 80047d2:	bf00      	nop
 80047d4:	bf00      	nop
 80047d6:	e7fd      	b.n	80047d4 <vTaskStartScheduler+0xa8>
}
 80047d8:	bf00      	nop
 80047da:	3718      	adds	r7, #24
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	08007cdc 	.word	0x08007cdc
 80047e4:	08004b95 	.word	0x08004b95
 80047e8:	2000081c 	.word	0x2000081c
 80047ec:	200006f8 	.word	0x200006f8
 80047f0:	2000001c 	.word	0x2000001c
 80047f4:	20000818 	.word	0x20000818
 80047f8:	20000804 	.word	0x20000804
 80047fc:	200007fc 	.word	0x200007fc

08004800 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004804:	4b04      	ldr	r3, [pc, #16]	@ (8004818 <vTaskSuspendAll+0x18>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3301      	adds	r3, #1
 800480a:	4a03      	ldr	r2, [pc, #12]	@ (8004818 <vTaskSuspendAll+0x18>)
 800480c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800480e:	bf00      	nop
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	20000820 	.word	0x20000820

0800481c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004822:	2300      	movs	r3, #0
 8004824:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004826:	2300      	movs	r3, #0
 8004828:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800482a:	4b42      	ldr	r3, [pc, #264]	@ (8004934 <xTaskResumeAll+0x118>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10b      	bne.n	800484a <xTaskResumeAll+0x2e>
	__asm volatile
 8004832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004836:	f383 8811 	msr	BASEPRI, r3
 800483a:	f3bf 8f6f 	isb	sy
 800483e:	f3bf 8f4f 	dsb	sy
 8004842:	603b      	str	r3, [r7, #0]
}
 8004844:	bf00      	nop
 8004846:	bf00      	nop
 8004848:	e7fd      	b.n	8004846 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800484a:	f000 fbad 	bl	8004fa8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800484e:	4b39      	ldr	r3, [pc, #228]	@ (8004934 <xTaskResumeAll+0x118>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	3b01      	subs	r3, #1
 8004854:	4a37      	ldr	r2, [pc, #220]	@ (8004934 <xTaskResumeAll+0x118>)
 8004856:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004858:	4b36      	ldr	r3, [pc, #216]	@ (8004934 <xTaskResumeAll+0x118>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d161      	bne.n	8004924 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004860:	4b35      	ldr	r3, [pc, #212]	@ (8004938 <xTaskResumeAll+0x11c>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d05d      	beq.n	8004924 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004868:	e02e      	b.n	80048c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800486a:	4b34      	ldr	r3, [pc, #208]	@ (800493c <xTaskResumeAll+0x120>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	3318      	adds	r3, #24
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff fdc4 	bl	8004404 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	3304      	adds	r3, #4
 8004880:	4618      	mov	r0, r3
 8004882:	f7ff fdbf 	bl	8004404 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488a:	2201      	movs	r2, #1
 800488c:	409a      	lsls	r2, r3
 800488e:	4b2c      	ldr	r3, [pc, #176]	@ (8004940 <xTaskResumeAll+0x124>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4313      	orrs	r3, r2
 8004894:	4a2a      	ldr	r2, [pc, #168]	@ (8004940 <xTaskResumeAll+0x124>)
 8004896:	6013      	str	r3, [r2, #0]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800489c:	4613      	mov	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4a27      	ldr	r2, [pc, #156]	@ (8004944 <xTaskResumeAll+0x128>)
 80048a6:	441a      	add	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	3304      	adds	r3, #4
 80048ac:	4619      	mov	r1, r3
 80048ae:	4610      	mov	r0, r2
 80048b0:	f7ff fd84 	bl	80043bc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048b8:	4b23      	ldr	r3, [pc, #140]	@ (8004948 <xTaskResumeAll+0x12c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048be:	429a      	cmp	r2, r3
 80048c0:	d302      	bcc.n	80048c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80048c2:	4b22      	ldr	r3, [pc, #136]	@ (800494c <xTaskResumeAll+0x130>)
 80048c4:	2201      	movs	r2, #1
 80048c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80048c8:	4b1c      	ldr	r3, [pc, #112]	@ (800493c <xTaskResumeAll+0x120>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1cc      	bne.n	800486a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80048d6:	f000 fa19 	bl	8004d0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80048da:	4b1d      	ldr	r3, [pc, #116]	@ (8004950 <xTaskResumeAll+0x134>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d010      	beq.n	8004908 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80048e6:	f000 f837 	bl	8004958 <xTaskIncrementTick>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d002      	beq.n	80048f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80048f0:	4b16      	ldr	r3, [pc, #88]	@ (800494c <xTaskResumeAll+0x130>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1f1      	bne.n	80048e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004902:	4b13      	ldr	r3, [pc, #76]	@ (8004950 <xTaskResumeAll+0x134>)
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004908:	4b10      	ldr	r3, [pc, #64]	@ (800494c <xTaskResumeAll+0x130>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d009      	beq.n	8004924 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004910:	2301      	movs	r3, #1
 8004912:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004914:	4b0f      	ldr	r3, [pc, #60]	@ (8004954 <xTaskResumeAll+0x138>)
 8004916:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004924:	f000 fb72 	bl	800500c <vPortExitCritical>

	return xAlreadyYielded;
 8004928:	68bb      	ldr	r3, [r7, #8]
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	20000820 	.word	0x20000820
 8004938:	200007f8 	.word	0x200007f8
 800493c:	200007b8 	.word	0x200007b8
 8004940:	20000800 	.word	0x20000800
 8004944:	200006fc 	.word	0x200006fc
 8004948:	200006f8 	.word	0x200006f8
 800494c:	2000080c 	.word	0x2000080c
 8004950:	20000808 	.word	0x20000808
 8004954:	e000ed04 	.word	0xe000ed04

08004958 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b086      	sub	sp, #24
 800495c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800495e:	2300      	movs	r3, #0
 8004960:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004962:	4b4f      	ldr	r3, [pc, #316]	@ (8004aa0 <xTaskIncrementTick+0x148>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	f040 808f 	bne.w	8004a8a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800496c:	4b4d      	ldr	r3, [pc, #308]	@ (8004aa4 <xTaskIncrementTick+0x14c>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	3301      	adds	r3, #1
 8004972:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004974:	4a4b      	ldr	r2, [pc, #300]	@ (8004aa4 <xTaskIncrementTick+0x14c>)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d121      	bne.n	80049c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004980:	4b49      	ldr	r3, [pc, #292]	@ (8004aa8 <xTaskIncrementTick+0x150>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00b      	beq.n	80049a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800498a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498e:	f383 8811 	msr	BASEPRI, r3
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	603b      	str	r3, [r7, #0]
}
 800499c:	bf00      	nop
 800499e:	bf00      	nop
 80049a0:	e7fd      	b.n	800499e <xTaskIncrementTick+0x46>
 80049a2:	4b41      	ldr	r3, [pc, #260]	@ (8004aa8 <xTaskIncrementTick+0x150>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60fb      	str	r3, [r7, #12]
 80049a8:	4b40      	ldr	r3, [pc, #256]	@ (8004aac <xTaskIncrementTick+0x154>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a3e      	ldr	r2, [pc, #248]	@ (8004aa8 <xTaskIncrementTick+0x150>)
 80049ae:	6013      	str	r3, [r2, #0]
 80049b0:	4a3e      	ldr	r2, [pc, #248]	@ (8004aac <xTaskIncrementTick+0x154>)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6013      	str	r3, [r2, #0]
 80049b6:	4b3e      	ldr	r3, [pc, #248]	@ (8004ab0 <xTaskIncrementTick+0x158>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3301      	adds	r3, #1
 80049bc:	4a3c      	ldr	r2, [pc, #240]	@ (8004ab0 <xTaskIncrementTick+0x158>)
 80049be:	6013      	str	r3, [r2, #0]
 80049c0:	f000 f9a4 	bl	8004d0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80049c4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ab4 <xTaskIncrementTick+0x15c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d348      	bcc.n	8004a60 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049ce:	4b36      	ldr	r3, [pc, #216]	@ (8004aa8 <xTaskIncrementTick+0x150>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d104      	bne.n	80049e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049d8:	4b36      	ldr	r3, [pc, #216]	@ (8004ab4 <xTaskIncrementTick+0x15c>)
 80049da:	f04f 32ff 	mov.w	r2, #4294967295
 80049de:	601a      	str	r2, [r3, #0]
					break;
 80049e0:	e03e      	b.n	8004a60 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049e2:	4b31      	ldr	r3, [pc, #196]	@ (8004aa8 <xTaskIncrementTick+0x150>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d203      	bcs.n	8004a02 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80049fa:	4a2e      	ldr	r2, [pc, #184]	@ (8004ab4 <xTaskIncrementTick+0x15c>)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004a00:	e02e      	b.n	8004a60 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	3304      	adds	r3, #4
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff fcfc 	bl	8004404 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d004      	beq.n	8004a1e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	3318      	adds	r3, #24
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7ff fcf3 	bl	8004404 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a22:	2201      	movs	r2, #1
 8004a24:	409a      	lsls	r2, r3
 8004a26:	4b24      	ldr	r3, [pc, #144]	@ (8004ab8 <xTaskIncrementTick+0x160>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	4a22      	ldr	r2, [pc, #136]	@ (8004ab8 <xTaskIncrementTick+0x160>)
 8004a2e:	6013      	str	r3, [r2, #0]
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a34:	4613      	mov	r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	4413      	add	r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8004abc <xTaskIncrementTick+0x164>)
 8004a3e:	441a      	add	r2, r3
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	3304      	adds	r3, #4
 8004a44:	4619      	mov	r1, r3
 8004a46:	4610      	mov	r0, r2
 8004a48:	f7ff fcb8 	bl	80043bc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a50:	4b1b      	ldr	r3, [pc, #108]	@ (8004ac0 <xTaskIncrementTick+0x168>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d3b9      	bcc.n	80049ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a5e:	e7b6      	b.n	80049ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004a60:	4b17      	ldr	r3, [pc, #92]	@ (8004ac0 <xTaskIncrementTick+0x168>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a66:	4915      	ldr	r1, [pc, #84]	@ (8004abc <xTaskIncrementTick+0x164>)
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	440b      	add	r3, r1
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d901      	bls.n	8004a7c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004a7c:	4b11      	ldr	r3, [pc, #68]	@ (8004ac4 <xTaskIncrementTick+0x16c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d007      	beq.n	8004a94 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004a84:	2301      	movs	r3, #1
 8004a86:	617b      	str	r3, [r7, #20]
 8004a88:	e004      	b.n	8004a94 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac8 <xTaskIncrementTick+0x170>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	3301      	adds	r3, #1
 8004a90:	4a0d      	ldr	r2, [pc, #52]	@ (8004ac8 <xTaskIncrementTick+0x170>)
 8004a92:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004a94:	697b      	ldr	r3, [r7, #20]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3718      	adds	r7, #24
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	20000820 	.word	0x20000820
 8004aa4:	200007fc 	.word	0x200007fc
 8004aa8:	200007b0 	.word	0x200007b0
 8004aac:	200007b4 	.word	0x200007b4
 8004ab0:	20000810 	.word	0x20000810
 8004ab4:	20000818 	.word	0x20000818
 8004ab8:	20000800 	.word	0x20000800
 8004abc:	200006fc 	.word	0x200006fc
 8004ac0:	200006f8 	.word	0x200006f8
 8004ac4:	2000080c 	.word	0x2000080c
 8004ac8:	20000808 	.word	0x20000808

08004acc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004acc:	b480      	push	{r7}
 8004ace:	b087      	sub	sp, #28
 8004ad0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004ad2:	4b2a      	ldr	r3, [pc, #168]	@ (8004b7c <vTaskSwitchContext+0xb0>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004ada:	4b29      	ldr	r3, [pc, #164]	@ (8004b80 <vTaskSwitchContext+0xb4>)
 8004adc:	2201      	movs	r2, #1
 8004ade:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004ae0:	e045      	b.n	8004b6e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004ae2:	4b27      	ldr	r3, [pc, #156]	@ (8004b80 <vTaskSwitchContext+0xb4>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ae8:	4b26      	ldr	r3, [pc, #152]	@ (8004b84 <vTaskSwitchContext+0xb8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	fab3 f383 	clz	r3, r3
 8004af4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004af6:	7afb      	ldrb	r3, [r7, #11]
 8004af8:	f1c3 031f 	rsb	r3, r3, #31
 8004afc:	617b      	str	r3, [r7, #20]
 8004afe:	4922      	ldr	r1, [pc, #136]	@ (8004b88 <vTaskSwitchContext+0xbc>)
 8004b00:	697a      	ldr	r2, [r7, #20]
 8004b02:	4613      	mov	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4413      	add	r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10b      	bne.n	8004b2a <vTaskSwitchContext+0x5e>
	__asm volatile
 8004b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	607b      	str	r3, [r7, #4]
}
 8004b24:	bf00      	nop
 8004b26:	bf00      	nop
 8004b28:	e7fd      	b.n	8004b26 <vTaskSwitchContext+0x5a>
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	4413      	add	r3, r2
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	4a14      	ldr	r2, [pc, #80]	@ (8004b88 <vTaskSwitchContext+0xbc>)
 8004b36:	4413      	add	r3, r2
 8004b38:	613b      	str	r3, [r7, #16]
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	605a      	str	r2, [r3, #4]
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	685a      	ldr	r2, [r3, #4]
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	3308      	adds	r3, #8
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d104      	bne.n	8004b5a <vTaskSwitchContext+0x8e>
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	605a      	str	r2, [r3, #4]
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	4a0a      	ldr	r2, [pc, #40]	@ (8004b8c <vTaskSwitchContext+0xc0>)
 8004b62:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004b64:	4b09      	ldr	r3, [pc, #36]	@ (8004b8c <vTaskSwitchContext+0xc0>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	334c      	adds	r3, #76	@ 0x4c
 8004b6a:	4a09      	ldr	r2, [pc, #36]	@ (8004b90 <vTaskSwitchContext+0xc4>)
 8004b6c:	6013      	str	r3, [r2, #0]
}
 8004b6e:	bf00      	nop
 8004b70:	371c      	adds	r7, #28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	20000820 	.word	0x20000820
 8004b80:	2000080c 	.word	0x2000080c
 8004b84:	20000800 	.word	0x20000800
 8004b88:	200006fc 	.word	0x200006fc
 8004b8c:	200006f8 	.word	0x200006f8
 8004b90:	2000001c 	.word	0x2000001c

08004b94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004b9c:	f000 f852 	bl	8004c44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004ba0:	4b06      	ldr	r3, [pc, #24]	@ (8004bbc <prvIdleTask+0x28>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d9f9      	bls.n	8004b9c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004ba8:	4b05      	ldr	r3, [pc, #20]	@ (8004bc0 <prvIdleTask+0x2c>)
 8004baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004bb8:	e7f0      	b.n	8004b9c <prvIdleTask+0x8>
 8004bba:	bf00      	nop
 8004bbc:	200006fc 	.word	0x200006fc
 8004bc0:	e000ed04 	.word	0xe000ed04

08004bc4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004bca:	2300      	movs	r3, #0
 8004bcc:	607b      	str	r3, [r7, #4]
 8004bce:	e00c      	b.n	8004bea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	4a12      	ldr	r2, [pc, #72]	@ (8004c24 <prvInitialiseTaskLists+0x60>)
 8004bdc:	4413      	add	r3, r2
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7ff fbbf 	bl	8004362 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3301      	adds	r3, #1
 8004be8:	607b      	str	r3, [r7, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b06      	cmp	r3, #6
 8004bee:	d9ef      	bls.n	8004bd0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004bf0:	480d      	ldr	r0, [pc, #52]	@ (8004c28 <prvInitialiseTaskLists+0x64>)
 8004bf2:	f7ff fbb6 	bl	8004362 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004bf6:	480d      	ldr	r0, [pc, #52]	@ (8004c2c <prvInitialiseTaskLists+0x68>)
 8004bf8:	f7ff fbb3 	bl	8004362 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004bfc:	480c      	ldr	r0, [pc, #48]	@ (8004c30 <prvInitialiseTaskLists+0x6c>)
 8004bfe:	f7ff fbb0 	bl	8004362 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004c02:	480c      	ldr	r0, [pc, #48]	@ (8004c34 <prvInitialiseTaskLists+0x70>)
 8004c04:	f7ff fbad 	bl	8004362 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004c08:	480b      	ldr	r0, [pc, #44]	@ (8004c38 <prvInitialiseTaskLists+0x74>)
 8004c0a:	f7ff fbaa 	bl	8004362 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c3c <prvInitialiseTaskLists+0x78>)
 8004c10:	4a05      	ldr	r2, [pc, #20]	@ (8004c28 <prvInitialiseTaskLists+0x64>)
 8004c12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c14:	4b0a      	ldr	r3, [pc, #40]	@ (8004c40 <prvInitialiseTaskLists+0x7c>)
 8004c16:	4a05      	ldr	r2, [pc, #20]	@ (8004c2c <prvInitialiseTaskLists+0x68>)
 8004c18:	601a      	str	r2, [r3, #0]
}
 8004c1a:	bf00      	nop
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	200006fc 	.word	0x200006fc
 8004c28:	20000788 	.word	0x20000788
 8004c2c:	2000079c 	.word	0x2000079c
 8004c30:	200007b8 	.word	0x200007b8
 8004c34:	200007cc 	.word	0x200007cc
 8004c38:	200007e4 	.word	0x200007e4
 8004c3c:	200007b0 	.word	0x200007b0
 8004c40:	200007b4 	.word	0x200007b4

08004c44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c4a:	e019      	b.n	8004c80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004c4c:	f000 f9ac 	bl	8004fa8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c50:	4b10      	ldr	r3, [pc, #64]	@ (8004c94 <prvCheckTasksWaitingTermination+0x50>)
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	3304      	adds	r3, #4
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7ff fbd1 	bl	8004404 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004c62:	4b0d      	ldr	r3, [pc, #52]	@ (8004c98 <prvCheckTasksWaitingTermination+0x54>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	3b01      	subs	r3, #1
 8004c68:	4a0b      	ldr	r2, [pc, #44]	@ (8004c98 <prvCheckTasksWaitingTermination+0x54>)
 8004c6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c9c <prvCheckTasksWaitingTermination+0x58>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	3b01      	subs	r3, #1
 8004c72:	4a0a      	ldr	r2, [pc, #40]	@ (8004c9c <prvCheckTasksWaitingTermination+0x58>)
 8004c74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004c76:	f000 f9c9 	bl	800500c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f810 	bl	8004ca0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c80:	4b06      	ldr	r3, [pc, #24]	@ (8004c9c <prvCheckTasksWaitingTermination+0x58>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d1e1      	bne.n	8004c4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004c88:	bf00      	nop
 8004c8a:	bf00      	nop
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	200007cc 	.word	0x200007cc
 8004c98:	200007f8 	.word	0x200007f8
 8004c9c:	200007e0 	.word	0x200007e0

08004ca0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	334c      	adds	r3, #76	@ 0x4c
 8004cac:	4618      	mov	r0, r3
 8004cae:	f001 f893 	bl	8005dd8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d108      	bne.n	8004cce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 fa51 	bl	8005168 <vPortFree>
				vPortFree( pxTCB );
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 fa4e 	bl	8005168 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004ccc:	e019      	b.n	8004d02 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d103      	bne.n	8004ce0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 fa45 	bl	8005168 <vPortFree>
	}
 8004cde:	e010      	b.n	8004d02 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d00b      	beq.n	8004d02 <prvDeleteTCB+0x62>
	__asm volatile
 8004cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cee:	f383 8811 	msr	BASEPRI, r3
 8004cf2:	f3bf 8f6f 	isb	sy
 8004cf6:	f3bf 8f4f 	dsb	sy
 8004cfa:	60fb      	str	r3, [r7, #12]
}
 8004cfc:	bf00      	nop
 8004cfe:	bf00      	nop
 8004d00:	e7fd      	b.n	8004cfe <prvDeleteTCB+0x5e>
	}
 8004d02:	bf00      	nop
 8004d04:	3710      	adds	r7, #16
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d12:	4b0c      	ldr	r3, [pc, #48]	@ (8004d44 <prvResetNextTaskUnblockTime+0x38>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d104      	bne.n	8004d26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d48 <prvResetNextTaskUnblockTime+0x3c>)
 8004d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004d24:	e008      	b.n	8004d38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d26:	4b07      	ldr	r3, [pc, #28]	@ (8004d44 <prvResetNextTaskUnblockTime+0x38>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	4a04      	ldr	r2, [pc, #16]	@ (8004d48 <prvResetNextTaskUnblockTime+0x3c>)
 8004d36:	6013      	str	r3, [r2, #0]
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr
 8004d44:	200007b0 	.word	0x200007b0
 8004d48:	20000818 	.word	0x20000818

08004d4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	3b04      	subs	r3, #4
 8004d5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004d64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	3b04      	subs	r3, #4
 8004d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f023 0201 	bic.w	r2, r3, #1
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	3b04      	subs	r3, #4
 8004d7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d7c:	4a0c      	ldr	r2, [pc, #48]	@ (8004db0 <pxPortInitialiseStack+0x64>)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	3b14      	subs	r3, #20
 8004d86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	3b04      	subs	r3, #4
 8004d92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f06f 0202 	mvn.w	r2, #2
 8004d9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	3b20      	subs	r3, #32
 8004da0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	08004db5 	.word	0x08004db5

08004db4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004dbe:	4b13      	ldr	r3, [pc, #76]	@ (8004e0c <prvTaskExitError+0x58>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc6:	d00b      	beq.n	8004de0 <prvTaskExitError+0x2c>
	__asm volatile
 8004dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dcc:	f383 8811 	msr	BASEPRI, r3
 8004dd0:	f3bf 8f6f 	isb	sy
 8004dd4:	f3bf 8f4f 	dsb	sy
 8004dd8:	60fb      	str	r3, [r7, #12]
}
 8004dda:	bf00      	nop
 8004ddc:	bf00      	nop
 8004dde:	e7fd      	b.n	8004ddc <prvTaskExitError+0x28>
	__asm volatile
 8004de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de4:	f383 8811 	msr	BASEPRI, r3
 8004de8:	f3bf 8f6f 	isb	sy
 8004dec:	f3bf 8f4f 	dsb	sy
 8004df0:	60bb      	str	r3, [r7, #8]
}
 8004df2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004df4:	bf00      	nop
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d0fc      	beq.n	8004df6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004dfc:	bf00      	nop
 8004dfe:	bf00      	nop
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	2000000c 	.word	0x2000000c

08004e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e10:	4b07      	ldr	r3, [pc, #28]	@ (8004e30 <pxCurrentTCBConst2>)
 8004e12:	6819      	ldr	r1, [r3, #0]
 8004e14:	6808      	ldr	r0, [r1, #0]
 8004e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e1a:	f380 8809 	msr	PSP, r0
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f04f 0000 	mov.w	r0, #0
 8004e26:	f380 8811 	msr	BASEPRI, r0
 8004e2a:	4770      	bx	lr
 8004e2c:	f3af 8000 	nop.w

08004e30 <pxCurrentTCBConst2>:
 8004e30:	200006f8 	.word	0x200006f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop

08004e38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004e38:	4808      	ldr	r0, [pc, #32]	@ (8004e5c <prvPortStartFirstTask+0x24>)
 8004e3a:	6800      	ldr	r0, [r0, #0]
 8004e3c:	6800      	ldr	r0, [r0, #0]
 8004e3e:	f380 8808 	msr	MSP, r0
 8004e42:	f04f 0000 	mov.w	r0, #0
 8004e46:	f380 8814 	msr	CONTROL, r0
 8004e4a:	b662      	cpsie	i
 8004e4c:	b661      	cpsie	f
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	df00      	svc	0
 8004e58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004e5a:	bf00      	nop
 8004e5c:	e000ed08 	.word	0xe000ed08

08004e60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e66:	4b47      	ldr	r3, [pc, #284]	@ (8004f84 <xPortStartScheduler+0x124>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a47      	ldr	r2, [pc, #284]	@ (8004f88 <xPortStartScheduler+0x128>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d10b      	bne.n	8004e88 <xPortStartScheduler+0x28>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	613b      	str	r3, [r7, #16]
}
 8004e82:	bf00      	nop
 8004e84:	bf00      	nop
 8004e86:	e7fd      	b.n	8004e84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e88:	4b3e      	ldr	r3, [pc, #248]	@ (8004f84 <xPortStartScheduler+0x124>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a3f      	ldr	r2, [pc, #252]	@ (8004f8c <xPortStartScheduler+0x12c>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d10b      	bne.n	8004eaa <xPortStartScheduler+0x4a>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	60fb      	str	r3, [r7, #12]
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop
 8004ea8:	e7fd      	b.n	8004ea6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004eaa:	4b39      	ldr	r3, [pc, #228]	@ (8004f90 <xPortStartScheduler+0x130>)
 8004eac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	22ff      	movs	r2, #255	@ 0xff
 8004eba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ec4:	78fb      	ldrb	r3, [r7, #3]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	4b31      	ldr	r3, [pc, #196]	@ (8004f94 <xPortStartScheduler+0x134>)
 8004ed0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ed2:	4b31      	ldr	r3, [pc, #196]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004ed4:	2207      	movs	r2, #7
 8004ed6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ed8:	e009      	b.n	8004eee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004eda:	4b2f      	ldr	r3, [pc, #188]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004ee2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004eee:	78fb      	ldrb	r3, [r7, #3]
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ef6:	2b80      	cmp	r3, #128	@ 0x80
 8004ef8:	d0ef      	beq.n	8004eda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004efa:	4b27      	ldr	r3, [pc, #156]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f1c3 0307 	rsb	r3, r3, #7
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	d00b      	beq.n	8004f1e <xPortStartScheduler+0xbe>
	__asm volatile
 8004f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0a:	f383 8811 	msr	BASEPRI, r3
 8004f0e:	f3bf 8f6f 	isb	sy
 8004f12:	f3bf 8f4f 	dsb	sy
 8004f16:	60bb      	str	r3, [r7, #8]
}
 8004f18:	bf00      	nop
 8004f1a:	bf00      	nop
 8004f1c:	e7fd      	b.n	8004f1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	021b      	lsls	r3, r3, #8
 8004f24:	4a1c      	ldr	r2, [pc, #112]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004f26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f28:	4b1b      	ldr	r3, [pc, #108]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004f30:	4a19      	ldr	r2, [pc, #100]	@ (8004f98 <xPortStartScheduler+0x138>)
 8004f32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f3c:	4b17      	ldr	r3, [pc, #92]	@ (8004f9c <xPortStartScheduler+0x13c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a16      	ldr	r2, [pc, #88]	@ (8004f9c <xPortStartScheduler+0x13c>)
 8004f42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004f48:	4b14      	ldr	r3, [pc, #80]	@ (8004f9c <xPortStartScheduler+0x13c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a13      	ldr	r2, [pc, #76]	@ (8004f9c <xPortStartScheduler+0x13c>)
 8004f4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004f52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004f54:	f000 f8da 	bl	800510c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f58:	4b11      	ldr	r3, [pc, #68]	@ (8004fa0 <xPortStartScheduler+0x140>)
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004f5e:	f000 f8f9 	bl	8005154 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f62:	4b10      	ldr	r3, [pc, #64]	@ (8004fa4 <xPortStartScheduler+0x144>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a0f      	ldr	r2, [pc, #60]	@ (8004fa4 <xPortStartScheduler+0x144>)
 8004f68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004f6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f6e:	f7ff ff63 	bl	8004e38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f72:	f7ff fdab 	bl	8004acc <vTaskSwitchContext>
	prvTaskExitError();
 8004f76:	f7ff ff1d 	bl	8004db4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3718      	adds	r7, #24
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	e000ed00 	.word	0xe000ed00
 8004f88:	410fc271 	.word	0x410fc271
 8004f8c:	410fc270 	.word	0x410fc270
 8004f90:	e000e400 	.word	0xe000e400
 8004f94:	20000824 	.word	0x20000824
 8004f98:	20000828 	.word	0x20000828
 8004f9c:	e000ed20 	.word	0xe000ed20
 8004fa0:	2000000c 	.word	0x2000000c
 8004fa4:	e000ef34 	.word	0xe000ef34

08004fa8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
	__asm volatile
 8004fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb2:	f383 8811 	msr	BASEPRI, r3
 8004fb6:	f3bf 8f6f 	isb	sy
 8004fba:	f3bf 8f4f 	dsb	sy
 8004fbe:	607b      	str	r3, [r7, #4]
}
 8004fc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004fc2:	4b10      	ldr	r3, [pc, #64]	@ (8005004 <vPortEnterCritical+0x5c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	4a0e      	ldr	r2, [pc, #56]	@ (8005004 <vPortEnterCritical+0x5c>)
 8004fca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005004 <vPortEnterCritical+0x5c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d110      	bne.n	8004ff6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8005008 <vPortEnterCritical+0x60>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00b      	beq.n	8004ff6 <vPortEnterCritical+0x4e>
	__asm volatile
 8004fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe2:	f383 8811 	msr	BASEPRI, r3
 8004fe6:	f3bf 8f6f 	isb	sy
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	603b      	str	r3, [r7, #0]
}
 8004ff0:	bf00      	nop
 8004ff2:	bf00      	nop
 8004ff4:	e7fd      	b.n	8004ff2 <vPortEnterCritical+0x4a>
	}
}
 8004ff6:	bf00      	nop
 8004ff8:	370c      	adds	r7, #12
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	2000000c 	.word	0x2000000c
 8005008:	e000ed04 	.word	0xe000ed04

0800500c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005012:	4b12      	ldr	r3, [pc, #72]	@ (800505c <vPortExitCritical+0x50>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10b      	bne.n	8005032 <vPortExitCritical+0x26>
	__asm volatile
 800501a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800501e:	f383 8811 	msr	BASEPRI, r3
 8005022:	f3bf 8f6f 	isb	sy
 8005026:	f3bf 8f4f 	dsb	sy
 800502a:	607b      	str	r3, [r7, #4]
}
 800502c:	bf00      	nop
 800502e:	bf00      	nop
 8005030:	e7fd      	b.n	800502e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005032:	4b0a      	ldr	r3, [pc, #40]	@ (800505c <vPortExitCritical+0x50>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3b01      	subs	r3, #1
 8005038:	4a08      	ldr	r2, [pc, #32]	@ (800505c <vPortExitCritical+0x50>)
 800503a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800503c:	4b07      	ldr	r3, [pc, #28]	@ (800505c <vPortExitCritical+0x50>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d105      	bne.n	8005050 <vPortExitCritical+0x44>
 8005044:	2300      	movs	r3, #0
 8005046:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800504e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr
 800505c:	2000000c 	.word	0x2000000c

08005060 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005060:	f3ef 8009 	mrs	r0, PSP
 8005064:	f3bf 8f6f 	isb	sy
 8005068:	4b15      	ldr	r3, [pc, #84]	@ (80050c0 <pxCurrentTCBConst>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	f01e 0f10 	tst.w	lr, #16
 8005070:	bf08      	it	eq
 8005072:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005076:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800507a:	6010      	str	r0, [r2, #0]
 800507c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005080:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005084:	f380 8811 	msr	BASEPRI, r0
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f7ff fd1c 	bl	8004acc <vTaskSwitchContext>
 8005094:	f04f 0000 	mov.w	r0, #0
 8005098:	f380 8811 	msr	BASEPRI, r0
 800509c:	bc09      	pop	{r0, r3}
 800509e:	6819      	ldr	r1, [r3, #0]
 80050a0:	6808      	ldr	r0, [r1, #0]
 80050a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a6:	f01e 0f10 	tst.w	lr, #16
 80050aa:	bf08      	it	eq
 80050ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80050b0:	f380 8809 	msr	PSP, r0
 80050b4:	f3bf 8f6f 	isb	sy
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	f3af 8000 	nop.w

080050c0 <pxCurrentTCBConst>:
 80050c0:	200006f8 	.word	0x200006f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop

080050c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
	__asm volatile
 80050ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d2:	f383 8811 	msr	BASEPRI, r3
 80050d6:	f3bf 8f6f 	isb	sy
 80050da:	f3bf 8f4f 	dsb	sy
 80050de:	607b      	str	r3, [r7, #4]
}
 80050e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80050e2:	f7ff fc39 	bl	8004958 <xTaskIncrementTick>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050ec:	4b06      	ldr	r3, [pc, #24]	@ (8005108 <SysTick_Handler+0x40>)
 80050ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	2300      	movs	r3, #0
 80050f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	f383 8811 	msr	BASEPRI, r3
}
 80050fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005100:	bf00      	nop
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	e000ed04 	.word	0xe000ed04

0800510c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005110:	4b0b      	ldr	r3, [pc, #44]	@ (8005140 <vPortSetupTimerInterrupt+0x34>)
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005116:	4b0b      	ldr	r3, [pc, #44]	@ (8005144 <vPortSetupTimerInterrupt+0x38>)
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800511c:	4b0a      	ldr	r3, [pc, #40]	@ (8005148 <vPortSetupTimerInterrupt+0x3c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a0a      	ldr	r2, [pc, #40]	@ (800514c <vPortSetupTimerInterrupt+0x40>)
 8005122:	fba2 2303 	umull	r2, r3, r2, r3
 8005126:	099b      	lsrs	r3, r3, #6
 8005128:	4a09      	ldr	r2, [pc, #36]	@ (8005150 <vPortSetupTimerInterrupt+0x44>)
 800512a:	3b01      	subs	r3, #1
 800512c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800512e:	4b04      	ldr	r3, [pc, #16]	@ (8005140 <vPortSetupTimerInterrupt+0x34>)
 8005130:	2207      	movs	r2, #7
 8005132:	601a      	str	r2, [r3, #0]
}
 8005134:	bf00      	nop
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	e000e010 	.word	0xe000e010
 8005144:	e000e018 	.word	0xe000e018
 8005148:	20000000 	.word	0x20000000
 800514c:	10624dd3 	.word	0x10624dd3
 8005150:	e000e014 	.word	0xe000e014

08005154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005154:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005164 <vPortEnableVFP+0x10>
 8005158:	6801      	ldr	r1, [r0, #0]
 800515a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800515e:	6001      	str	r1, [r0, #0]
 8005160:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005162:	bf00      	nop
 8005164:	e000ed88 	.word	0xe000ed88

08005168 <vPortFree>:
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d04f      	beq.n	800521a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800517a:	2308      	movs	r3, #8
 800517c:	425b      	negs	r3, r3
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	4413      	add	r3, r2
 8005182:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	4b25      	ldr	r3, [pc, #148]	@ (8005224 <vPortFree+0xbc>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4013      	ands	r3, r2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10b      	bne.n	80051ae <vPortFree+0x46>
	__asm volatile
 8005196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519a:	f383 8811 	msr	BASEPRI, r3
 800519e:	f3bf 8f6f 	isb	sy
 80051a2:	f3bf 8f4f 	dsb	sy
 80051a6:	60fb      	str	r3, [r7, #12]
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	e7fd      	b.n	80051aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00b      	beq.n	80051ce <vPortFree+0x66>
	__asm volatile
 80051b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ba:	f383 8811 	msr	BASEPRI, r3
 80051be:	f3bf 8f6f 	isb	sy
 80051c2:	f3bf 8f4f 	dsb	sy
 80051c6:	60bb      	str	r3, [r7, #8]
}
 80051c8:	bf00      	nop
 80051ca:	bf00      	nop
 80051cc:	e7fd      	b.n	80051ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	685a      	ldr	r2, [r3, #4]
 80051d2:	4b14      	ldr	r3, [pc, #80]	@ (8005224 <vPortFree+0xbc>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4013      	ands	r3, r2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d01e      	beq.n	800521a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d11a      	bne.n	800521a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005224 <vPortFree+0xbc>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	43db      	mvns	r3, r3
 80051ee:	401a      	ands	r2, r3
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80051f4:	f7ff fb04 	bl	8004800 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005228 <vPortFree+0xc0>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4413      	add	r3, r2
 8005202:	4a09      	ldr	r2, [pc, #36]	@ (8005228 <vPortFree+0xc0>)
 8005204:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005206:	6938      	ldr	r0, [r7, #16]
 8005208:	f000 f812 	bl	8005230 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800520c:	4b07      	ldr	r3, [pc, #28]	@ (800522c <vPortFree+0xc4>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3301      	adds	r3, #1
 8005212:	4a06      	ldr	r2, [pc, #24]	@ (800522c <vPortFree+0xc4>)
 8005214:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005216:	f7ff fb01 	bl	800481c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800521a:	bf00      	nop
 800521c:	3718      	adds	r7, #24
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20000840 	.word	0x20000840
 8005228:	20000838 	.word	0x20000838
 800522c:	2000083c 	.word	0x2000083c

08005230 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005238:	4b28      	ldr	r3, [pc, #160]	@ (80052dc <prvInsertBlockIntoFreeList+0xac>)
 800523a:	60fb      	str	r3, [r7, #12]
 800523c:	e002      	b.n	8005244 <prvInsertBlockIntoFreeList+0x14>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	60fb      	str	r3, [r7, #12]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	429a      	cmp	r2, r3
 800524c:	d8f7      	bhi.n	800523e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	4413      	add	r3, r2
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	429a      	cmp	r2, r3
 800525e:	d108      	bne.n	8005272 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	441a      	add	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	441a      	add	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	429a      	cmp	r2, r3
 8005284:	d118      	bne.n	80052b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	4b15      	ldr	r3, [pc, #84]	@ (80052e0 <prvInsertBlockIntoFreeList+0xb0>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	429a      	cmp	r2, r3
 8005290:	d00d      	beq.n	80052ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	441a      	add	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	e008      	b.n	80052c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052ae:	4b0c      	ldr	r3, [pc, #48]	@ (80052e0 <prvInsertBlockIntoFreeList+0xb0>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	e003      	b.n	80052c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d002      	beq.n	80052ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	2000082c 	.word	0x2000082c
 80052e0:	20000834 	.word	0x20000834

080052e4 <__cvt>:
 80052e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052e8:	ec57 6b10 	vmov	r6, r7, d0
 80052ec:	2f00      	cmp	r7, #0
 80052ee:	460c      	mov	r4, r1
 80052f0:	4619      	mov	r1, r3
 80052f2:	463b      	mov	r3, r7
 80052f4:	bfbb      	ittet	lt
 80052f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80052fa:	461f      	movlt	r7, r3
 80052fc:	2300      	movge	r3, #0
 80052fe:	232d      	movlt	r3, #45	@ 0x2d
 8005300:	700b      	strb	r3, [r1, #0]
 8005302:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005304:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005308:	4691      	mov	r9, r2
 800530a:	f023 0820 	bic.w	r8, r3, #32
 800530e:	bfbc      	itt	lt
 8005310:	4632      	movlt	r2, r6
 8005312:	4616      	movlt	r6, r2
 8005314:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005318:	d005      	beq.n	8005326 <__cvt+0x42>
 800531a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800531e:	d100      	bne.n	8005322 <__cvt+0x3e>
 8005320:	3401      	adds	r4, #1
 8005322:	2102      	movs	r1, #2
 8005324:	e000      	b.n	8005328 <__cvt+0x44>
 8005326:	2103      	movs	r1, #3
 8005328:	ab03      	add	r3, sp, #12
 800532a:	9301      	str	r3, [sp, #4]
 800532c:	ab02      	add	r3, sp, #8
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	ec47 6b10 	vmov	d0, r6, r7
 8005334:	4653      	mov	r3, sl
 8005336:	4622      	mov	r2, r4
 8005338:	f000 fe9e 	bl	8006078 <_dtoa_r>
 800533c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005340:	4605      	mov	r5, r0
 8005342:	d119      	bne.n	8005378 <__cvt+0x94>
 8005344:	f019 0f01 	tst.w	r9, #1
 8005348:	d00e      	beq.n	8005368 <__cvt+0x84>
 800534a:	eb00 0904 	add.w	r9, r0, r4
 800534e:	2200      	movs	r2, #0
 8005350:	2300      	movs	r3, #0
 8005352:	4630      	mov	r0, r6
 8005354:	4639      	mov	r1, r7
 8005356:	f7fb fbb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800535a:	b108      	cbz	r0, 8005360 <__cvt+0x7c>
 800535c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005360:	2230      	movs	r2, #48	@ 0x30
 8005362:	9b03      	ldr	r3, [sp, #12]
 8005364:	454b      	cmp	r3, r9
 8005366:	d31e      	bcc.n	80053a6 <__cvt+0xc2>
 8005368:	9b03      	ldr	r3, [sp, #12]
 800536a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800536c:	1b5b      	subs	r3, r3, r5
 800536e:	4628      	mov	r0, r5
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	b004      	add	sp, #16
 8005374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005378:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800537c:	eb00 0904 	add.w	r9, r0, r4
 8005380:	d1e5      	bne.n	800534e <__cvt+0x6a>
 8005382:	7803      	ldrb	r3, [r0, #0]
 8005384:	2b30      	cmp	r3, #48	@ 0x30
 8005386:	d10a      	bne.n	800539e <__cvt+0xba>
 8005388:	2200      	movs	r2, #0
 800538a:	2300      	movs	r3, #0
 800538c:	4630      	mov	r0, r6
 800538e:	4639      	mov	r1, r7
 8005390:	f7fb fb9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005394:	b918      	cbnz	r0, 800539e <__cvt+0xba>
 8005396:	f1c4 0401 	rsb	r4, r4, #1
 800539a:	f8ca 4000 	str.w	r4, [sl]
 800539e:	f8da 3000 	ldr.w	r3, [sl]
 80053a2:	4499      	add	r9, r3
 80053a4:	e7d3      	b.n	800534e <__cvt+0x6a>
 80053a6:	1c59      	adds	r1, r3, #1
 80053a8:	9103      	str	r1, [sp, #12]
 80053aa:	701a      	strb	r2, [r3, #0]
 80053ac:	e7d9      	b.n	8005362 <__cvt+0x7e>

080053ae <__exponent>:
 80053ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053b0:	2900      	cmp	r1, #0
 80053b2:	bfba      	itte	lt
 80053b4:	4249      	neglt	r1, r1
 80053b6:	232d      	movlt	r3, #45	@ 0x2d
 80053b8:	232b      	movge	r3, #43	@ 0x2b
 80053ba:	2909      	cmp	r1, #9
 80053bc:	7002      	strb	r2, [r0, #0]
 80053be:	7043      	strb	r3, [r0, #1]
 80053c0:	dd29      	ble.n	8005416 <__exponent+0x68>
 80053c2:	f10d 0307 	add.w	r3, sp, #7
 80053c6:	461d      	mov	r5, r3
 80053c8:	270a      	movs	r7, #10
 80053ca:	461a      	mov	r2, r3
 80053cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80053d0:	fb07 1416 	mls	r4, r7, r6, r1
 80053d4:	3430      	adds	r4, #48	@ 0x30
 80053d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80053da:	460c      	mov	r4, r1
 80053dc:	2c63      	cmp	r4, #99	@ 0x63
 80053de:	f103 33ff 	add.w	r3, r3, #4294967295
 80053e2:	4631      	mov	r1, r6
 80053e4:	dcf1      	bgt.n	80053ca <__exponent+0x1c>
 80053e6:	3130      	adds	r1, #48	@ 0x30
 80053e8:	1e94      	subs	r4, r2, #2
 80053ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80053ee:	1c41      	adds	r1, r0, #1
 80053f0:	4623      	mov	r3, r4
 80053f2:	42ab      	cmp	r3, r5
 80053f4:	d30a      	bcc.n	800540c <__exponent+0x5e>
 80053f6:	f10d 0309 	add.w	r3, sp, #9
 80053fa:	1a9b      	subs	r3, r3, r2
 80053fc:	42ac      	cmp	r4, r5
 80053fe:	bf88      	it	hi
 8005400:	2300      	movhi	r3, #0
 8005402:	3302      	adds	r3, #2
 8005404:	4403      	add	r3, r0
 8005406:	1a18      	subs	r0, r3, r0
 8005408:	b003      	add	sp, #12
 800540a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800540c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005410:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005414:	e7ed      	b.n	80053f2 <__exponent+0x44>
 8005416:	2330      	movs	r3, #48	@ 0x30
 8005418:	3130      	adds	r1, #48	@ 0x30
 800541a:	7083      	strb	r3, [r0, #2]
 800541c:	70c1      	strb	r1, [r0, #3]
 800541e:	1d03      	adds	r3, r0, #4
 8005420:	e7f1      	b.n	8005406 <__exponent+0x58>
	...

08005424 <_printf_float>:
 8005424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005428:	b08d      	sub	sp, #52	@ 0x34
 800542a:	460c      	mov	r4, r1
 800542c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005430:	4616      	mov	r6, r2
 8005432:	461f      	mov	r7, r3
 8005434:	4605      	mov	r5, r0
 8005436:	f000 fcbb 	bl	8005db0 <_localeconv_r>
 800543a:	6803      	ldr	r3, [r0, #0]
 800543c:	9304      	str	r3, [sp, #16]
 800543e:	4618      	mov	r0, r3
 8005440:	f7fa ff16 	bl	8000270 <strlen>
 8005444:	2300      	movs	r3, #0
 8005446:	930a      	str	r3, [sp, #40]	@ 0x28
 8005448:	f8d8 3000 	ldr.w	r3, [r8]
 800544c:	9005      	str	r0, [sp, #20]
 800544e:	3307      	adds	r3, #7
 8005450:	f023 0307 	bic.w	r3, r3, #7
 8005454:	f103 0208 	add.w	r2, r3, #8
 8005458:	f894 a018 	ldrb.w	sl, [r4, #24]
 800545c:	f8d4 b000 	ldr.w	fp, [r4]
 8005460:	f8c8 2000 	str.w	r2, [r8]
 8005464:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005468:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800546c:	9307      	str	r3, [sp, #28]
 800546e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005472:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005476:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800547a:	4b9c      	ldr	r3, [pc, #624]	@ (80056ec <_printf_float+0x2c8>)
 800547c:	f04f 32ff 	mov.w	r2, #4294967295
 8005480:	f7fb fb54 	bl	8000b2c <__aeabi_dcmpun>
 8005484:	bb70      	cbnz	r0, 80054e4 <_printf_float+0xc0>
 8005486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800548a:	4b98      	ldr	r3, [pc, #608]	@ (80056ec <_printf_float+0x2c8>)
 800548c:	f04f 32ff 	mov.w	r2, #4294967295
 8005490:	f7fb fb2e 	bl	8000af0 <__aeabi_dcmple>
 8005494:	bb30      	cbnz	r0, 80054e4 <_printf_float+0xc0>
 8005496:	2200      	movs	r2, #0
 8005498:	2300      	movs	r3, #0
 800549a:	4640      	mov	r0, r8
 800549c:	4649      	mov	r1, r9
 800549e:	f7fb fb1d 	bl	8000adc <__aeabi_dcmplt>
 80054a2:	b110      	cbz	r0, 80054aa <_printf_float+0x86>
 80054a4:	232d      	movs	r3, #45	@ 0x2d
 80054a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054aa:	4a91      	ldr	r2, [pc, #580]	@ (80056f0 <_printf_float+0x2cc>)
 80054ac:	4b91      	ldr	r3, [pc, #580]	@ (80056f4 <_printf_float+0x2d0>)
 80054ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80054b2:	bf94      	ite	ls
 80054b4:	4690      	movls	r8, r2
 80054b6:	4698      	movhi	r8, r3
 80054b8:	2303      	movs	r3, #3
 80054ba:	6123      	str	r3, [r4, #16]
 80054bc:	f02b 0304 	bic.w	r3, fp, #4
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	f04f 0900 	mov.w	r9, #0
 80054c6:	9700      	str	r7, [sp, #0]
 80054c8:	4633      	mov	r3, r6
 80054ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80054cc:	4621      	mov	r1, r4
 80054ce:	4628      	mov	r0, r5
 80054d0:	f000 f9d2 	bl	8005878 <_printf_common>
 80054d4:	3001      	adds	r0, #1
 80054d6:	f040 808d 	bne.w	80055f4 <_printf_float+0x1d0>
 80054da:	f04f 30ff 	mov.w	r0, #4294967295
 80054de:	b00d      	add	sp, #52	@ 0x34
 80054e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054e4:	4642      	mov	r2, r8
 80054e6:	464b      	mov	r3, r9
 80054e8:	4640      	mov	r0, r8
 80054ea:	4649      	mov	r1, r9
 80054ec:	f7fb fb1e 	bl	8000b2c <__aeabi_dcmpun>
 80054f0:	b140      	cbz	r0, 8005504 <_printf_float+0xe0>
 80054f2:	464b      	mov	r3, r9
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	bfbc      	itt	lt
 80054f8:	232d      	movlt	r3, #45	@ 0x2d
 80054fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80054fe:	4a7e      	ldr	r2, [pc, #504]	@ (80056f8 <_printf_float+0x2d4>)
 8005500:	4b7e      	ldr	r3, [pc, #504]	@ (80056fc <_printf_float+0x2d8>)
 8005502:	e7d4      	b.n	80054ae <_printf_float+0x8a>
 8005504:	6863      	ldr	r3, [r4, #4]
 8005506:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800550a:	9206      	str	r2, [sp, #24]
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	d13b      	bne.n	8005588 <_printf_float+0x164>
 8005510:	2306      	movs	r3, #6
 8005512:	6063      	str	r3, [r4, #4]
 8005514:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005518:	2300      	movs	r3, #0
 800551a:	6022      	str	r2, [r4, #0]
 800551c:	9303      	str	r3, [sp, #12]
 800551e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005520:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005524:	ab09      	add	r3, sp, #36	@ 0x24
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	6861      	ldr	r1, [r4, #4]
 800552a:	ec49 8b10 	vmov	d0, r8, r9
 800552e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005532:	4628      	mov	r0, r5
 8005534:	f7ff fed6 	bl	80052e4 <__cvt>
 8005538:	9b06      	ldr	r3, [sp, #24]
 800553a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800553c:	2b47      	cmp	r3, #71	@ 0x47
 800553e:	4680      	mov	r8, r0
 8005540:	d129      	bne.n	8005596 <_printf_float+0x172>
 8005542:	1cc8      	adds	r0, r1, #3
 8005544:	db02      	blt.n	800554c <_printf_float+0x128>
 8005546:	6863      	ldr	r3, [r4, #4]
 8005548:	4299      	cmp	r1, r3
 800554a:	dd41      	ble.n	80055d0 <_printf_float+0x1ac>
 800554c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005550:	fa5f fa8a 	uxtb.w	sl, sl
 8005554:	3901      	subs	r1, #1
 8005556:	4652      	mov	r2, sl
 8005558:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800555c:	9109      	str	r1, [sp, #36]	@ 0x24
 800555e:	f7ff ff26 	bl	80053ae <__exponent>
 8005562:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005564:	1813      	adds	r3, r2, r0
 8005566:	2a01      	cmp	r2, #1
 8005568:	4681      	mov	r9, r0
 800556a:	6123      	str	r3, [r4, #16]
 800556c:	dc02      	bgt.n	8005574 <_printf_float+0x150>
 800556e:	6822      	ldr	r2, [r4, #0]
 8005570:	07d2      	lsls	r2, r2, #31
 8005572:	d501      	bpl.n	8005578 <_printf_float+0x154>
 8005574:	3301      	adds	r3, #1
 8005576:	6123      	str	r3, [r4, #16]
 8005578:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0a2      	beq.n	80054c6 <_printf_float+0xa2>
 8005580:	232d      	movs	r3, #45	@ 0x2d
 8005582:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005586:	e79e      	b.n	80054c6 <_printf_float+0xa2>
 8005588:	9a06      	ldr	r2, [sp, #24]
 800558a:	2a47      	cmp	r2, #71	@ 0x47
 800558c:	d1c2      	bne.n	8005514 <_printf_float+0xf0>
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1c0      	bne.n	8005514 <_printf_float+0xf0>
 8005592:	2301      	movs	r3, #1
 8005594:	e7bd      	b.n	8005512 <_printf_float+0xee>
 8005596:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800559a:	d9db      	bls.n	8005554 <_printf_float+0x130>
 800559c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80055a0:	d118      	bne.n	80055d4 <_printf_float+0x1b0>
 80055a2:	2900      	cmp	r1, #0
 80055a4:	6863      	ldr	r3, [r4, #4]
 80055a6:	dd0b      	ble.n	80055c0 <_printf_float+0x19c>
 80055a8:	6121      	str	r1, [r4, #16]
 80055aa:	b913      	cbnz	r3, 80055b2 <_printf_float+0x18e>
 80055ac:	6822      	ldr	r2, [r4, #0]
 80055ae:	07d0      	lsls	r0, r2, #31
 80055b0:	d502      	bpl.n	80055b8 <_printf_float+0x194>
 80055b2:	3301      	adds	r3, #1
 80055b4:	440b      	add	r3, r1
 80055b6:	6123      	str	r3, [r4, #16]
 80055b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80055ba:	f04f 0900 	mov.w	r9, #0
 80055be:	e7db      	b.n	8005578 <_printf_float+0x154>
 80055c0:	b913      	cbnz	r3, 80055c8 <_printf_float+0x1a4>
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	07d2      	lsls	r2, r2, #31
 80055c6:	d501      	bpl.n	80055cc <_printf_float+0x1a8>
 80055c8:	3302      	adds	r3, #2
 80055ca:	e7f4      	b.n	80055b6 <_printf_float+0x192>
 80055cc:	2301      	movs	r3, #1
 80055ce:	e7f2      	b.n	80055b6 <_printf_float+0x192>
 80055d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80055d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055d6:	4299      	cmp	r1, r3
 80055d8:	db05      	blt.n	80055e6 <_printf_float+0x1c2>
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	6121      	str	r1, [r4, #16]
 80055de:	07d8      	lsls	r0, r3, #31
 80055e0:	d5ea      	bpl.n	80055b8 <_printf_float+0x194>
 80055e2:	1c4b      	adds	r3, r1, #1
 80055e4:	e7e7      	b.n	80055b6 <_printf_float+0x192>
 80055e6:	2900      	cmp	r1, #0
 80055e8:	bfd4      	ite	le
 80055ea:	f1c1 0202 	rsble	r2, r1, #2
 80055ee:	2201      	movgt	r2, #1
 80055f0:	4413      	add	r3, r2
 80055f2:	e7e0      	b.n	80055b6 <_printf_float+0x192>
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	055a      	lsls	r2, r3, #21
 80055f8:	d407      	bmi.n	800560a <_printf_float+0x1e6>
 80055fa:	6923      	ldr	r3, [r4, #16]
 80055fc:	4642      	mov	r2, r8
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	47b8      	blx	r7
 8005604:	3001      	adds	r0, #1
 8005606:	d12b      	bne.n	8005660 <_printf_float+0x23c>
 8005608:	e767      	b.n	80054da <_printf_float+0xb6>
 800560a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800560e:	f240 80dd 	bls.w	80057cc <_printf_float+0x3a8>
 8005612:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005616:	2200      	movs	r2, #0
 8005618:	2300      	movs	r3, #0
 800561a:	f7fb fa55 	bl	8000ac8 <__aeabi_dcmpeq>
 800561e:	2800      	cmp	r0, #0
 8005620:	d033      	beq.n	800568a <_printf_float+0x266>
 8005622:	4a37      	ldr	r2, [pc, #220]	@ (8005700 <_printf_float+0x2dc>)
 8005624:	2301      	movs	r3, #1
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	f43f af54 	beq.w	80054da <_printf_float+0xb6>
 8005632:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005636:	4543      	cmp	r3, r8
 8005638:	db02      	blt.n	8005640 <_printf_float+0x21c>
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	07d8      	lsls	r0, r3, #31
 800563e:	d50f      	bpl.n	8005660 <_printf_float+0x23c>
 8005640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005644:	4631      	mov	r1, r6
 8005646:	4628      	mov	r0, r5
 8005648:	47b8      	blx	r7
 800564a:	3001      	adds	r0, #1
 800564c:	f43f af45 	beq.w	80054da <_printf_float+0xb6>
 8005650:	f04f 0900 	mov.w	r9, #0
 8005654:	f108 38ff 	add.w	r8, r8, #4294967295
 8005658:	f104 0a1a 	add.w	sl, r4, #26
 800565c:	45c8      	cmp	r8, r9
 800565e:	dc09      	bgt.n	8005674 <_printf_float+0x250>
 8005660:	6823      	ldr	r3, [r4, #0]
 8005662:	079b      	lsls	r3, r3, #30
 8005664:	f100 8103 	bmi.w	800586e <_printf_float+0x44a>
 8005668:	68e0      	ldr	r0, [r4, #12]
 800566a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800566c:	4298      	cmp	r0, r3
 800566e:	bfb8      	it	lt
 8005670:	4618      	movlt	r0, r3
 8005672:	e734      	b.n	80054de <_printf_float+0xba>
 8005674:	2301      	movs	r3, #1
 8005676:	4652      	mov	r2, sl
 8005678:	4631      	mov	r1, r6
 800567a:	4628      	mov	r0, r5
 800567c:	47b8      	blx	r7
 800567e:	3001      	adds	r0, #1
 8005680:	f43f af2b 	beq.w	80054da <_printf_float+0xb6>
 8005684:	f109 0901 	add.w	r9, r9, #1
 8005688:	e7e8      	b.n	800565c <_printf_float+0x238>
 800568a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800568c:	2b00      	cmp	r3, #0
 800568e:	dc39      	bgt.n	8005704 <_printf_float+0x2e0>
 8005690:	4a1b      	ldr	r2, [pc, #108]	@ (8005700 <_printf_float+0x2dc>)
 8005692:	2301      	movs	r3, #1
 8005694:	4631      	mov	r1, r6
 8005696:	4628      	mov	r0, r5
 8005698:	47b8      	blx	r7
 800569a:	3001      	adds	r0, #1
 800569c:	f43f af1d 	beq.w	80054da <_printf_float+0xb6>
 80056a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80056a4:	ea59 0303 	orrs.w	r3, r9, r3
 80056a8:	d102      	bne.n	80056b0 <_printf_float+0x28c>
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	07d9      	lsls	r1, r3, #31
 80056ae:	d5d7      	bpl.n	8005660 <_printf_float+0x23c>
 80056b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056b4:	4631      	mov	r1, r6
 80056b6:	4628      	mov	r0, r5
 80056b8:	47b8      	blx	r7
 80056ba:	3001      	adds	r0, #1
 80056bc:	f43f af0d 	beq.w	80054da <_printf_float+0xb6>
 80056c0:	f04f 0a00 	mov.w	sl, #0
 80056c4:	f104 0b1a 	add.w	fp, r4, #26
 80056c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056ca:	425b      	negs	r3, r3
 80056cc:	4553      	cmp	r3, sl
 80056ce:	dc01      	bgt.n	80056d4 <_printf_float+0x2b0>
 80056d0:	464b      	mov	r3, r9
 80056d2:	e793      	b.n	80055fc <_printf_float+0x1d8>
 80056d4:	2301      	movs	r3, #1
 80056d6:	465a      	mov	r2, fp
 80056d8:	4631      	mov	r1, r6
 80056da:	4628      	mov	r0, r5
 80056dc:	47b8      	blx	r7
 80056de:	3001      	adds	r0, #1
 80056e0:	f43f aefb 	beq.w	80054da <_printf_float+0xb6>
 80056e4:	f10a 0a01 	add.w	sl, sl, #1
 80056e8:	e7ee      	b.n	80056c8 <_printf_float+0x2a4>
 80056ea:	bf00      	nop
 80056ec:	7fefffff 	.word	0x7fefffff
 80056f0:	08007d04 	.word	0x08007d04
 80056f4:	08007d08 	.word	0x08007d08
 80056f8:	08007d0c 	.word	0x08007d0c
 80056fc:	08007d10 	.word	0x08007d10
 8005700:	08007d14 	.word	0x08007d14
 8005704:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005706:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800570a:	4553      	cmp	r3, sl
 800570c:	bfa8      	it	ge
 800570e:	4653      	movge	r3, sl
 8005710:	2b00      	cmp	r3, #0
 8005712:	4699      	mov	r9, r3
 8005714:	dc36      	bgt.n	8005784 <_printf_float+0x360>
 8005716:	f04f 0b00 	mov.w	fp, #0
 800571a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800571e:	f104 021a 	add.w	r2, r4, #26
 8005722:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005724:	9306      	str	r3, [sp, #24]
 8005726:	eba3 0309 	sub.w	r3, r3, r9
 800572a:	455b      	cmp	r3, fp
 800572c:	dc31      	bgt.n	8005792 <_printf_float+0x36e>
 800572e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005730:	459a      	cmp	sl, r3
 8005732:	dc3a      	bgt.n	80057aa <_printf_float+0x386>
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	07da      	lsls	r2, r3, #31
 8005738:	d437      	bmi.n	80057aa <_printf_float+0x386>
 800573a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800573c:	ebaa 0903 	sub.w	r9, sl, r3
 8005740:	9b06      	ldr	r3, [sp, #24]
 8005742:	ebaa 0303 	sub.w	r3, sl, r3
 8005746:	4599      	cmp	r9, r3
 8005748:	bfa8      	it	ge
 800574a:	4699      	movge	r9, r3
 800574c:	f1b9 0f00 	cmp.w	r9, #0
 8005750:	dc33      	bgt.n	80057ba <_printf_float+0x396>
 8005752:	f04f 0800 	mov.w	r8, #0
 8005756:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800575a:	f104 0b1a 	add.w	fp, r4, #26
 800575e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005760:	ebaa 0303 	sub.w	r3, sl, r3
 8005764:	eba3 0309 	sub.w	r3, r3, r9
 8005768:	4543      	cmp	r3, r8
 800576a:	f77f af79 	ble.w	8005660 <_printf_float+0x23c>
 800576e:	2301      	movs	r3, #1
 8005770:	465a      	mov	r2, fp
 8005772:	4631      	mov	r1, r6
 8005774:	4628      	mov	r0, r5
 8005776:	47b8      	blx	r7
 8005778:	3001      	adds	r0, #1
 800577a:	f43f aeae 	beq.w	80054da <_printf_float+0xb6>
 800577e:	f108 0801 	add.w	r8, r8, #1
 8005782:	e7ec      	b.n	800575e <_printf_float+0x33a>
 8005784:	4642      	mov	r2, r8
 8005786:	4631      	mov	r1, r6
 8005788:	4628      	mov	r0, r5
 800578a:	47b8      	blx	r7
 800578c:	3001      	adds	r0, #1
 800578e:	d1c2      	bne.n	8005716 <_printf_float+0x2f2>
 8005790:	e6a3      	b.n	80054da <_printf_float+0xb6>
 8005792:	2301      	movs	r3, #1
 8005794:	4631      	mov	r1, r6
 8005796:	4628      	mov	r0, r5
 8005798:	9206      	str	r2, [sp, #24]
 800579a:	47b8      	blx	r7
 800579c:	3001      	adds	r0, #1
 800579e:	f43f ae9c 	beq.w	80054da <_printf_float+0xb6>
 80057a2:	9a06      	ldr	r2, [sp, #24]
 80057a4:	f10b 0b01 	add.w	fp, fp, #1
 80057a8:	e7bb      	b.n	8005722 <_printf_float+0x2fe>
 80057aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ae:	4631      	mov	r1, r6
 80057b0:	4628      	mov	r0, r5
 80057b2:	47b8      	blx	r7
 80057b4:	3001      	adds	r0, #1
 80057b6:	d1c0      	bne.n	800573a <_printf_float+0x316>
 80057b8:	e68f      	b.n	80054da <_printf_float+0xb6>
 80057ba:	9a06      	ldr	r2, [sp, #24]
 80057bc:	464b      	mov	r3, r9
 80057be:	4442      	add	r2, r8
 80057c0:	4631      	mov	r1, r6
 80057c2:	4628      	mov	r0, r5
 80057c4:	47b8      	blx	r7
 80057c6:	3001      	adds	r0, #1
 80057c8:	d1c3      	bne.n	8005752 <_printf_float+0x32e>
 80057ca:	e686      	b.n	80054da <_printf_float+0xb6>
 80057cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80057d0:	f1ba 0f01 	cmp.w	sl, #1
 80057d4:	dc01      	bgt.n	80057da <_printf_float+0x3b6>
 80057d6:	07db      	lsls	r3, r3, #31
 80057d8:	d536      	bpl.n	8005848 <_printf_float+0x424>
 80057da:	2301      	movs	r3, #1
 80057dc:	4642      	mov	r2, r8
 80057de:	4631      	mov	r1, r6
 80057e0:	4628      	mov	r0, r5
 80057e2:	47b8      	blx	r7
 80057e4:	3001      	adds	r0, #1
 80057e6:	f43f ae78 	beq.w	80054da <_printf_float+0xb6>
 80057ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ee:	4631      	mov	r1, r6
 80057f0:	4628      	mov	r0, r5
 80057f2:	47b8      	blx	r7
 80057f4:	3001      	adds	r0, #1
 80057f6:	f43f ae70 	beq.w	80054da <_printf_float+0xb6>
 80057fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80057fe:	2200      	movs	r2, #0
 8005800:	2300      	movs	r3, #0
 8005802:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005806:	f7fb f95f 	bl	8000ac8 <__aeabi_dcmpeq>
 800580a:	b9c0      	cbnz	r0, 800583e <_printf_float+0x41a>
 800580c:	4653      	mov	r3, sl
 800580e:	f108 0201 	add.w	r2, r8, #1
 8005812:	4631      	mov	r1, r6
 8005814:	4628      	mov	r0, r5
 8005816:	47b8      	blx	r7
 8005818:	3001      	adds	r0, #1
 800581a:	d10c      	bne.n	8005836 <_printf_float+0x412>
 800581c:	e65d      	b.n	80054da <_printf_float+0xb6>
 800581e:	2301      	movs	r3, #1
 8005820:	465a      	mov	r2, fp
 8005822:	4631      	mov	r1, r6
 8005824:	4628      	mov	r0, r5
 8005826:	47b8      	blx	r7
 8005828:	3001      	adds	r0, #1
 800582a:	f43f ae56 	beq.w	80054da <_printf_float+0xb6>
 800582e:	f108 0801 	add.w	r8, r8, #1
 8005832:	45d0      	cmp	r8, sl
 8005834:	dbf3      	blt.n	800581e <_printf_float+0x3fa>
 8005836:	464b      	mov	r3, r9
 8005838:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800583c:	e6df      	b.n	80055fe <_printf_float+0x1da>
 800583e:	f04f 0800 	mov.w	r8, #0
 8005842:	f104 0b1a 	add.w	fp, r4, #26
 8005846:	e7f4      	b.n	8005832 <_printf_float+0x40e>
 8005848:	2301      	movs	r3, #1
 800584a:	4642      	mov	r2, r8
 800584c:	e7e1      	b.n	8005812 <_printf_float+0x3ee>
 800584e:	2301      	movs	r3, #1
 8005850:	464a      	mov	r2, r9
 8005852:	4631      	mov	r1, r6
 8005854:	4628      	mov	r0, r5
 8005856:	47b8      	blx	r7
 8005858:	3001      	adds	r0, #1
 800585a:	f43f ae3e 	beq.w	80054da <_printf_float+0xb6>
 800585e:	f108 0801 	add.w	r8, r8, #1
 8005862:	68e3      	ldr	r3, [r4, #12]
 8005864:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005866:	1a5b      	subs	r3, r3, r1
 8005868:	4543      	cmp	r3, r8
 800586a:	dcf0      	bgt.n	800584e <_printf_float+0x42a>
 800586c:	e6fc      	b.n	8005668 <_printf_float+0x244>
 800586e:	f04f 0800 	mov.w	r8, #0
 8005872:	f104 0919 	add.w	r9, r4, #25
 8005876:	e7f4      	b.n	8005862 <_printf_float+0x43e>

08005878 <_printf_common>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	4616      	mov	r6, r2
 800587e:	4698      	mov	r8, r3
 8005880:	688a      	ldr	r2, [r1, #8]
 8005882:	690b      	ldr	r3, [r1, #16]
 8005884:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005888:	4293      	cmp	r3, r2
 800588a:	bfb8      	it	lt
 800588c:	4613      	movlt	r3, r2
 800588e:	6033      	str	r3, [r6, #0]
 8005890:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005894:	4607      	mov	r7, r0
 8005896:	460c      	mov	r4, r1
 8005898:	b10a      	cbz	r2, 800589e <_printf_common+0x26>
 800589a:	3301      	adds	r3, #1
 800589c:	6033      	str	r3, [r6, #0]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	0699      	lsls	r1, r3, #26
 80058a2:	bf42      	ittt	mi
 80058a4:	6833      	ldrmi	r3, [r6, #0]
 80058a6:	3302      	addmi	r3, #2
 80058a8:	6033      	strmi	r3, [r6, #0]
 80058aa:	6825      	ldr	r5, [r4, #0]
 80058ac:	f015 0506 	ands.w	r5, r5, #6
 80058b0:	d106      	bne.n	80058c0 <_printf_common+0x48>
 80058b2:	f104 0a19 	add.w	sl, r4, #25
 80058b6:	68e3      	ldr	r3, [r4, #12]
 80058b8:	6832      	ldr	r2, [r6, #0]
 80058ba:	1a9b      	subs	r3, r3, r2
 80058bc:	42ab      	cmp	r3, r5
 80058be:	dc26      	bgt.n	800590e <_printf_common+0x96>
 80058c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058c4:	6822      	ldr	r2, [r4, #0]
 80058c6:	3b00      	subs	r3, #0
 80058c8:	bf18      	it	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	0692      	lsls	r2, r2, #26
 80058ce:	d42b      	bmi.n	8005928 <_printf_common+0xb0>
 80058d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058d4:	4641      	mov	r1, r8
 80058d6:	4638      	mov	r0, r7
 80058d8:	47c8      	blx	r9
 80058da:	3001      	adds	r0, #1
 80058dc:	d01e      	beq.n	800591c <_printf_common+0xa4>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	6922      	ldr	r2, [r4, #16]
 80058e2:	f003 0306 	and.w	r3, r3, #6
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	bf02      	ittt	eq
 80058ea:	68e5      	ldreq	r5, [r4, #12]
 80058ec:	6833      	ldreq	r3, [r6, #0]
 80058ee:	1aed      	subeq	r5, r5, r3
 80058f0:	68a3      	ldr	r3, [r4, #8]
 80058f2:	bf0c      	ite	eq
 80058f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058f8:	2500      	movne	r5, #0
 80058fa:	4293      	cmp	r3, r2
 80058fc:	bfc4      	itt	gt
 80058fe:	1a9b      	subgt	r3, r3, r2
 8005900:	18ed      	addgt	r5, r5, r3
 8005902:	2600      	movs	r6, #0
 8005904:	341a      	adds	r4, #26
 8005906:	42b5      	cmp	r5, r6
 8005908:	d11a      	bne.n	8005940 <_printf_common+0xc8>
 800590a:	2000      	movs	r0, #0
 800590c:	e008      	b.n	8005920 <_printf_common+0xa8>
 800590e:	2301      	movs	r3, #1
 8005910:	4652      	mov	r2, sl
 8005912:	4641      	mov	r1, r8
 8005914:	4638      	mov	r0, r7
 8005916:	47c8      	blx	r9
 8005918:	3001      	adds	r0, #1
 800591a:	d103      	bne.n	8005924 <_printf_common+0xac>
 800591c:	f04f 30ff 	mov.w	r0, #4294967295
 8005920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005924:	3501      	adds	r5, #1
 8005926:	e7c6      	b.n	80058b6 <_printf_common+0x3e>
 8005928:	18e1      	adds	r1, r4, r3
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	2030      	movs	r0, #48	@ 0x30
 800592e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005932:	4422      	add	r2, r4
 8005934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005938:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800593c:	3302      	adds	r3, #2
 800593e:	e7c7      	b.n	80058d0 <_printf_common+0x58>
 8005940:	2301      	movs	r3, #1
 8005942:	4622      	mov	r2, r4
 8005944:	4641      	mov	r1, r8
 8005946:	4638      	mov	r0, r7
 8005948:	47c8      	blx	r9
 800594a:	3001      	adds	r0, #1
 800594c:	d0e6      	beq.n	800591c <_printf_common+0xa4>
 800594e:	3601      	adds	r6, #1
 8005950:	e7d9      	b.n	8005906 <_printf_common+0x8e>
	...

08005954 <_printf_i>:
 8005954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005958:	7e0f      	ldrb	r7, [r1, #24]
 800595a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800595c:	2f78      	cmp	r7, #120	@ 0x78
 800595e:	4691      	mov	r9, r2
 8005960:	4680      	mov	r8, r0
 8005962:	460c      	mov	r4, r1
 8005964:	469a      	mov	sl, r3
 8005966:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800596a:	d807      	bhi.n	800597c <_printf_i+0x28>
 800596c:	2f62      	cmp	r7, #98	@ 0x62
 800596e:	d80a      	bhi.n	8005986 <_printf_i+0x32>
 8005970:	2f00      	cmp	r7, #0
 8005972:	f000 80d2 	beq.w	8005b1a <_printf_i+0x1c6>
 8005976:	2f58      	cmp	r7, #88	@ 0x58
 8005978:	f000 80b9 	beq.w	8005aee <_printf_i+0x19a>
 800597c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005980:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005984:	e03a      	b.n	80059fc <_printf_i+0xa8>
 8005986:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800598a:	2b15      	cmp	r3, #21
 800598c:	d8f6      	bhi.n	800597c <_printf_i+0x28>
 800598e:	a101      	add	r1, pc, #4	@ (adr r1, 8005994 <_printf_i+0x40>)
 8005990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005994:	080059ed 	.word	0x080059ed
 8005998:	08005a01 	.word	0x08005a01
 800599c:	0800597d 	.word	0x0800597d
 80059a0:	0800597d 	.word	0x0800597d
 80059a4:	0800597d 	.word	0x0800597d
 80059a8:	0800597d 	.word	0x0800597d
 80059ac:	08005a01 	.word	0x08005a01
 80059b0:	0800597d 	.word	0x0800597d
 80059b4:	0800597d 	.word	0x0800597d
 80059b8:	0800597d 	.word	0x0800597d
 80059bc:	0800597d 	.word	0x0800597d
 80059c0:	08005b01 	.word	0x08005b01
 80059c4:	08005a2b 	.word	0x08005a2b
 80059c8:	08005abb 	.word	0x08005abb
 80059cc:	0800597d 	.word	0x0800597d
 80059d0:	0800597d 	.word	0x0800597d
 80059d4:	08005b23 	.word	0x08005b23
 80059d8:	0800597d 	.word	0x0800597d
 80059dc:	08005a2b 	.word	0x08005a2b
 80059e0:	0800597d 	.word	0x0800597d
 80059e4:	0800597d 	.word	0x0800597d
 80059e8:	08005ac3 	.word	0x08005ac3
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	1d1a      	adds	r2, r3, #4
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6032      	str	r2, [r6, #0]
 80059f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059fc:	2301      	movs	r3, #1
 80059fe:	e09d      	b.n	8005b3c <_printf_i+0x1e8>
 8005a00:	6833      	ldr	r3, [r6, #0]
 8005a02:	6820      	ldr	r0, [r4, #0]
 8005a04:	1d19      	adds	r1, r3, #4
 8005a06:	6031      	str	r1, [r6, #0]
 8005a08:	0606      	lsls	r6, r0, #24
 8005a0a:	d501      	bpl.n	8005a10 <_printf_i+0xbc>
 8005a0c:	681d      	ldr	r5, [r3, #0]
 8005a0e:	e003      	b.n	8005a18 <_printf_i+0xc4>
 8005a10:	0645      	lsls	r5, r0, #25
 8005a12:	d5fb      	bpl.n	8005a0c <_printf_i+0xb8>
 8005a14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a18:	2d00      	cmp	r5, #0
 8005a1a:	da03      	bge.n	8005a24 <_printf_i+0xd0>
 8005a1c:	232d      	movs	r3, #45	@ 0x2d
 8005a1e:	426d      	negs	r5, r5
 8005a20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a24:	4859      	ldr	r0, [pc, #356]	@ (8005b8c <_printf_i+0x238>)
 8005a26:	230a      	movs	r3, #10
 8005a28:	e011      	b.n	8005a4e <_printf_i+0xfa>
 8005a2a:	6821      	ldr	r1, [r4, #0]
 8005a2c:	6833      	ldr	r3, [r6, #0]
 8005a2e:	0608      	lsls	r0, r1, #24
 8005a30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a34:	d402      	bmi.n	8005a3c <_printf_i+0xe8>
 8005a36:	0649      	lsls	r1, r1, #25
 8005a38:	bf48      	it	mi
 8005a3a:	b2ad      	uxthmi	r5, r5
 8005a3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a3e:	4853      	ldr	r0, [pc, #332]	@ (8005b8c <_printf_i+0x238>)
 8005a40:	6033      	str	r3, [r6, #0]
 8005a42:	bf14      	ite	ne
 8005a44:	230a      	movne	r3, #10
 8005a46:	2308      	moveq	r3, #8
 8005a48:	2100      	movs	r1, #0
 8005a4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a4e:	6866      	ldr	r6, [r4, #4]
 8005a50:	60a6      	str	r6, [r4, #8]
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	bfa2      	ittt	ge
 8005a56:	6821      	ldrge	r1, [r4, #0]
 8005a58:	f021 0104 	bicge.w	r1, r1, #4
 8005a5c:	6021      	strge	r1, [r4, #0]
 8005a5e:	b90d      	cbnz	r5, 8005a64 <_printf_i+0x110>
 8005a60:	2e00      	cmp	r6, #0
 8005a62:	d04b      	beq.n	8005afc <_printf_i+0x1a8>
 8005a64:	4616      	mov	r6, r2
 8005a66:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a6a:	fb03 5711 	mls	r7, r3, r1, r5
 8005a6e:	5dc7      	ldrb	r7, [r0, r7]
 8005a70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a74:	462f      	mov	r7, r5
 8005a76:	42bb      	cmp	r3, r7
 8005a78:	460d      	mov	r5, r1
 8005a7a:	d9f4      	bls.n	8005a66 <_printf_i+0x112>
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	d10b      	bne.n	8005a98 <_printf_i+0x144>
 8005a80:	6823      	ldr	r3, [r4, #0]
 8005a82:	07df      	lsls	r7, r3, #31
 8005a84:	d508      	bpl.n	8005a98 <_printf_i+0x144>
 8005a86:	6923      	ldr	r3, [r4, #16]
 8005a88:	6861      	ldr	r1, [r4, #4]
 8005a8a:	4299      	cmp	r1, r3
 8005a8c:	bfde      	ittt	le
 8005a8e:	2330      	movle	r3, #48	@ 0x30
 8005a90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a98:	1b92      	subs	r2, r2, r6
 8005a9a:	6122      	str	r2, [r4, #16]
 8005a9c:	f8cd a000 	str.w	sl, [sp]
 8005aa0:	464b      	mov	r3, r9
 8005aa2:	aa03      	add	r2, sp, #12
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	4640      	mov	r0, r8
 8005aa8:	f7ff fee6 	bl	8005878 <_printf_common>
 8005aac:	3001      	adds	r0, #1
 8005aae:	d14a      	bne.n	8005b46 <_printf_i+0x1f2>
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab4:	b004      	add	sp, #16
 8005ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	f043 0320 	orr.w	r3, r3, #32
 8005ac0:	6023      	str	r3, [r4, #0]
 8005ac2:	4833      	ldr	r0, [pc, #204]	@ (8005b90 <_printf_i+0x23c>)
 8005ac4:	2778      	movs	r7, #120	@ 0x78
 8005ac6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	6831      	ldr	r1, [r6, #0]
 8005ace:	061f      	lsls	r7, r3, #24
 8005ad0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ad4:	d402      	bmi.n	8005adc <_printf_i+0x188>
 8005ad6:	065f      	lsls	r7, r3, #25
 8005ad8:	bf48      	it	mi
 8005ada:	b2ad      	uxthmi	r5, r5
 8005adc:	6031      	str	r1, [r6, #0]
 8005ade:	07d9      	lsls	r1, r3, #31
 8005ae0:	bf44      	itt	mi
 8005ae2:	f043 0320 	orrmi.w	r3, r3, #32
 8005ae6:	6023      	strmi	r3, [r4, #0]
 8005ae8:	b11d      	cbz	r5, 8005af2 <_printf_i+0x19e>
 8005aea:	2310      	movs	r3, #16
 8005aec:	e7ac      	b.n	8005a48 <_printf_i+0xf4>
 8005aee:	4827      	ldr	r0, [pc, #156]	@ (8005b8c <_printf_i+0x238>)
 8005af0:	e7e9      	b.n	8005ac6 <_printf_i+0x172>
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	f023 0320 	bic.w	r3, r3, #32
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	e7f6      	b.n	8005aea <_printf_i+0x196>
 8005afc:	4616      	mov	r6, r2
 8005afe:	e7bd      	b.n	8005a7c <_printf_i+0x128>
 8005b00:	6833      	ldr	r3, [r6, #0]
 8005b02:	6825      	ldr	r5, [r4, #0]
 8005b04:	6961      	ldr	r1, [r4, #20]
 8005b06:	1d18      	adds	r0, r3, #4
 8005b08:	6030      	str	r0, [r6, #0]
 8005b0a:	062e      	lsls	r6, r5, #24
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	d501      	bpl.n	8005b14 <_printf_i+0x1c0>
 8005b10:	6019      	str	r1, [r3, #0]
 8005b12:	e002      	b.n	8005b1a <_printf_i+0x1c6>
 8005b14:	0668      	lsls	r0, r5, #25
 8005b16:	d5fb      	bpl.n	8005b10 <_printf_i+0x1bc>
 8005b18:	8019      	strh	r1, [r3, #0]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	6123      	str	r3, [r4, #16]
 8005b1e:	4616      	mov	r6, r2
 8005b20:	e7bc      	b.n	8005a9c <_printf_i+0x148>
 8005b22:	6833      	ldr	r3, [r6, #0]
 8005b24:	1d1a      	adds	r2, r3, #4
 8005b26:	6032      	str	r2, [r6, #0]
 8005b28:	681e      	ldr	r6, [r3, #0]
 8005b2a:	6862      	ldr	r2, [r4, #4]
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	4630      	mov	r0, r6
 8005b30:	f7fa fb4e 	bl	80001d0 <memchr>
 8005b34:	b108      	cbz	r0, 8005b3a <_printf_i+0x1e6>
 8005b36:	1b80      	subs	r0, r0, r6
 8005b38:	6060      	str	r0, [r4, #4]
 8005b3a:	6863      	ldr	r3, [r4, #4]
 8005b3c:	6123      	str	r3, [r4, #16]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b44:	e7aa      	b.n	8005a9c <_printf_i+0x148>
 8005b46:	6923      	ldr	r3, [r4, #16]
 8005b48:	4632      	mov	r2, r6
 8005b4a:	4649      	mov	r1, r9
 8005b4c:	4640      	mov	r0, r8
 8005b4e:	47d0      	blx	sl
 8005b50:	3001      	adds	r0, #1
 8005b52:	d0ad      	beq.n	8005ab0 <_printf_i+0x15c>
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	079b      	lsls	r3, r3, #30
 8005b58:	d413      	bmi.n	8005b82 <_printf_i+0x22e>
 8005b5a:	68e0      	ldr	r0, [r4, #12]
 8005b5c:	9b03      	ldr	r3, [sp, #12]
 8005b5e:	4298      	cmp	r0, r3
 8005b60:	bfb8      	it	lt
 8005b62:	4618      	movlt	r0, r3
 8005b64:	e7a6      	b.n	8005ab4 <_printf_i+0x160>
 8005b66:	2301      	movs	r3, #1
 8005b68:	4632      	mov	r2, r6
 8005b6a:	4649      	mov	r1, r9
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	47d0      	blx	sl
 8005b70:	3001      	adds	r0, #1
 8005b72:	d09d      	beq.n	8005ab0 <_printf_i+0x15c>
 8005b74:	3501      	adds	r5, #1
 8005b76:	68e3      	ldr	r3, [r4, #12]
 8005b78:	9903      	ldr	r1, [sp, #12]
 8005b7a:	1a5b      	subs	r3, r3, r1
 8005b7c:	42ab      	cmp	r3, r5
 8005b7e:	dcf2      	bgt.n	8005b66 <_printf_i+0x212>
 8005b80:	e7eb      	b.n	8005b5a <_printf_i+0x206>
 8005b82:	2500      	movs	r5, #0
 8005b84:	f104 0619 	add.w	r6, r4, #25
 8005b88:	e7f5      	b.n	8005b76 <_printf_i+0x222>
 8005b8a:	bf00      	nop
 8005b8c:	08007d16 	.word	0x08007d16
 8005b90:	08007d27 	.word	0x08007d27

08005b94 <std>:
 8005b94:	2300      	movs	r3, #0
 8005b96:	b510      	push	{r4, lr}
 8005b98:	4604      	mov	r4, r0
 8005b9a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ba2:	6083      	str	r3, [r0, #8]
 8005ba4:	8181      	strh	r1, [r0, #12]
 8005ba6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ba8:	81c2      	strh	r2, [r0, #14]
 8005baa:	6183      	str	r3, [r0, #24]
 8005bac:	4619      	mov	r1, r3
 8005bae:	2208      	movs	r2, #8
 8005bb0:	305c      	adds	r0, #92	@ 0x5c
 8005bb2:	f000 f8f4 	bl	8005d9e <memset>
 8005bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bec <std+0x58>)
 8005bb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005bba:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf0 <std+0x5c>)
 8005bbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf4 <std+0x60>)
 8005bc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf8 <std+0x64>)
 8005bc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bfc <std+0x68>)
 8005bc8:	6224      	str	r4, [r4, #32]
 8005bca:	429c      	cmp	r4, r3
 8005bcc:	d006      	beq.n	8005bdc <std+0x48>
 8005bce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005bd2:	4294      	cmp	r4, r2
 8005bd4:	d002      	beq.n	8005bdc <std+0x48>
 8005bd6:	33d0      	adds	r3, #208	@ 0xd0
 8005bd8:	429c      	cmp	r4, r3
 8005bda:	d105      	bne.n	8005be8 <std+0x54>
 8005bdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be4:	f000 b9ae 	b.w	8005f44 <__retarget_lock_init_recursive>
 8005be8:	bd10      	pop	{r4, pc}
 8005bea:	bf00      	nop
 8005bec:	08005d19 	.word	0x08005d19
 8005bf0:	08005d3b 	.word	0x08005d3b
 8005bf4:	08005d73 	.word	0x08005d73
 8005bf8:	08005d97 	.word	0x08005d97
 8005bfc:	20000844 	.word	0x20000844

08005c00 <stdio_exit_handler>:
 8005c00:	4a02      	ldr	r2, [pc, #8]	@ (8005c0c <stdio_exit_handler+0xc>)
 8005c02:	4903      	ldr	r1, [pc, #12]	@ (8005c10 <stdio_exit_handler+0x10>)
 8005c04:	4803      	ldr	r0, [pc, #12]	@ (8005c14 <stdio_exit_handler+0x14>)
 8005c06:	f000 b869 	b.w	8005cdc <_fwalk_sglue>
 8005c0a:	bf00      	nop
 8005c0c:	20000010 	.word	0x20000010
 8005c10:	0800760d 	.word	0x0800760d
 8005c14:	20000020 	.word	0x20000020

08005c18 <cleanup_stdio>:
 8005c18:	6841      	ldr	r1, [r0, #4]
 8005c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c4c <cleanup_stdio+0x34>)
 8005c1c:	4299      	cmp	r1, r3
 8005c1e:	b510      	push	{r4, lr}
 8005c20:	4604      	mov	r4, r0
 8005c22:	d001      	beq.n	8005c28 <cleanup_stdio+0x10>
 8005c24:	f001 fcf2 	bl	800760c <_fflush_r>
 8005c28:	68a1      	ldr	r1, [r4, #8]
 8005c2a:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <cleanup_stdio+0x38>)
 8005c2c:	4299      	cmp	r1, r3
 8005c2e:	d002      	beq.n	8005c36 <cleanup_stdio+0x1e>
 8005c30:	4620      	mov	r0, r4
 8005c32:	f001 fceb 	bl	800760c <_fflush_r>
 8005c36:	68e1      	ldr	r1, [r4, #12]
 8005c38:	4b06      	ldr	r3, [pc, #24]	@ (8005c54 <cleanup_stdio+0x3c>)
 8005c3a:	4299      	cmp	r1, r3
 8005c3c:	d004      	beq.n	8005c48 <cleanup_stdio+0x30>
 8005c3e:	4620      	mov	r0, r4
 8005c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c44:	f001 bce2 	b.w	800760c <_fflush_r>
 8005c48:	bd10      	pop	{r4, pc}
 8005c4a:	bf00      	nop
 8005c4c:	20000844 	.word	0x20000844
 8005c50:	200008ac 	.word	0x200008ac
 8005c54:	20000914 	.word	0x20000914

08005c58 <global_stdio_init.part.0>:
 8005c58:	b510      	push	{r4, lr}
 8005c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c88 <global_stdio_init.part.0+0x30>)
 8005c5c:	4c0b      	ldr	r4, [pc, #44]	@ (8005c8c <global_stdio_init.part.0+0x34>)
 8005c5e:	4a0c      	ldr	r2, [pc, #48]	@ (8005c90 <global_stdio_init.part.0+0x38>)
 8005c60:	601a      	str	r2, [r3, #0]
 8005c62:	4620      	mov	r0, r4
 8005c64:	2200      	movs	r2, #0
 8005c66:	2104      	movs	r1, #4
 8005c68:	f7ff ff94 	bl	8005b94 <std>
 8005c6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c70:	2201      	movs	r2, #1
 8005c72:	2109      	movs	r1, #9
 8005c74:	f7ff ff8e 	bl	8005b94 <std>
 8005c78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c82:	2112      	movs	r1, #18
 8005c84:	f7ff bf86 	b.w	8005b94 <std>
 8005c88:	2000097c 	.word	0x2000097c
 8005c8c:	20000844 	.word	0x20000844
 8005c90:	08005c01 	.word	0x08005c01

08005c94 <__sfp_lock_acquire>:
 8005c94:	4801      	ldr	r0, [pc, #4]	@ (8005c9c <__sfp_lock_acquire+0x8>)
 8005c96:	f000 b956 	b.w	8005f46 <__retarget_lock_acquire_recursive>
 8005c9a:	bf00      	nop
 8005c9c:	20000985 	.word	0x20000985

08005ca0 <__sfp_lock_release>:
 8005ca0:	4801      	ldr	r0, [pc, #4]	@ (8005ca8 <__sfp_lock_release+0x8>)
 8005ca2:	f000 b951 	b.w	8005f48 <__retarget_lock_release_recursive>
 8005ca6:	bf00      	nop
 8005ca8:	20000985 	.word	0x20000985

08005cac <__sinit>:
 8005cac:	b510      	push	{r4, lr}
 8005cae:	4604      	mov	r4, r0
 8005cb0:	f7ff fff0 	bl	8005c94 <__sfp_lock_acquire>
 8005cb4:	6a23      	ldr	r3, [r4, #32]
 8005cb6:	b11b      	cbz	r3, 8005cc0 <__sinit+0x14>
 8005cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cbc:	f7ff bff0 	b.w	8005ca0 <__sfp_lock_release>
 8005cc0:	4b04      	ldr	r3, [pc, #16]	@ (8005cd4 <__sinit+0x28>)
 8005cc2:	6223      	str	r3, [r4, #32]
 8005cc4:	4b04      	ldr	r3, [pc, #16]	@ (8005cd8 <__sinit+0x2c>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1f5      	bne.n	8005cb8 <__sinit+0xc>
 8005ccc:	f7ff ffc4 	bl	8005c58 <global_stdio_init.part.0>
 8005cd0:	e7f2      	b.n	8005cb8 <__sinit+0xc>
 8005cd2:	bf00      	nop
 8005cd4:	08005c19 	.word	0x08005c19
 8005cd8:	2000097c 	.word	0x2000097c

08005cdc <_fwalk_sglue>:
 8005cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ce0:	4607      	mov	r7, r0
 8005ce2:	4688      	mov	r8, r1
 8005ce4:	4614      	mov	r4, r2
 8005ce6:	2600      	movs	r6, #0
 8005ce8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cec:	f1b9 0901 	subs.w	r9, r9, #1
 8005cf0:	d505      	bpl.n	8005cfe <_fwalk_sglue+0x22>
 8005cf2:	6824      	ldr	r4, [r4, #0]
 8005cf4:	2c00      	cmp	r4, #0
 8005cf6:	d1f7      	bne.n	8005ce8 <_fwalk_sglue+0xc>
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d907      	bls.n	8005d14 <_fwalk_sglue+0x38>
 8005d04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	d003      	beq.n	8005d14 <_fwalk_sglue+0x38>
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	4638      	mov	r0, r7
 8005d10:	47c0      	blx	r8
 8005d12:	4306      	orrs	r6, r0
 8005d14:	3568      	adds	r5, #104	@ 0x68
 8005d16:	e7e9      	b.n	8005cec <_fwalk_sglue+0x10>

08005d18 <__sread>:
 8005d18:	b510      	push	{r4, lr}
 8005d1a:	460c      	mov	r4, r1
 8005d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d20:	f000 f8c2 	bl	8005ea8 <_read_r>
 8005d24:	2800      	cmp	r0, #0
 8005d26:	bfab      	itete	ge
 8005d28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d2a:	89a3      	ldrhlt	r3, [r4, #12]
 8005d2c:	181b      	addge	r3, r3, r0
 8005d2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d32:	bfac      	ite	ge
 8005d34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d36:	81a3      	strhlt	r3, [r4, #12]
 8005d38:	bd10      	pop	{r4, pc}

08005d3a <__swrite>:
 8005d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d3e:	461f      	mov	r7, r3
 8005d40:	898b      	ldrh	r3, [r1, #12]
 8005d42:	05db      	lsls	r3, r3, #23
 8005d44:	4605      	mov	r5, r0
 8005d46:	460c      	mov	r4, r1
 8005d48:	4616      	mov	r6, r2
 8005d4a:	d505      	bpl.n	8005d58 <__swrite+0x1e>
 8005d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d50:	2302      	movs	r3, #2
 8005d52:	2200      	movs	r2, #0
 8005d54:	f000 f896 	bl	8005e84 <_lseek_r>
 8005d58:	89a3      	ldrh	r3, [r4, #12]
 8005d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d62:	81a3      	strh	r3, [r4, #12]
 8005d64:	4632      	mov	r2, r6
 8005d66:	463b      	mov	r3, r7
 8005d68:	4628      	mov	r0, r5
 8005d6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d6e:	f000 b8ad 	b.w	8005ecc <_write_r>

08005d72 <__sseek>:
 8005d72:	b510      	push	{r4, lr}
 8005d74:	460c      	mov	r4, r1
 8005d76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d7a:	f000 f883 	bl	8005e84 <_lseek_r>
 8005d7e:	1c43      	adds	r3, r0, #1
 8005d80:	89a3      	ldrh	r3, [r4, #12]
 8005d82:	bf15      	itete	ne
 8005d84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d8e:	81a3      	strheq	r3, [r4, #12]
 8005d90:	bf18      	it	ne
 8005d92:	81a3      	strhne	r3, [r4, #12]
 8005d94:	bd10      	pop	{r4, pc}

08005d96 <__sclose>:
 8005d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d9a:	f000 b80d 	b.w	8005db8 <_close_r>

08005d9e <memset>:
 8005d9e:	4402      	add	r2, r0
 8005da0:	4603      	mov	r3, r0
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d100      	bne.n	8005da8 <memset+0xa>
 8005da6:	4770      	bx	lr
 8005da8:	f803 1b01 	strb.w	r1, [r3], #1
 8005dac:	e7f9      	b.n	8005da2 <memset+0x4>
	...

08005db0 <_localeconv_r>:
 8005db0:	4800      	ldr	r0, [pc, #0]	@ (8005db4 <_localeconv_r+0x4>)
 8005db2:	4770      	bx	lr
 8005db4:	2000015c 	.word	0x2000015c

08005db8 <_close_r>:
 8005db8:	b538      	push	{r3, r4, r5, lr}
 8005dba:	4d06      	ldr	r5, [pc, #24]	@ (8005dd4 <_close_r+0x1c>)
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	4608      	mov	r0, r1
 8005dc2:	602b      	str	r3, [r5, #0]
 8005dc4:	f7fb febc 	bl	8001b40 <_close>
 8005dc8:	1c43      	adds	r3, r0, #1
 8005dca:	d102      	bne.n	8005dd2 <_close_r+0x1a>
 8005dcc:	682b      	ldr	r3, [r5, #0]
 8005dce:	b103      	cbz	r3, 8005dd2 <_close_r+0x1a>
 8005dd0:	6023      	str	r3, [r4, #0]
 8005dd2:	bd38      	pop	{r3, r4, r5, pc}
 8005dd4:	20000980 	.word	0x20000980

08005dd8 <_reclaim_reent>:
 8005dd8:	4b29      	ldr	r3, [pc, #164]	@ (8005e80 <_reclaim_reent+0xa8>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4283      	cmp	r3, r0
 8005dde:	b570      	push	{r4, r5, r6, lr}
 8005de0:	4604      	mov	r4, r0
 8005de2:	d04b      	beq.n	8005e7c <_reclaim_reent+0xa4>
 8005de4:	69c3      	ldr	r3, [r0, #28]
 8005de6:	b1ab      	cbz	r3, 8005e14 <_reclaim_reent+0x3c>
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	b16b      	cbz	r3, 8005e08 <_reclaim_reent+0x30>
 8005dec:	2500      	movs	r5, #0
 8005dee:	69e3      	ldr	r3, [r4, #28]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	5959      	ldr	r1, [r3, r5]
 8005df4:	2900      	cmp	r1, #0
 8005df6:	d13b      	bne.n	8005e70 <_reclaim_reent+0x98>
 8005df8:	3504      	adds	r5, #4
 8005dfa:	2d80      	cmp	r5, #128	@ 0x80
 8005dfc:	d1f7      	bne.n	8005dee <_reclaim_reent+0x16>
 8005dfe:	69e3      	ldr	r3, [r4, #28]
 8005e00:	4620      	mov	r0, r4
 8005e02:	68d9      	ldr	r1, [r3, #12]
 8005e04:	f000 fefc 	bl	8006c00 <_free_r>
 8005e08:	69e3      	ldr	r3, [r4, #28]
 8005e0a:	6819      	ldr	r1, [r3, #0]
 8005e0c:	b111      	cbz	r1, 8005e14 <_reclaim_reent+0x3c>
 8005e0e:	4620      	mov	r0, r4
 8005e10:	f000 fef6 	bl	8006c00 <_free_r>
 8005e14:	6961      	ldr	r1, [r4, #20]
 8005e16:	b111      	cbz	r1, 8005e1e <_reclaim_reent+0x46>
 8005e18:	4620      	mov	r0, r4
 8005e1a:	f000 fef1 	bl	8006c00 <_free_r>
 8005e1e:	69e1      	ldr	r1, [r4, #28]
 8005e20:	b111      	cbz	r1, 8005e28 <_reclaim_reent+0x50>
 8005e22:	4620      	mov	r0, r4
 8005e24:	f000 feec 	bl	8006c00 <_free_r>
 8005e28:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005e2a:	b111      	cbz	r1, 8005e32 <_reclaim_reent+0x5a>
 8005e2c:	4620      	mov	r0, r4
 8005e2e:	f000 fee7 	bl	8006c00 <_free_r>
 8005e32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e34:	b111      	cbz	r1, 8005e3c <_reclaim_reent+0x64>
 8005e36:	4620      	mov	r0, r4
 8005e38:	f000 fee2 	bl	8006c00 <_free_r>
 8005e3c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005e3e:	b111      	cbz	r1, 8005e46 <_reclaim_reent+0x6e>
 8005e40:	4620      	mov	r0, r4
 8005e42:	f000 fedd 	bl	8006c00 <_free_r>
 8005e46:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005e48:	b111      	cbz	r1, 8005e50 <_reclaim_reent+0x78>
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	f000 fed8 	bl	8006c00 <_free_r>
 8005e50:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005e52:	b111      	cbz	r1, 8005e5a <_reclaim_reent+0x82>
 8005e54:	4620      	mov	r0, r4
 8005e56:	f000 fed3 	bl	8006c00 <_free_r>
 8005e5a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005e5c:	b111      	cbz	r1, 8005e64 <_reclaim_reent+0x8c>
 8005e5e:	4620      	mov	r0, r4
 8005e60:	f000 fece 	bl	8006c00 <_free_r>
 8005e64:	6a23      	ldr	r3, [r4, #32]
 8005e66:	b14b      	cbz	r3, 8005e7c <_reclaim_reent+0xa4>
 8005e68:	4620      	mov	r0, r4
 8005e6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005e6e:	4718      	bx	r3
 8005e70:	680e      	ldr	r6, [r1, #0]
 8005e72:	4620      	mov	r0, r4
 8005e74:	f000 fec4 	bl	8006c00 <_free_r>
 8005e78:	4631      	mov	r1, r6
 8005e7a:	e7bb      	b.n	8005df4 <_reclaim_reent+0x1c>
 8005e7c:	bd70      	pop	{r4, r5, r6, pc}
 8005e7e:	bf00      	nop
 8005e80:	2000001c 	.word	0x2000001c

08005e84 <_lseek_r>:
 8005e84:	b538      	push	{r3, r4, r5, lr}
 8005e86:	4d07      	ldr	r5, [pc, #28]	@ (8005ea4 <_lseek_r+0x20>)
 8005e88:	4604      	mov	r4, r0
 8005e8a:	4608      	mov	r0, r1
 8005e8c:	4611      	mov	r1, r2
 8005e8e:	2200      	movs	r2, #0
 8005e90:	602a      	str	r2, [r5, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	f7fb fe7b 	bl	8001b8e <_lseek>
 8005e98:	1c43      	adds	r3, r0, #1
 8005e9a:	d102      	bne.n	8005ea2 <_lseek_r+0x1e>
 8005e9c:	682b      	ldr	r3, [r5, #0]
 8005e9e:	b103      	cbz	r3, 8005ea2 <_lseek_r+0x1e>
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	bd38      	pop	{r3, r4, r5, pc}
 8005ea4:	20000980 	.word	0x20000980

08005ea8 <_read_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	4d07      	ldr	r5, [pc, #28]	@ (8005ec8 <_read_r+0x20>)
 8005eac:	4604      	mov	r4, r0
 8005eae:	4608      	mov	r0, r1
 8005eb0:	4611      	mov	r1, r2
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	602a      	str	r2, [r5, #0]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	f7fb fe09 	bl	8001ace <_read>
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	d102      	bne.n	8005ec6 <_read_r+0x1e>
 8005ec0:	682b      	ldr	r3, [r5, #0]
 8005ec2:	b103      	cbz	r3, 8005ec6 <_read_r+0x1e>
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
 8005ec8:	20000980 	.word	0x20000980

08005ecc <_write_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	4d07      	ldr	r5, [pc, #28]	@ (8005eec <_write_r+0x20>)
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	4608      	mov	r0, r1
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	602a      	str	r2, [r5, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	f7fb fe14 	bl	8001b08 <_write>
 8005ee0:	1c43      	adds	r3, r0, #1
 8005ee2:	d102      	bne.n	8005eea <_write_r+0x1e>
 8005ee4:	682b      	ldr	r3, [r5, #0]
 8005ee6:	b103      	cbz	r3, 8005eea <_write_r+0x1e>
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	bd38      	pop	{r3, r4, r5, pc}
 8005eec:	20000980 	.word	0x20000980

08005ef0 <__errno>:
 8005ef0:	4b01      	ldr	r3, [pc, #4]	@ (8005ef8 <__errno+0x8>)
 8005ef2:	6818      	ldr	r0, [r3, #0]
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	2000001c 	.word	0x2000001c

08005efc <__libc_init_array>:
 8005efc:	b570      	push	{r4, r5, r6, lr}
 8005efe:	4d0d      	ldr	r5, [pc, #52]	@ (8005f34 <__libc_init_array+0x38>)
 8005f00:	4c0d      	ldr	r4, [pc, #52]	@ (8005f38 <__libc_init_array+0x3c>)
 8005f02:	1b64      	subs	r4, r4, r5
 8005f04:	10a4      	asrs	r4, r4, #2
 8005f06:	2600      	movs	r6, #0
 8005f08:	42a6      	cmp	r6, r4
 8005f0a:	d109      	bne.n	8005f20 <__libc_init_array+0x24>
 8005f0c:	4d0b      	ldr	r5, [pc, #44]	@ (8005f3c <__libc_init_array+0x40>)
 8005f0e:	4c0c      	ldr	r4, [pc, #48]	@ (8005f40 <__libc_init_array+0x44>)
 8005f10:	f001 febc 	bl	8007c8c <_init>
 8005f14:	1b64      	subs	r4, r4, r5
 8005f16:	10a4      	asrs	r4, r4, #2
 8005f18:	2600      	movs	r6, #0
 8005f1a:	42a6      	cmp	r6, r4
 8005f1c:	d105      	bne.n	8005f2a <__libc_init_array+0x2e>
 8005f1e:	bd70      	pop	{r4, r5, r6, pc}
 8005f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f24:	4798      	blx	r3
 8005f26:	3601      	adds	r6, #1
 8005f28:	e7ee      	b.n	8005f08 <__libc_init_array+0xc>
 8005f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f2e:	4798      	blx	r3
 8005f30:	3601      	adds	r6, #1
 8005f32:	e7f2      	b.n	8005f1a <__libc_init_array+0x1e>
 8005f34:	08008080 	.word	0x08008080
 8005f38:	08008080 	.word	0x08008080
 8005f3c:	08008080 	.word	0x08008080
 8005f40:	08008084 	.word	0x08008084

08005f44 <__retarget_lock_init_recursive>:
 8005f44:	4770      	bx	lr

08005f46 <__retarget_lock_acquire_recursive>:
 8005f46:	4770      	bx	lr

08005f48 <__retarget_lock_release_recursive>:
 8005f48:	4770      	bx	lr

08005f4a <memcpy>:
 8005f4a:	440a      	add	r2, r1
 8005f4c:	4291      	cmp	r1, r2
 8005f4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f52:	d100      	bne.n	8005f56 <memcpy+0xc>
 8005f54:	4770      	bx	lr
 8005f56:	b510      	push	{r4, lr}
 8005f58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f60:	4291      	cmp	r1, r2
 8005f62:	d1f9      	bne.n	8005f58 <memcpy+0xe>
 8005f64:	bd10      	pop	{r4, pc}

08005f66 <quorem>:
 8005f66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6a:	6903      	ldr	r3, [r0, #16]
 8005f6c:	690c      	ldr	r4, [r1, #16]
 8005f6e:	42a3      	cmp	r3, r4
 8005f70:	4607      	mov	r7, r0
 8005f72:	db7e      	blt.n	8006072 <quorem+0x10c>
 8005f74:	3c01      	subs	r4, #1
 8005f76:	f101 0814 	add.w	r8, r1, #20
 8005f7a:	00a3      	lsls	r3, r4, #2
 8005f7c:	f100 0514 	add.w	r5, r0, #20
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f86:	9301      	str	r3, [sp, #4]
 8005f88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f90:	3301      	adds	r3, #1
 8005f92:	429a      	cmp	r2, r3
 8005f94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f98:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f9c:	d32e      	bcc.n	8005ffc <quorem+0x96>
 8005f9e:	f04f 0a00 	mov.w	sl, #0
 8005fa2:	46c4      	mov	ip, r8
 8005fa4:	46ae      	mov	lr, r5
 8005fa6:	46d3      	mov	fp, sl
 8005fa8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005fac:	b298      	uxth	r0, r3
 8005fae:	fb06 a000 	mla	r0, r6, r0, sl
 8005fb2:	0c02      	lsrs	r2, r0, #16
 8005fb4:	0c1b      	lsrs	r3, r3, #16
 8005fb6:	fb06 2303 	mla	r3, r6, r3, r2
 8005fba:	f8de 2000 	ldr.w	r2, [lr]
 8005fbe:	b280      	uxth	r0, r0
 8005fc0:	b292      	uxth	r2, r2
 8005fc2:	1a12      	subs	r2, r2, r0
 8005fc4:	445a      	add	r2, fp
 8005fc6:	f8de 0000 	ldr.w	r0, [lr]
 8005fca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005fd4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005fd8:	b292      	uxth	r2, r2
 8005fda:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005fde:	45e1      	cmp	r9, ip
 8005fe0:	f84e 2b04 	str.w	r2, [lr], #4
 8005fe4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005fe8:	d2de      	bcs.n	8005fa8 <quorem+0x42>
 8005fea:	9b00      	ldr	r3, [sp, #0]
 8005fec:	58eb      	ldr	r3, [r5, r3]
 8005fee:	b92b      	cbnz	r3, 8005ffc <quorem+0x96>
 8005ff0:	9b01      	ldr	r3, [sp, #4]
 8005ff2:	3b04      	subs	r3, #4
 8005ff4:	429d      	cmp	r5, r3
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	d32f      	bcc.n	800605a <quorem+0xf4>
 8005ffa:	613c      	str	r4, [r7, #16]
 8005ffc:	4638      	mov	r0, r7
 8005ffe:	f001 f979 	bl	80072f4 <__mcmp>
 8006002:	2800      	cmp	r0, #0
 8006004:	db25      	blt.n	8006052 <quorem+0xec>
 8006006:	4629      	mov	r1, r5
 8006008:	2000      	movs	r0, #0
 800600a:	f858 2b04 	ldr.w	r2, [r8], #4
 800600e:	f8d1 c000 	ldr.w	ip, [r1]
 8006012:	fa1f fe82 	uxth.w	lr, r2
 8006016:	fa1f f38c 	uxth.w	r3, ip
 800601a:	eba3 030e 	sub.w	r3, r3, lr
 800601e:	4403      	add	r3, r0
 8006020:	0c12      	lsrs	r2, r2, #16
 8006022:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006026:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800602a:	b29b      	uxth	r3, r3
 800602c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006030:	45c1      	cmp	r9, r8
 8006032:	f841 3b04 	str.w	r3, [r1], #4
 8006036:	ea4f 4022 	mov.w	r0, r2, asr #16
 800603a:	d2e6      	bcs.n	800600a <quorem+0xa4>
 800603c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006040:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006044:	b922      	cbnz	r2, 8006050 <quorem+0xea>
 8006046:	3b04      	subs	r3, #4
 8006048:	429d      	cmp	r5, r3
 800604a:	461a      	mov	r2, r3
 800604c:	d30b      	bcc.n	8006066 <quorem+0x100>
 800604e:	613c      	str	r4, [r7, #16]
 8006050:	3601      	adds	r6, #1
 8006052:	4630      	mov	r0, r6
 8006054:	b003      	add	sp, #12
 8006056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800605a:	6812      	ldr	r2, [r2, #0]
 800605c:	3b04      	subs	r3, #4
 800605e:	2a00      	cmp	r2, #0
 8006060:	d1cb      	bne.n	8005ffa <quorem+0x94>
 8006062:	3c01      	subs	r4, #1
 8006064:	e7c6      	b.n	8005ff4 <quorem+0x8e>
 8006066:	6812      	ldr	r2, [r2, #0]
 8006068:	3b04      	subs	r3, #4
 800606a:	2a00      	cmp	r2, #0
 800606c:	d1ef      	bne.n	800604e <quorem+0xe8>
 800606e:	3c01      	subs	r4, #1
 8006070:	e7ea      	b.n	8006048 <quorem+0xe2>
 8006072:	2000      	movs	r0, #0
 8006074:	e7ee      	b.n	8006054 <quorem+0xee>
	...

08006078 <_dtoa_r>:
 8006078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800607c:	69c7      	ldr	r7, [r0, #28]
 800607e:	b099      	sub	sp, #100	@ 0x64
 8006080:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006084:	ec55 4b10 	vmov	r4, r5, d0
 8006088:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800608a:	9109      	str	r1, [sp, #36]	@ 0x24
 800608c:	4683      	mov	fp, r0
 800608e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006090:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006092:	b97f      	cbnz	r7, 80060b4 <_dtoa_r+0x3c>
 8006094:	2010      	movs	r0, #16
 8006096:	f000 fdfd 	bl	8006c94 <malloc>
 800609a:	4602      	mov	r2, r0
 800609c:	f8cb 001c 	str.w	r0, [fp, #28]
 80060a0:	b920      	cbnz	r0, 80060ac <_dtoa_r+0x34>
 80060a2:	4ba7      	ldr	r3, [pc, #668]	@ (8006340 <_dtoa_r+0x2c8>)
 80060a4:	21ef      	movs	r1, #239	@ 0xef
 80060a6:	48a7      	ldr	r0, [pc, #668]	@ (8006344 <_dtoa_r+0x2cc>)
 80060a8:	f001 fae8 	bl	800767c <__assert_func>
 80060ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80060b0:	6007      	str	r7, [r0, #0]
 80060b2:	60c7      	str	r7, [r0, #12]
 80060b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80060b8:	6819      	ldr	r1, [r3, #0]
 80060ba:	b159      	cbz	r1, 80060d4 <_dtoa_r+0x5c>
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	604a      	str	r2, [r1, #4]
 80060c0:	2301      	movs	r3, #1
 80060c2:	4093      	lsls	r3, r2
 80060c4:	608b      	str	r3, [r1, #8]
 80060c6:	4658      	mov	r0, fp
 80060c8:	f000 feda 	bl	8006e80 <_Bfree>
 80060cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	1e2b      	subs	r3, r5, #0
 80060d6:	bfb9      	ittee	lt
 80060d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060dc:	9303      	strlt	r3, [sp, #12]
 80060de:	2300      	movge	r3, #0
 80060e0:	6033      	strge	r3, [r6, #0]
 80060e2:	9f03      	ldr	r7, [sp, #12]
 80060e4:	4b98      	ldr	r3, [pc, #608]	@ (8006348 <_dtoa_r+0x2d0>)
 80060e6:	bfbc      	itt	lt
 80060e8:	2201      	movlt	r2, #1
 80060ea:	6032      	strlt	r2, [r6, #0]
 80060ec:	43bb      	bics	r3, r7
 80060ee:	d112      	bne.n	8006116 <_dtoa_r+0x9e>
 80060f0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80060f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80060f6:	6013      	str	r3, [r2, #0]
 80060f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80060fc:	4323      	orrs	r3, r4
 80060fe:	f000 854d 	beq.w	8006b9c <_dtoa_r+0xb24>
 8006102:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006104:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800635c <_dtoa_r+0x2e4>
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 854f 	beq.w	8006bac <_dtoa_r+0xb34>
 800610e:	f10a 0303 	add.w	r3, sl, #3
 8006112:	f000 bd49 	b.w	8006ba8 <_dtoa_r+0xb30>
 8006116:	ed9d 7b02 	vldr	d7, [sp, #8]
 800611a:	2200      	movs	r2, #0
 800611c:	ec51 0b17 	vmov	r0, r1, d7
 8006120:	2300      	movs	r3, #0
 8006122:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006126:	f7fa fccf 	bl	8000ac8 <__aeabi_dcmpeq>
 800612a:	4680      	mov	r8, r0
 800612c:	b158      	cbz	r0, 8006146 <_dtoa_r+0xce>
 800612e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006130:	2301      	movs	r3, #1
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006136:	b113      	cbz	r3, 800613e <_dtoa_r+0xc6>
 8006138:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800613a:	4b84      	ldr	r3, [pc, #528]	@ (800634c <_dtoa_r+0x2d4>)
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006360 <_dtoa_r+0x2e8>
 8006142:	f000 bd33 	b.w	8006bac <_dtoa_r+0xb34>
 8006146:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800614a:	aa16      	add	r2, sp, #88	@ 0x58
 800614c:	a917      	add	r1, sp, #92	@ 0x5c
 800614e:	4658      	mov	r0, fp
 8006150:	f001 f980 	bl	8007454 <__d2b>
 8006154:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006158:	4681      	mov	r9, r0
 800615a:	2e00      	cmp	r6, #0
 800615c:	d077      	beq.n	800624e <_dtoa_r+0x1d6>
 800615e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006160:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006168:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800616c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006170:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006174:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006178:	4619      	mov	r1, r3
 800617a:	2200      	movs	r2, #0
 800617c:	4b74      	ldr	r3, [pc, #464]	@ (8006350 <_dtoa_r+0x2d8>)
 800617e:	f7fa f883 	bl	8000288 <__aeabi_dsub>
 8006182:	a369      	add	r3, pc, #420	@ (adr r3, 8006328 <_dtoa_r+0x2b0>)
 8006184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006188:	f7fa fa36 	bl	80005f8 <__aeabi_dmul>
 800618c:	a368      	add	r3, pc, #416	@ (adr r3, 8006330 <_dtoa_r+0x2b8>)
 800618e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006192:	f7fa f87b 	bl	800028c <__adddf3>
 8006196:	4604      	mov	r4, r0
 8006198:	4630      	mov	r0, r6
 800619a:	460d      	mov	r5, r1
 800619c:	f7fa f9c2 	bl	8000524 <__aeabi_i2d>
 80061a0:	a365      	add	r3, pc, #404	@ (adr r3, 8006338 <_dtoa_r+0x2c0>)
 80061a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a6:	f7fa fa27 	bl	80005f8 <__aeabi_dmul>
 80061aa:	4602      	mov	r2, r0
 80061ac:	460b      	mov	r3, r1
 80061ae:	4620      	mov	r0, r4
 80061b0:	4629      	mov	r1, r5
 80061b2:	f7fa f86b 	bl	800028c <__adddf3>
 80061b6:	4604      	mov	r4, r0
 80061b8:	460d      	mov	r5, r1
 80061ba:	f7fa fccd 	bl	8000b58 <__aeabi_d2iz>
 80061be:	2200      	movs	r2, #0
 80061c0:	4607      	mov	r7, r0
 80061c2:	2300      	movs	r3, #0
 80061c4:	4620      	mov	r0, r4
 80061c6:	4629      	mov	r1, r5
 80061c8:	f7fa fc88 	bl	8000adc <__aeabi_dcmplt>
 80061cc:	b140      	cbz	r0, 80061e0 <_dtoa_r+0x168>
 80061ce:	4638      	mov	r0, r7
 80061d0:	f7fa f9a8 	bl	8000524 <__aeabi_i2d>
 80061d4:	4622      	mov	r2, r4
 80061d6:	462b      	mov	r3, r5
 80061d8:	f7fa fc76 	bl	8000ac8 <__aeabi_dcmpeq>
 80061dc:	b900      	cbnz	r0, 80061e0 <_dtoa_r+0x168>
 80061de:	3f01      	subs	r7, #1
 80061e0:	2f16      	cmp	r7, #22
 80061e2:	d851      	bhi.n	8006288 <_dtoa_r+0x210>
 80061e4:	4b5b      	ldr	r3, [pc, #364]	@ (8006354 <_dtoa_r+0x2dc>)
 80061e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061f2:	f7fa fc73 	bl	8000adc <__aeabi_dcmplt>
 80061f6:	2800      	cmp	r0, #0
 80061f8:	d048      	beq.n	800628c <_dtoa_r+0x214>
 80061fa:	3f01      	subs	r7, #1
 80061fc:	2300      	movs	r3, #0
 80061fe:	9312      	str	r3, [sp, #72]	@ 0x48
 8006200:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006202:	1b9b      	subs	r3, r3, r6
 8006204:	1e5a      	subs	r2, r3, #1
 8006206:	bf44      	itt	mi
 8006208:	f1c3 0801 	rsbmi	r8, r3, #1
 800620c:	2300      	movmi	r3, #0
 800620e:	9208      	str	r2, [sp, #32]
 8006210:	bf54      	ite	pl
 8006212:	f04f 0800 	movpl.w	r8, #0
 8006216:	9308      	strmi	r3, [sp, #32]
 8006218:	2f00      	cmp	r7, #0
 800621a:	db39      	blt.n	8006290 <_dtoa_r+0x218>
 800621c:	9b08      	ldr	r3, [sp, #32]
 800621e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006220:	443b      	add	r3, r7
 8006222:	9308      	str	r3, [sp, #32]
 8006224:	2300      	movs	r3, #0
 8006226:	930a      	str	r3, [sp, #40]	@ 0x28
 8006228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800622a:	2b09      	cmp	r3, #9
 800622c:	d864      	bhi.n	80062f8 <_dtoa_r+0x280>
 800622e:	2b05      	cmp	r3, #5
 8006230:	bfc4      	itt	gt
 8006232:	3b04      	subgt	r3, #4
 8006234:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006238:	f1a3 0302 	sub.w	r3, r3, #2
 800623c:	bfcc      	ite	gt
 800623e:	2400      	movgt	r4, #0
 8006240:	2401      	movle	r4, #1
 8006242:	2b03      	cmp	r3, #3
 8006244:	d863      	bhi.n	800630e <_dtoa_r+0x296>
 8006246:	e8df f003 	tbb	[pc, r3]
 800624a:	372a      	.short	0x372a
 800624c:	5535      	.short	0x5535
 800624e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006252:	441e      	add	r6, r3
 8006254:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006258:	2b20      	cmp	r3, #32
 800625a:	bfc1      	itttt	gt
 800625c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006260:	409f      	lslgt	r7, r3
 8006262:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006266:	fa24 f303 	lsrgt.w	r3, r4, r3
 800626a:	bfd6      	itet	le
 800626c:	f1c3 0320 	rsble	r3, r3, #32
 8006270:	ea47 0003 	orrgt.w	r0, r7, r3
 8006274:	fa04 f003 	lslle.w	r0, r4, r3
 8006278:	f7fa f944 	bl	8000504 <__aeabi_ui2d>
 800627c:	2201      	movs	r2, #1
 800627e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006282:	3e01      	subs	r6, #1
 8006284:	9214      	str	r2, [sp, #80]	@ 0x50
 8006286:	e777      	b.n	8006178 <_dtoa_r+0x100>
 8006288:	2301      	movs	r3, #1
 800628a:	e7b8      	b.n	80061fe <_dtoa_r+0x186>
 800628c:	9012      	str	r0, [sp, #72]	@ 0x48
 800628e:	e7b7      	b.n	8006200 <_dtoa_r+0x188>
 8006290:	427b      	negs	r3, r7
 8006292:	930a      	str	r3, [sp, #40]	@ 0x28
 8006294:	2300      	movs	r3, #0
 8006296:	eba8 0807 	sub.w	r8, r8, r7
 800629a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800629c:	e7c4      	b.n	8006228 <_dtoa_r+0x1b0>
 800629e:	2300      	movs	r3, #0
 80062a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	dc35      	bgt.n	8006314 <_dtoa_r+0x29c>
 80062a8:	2301      	movs	r3, #1
 80062aa:	9300      	str	r3, [sp, #0]
 80062ac:	9307      	str	r3, [sp, #28]
 80062ae:	461a      	mov	r2, r3
 80062b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80062b2:	e00b      	b.n	80062cc <_dtoa_r+0x254>
 80062b4:	2301      	movs	r3, #1
 80062b6:	e7f3      	b.n	80062a0 <_dtoa_r+0x228>
 80062b8:	2300      	movs	r3, #0
 80062ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062be:	18fb      	adds	r3, r7, r3
 80062c0:	9300      	str	r3, [sp, #0]
 80062c2:	3301      	adds	r3, #1
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	9307      	str	r3, [sp, #28]
 80062c8:	bfb8      	it	lt
 80062ca:	2301      	movlt	r3, #1
 80062cc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80062d0:	2100      	movs	r1, #0
 80062d2:	2204      	movs	r2, #4
 80062d4:	f102 0514 	add.w	r5, r2, #20
 80062d8:	429d      	cmp	r5, r3
 80062da:	d91f      	bls.n	800631c <_dtoa_r+0x2a4>
 80062dc:	6041      	str	r1, [r0, #4]
 80062de:	4658      	mov	r0, fp
 80062e0:	f000 fd8e 	bl	8006e00 <_Balloc>
 80062e4:	4682      	mov	sl, r0
 80062e6:	2800      	cmp	r0, #0
 80062e8:	d13c      	bne.n	8006364 <_dtoa_r+0x2ec>
 80062ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006358 <_dtoa_r+0x2e0>)
 80062ec:	4602      	mov	r2, r0
 80062ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80062f2:	e6d8      	b.n	80060a6 <_dtoa_r+0x2e>
 80062f4:	2301      	movs	r3, #1
 80062f6:	e7e0      	b.n	80062ba <_dtoa_r+0x242>
 80062f8:	2401      	movs	r4, #1
 80062fa:	2300      	movs	r3, #0
 80062fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006300:	f04f 33ff 	mov.w	r3, #4294967295
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	9307      	str	r3, [sp, #28]
 8006308:	2200      	movs	r2, #0
 800630a:	2312      	movs	r3, #18
 800630c:	e7d0      	b.n	80062b0 <_dtoa_r+0x238>
 800630e:	2301      	movs	r3, #1
 8006310:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006312:	e7f5      	b.n	8006300 <_dtoa_r+0x288>
 8006314:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	9307      	str	r3, [sp, #28]
 800631a:	e7d7      	b.n	80062cc <_dtoa_r+0x254>
 800631c:	3101      	adds	r1, #1
 800631e:	0052      	lsls	r2, r2, #1
 8006320:	e7d8      	b.n	80062d4 <_dtoa_r+0x25c>
 8006322:	bf00      	nop
 8006324:	f3af 8000 	nop.w
 8006328:	636f4361 	.word	0x636f4361
 800632c:	3fd287a7 	.word	0x3fd287a7
 8006330:	8b60c8b3 	.word	0x8b60c8b3
 8006334:	3fc68a28 	.word	0x3fc68a28
 8006338:	509f79fb 	.word	0x509f79fb
 800633c:	3fd34413 	.word	0x3fd34413
 8006340:	08007d45 	.word	0x08007d45
 8006344:	08007d5c 	.word	0x08007d5c
 8006348:	7ff00000 	.word	0x7ff00000
 800634c:	08007d15 	.word	0x08007d15
 8006350:	3ff80000 	.word	0x3ff80000
 8006354:	08007e58 	.word	0x08007e58
 8006358:	08007db4 	.word	0x08007db4
 800635c:	08007d41 	.word	0x08007d41
 8006360:	08007d14 	.word	0x08007d14
 8006364:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006368:	6018      	str	r0, [r3, #0]
 800636a:	9b07      	ldr	r3, [sp, #28]
 800636c:	2b0e      	cmp	r3, #14
 800636e:	f200 80a4 	bhi.w	80064ba <_dtoa_r+0x442>
 8006372:	2c00      	cmp	r4, #0
 8006374:	f000 80a1 	beq.w	80064ba <_dtoa_r+0x442>
 8006378:	2f00      	cmp	r7, #0
 800637a:	dd33      	ble.n	80063e4 <_dtoa_r+0x36c>
 800637c:	4bad      	ldr	r3, [pc, #692]	@ (8006634 <_dtoa_r+0x5bc>)
 800637e:	f007 020f 	and.w	r2, r7, #15
 8006382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006386:	ed93 7b00 	vldr	d7, [r3]
 800638a:	05f8      	lsls	r0, r7, #23
 800638c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006390:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006394:	d516      	bpl.n	80063c4 <_dtoa_r+0x34c>
 8006396:	4ba8      	ldr	r3, [pc, #672]	@ (8006638 <_dtoa_r+0x5c0>)
 8006398:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800639c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063a0:	f7fa fa54 	bl	800084c <__aeabi_ddiv>
 80063a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063a8:	f004 040f 	and.w	r4, r4, #15
 80063ac:	2603      	movs	r6, #3
 80063ae:	4da2      	ldr	r5, [pc, #648]	@ (8006638 <_dtoa_r+0x5c0>)
 80063b0:	b954      	cbnz	r4, 80063c8 <_dtoa_r+0x350>
 80063b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063ba:	f7fa fa47 	bl	800084c <__aeabi_ddiv>
 80063be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063c2:	e028      	b.n	8006416 <_dtoa_r+0x39e>
 80063c4:	2602      	movs	r6, #2
 80063c6:	e7f2      	b.n	80063ae <_dtoa_r+0x336>
 80063c8:	07e1      	lsls	r1, r4, #31
 80063ca:	d508      	bpl.n	80063de <_dtoa_r+0x366>
 80063cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063d4:	f7fa f910 	bl	80005f8 <__aeabi_dmul>
 80063d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063dc:	3601      	adds	r6, #1
 80063de:	1064      	asrs	r4, r4, #1
 80063e0:	3508      	adds	r5, #8
 80063e2:	e7e5      	b.n	80063b0 <_dtoa_r+0x338>
 80063e4:	f000 80d2 	beq.w	800658c <_dtoa_r+0x514>
 80063e8:	427c      	negs	r4, r7
 80063ea:	4b92      	ldr	r3, [pc, #584]	@ (8006634 <_dtoa_r+0x5bc>)
 80063ec:	4d92      	ldr	r5, [pc, #584]	@ (8006638 <_dtoa_r+0x5c0>)
 80063ee:	f004 020f 	and.w	r2, r4, #15
 80063f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063fe:	f7fa f8fb 	bl	80005f8 <__aeabi_dmul>
 8006402:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006406:	1124      	asrs	r4, r4, #4
 8006408:	2300      	movs	r3, #0
 800640a:	2602      	movs	r6, #2
 800640c:	2c00      	cmp	r4, #0
 800640e:	f040 80b2 	bne.w	8006576 <_dtoa_r+0x4fe>
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1d3      	bne.n	80063be <_dtoa_r+0x346>
 8006416:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006418:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	f000 80b7 	beq.w	8006590 <_dtoa_r+0x518>
 8006422:	4b86      	ldr	r3, [pc, #536]	@ (800663c <_dtoa_r+0x5c4>)
 8006424:	2200      	movs	r2, #0
 8006426:	4620      	mov	r0, r4
 8006428:	4629      	mov	r1, r5
 800642a:	f7fa fb57 	bl	8000adc <__aeabi_dcmplt>
 800642e:	2800      	cmp	r0, #0
 8006430:	f000 80ae 	beq.w	8006590 <_dtoa_r+0x518>
 8006434:	9b07      	ldr	r3, [sp, #28]
 8006436:	2b00      	cmp	r3, #0
 8006438:	f000 80aa 	beq.w	8006590 <_dtoa_r+0x518>
 800643c:	9b00      	ldr	r3, [sp, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	dd37      	ble.n	80064b2 <_dtoa_r+0x43a>
 8006442:	1e7b      	subs	r3, r7, #1
 8006444:	9304      	str	r3, [sp, #16]
 8006446:	4620      	mov	r0, r4
 8006448:	4b7d      	ldr	r3, [pc, #500]	@ (8006640 <_dtoa_r+0x5c8>)
 800644a:	2200      	movs	r2, #0
 800644c:	4629      	mov	r1, r5
 800644e:	f7fa f8d3 	bl	80005f8 <__aeabi_dmul>
 8006452:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006456:	9c00      	ldr	r4, [sp, #0]
 8006458:	3601      	adds	r6, #1
 800645a:	4630      	mov	r0, r6
 800645c:	f7fa f862 	bl	8000524 <__aeabi_i2d>
 8006460:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006464:	f7fa f8c8 	bl	80005f8 <__aeabi_dmul>
 8006468:	4b76      	ldr	r3, [pc, #472]	@ (8006644 <_dtoa_r+0x5cc>)
 800646a:	2200      	movs	r2, #0
 800646c:	f7f9 ff0e 	bl	800028c <__adddf3>
 8006470:	4605      	mov	r5, r0
 8006472:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006476:	2c00      	cmp	r4, #0
 8006478:	f040 808d 	bne.w	8006596 <_dtoa_r+0x51e>
 800647c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006480:	4b71      	ldr	r3, [pc, #452]	@ (8006648 <_dtoa_r+0x5d0>)
 8006482:	2200      	movs	r2, #0
 8006484:	f7f9 ff00 	bl	8000288 <__aeabi_dsub>
 8006488:	4602      	mov	r2, r0
 800648a:	460b      	mov	r3, r1
 800648c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006490:	462a      	mov	r2, r5
 8006492:	4633      	mov	r3, r6
 8006494:	f7fa fb40 	bl	8000b18 <__aeabi_dcmpgt>
 8006498:	2800      	cmp	r0, #0
 800649a:	f040 828b 	bne.w	80069b4 <_dtoa_r+0x93c>
 800649e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064a2:	462a      	mov	r2, r5
 80064a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80064a8:	f7fa fb18 	bl	8000adc <__aeabi_dcmplt>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	f040 8128 	bne.w	8006702 <_dtoa_r+0x68a>
 80064b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80064b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80064ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f2c0 815a 	blt.w	8006776 <_dtoa_r+0x6fe>
 80064c2:	2f0e      	cmp	r7, #14
 80064c4:	f300 8157 	bgt.w	8006776 <_dtoa_r+0x6fe>
 80064c8:	4b5a      	ldr	r3, [pc, #360]	@ (8006634 <_dtoa_r+0x5bc>)
 80064ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80064ce:	ed93 7b00 	vldr	d7, [r3]
 80064d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	ed8d 7b00 	vstr	d7, [sp]
 80064da:	da03      	bge.n	80064e4 <_dtoa_r+0x46c>
 80064dc:	9b07      	ldr	r3, [sp, #28]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f340 8101 	ble.w	80066e6 <_dtoa_r+0x66e>
 80064e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80064e8:	4656      	mov	r6, sl
 80064ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064ee:	4620      	mov	r0, r4
 80064f0:	4629      	mov	r1, r5
 80064f2:	f7fa f9ab 	bl	800084c <__aeabi_ddiv>
 80064f6:	f7fa fb2f 	bl	8000b58 <__aeabi_d2iz>
 80064fa:	4680      	mov	r8, r0
 80064fc:	f7fa f812 	bl	8000524 <__aeabi_i2d>
 8006500:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006504:	f7fa f878 	bl	80005f8 <__aeabi_dmul>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	4620      	mov	r0, r4
 800650e:	4629      	mov	r1, r5
 8006510:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006514:	f7f9 feb8 	bl	8000288 <__aeabi_dsub>
 8006518:	f806 4b01 	strb.w	r4, [r6], #1
 800651c:	9d07      	ldr	r5, [sp, #28]
 800651e:	eba6 040a 	sub.w	r4, r6, sl
 8006522:	42a5      	cmp	r5, r4
 8006524:	4602      	mov	r2, r0
 8006526:	460b      	mov	r3, r1
 8006528:	f040 8117 	bne.w	800675a <_dtoa_r+0x6e2>
 800652c:	f7f9 feae 	bl	800028c <__adddf3>
 8006530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006534:	4604      	mov	r4, r0
 8006536:	460d      	mov	r5, r1
 8006538:	f7fa faee 	bl	8000b18 <__aeabi_dcmpgt>
 800653c:	2800      	cmp	r0, #0
 800653e:	f040 80f9 	bne.w	8006734 <_dtoa_r+0x6bc>
 8006542:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006546:	4620      	mov	r0, r4
 8006548:	4629      	mov	r1, r5
 800654a:	f7fa fabd 	bl	8000ac8 <__aeabi_dcmpeq>
 800654e:	b118      	cbz	r0, 8006558 <_dtoa_r+0x4e0>
 8006550:	f018 0f01 	tst.w	r8, #1
 8006554:	f040 80ee 	bne.w	8006734 <_dtoa_r+0x6bc>
 8006558:	4649      	mov	r1, r9
 800655a:	4658      	mov	r0, fp
 800655c:	f000 fc90 	bl	8006e80 <_Bfree>
 8006560:	2300      	movs	r3, #0
 8006562:	7033      	strb	r3, [r6, #0]
 8006564:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006566:	3701      	adds	r7, #1
 8006568:	601f      	str	r7, [r3, #0]
 800656a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 831d 	beq.w	8006bac <_dtoa_r+0xb34>
 8006572:	601e      	str	r6, [r3, #0]
 8006574:	e31a      	b.n	8006bac <_dtoa_r+0xb34>
 8006576:	07e2      	lsls	r2, r4, #31
 8006578:	d505      	bpl.n	8006586 <_dtoa_r+0x50e>
 800657a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800657e:	f7fa f83b 	bl	80005f8 <__aeabi_dmul>
 8006582:	3601      	adds	r6, #1
 8006584:	2301      	movs	r3, #1
 8006586:	1064      	asrs	r4, r4, #1
 8006588:	3508      	adds	r5, #8
 800658a:	e73f      	b.n	800640c <_dtoa_r+0x394>
 800658c:	2602      	movs	r6, #2
 800658e:	e742      	b.n	8006416 <_dtoa_r+0x39e>
 8006590:	9c07      	ldr	r4, [sp, #28]
 8006592:	9704      	str	r7, [sp, #16]
 8006594:	e761      	b.n	800645a <_dtoa_r+0x3e2>
 8006596:	4b27      	ldr	r3, [pc, #156]	@ (8006634 <_dtoa_r+0x5bc>)
 8006598:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800659a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800659e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065a2:	4454      	add	r4, sl
 80065a4:	2900      	cmp	r1, #0
 80065a6:	d053      	beq.n	8006650 <_dtoa_r+0x5d8>
 80065a8:	4928      	ldr	r1, [pc, #160]	@ (800664c <_dtoa_r+0x5d4>)
 80065aa:	2000      	movs	r0, #0
 80065ac:	f7fa f94e 	bl	800084c <__aeabi_ddiv>
 80065b0:	4633      	mov	r3, r6
 80065b2:	462a      	mov	r2, r5
 80065b4:	f7f9 fe68 	bl	8000288 <__aeabi_dsub>
 80065b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065bc:	4656      	mov	r6, sl
 80065be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065c2:	f7fa fac9 	bl	8000b58 <__aeabi_d2iz>
 80065c6:	4605      	mov	r5, r0
 80065c8:	f7f9 ffac 	bl	8000524 <__aeabi_i2d>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065d4:	f7f9 fe58 	bl	8000288 <__aeabi_dsub>
 80065d8:	3530      	adds	r5, #48	@ 0x30
 80065da:	4602      	mov	r2, r0
 80065dc:	460b      	mov	r3, r1
 80065de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065e2:	f806 5b01 	strb.w	r5, [r6], #1
 80065e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80065ea:	f7fa fa77 	bl	8000adc <__aeabi_dcmplt>
 80065ee:	2800      	cmp	r0, #0
 80065f0:	d171      	bne.n	80066d6 <_dtoa_r+0x65e>
 80065f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065f6:	4911      	ldr	r1, [pc, #68]	@ (800663c <_dtoa_r+0x5c4>)
 80065f8:	2000      	movs	r0, #0
 80065fa:	f7f9 fe45 	bl	8000288 <__aeabi_dsub>
 80065fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006602:	f7fa fa6b 	bl	8000adc <__aeabi_dcmplt>
 8006606:	2800      	cmp	r0, #0
 8006608:	f040 8095 	bne.w	8006736 <_dtoa_r+0x6be>
 800660c:	42a6      	cmp	r6, r4
 800660e:	f43f af50 	beq.w	80064b2 <_dtoa_r+0x43a>
 8006612:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006616:	4b0a      	ldr	r3, [pc, #40]	@ (8006640 <_dtoa_r+0x5c8>)
 8006618:	2200      	movs	r2, #0
 800661a:	f7f9 ffed 	bl	80005f8 <__aeabi_dmul>
 800661e:	4b08      	ldr	r3, [pc, #32]	@ (8006640 <_dtoa_r+0x5c8>)
 8006620:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006624:	2200      	movs	r2, #0
 8006626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800662a:	f7f9 ffe5 	bl	80005f8 <__aeabi_dmul>
 800662e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006632:	e7c4      	b.n	80065be <_dtoa_r+0x546>
 8006634:	08007e58 	.word	0x08007e58
 8006638:	08007e30 	.word	0x08007e30
 800663c:	3ff00000 	.word	0x3ff00000
 8006640:	40240000 	.word	0x40240000
 8006644:	401c0000 	.word	0x401c0000
 8006648:	40140000 	.word	0x40140000
 800664c:	3fe00000 	.word	0x3fe00000
 8006650:	4631      	mov	r1, r6
 8006652:	4628      	mov	r0, r5
 8006654:	f7f9 ffd0 	bl	80005f8 <__aeabi_dmul>
 8006658:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800665c:	9415      	str	r4, [sp, #84]	@ 0x54
 800665e:	4656      	mov	r6, sl
 8006660:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006664:	f7fa fa78 	bl	8000b58 <__aeabi_d2iz>
 8006668:	4605      	mov	r5, r0
 800666a:	f7f9 ff5b 	bl	8000524 <__aeabi_i2d>
 800666e:	4602      	mov	r2, r0
 8006670:	460b      	mov	r3, r1
 8006672:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006676:	f7f9 fe07 	bl	8000288 <__aeabi_dsub>
 800667a:	3530      	adds	r5, #48	@ 0x30
 800667c:	f806 5b01 	strb.w	r5, [r6], #1
 8006680:	4602      	mov	r2, r0
 8006682:	460b      	mov	r3, r1
 8006684:	42a6      	cmp	r6, r4
 8006686:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800668a:	f04f 0200 	mov.w	r2, #0
 800668e:	d124      	bne.n	80066da <_dtoa_r+0x662>
 8006690:	4bac      	ldr	r3, [pc, #688]	@ (8006944 <_dtoa_r+0x8cc>)
 8006692:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006696:	f7f9 fdf9 	bl	800028c <__adddf3>
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066a2:	f7fa fa39 	bl	8000b18 <__aeabi_dcmpgt>
 80066a6:	2800      	cmp	r0, #0
 80066a8:	d145      	bne.n	8006736 <_dtoa_r+0x6be>
 80066aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80066ae:	49a5      	ldr	r1, [pc, #660]	@ (8006944 <_dtoa_r+0x8cc>)
 80066b0:	2000      	movs	r0, #0
 80066b2:	f7f9 fde9 	bl	8000288 <__aeabi_dsub>
 80066b6:	4602      	mov	r2, r0
 80066b8:	460b      	mov	r3, r1
 80066ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066be:	f7fa fa0d 	bl	8000adc <__aeabi_dcmplt>
 80066c2:	2800      	cmp	r0, #0
 80066c4:	f43f aef5 	beq.w	80064b2 <_dtoa_r+0x43a>
 80066c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80066ca:	1e73      	subs	r3, r6, #1
 80066cc:	9315      	str	r3, [sp, #84]	@ 0x54
 80066ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80066d2:	2b30      	cmp	r3, #48	@ 0x30
 80066d4:	d0f8      	beq.n	80066c8 <_dtoa_r+0x650>
 80066d6:	9f04      	ldr	r7, [sp, #16]
 80066d8:	e73e      	b.n	8006558 <_dtoa_r+0x4e0>
 80066da:	4b9b      	ldr	r3, [pc, #620]	@ (8006948 <_dtoa_r+0x8d0>)
 80066dc:	f7f9 ff8c 	bl	80005f8 <__aeabi_dmul>
 80066e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066e4:	e7bc      	b.n	8006660 <_dtoa_r+0x5e8>
 80066e6:	d10c      	bne.n	8006702 <_dtoa_r+0x68a>
 80066e8:	4b98      	ldr	r3, [pc, #608]	@ (800694c <_dtoa_r+0x8d4>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066f0:	f7f9 ff82 	bl	80005f8 <__aeabi_dmul>
 80066f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066f8:	f7fa fa04 	bl	8000b04 <__aeabi_dcmpge>
 80066fc:	2800      	cmp	r0, #0
 80066fe:	f000 8157 	beq.w	80069b0 <_dtoa_r+0x938>
 8006702:	2400      	movs	r4, #0
 8006704:	4625      	mov	r5, r4
 8006706:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006708:	43db      	mvns	r3, r3
 800670a:	9304      	str	r3, [sp, #16]
 800670c:	4656      	mov	r6, sl
 800670e:	2700      	movs	r7, #0
 8006710:	4621      	mov	r1, r4
 8006712:	4658      	mov	r0, fp
 8006714:	f000 fbb4 	bl	8006e80 <_Bfree>
 8006718:	2d00      	cmp	r5, #0
 800671a:	d0dc      	beq.n	80066d6 <_dtoa_r+0x65e>
 800671c:	b12f      	cbz	r7, 800672a <_dtoa_r+0x6b2>
 800671e:	42af      	cmp	r7, r5
 8006720:	d003      	beq.n	800672a <_dtoa_r+0x6b2>
 8006722:	4639      	mov	r1, r7
 8006724:	4658      	mov	r0, fp
 8006726:	f000 fbab 	bl	8006e80 <_Bfree>
 800672a:	4629      	mov	r1, r5
 800672c:	4658      	mov	r0, fp
 800672e:	f000 fba7 	bl	8006e80 <_Bfree>
 8006732:	e7d0      	b.n	80066d6 <_dtoa_r+0x65e>
 8006734:	9704      	str	r7, [sp, #16]
 8006736:	4633      	mov	r3, r6
 8006738:	461e      	mov	r6, r3
 800673a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800673e:	2a39      	cmp	r2, #57	@ 0x39
 8006740:	d107      	bne.n	8006752 <_dtoa_r+0x6da>
 8006742:	459a      	cmp	sl, r3
 8006744:	d1f8      	bne.n	8006738 <_dtoa_r+0x6c0>
 8006746:	9a04      	ldr	r2, [sp, #16]
 8006748:	3201      	adds	r2, #1
 800674a:	9204      	str	r2, [sp, #16]
 800674c:	2230      	movs	r2, #48	@ 0x30
 800674e:	f88a 2000 	strb.w	r2, [sl]
 8006752:	781a      	ldrb	r2, [r3, #0]
 8006754:	3201      	adds	r2, #1
 8006756:	701a      	strb	r2, [r3, #0]
 8006758:	e7bd      	b.n	80066d6 <_dtoa_r+0x65e>
 800675a:	4b7b      	ldr	r3, [pc, #492]	@ (8006948 <_dtoa_r+0x8d0>)
 800675c:	2200      	movs	r2, #0
 800675e:	f7f9 ff4b 	bl	80005f8 <__aeabi_dmul>
 8006762:	2200      	movs	r2, #0
 8006764:	2300      	movs	r3, #0
 8006766:	4604      	mov	r4, r0
 8006768:	460d      	mov	r5, r1
 800676a:	f7fa f9ad 	bl	8000ac8 <__aeabi_dcmpeq>
 800676e:	2800      	cmp	r0, #0
 8006770:	f43f aebb 	beq.w	80064ea <_dtoa_r+0x472>
 8006774:	e6f0      	b.n	8006558 <_dtoa_r+0x4e0>
 8006776:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006778:	2a00      	cmp	r2, #0
 800677a:	f000 80db 	beq.w	8006934 <_dtoa_r+0x8bc>
 800677e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006780:	2a01      	cmp	r2, #1
 8006782:	f300 80bf 	bgt.w	8006904 <_dtoa_r+0x88c>
 8006786:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006788:	2a00      	cmp	r2, #0
 800678a:	f000 80b7 	beq.w	80068fc <_dtoa_r+0x884>
 800678e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006792:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006794:	4646      	mov	r6, r8
 8006796:	9a08      	ldr	r2, [sp, #32]
 8006798:	2101      	movs	r1, #1
 800679a:	441a      	add	r2, r3
 800679c:	4658      	mov	r0, fp
 800679e:	4498      	add	r8, r3
 80067a0:	9208      	str	r2, [sp, #32]
 80067a2:	f000 fc21 	bl	8006fe8 <__i2b>
 80067a6:	4605      	mov	r5, r0
 80067a8:	b15e      	cbz	r6, 80067c2 <_dtoa_r+0x74a>
 80067aa:	9b08      	ldr	r3, [sp, #32]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dd08      	ble.n	80067c2 <_dtoa_r+0x74a>
 80067b0:	42b3      	cmp	r3, r6
 80067b2:	9a08      	ldr	r2, [sp, #32]
 80067b4:	bfa8      	it	ge
 80067b6:	4633      	movge	r3, r6
 80067b8:	eba8 0803 	sub.w	r8, r8, r3
 80067bc:	1af6      	subs	r6, r6, r3
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	9308      	str	r3, [sp, #32]
 80067c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067c4:	b1f3      	cbz	r3, 8006804 <_dtoa_r+0x78c>
 80067c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f000 80b7 	beq.w	800693c <_dtoa_r+0x8c4>
 80067ce:	b18c      	cbz	r4, 80067f4 <_dtoa_r+0x77c>
 80067d0:	4629      	mov	r1, r5
 80067d2:	4622      	mov	r2, r4
 80067d4:	4658      	mov	r0, fp
 80067d6:	f000 fcc7 	bl	8007168 <__pow5mult>
 80067da:	464a      	mov	r2, r9
 80067dc:	4601      	mov	r1, r0
 80067de:	4605      	mov	r5, r0
 80067e0:	4658      	mov	r0, fp
 80067e2:	f000 fc17 	bl	8007014 <__multiply>
 80067e6:	4649      	mov	r1, r9
 80067e8:	9004      	str	r0, [sp, #16]
 80067ea:	4658      	mov	r0, fp
 80067ec:	f000 fb48 	bl	8006e80 <_Bfree>
 80067f0:	9b04      	ldr	r3, [sp, #16]
 80067f2:	4699      	mov	r9, r3
 80067f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067f6:	1b1a      	subs	r2, r3, r4
 80067f8:	d004      	beq.n	8006804 <_dtoa_r+0x78c>
 80067fa:	4649      	mov	r1, r9
 80067fc:	4658      	mov	r0, fp
 80067fe:	f000 fcb3 	bl	8007168 <__pow5mult>
 8006802:	4681      	mov	r9, r0
 8006804:	2101      	movs	r1, #1
 8006806:	4658      	mov	r0, fp
 8006808:	f000 fbee 	bl	8006fe8 <__i2b>
 800680c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800680e:	4604      	mov	r4, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	f000 81cf 	beq.w	8006bb4 <_dtoa_r+0xb3c>
 8006816:	461a      	mov	r2, r3
 8006818:	4601      	mov	r1, r0
 800681a:	4658      	mov	r0, fp
 800681c:	f000 fca4 	bl	8007168 <__pow5mult>
 8006820:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006822:	2b01      	cmp	r3, #1
 8006824:	4604      	mov	r4, r0
 8006826:	f300 8095 	bgt.w	8006954 <_dtoa_r+0x8dc>
 800682a:	9b02      	ldr	r3, [sp, #8]
 800682c:	2b00      	cmp	r3, #0
 800682e:	f040 8087 	bne.w	8006940 <_dtoa_r+0x8c8>
 8006832:	9b03      	ldr	r3, [sp, #12]
 8006834:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006838:	2b00      	cmp	r3, #0
 800683a:	f040 8089 	bne.w	8006950 <_dtoa_r+0x8d8>
 800683e:	9b03      	ldr	r3, [sp, #12]
 8006840:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006844:	0d1b      	lsrs	r3, r3, #20
 8006846:	051b      	lsls	r3, r3, #20
 8006848:	b12b      	cbz	r3, 8006856 <_dtoa_r+0x7de>
 800684a:	9b08      	ldr	r3, [sp, #32]
 800684c:	3301      	adds	r3, #1
 800684e:	9308      	str	r3, [sp, #32]
 8006850:	f108 0801 	add.w	r8, r8, #1
 8006854:	2301      	movs	r3, #1
 8006856:	930a      	str	r3, [sp, #40]	@ 0x28
 8006858:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 81b0 	beq.w	8006bc0 <_dtoa_r+0xb48>
 8006860:	6923      	ldr	r3, [r4, #16]
 8006862:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006866:	6918      	ldr	r0, [r3, #16]
 8006868:	f000 fb72 	bl	8006f50 <__hi0bits>
 800686c:	f1c0 0020 	rsb	r0, r0, #32
 8006870:	9b08      	ldr	r3, [sp, #32]
 8006872:	4418      	add	r0, r3
 8006874:	f010 001f 	ands.w	r0, r0, #31
 8006878:	d077      	beq.n	800696a <_dtoa_r+0x8f2>
 800687a:	f1c0 0320 	rsb	r3, r0, #32
 800687e:	2b04      	cmp	r3, #4
 8006880:	dd6b      	ble.n	800695a <_dtoa_r+0x8e2>
 8006882:	9b08      	ldr	r3, [sp, #32]
 8006884:	f1c0 001c 	rsb	r0, r0, #28
 8006888:	4403      	add	r3, r0
 800688a:	4480      	add	r8, r0
 800688c:	4406      	add	r6, r0
 800688e:	9308      	str	r3, [sp, #32]
 8006890:	f1b8 0f00 	cmp.w	r8, #0
 8006894:	dd05      	ble.n	80068a2 <_dtoa_r+0x82a>
 8006896:	4649      	mov	r1, r9
 8006898:	4642      	mov	r2, r8
 800689a:	4658      	mov	r0, fp
 800689c:	f000 fcbe 	bl	800721c <__lshift>
 80068a0:	4681      	mov	r9, r0
 80068a2:	9b08      	ldr	r3, [sp, #32]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	dd05      	ble.n	80068b4 <_dtoa_r+0x83c>
 80068a8:	4621      	mov	r1, r4
 80068aa:	461a      	mov	r2, r3
 80068ac:	4658      	mov	r0, fp
 80068ae:	f000 fcb5 	bl	800721c <__lshift>
 80068b2:	4604      	mov	r4, r0
 80068b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d059      	beq.n	800696e <_dtoa_r+0x8f6>
 80068ba:	4621      	mov	r1, r4
 80068bc:	4648      	mov	r0, r9
 80068be:	f000 fd19 	bl	80072f4 <__mcmp>
 80068c2:	2800      	cmp	r0, #0
 80068c4:	da53      	bge.n	800696e <_dtoa_r+0x8f6>
 80068c6:	1e7b      	subs	r3, r7, #1
 80068c8:	9304      	str	r3, [sp, #16]
 80068ca:	4649      	mov	r1, r9
 80068cc:	2300      	movs	r3, #0
 80068ce:	220a      	movs	r2, #10
 80068d0:	4658      	mov	r0, fp
 80068d2:	f000 faf7 	bl	8006ec4 <__multadd>
 80068d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068d8:	4681      	mov	r9, r0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f000 8172 	beq.w	8006bc4 <_dtoa_r+0xb4c>
 80068e0:	2300      	movs	r3, #0
 80068e2:	4629      	mov	r1, r5
 80068e4:	220a      	movs	r2, #10
 80068e6:	4658      	mov	r0, fp
 80068e8:	f000 faec 	bl	8006ec4 <__multadd>
 80068ec:	9b00      	ldr	r3, [sp, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	4605      	mov	r5, r0
 80068f2:	dc67      	bgt.n	80069c4 <_dtoa_r+0x94c>
 80068f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	dc41      	bgt.n	800697e <_dtoa_r+0x906>
 80068fa:	e063      	b.n	80069c4 <_dtoa_r+0x94c>
 80068fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80068fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006902:	e746      	b.n	8006792 <_dtoa_r+0x71a>
 8006904:	9b07      	ldr	r3, [sp, #28]
 8006906:	1e5c      	subs	r4, r3, #1
 8006908:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800690a:	42a3      	cmp	r3, r4
 800690c:	bfbf      	itttt	lt
 800690e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006910:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006912:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006914:	1ae3      	sublt	r3, r4, r3
 8006916:	bfb4      	ite	lt
 8006918:	18d2      	addlt	r2, r2, r3
 800691a:	1b1c      	subge	r4, r3, r4
 800691c:	9b07      	ldr	r3, [sp, #28]
 800691e:	bfbc      	itt	lt
 8006920:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006922:	2400      	movlt	r4, #0
 8006924:	2b00      	cmp	r3, #0
 8006926:	bfb5      	itete	lt
 8006928:	eba8 0603 	sublt.w	r6, r8, r3
 800692c:	9b07      	ldrge	r3, [sp, #28]
 800692e:	2300      	movlt	r3, #0
 8006930:	4646      	movge	r6, r8
 8006932:	e730      	b.n	8006796 <_dtoa_r+0x71e>
 8006934:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006936:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006938:	4646      	mov	r6, r8
 800693a:	e735      	b.n	80067a8 <_dtoa_r+0x730>
 800693c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800693e:	e75c      	b.n	80067fa <_dtoa_r+0x782>
 8006940:	2300      	movs	r3, #0
 8006942:	e788      	b.n	8006856 <_dtoa_r+0x7de>
 8006944:	3fe00000 	.word	0x3fe00000
 8006948:	40240000 	.word	0x40240000
 800694c:	40140000 	.word	0x40140000
 8006950:	9b02      	ldr	r3, [sp, #8]
 8006952:	e780      	b.n	8006856 <_dtoa_r+0x7de>
 8006954:	2300      	movs	r3, #0
 8006956:	930a      	str	r3, [sp, #40]	@ 0x28
 8006958:	e782      	b.n	8006860 <_dtoa_r+0x7e8>
 800695a:	d099      	beq.n	8006890 <_dtoa_r+0x818>
 800695c:	9a08      	ldr	r2, [sp, #32]
 800695e:	331c      	adds	r3, #28
 8006960:	441a      	add	r2, r3
 8006962:	4498      	add	r8, r3
 8006964:	441e      	add	r6, r3
 8006966:	9208      	str	r2, [sp, #32]
 8006968:	e792      	b.n	8006890 <_dtoa_r+0x818>
 800696a:	4603      	mov	r3, r0
 800696c:	e7f6      	b.n	800695c <_dtoa_r+0x8e4>
 800696e:	9b07      	ldr	r3, [sp, #28]
 8006970:	9704      	str	r7, [sp, #16]
 8006972:	2b00      	cmp	r3, #0
 8006974:	dc20      	bgt.n	80069b8 <_dtoa_r+0x940>
 8006976:	9300      	str	r3, [sp, #0]
 8006978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800697a:	2b02      	cmp	r3, #2
 800697c:	dd1e      	ble.n	80069bc <_dtoa_r+0x944>
 800697e:	9b00      	ldr	r3, [sp, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	f47f aec0 	bne.w	8006706 <_dtoa_r+0x68e>
 8006986:	4621      	mov	r1, r4
 8006988:	2205      	movs	r2, #5
 800698a:	4658      	mov	r0, fp
 800698c:	f000 fa9a 	bl	8006ec4 <__multadd>
 8006990:	4601      	mov	r1, r0
 8006992:	4604      	mov	r4, r0
 8006994:	4648      	mov	r0, r9
 8006996:	f000 fcad 	bl	80072f4 <__mcmp>
 800699a:	2800      	cmp	r0, #0
 800699c:	f77f aeb3 	ble.w	8006706 <_dtoa_r+0x68e>
 80069a0:	4656      	mov	r6, sl
 80069a2:	2331      	movs	r3, #49	@ 0x31
 80069a4:	f806 3b01 	strb.w	r3, [r6], #1
 80069a8:	9b04      	ldr	r3, [sp, #16]
 80069aa:	3301      	adds	r3, #1
 80069ac:	9304      	str	r3, [sp, #16]
 80069ae:	e6ae      	b.n	800670e <_dtoa_r+0x696>
 80069b0:	9c07      	ldr	r4, [sp, #28]
 80069b2:	9704      	str	r7, [sp, #16]
 80069b4:	4625      	mov	r5, r4
 80069b6:	e7f3      	b.n	80069a0 <_dtoa_r+0x928>
 80069b8:	9b07      	ldr	r3, [sp, #28]
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f000 8104 	beq.w	8006bcc <_dtoa_r+0xb54>
 80069c4:	2e00      	cmp	r6, #0
 80069c6:	dd05      	ble.n	80069d4 <_dtoa_r+0x95c>
 80069c8:	4629      	mov	r1, r5
 80069ca:	4632      	mov	r2, r6
 80069cc:	4658      	mov	r0, fp
 80069ce:	f000 fc25 	bl	800721c <__lshift>
 80069d2:	4605      	mov	r5, r0
 80069d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d05a      	beq.n	8006a90 <_dtoa_r+0xa18>
 80069da:	6869      	ldr	r1, [r5, #4]
 80069dc:	4658      	mov	r0, fp
 80069de:	f000 fa0f 	bl	8006e00 <_Balloc>
 80069e2:	4606      	mov	r6, r0
 80069e4:	b928      	cbnz	r0, 80069f2 <_dtoa_r+0x97a>
 80069e6:	4b84      	ldr	r3, [pc, #528]	@ (8006bf8 <_dtoa_r+0xb80>)
 80069e8:	4602      	mov	r2, r0
 80069ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80069ee:	f7ff bb5a 	b.w	80060a6 <_dtoa_r+0x2e>
 80069f2:	692a      	ldr	r2, [r5, #16]
 80069f4:	3202      	adds	r2, #2
 80069f6:	0092      	lsls	r2, r2, #2
 80069f8:	f105 010c 	add.w	r1, r5, #12
 80069fc:	300c      	adds	r0, #12
 80069fe:	f7ff faa4 	bl	8005f4a <memcpy>
 8006a02:	2201      	movs	r2, #1
 8006a04:	4631      	mov	r1, r6
 8006a06:	4658      	mov	r0, fp
 8006a08:	f000 fc08 	bl	800721c <__lshift>
 8006a0c:	f10a 0301 	add.w	r3, sl, #1
 8006a10:	9307      	str	r3, [sp, #28]
 8006a12:	9b00      	ldr	r3, [sp, #0]
 8006a14:	4453      	add	r3, sl
 8006a16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a18:	9b02      	ldr	r3, [sp, #8]
 8006a1a:	f003 0301 	and.w	r3, r3, #1
 8006a1e:	462f      	mov	r7, r5
 8006a20:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a22:	4605      	mov	r5, r0
 8006a24:	9b07      	ldr	r3, [sp, #28]
 8006a26:	4621      	mov	r1, r4
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	4648      	mov	r0, r9
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	f7ff fa9a 	bl	8005f66 <quorem>
 8006a32:	4639      	mov	r1, r7
 8006a34:	9002      	str	r0, [sp, #8]
 8006a36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006a3a:	4648      	mov	r0, r9
 8006a3c:	f000 fc5a 	bl	80072f4 <__mcmp>
 8006a40:	462a      	mov	r2, r5
 8006a42:	9008      	str	r0, [sp, #32]
 8006a44:	4621      	mov	r1, r4
 8006a46:	4658      	mov	r0, fp
 8006a48:	f000 fc70 	bl	800732c <__mdiff>
 8006a4c:	68c2      	ldr	r2, [r0, #12]
 8006a4e:	4606      	mov	r6, r0
 8006a50:	bb02      	cbnz	r2, 8006a94 <_dtoa_r+0xa1c>
 8006a52:	4601      	mov	r1, r0
 8006a54:	4648      	mov	r0, r9
 8006a56:	f000 fc4d 	bl	80072f4 <__mcmp>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	4631      	mov	r1, r6
 8006a5e:	4658      	mov	r0, fp
 8006a60:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a62:	f000 fa0d 	bl	8006e80 <_Bfree>
 8006a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a6a:	9e07      	ldr	r6, [sp, #28]
 8006a6c:	ea43 0102 	orr.w	r1, r3, r2
 8006a70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a72:	4319      	orrs	r1, r3
 8006a74:	d110      	bne.n	8006a98 <_dtoa_r+0xa20>
 8006a76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a7a:	d029      	beq.n	8006ad0 <_dtoa_r+0xa58>
 8006a7c:	9b08      	ldr	r3, [sp, #32]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	dd02      	ble.n	8006a88 <_dtoa_r+0xa10>
 8006a82:	9b02      	ldr	r3, [sp, #8]
 8006a84:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006a88:	9b00      	ldr	r3, [sp, #0]
 8006a8a:	f883 8000 	strb.w	r8, [r3]
 8006a8e:	e63f      	b.n	8006710 <_dtoa_r+0x698>
 8006a90:	4628      	mov	r0, r5
 8006a92:	e7bb      	b.n	8006a0c <_dtoa_r+0x994>
 8006a94:	2201      	movs	r2, #1
 8006a96:	e7e1      	b.n	8006a5c <_dtoa_r+0x9e4>
 8006a98:	9b08      	ldr	r3, [sp, #32]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	db04      	blt.n	8006aa8 <_dtoa_r+0xa30>
 8006a9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006aa0:	430b      	orrs	r3, r1
 8006aa2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006aa4:	430b      	orrs	r3, r1
 8006aa6:	d120      	bne.n	8006aea <_dtoa_r+0xa72>
 8006aa8:	2a00      	cmp	r2, #0
 8006aaa:	dded      	ble.n	8006a88 <_dtoa_r+0xa10>
 8006aac:	4649      	mov	r1, r9
 8006aae:	2201      	movs	r2, #1
 8006ab0:	4658      	mov	r0, fp
 8006ab2:	f000 fbb3 	bl	800721c <__lshift>
 8006ab6:	4621      	mov	r1, r4
 8006ab8:	4681      	mov	r9, r0
 8006aba:	f000 fc1b 	bl	80072f4 <__mcmp>
 8006abe:	2800      	cmp	r0, #0
 8006ac0:	dc03      	bgt.n	8006aca <_dtoa_r+0xa52>
 8006ac2:	d1e1      	bne.n	8006a88 <_dtoa_r+0xa10>
 8006ac4:	f018 0f01 	tst.w	r8, #1
 8006ac8:	d0de      	beq.n	8006a88 <_dtoa_r+0xa10>
 8006aca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ace:	d1d8      	bne.n	8006a82 <_dtoa_r+0xa0a>
 8006ad0:	9a00      	ldr	r2, [sp, #0]
 8006ad2:	2339      	movs	r3, #57	@ 0x39
 8006ad4:	7013      	strb	r3, [r2, #0]
 8006ad6:	4633      	mov	r3, r6
 8006ad8:	461e      	mov	r6, r3
 8006ada:	3b01      	subs	r3, #1
 8006adc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ae0:	2a39      	cmp	r2, #57	@ 0x39
 8006ae2:	d052      	beq.n	8006b8a <_dtoa_r+0xb12>
 8006ae4:	3201      	adds	r2, #1
 8006ae6:	701a      	strb	r2, [r3, #0]
 8006ae8:	e612      	b.n	8006710 <_dtoa_r+0x698>
 8006aea:	2a00      	cmp	r2, #0
 8006aec:	dd07      	ble.n	8006afe <_dtoa_r+0xa86>
 8006aee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006af2:	d0ed      	beq.n	8006ad0 <_dtoa_r+0xa58>
 8006af4:	9a00      	ldr	r2, [sp, #0]
 8006af6:	f108 0301 	add.w	r3, r8, #1
 8006afa:	7013      	strb	r3, [r2, #0]
 8006afc:	e608      	b.n	8006710 <_dtoa_r+0x698>
 8006afe:	9b07      	ldr	r3, [sp, #28]
 8006b00:	9a07      	ldr	r2, [sp, #28]
 8006b02:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006b06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d028      	beq.n	8006b5e <_dtoa_r+0xae6>
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	2300      	movs	r3, #0
 8006b10:	220a      	movs	r2, #10
 8006b12:	4658      	mov	r0, fp
 8006b14:	f000 f9d6 	bl	8006ec4 <__multadd>
 8006b18:	42af      	cmp	r7, r5
 8006b1a:	4681      	mov	r9, r0
 8006b1c:	f04f 0300 	mov.w	r3, #0
 8006b20:	f04f 020a 	mov.w	r2, #10
 8006b24:	4639      	mov	r1, r7
 8006b26:	4658      	mov	r0, fp
 8006b28:	d107      	bne.n	8006b3a <_dtoa_r+0xac2>
 8006b2a:	f000 f9cb 	bl	8006ec4 <__multadd>
 8006b2e:	4607      	mov	r7, r0
 8006b30:	4605      	mov	r5, r0
 8006b32:	9b07      	ldr	r3, [sp, #28]
 8006b34:	3301      	adds	r3, #1
 8006b36:	9307      	str	r3, [sp, #28]
 8006b38:	e774      	b.n	8006a24 <_dtoa_r+0x9ac>
 8006b3a:	f000 f9c3 	bl	8006ec4 <__multadd>
 8006b3e:	4629      	mov	r1, r5
 8006b40:	4607      	mov	r7, r0
 8006b42:	2300      	movs	r3, #0
 8006b44:	220a      	movs	r2, #10
 8006b46:	4658      	mov	r0, fp
 8006b48:	f000 f9bc 	bl	8006ec4 <__multadd>
 8006b4c:	4605      	mov	r5, r0
 8006b4e:	e7f0      	b.n	8006b32 <_dtoa_r+0xaba>
 8006b50:	9b00      	ldr	r3, [sp, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	bfcc      	ite	gt
 8006b56:	461e      	movgt	r6, r3
 8006b58:	2601      	movle	r6, #1
 8006b5a:	4456      	add	r6, sl
 8006b5c:	2700      	movs	r7, #0
 8006b5e:	4649      	mov	r1, r9
 8006b60:	2201      	movs	r2, #1
 8006b62:	4658      	mov	r0, fp
 8006b64:	f000 fb5a 	bl	800721c <__lshift>
 8006b68:	4621      	mov	r1, r4
 8006b6a:	4681      	mov	r9, r0
 8006b6c:	f000 fbc2 	bl	80072f4 <__mcmp>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	dcb0      	bgt.n	8006ad6 <_dtoa_r+0xa5e>
 8006b74:	d102      	bne.n	8006b7c <_dtoa_r+0xb04>
 8006b76:	f018 0f01 	tst.w	r8, #1
 8006b7a:	d1ac      	bne.n	8006ad6 <_dtoa_r+0xa5e>
 8006b7c:	4633      	mov	r3, r6
 8006b7e:	461e      	mov	r6, r3
 8006b80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b84:	2a30      	cmp	r2, #48	@ 0x30
 8006b86:	d0fa      	beq.n	8006b7e <_dtoa_r+0xb06>
 8006b88:	e5c2      	b.n	8006710 <_dtoa_r+0x698>
 8006b8a:	459a      	cmp	sl, r3
 8006b8c:	d1a4      	bne.n	8006ad8 <_dtoa_r+0xa60>
 8006b8e:	9b04      	ldr	r3, [sp, #16]
 8006b90:	3301      	adds	r3, #1
 8006b92:	9304      	str	r3, [sp, #16]
 8006b94:	2331      	movs	r3, #49	@ 0x31
 8006b96:	f88a 3000 	strb.w	r3, [sl]
 8006b9a:	e5b9      	b.n	8006710 <_dtoa_r+0x698>
 8006b9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b9e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006bfc <_dtoa_r+0xb84>
 8006ba2:	b11b      	cbz	r3, 8006bac <_dtoa_r+0xb34>
 8006ba4:	f10a 0308 	add.w	r3, sl, #8
 8006ba8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006baa:	6013      	str	r3, [r2, #0]
 8006bac:	4650      	mov	r0, sl
 8006bae:	b019      	add	sp, #100	@ 0x64
 8006bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	f77f ae37 	ble.w	800682a <_dtoa_r+0x7b2>
 8006bbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bc0:	2001      	movs	r0, #1
 8006bc2:	e655      	b.n	8006870 <_dtoa_r+0x7f8>
 8006bc4:	9b00      	ldr	r3, [sp, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f77f aed6 	ble.w	8006978 <_dtoa_r+0x900>
 8006bcc:	4656      	mov	r6, sl
 8006bce:	4621      	mov	r1, r4
 8006bd0:	4648      	mov	r0, r9
 8006bd2:	f7ff f9c8 	bl	8005f66 <quorem>
 8006bd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006bda:	f806 8b01 	strb.w	r8, [r6], #1
 8006bde:	9b00      	ldr	r3, [sp, #0]
 8006be0:	eba6 020a 	sub.w	r2, r6, sl
 8006be4:	4293      	cmp	r3, r2
 8006be6:	ddb3      	ble.n	8006b50 <_dtoa_r+0xad8>
 8006be8:	4649      	mov	r1, r9
 8006bea:	2300      	movs	r3, #0
 8006bec:	220a      	movs	r2, #10
 8006bee:	4658      	mov	r0, fp
 8006bf0:	f000 f968 	bl	8006ec4 <__multadd>
 8006bf4:	4681      	mov	r9, r0
 8006bf6:	e7ea      	b.n	8006bce <_dtoa_r+0xb56>
 8006bf8:	08007db4 	.word	0x08007db4
 8006bfc:	08007d38 	.word	0x08007d38

08006c00 <_free_r>:
 8006c00:	b538      	push	{r3, r4, r5, lr}
 8006c02:	4605      	mov	r5, r0
 8006c04:	2900      	cmp	r1, #0
 8006c06:	d041      	beq.n	8006c8c <_free_r+0x8c>
 8006c08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c0c:	1f0c      	subs	r4, r1, #4
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	bfb8      	it	lt
 8006c12:	18e4      	addlt	r4, r4, r3
 8006c14:	f000 f8e8 	bl	8006de8 <__malloc_lock>
 8006c18:	4a1d      	ldr	r2, [pc, #116]	@ (8006c90 <_free_r+0x90>)
 8006c1a:	6813      	ldr	r3, [r2, #0]
 8006c1c:	b933      	cbnz	r3, 8006c2c <_free_r+0x2c>
 8006c1e:	6063      	str	r3, [r4, #4]
 8006c20:	6014      	str	r4, [r2, #0]
 8006c22:	4628      	mov	r0, r5
 8006c24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c28:	f000 b8e4 	b.w	8006df4 <__malloc_unlock>
 8006c2c:	42a3      	cmp	r3, r4
 8006c2e:	d908      	bls.n	8006c42 <_free_r+0x42>
 8006c30:	6820      	ldr	r0, [r4, #0]
 8006c32:	1821      	adds	r1, r4, r0
 8006c34:	428b      	cmp	r3, r1
 8006c36:	bf01      	itttt	eq
 8006c38:	6819      	ldreq	r1, [r3, #0]
 8006c3a:	685b      	ldreq	r3, [r3, #4]
 8006c3c:	1809      	addeq	r1, r1, r0
 8006c3e:	6021      	streq	r1, [r4, #0]
 8006c40:	e7ed      	b.n	8006c1e <_free_r+0x1e>
 8006c42:	461a      	mov	r2, r3
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	b10b      	cbz	r3, 8006c4c <_free_r+0x4c>
 8006c48:	42a3      	cmp	r3, r4
 8006c4a:	d9fa      	bls.n	8006c42 <_free_r+0x42>
 8006c4c:	6811      	ldr	r1, [r2, #0]
 8006c4e:	1850      	adds	r0, r2, r1
 8006c50:	42a0      	cmp	r0, r4
 8006c52:	d10b      	bne.n	8006c6c <_free_r+0x6c>
 8006c54:	6820      	ldr	r0, [r4, #0]
 8006c56:	4401      	add	r1, r0
 8006c58:	1850      	adds	r0, r2, r1
 8006c5a:	4283      	cmp	r3, r0
 8006c5c:	6011      	str	r1, [r2, #0]
 8006c5e:	d1e0      	bne.n	8006c22 <_free_r+0x22>
 8006c60:	6818      	ldr	r0, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	6053      	str	r3, [r2, #4]
 8006c66:	4408      	add	r0, r1
 8006c68:	6010      	str	r0, [r2, #0]
 8006c6a:	e7da      	b.n	8006c22 <_free_r+0x22>
 8006c6c:	d902      	bls.n	8006c74 <_free_r+0x74>
 8006c6e:	230c      	movs	r3, #12
 8006c70:	602b      	str	r3, [r5, #0]
 8006c72:	e7d6      	b.n	8006c22 <_free_r+0x22>
 8006c74:	6820      	ldr	r0, [r4, #0]
 8006c76:	1821      	adds	r1, r4, r0
 8006c78:	428b      	cmp	r3, r1
 8006c7a:	bf04      	itt	eq
 8006c7c:	6819      	ldreq	r1, [r3, #0]
 8006c7e:	685b      	ldreq	r3, [r3, #4]
 8006c80:	6063      	str	r3, [r4, #4]
 8006c82:	bf04      	itt	eq
 8006c84:	1809      	addeq	r1, r1, r0
 8006c86:	6021      	streq	r1, [r4, #0]
 8006c88:	6054      	str	r4, [r2, #4]
 8006c8a:	e7ca      	b.n	8006c22 <_free_r+0x22>
 8006c8c:	bd38      	pop	{r3, r4, r5, pc}
 8006c8e:	bf00      	nop
 8006c90:	2000098c 	.word	0x2000098c

08006c94 <malloc>:
 8006c94:	4b02      	ldr	r3, [pc, #8]	@ (8006ca0 <malloc+0xc>)
 8006c96:	4601      	mov	r1, r0
 8006c98:	6818      	ldr	r0, [r3, #0]
 8006c9a:	f000 b825 	b.w	8006ce8 <_malloc_r>
 8006c9e:	bf00      	nop
 8006ca0:	2000001c 	.word	0x2000001c

08006ca4 <sbrk_aligned>:
 8006ca4:	b570      	push	{r4, r5, r6, lr}
 8006ca6:	4e0f      	ldr	r6, [pc, #60]	@ (8006ce4 <sbrk_aligned+0x40>)
 8006ca8:	460c      	mov	r4, r1
 8006caa:	6831      	ldr	r1, [r6, #0]
 8006cac:	4605      	mov	r5, r0
 8006cae:	b911      	cbnz	r1, 8006cb6 <sbrk_aligned+0x12>
 8006cb0:	f000 fcd4 	bl	800765c <_sbrk_r>
 8006cb4:	6030      	str	r0, [r6, #0]
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	4628      	mov	r0, r5
 8006cba:	f000 fccf 	bl	800765c <_sbrk_r>
 8006cbe:	1c43      	adds	r3, r0, #1
 8006cc0:	d103      	bne.n	8006cca <sbrk_aligned+0x26>
 8006cc2:	f04f 34ff 	mov.w	r4, #4294967295
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	bd70      	pop	{r4, r5, r6, pc}
 8006cca:	1cc4      	adds	r4, r0, #3
 8006ccc:	f024 0403 	bic.w	r4, r4, #3
 8006cd0:	42a0      	cmp	r0, r4
 8006cd2:	d0f8      	beq.n	8006cc6 <sbrk_aligned+0x22>
 8006cd4:	1a21      	subs	r1, r4, r0
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	f000 fcc0 	bl	800765c <_sbrk_r>
 8006cdc:	3001      	adds	r0, #1
 8006cde:	d1f2      	bne.n	8006cc6 <sbrk_aligned+0x22>
 8006ce0:	e7ef      	b.n	8006cc2 <sbrk_aligned+0x1e>
 8006ce2:	bf00      	nop
 8006ce4:	20000988 	.word	0x20000988

08006ce8 <_malloc_r>:
 8006ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cec:	1ccd      	adds	r5, r1, #3
 8006cee:	f025 0503 	bic.w	r5, r5, #3
 8006cf2:	3508      	adds	r5, #8
 8006cf4:	2d0c      	cmp	r5, #12
 8006cf6:	bf38      	it	cc
 8006cf8:	250c      	movcc	r5, #12
 8006cfa:	2d00      	cmp	r5, #0
 8006cfc:	4606      	mov	r6, r0
 8006cfe:	db01      	blt.n	8006d04 <_malloc_r+0x1c>
 8006d00:	42a9      	cmp	r1, r5
 8006d02:	d904      	bls.n	8006d0e <_malloc_r+0x26>
 8006d04:	230c      	movs	r3, #12
 8006d06:	6033      	str	r3, [r6, #0]
 8006d08:	2000      	movs	r0, #0
 8006d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006de4 <_malloc_r+0xfc>
 8006d12:	f000 f869 	bl	8006de8 <__malloc_lock>
 8006d16:	f8d8 3000 	ldr.w	r3, [r8]
 8006d1a:	461c      	mov	r4, r3
 8006d1c:	bb44      	cbnz	r4, 8006d70 <_malloc_r+0x88>
 8006d1e:	4629      	mov	r1, r5
 8006d20:	4630      	mov	r0, r6
 8006d22:	f7ff ffbf 	bl	8006ca4 <sbrk_aligned>
 8006d26:	1c43      	adds	r3, r0, #1
 8006d28:	4604      	mov	r4, r0
 8006d2a:	d158      	bne.n	8006dde <_malloc_r+0xf6>
 8006d2c:	f8d8 4000 	ldr.w	r4, [r8]
 8006d30:	4627      	mov	r7, r4
 8006d32:	2f00      	cmp	r7, #0
 8006d34:	d143      	bne.n	8006dbe <_malloc_r+0xd6>
 8006d36:	2c00      	cmp	r4, #0
 8006d38:	d04b      	beq.n	8006dd2 <_malloc_r+0xea>
 8006d3a:	6823      	ldr	r3, [r4, #0]
 8006d3c:	4639      	mov	r1, r7
 8006d3e:	4630      	mov	r0, r6
 8006d40:	eb04 0903 	add.w	r9, r4, r3
 8006d44:	f000 fc8a 	bl	800765c <_sbrk_r>
 8006d48:	4581      	cmp	r9, r0
 8006d4a:	d142      	bne.n	8006dd2 <_malloc_r+0xea>
 8006d4c:	6821      	ldr	r1, [r4, #0]
 8006d4e:	1a6d      	subs	r5, r5, r1
 8006d50:	4629      	mov	r1, r5
 8006d52:	4630      	mov	r0, r6
 8006d54:	f7ff ffa6 	bl	8006ca4 <sbrk_aligned>
 8006d58:	3001      	adds	r0, #1
 8006d5a:	d03a      	beq.n	8006dd2 <_malloc_r+0xea>
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	442b      	add	r3, r5
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	f8d8 3000 	ldr.w	r3, [r8]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	bb62      	cbnz	r2, 8006dc4 <_malloc_r+0xdc>
 8006d6a:	f8c8 7000 	str.w	r7, [r8]
 8006d6e:	e00f      	b.n	8006d90 <_malloc_r+0xa8>
 8006d70:	6822      	ldr	r2, [r4, #0]
 8006d72:	1b52      	subs	r2, r2, r5
 8006d74:	d420      	bmi.n	8006db8 <_malloc_r+0xd0>
 8006d76:	2a0b      	cmp	r2, #11
 8006d78:	d917      	bls.n	8006daa <_malloc_r+0xc2>
 8006d7a:	1961      	adds	r1, r4, r5
 8006d7c:	42a3      	cmp	r3, r4
 8006d7e:	6025      	str	r5, [r4, #0]
 8006d80:	bf18      	it	ne
 8006d82:	6059      	strne	r1, [r3, #4]
 8006d84:	6863      	ldr	r3, [r4, #4]
 8006d86:	bf08      	it	eq
 8006d88:	f8c8 1000 	streq.w	r1, [r8]
 8006d8c:	5162      	str	r2, [r4, r5]
 8006d8e:	604b      	str	r3, [r1, #4]
 8006d90:	4630      	mov	r0, r6
 8006d92:	f000 f82f 	bl	8006df4 <__malloc_unlock>
 8006d96:	f104 000b 	add.w	r0, r4, #11
 8006d9a:	1d23      	adds	r3, r4, #4
 8006d9c:	f020 0007 	bic.w	r0, r0, #7
 8006da0:	1ac2      	subs	r2, r0, r3
 8006da2:	bf1c      	itt	ne
 8006da4:	1a1b      	subne	r3, r3, r0
 8006da6:	50a3      	strne	r3, [r4, r2]
 8006da8:	e7af      	b.n	8006d0a <_malloc_r+0x22>
 8006daa:	6862      	ldr	r2, [r4, #4]
 8006dac:	42a3      	cmp	r3, r4
 8006dae:	bf0c      	ite	eq
 8006db0:	f8c8 2000 	streq.w	r2, [r8]
 8006db4:	605a      	strne	r2, [r3, #4]
 8006db6:	e7eb      	b.n	8006d90 <_malloc_r+0xa8>
 8006db8:	4623      	mov	r3, r4
 8006dba:	6864      	ldr	r4, [r4, #4]
 8006dbc:	e7ae      	b.n	8006d1c <_malloc_r+0x34>
 8006dbe:	463c      	mov	r4, r7
 8006dc0:	687f      	ldr	r7, [r7, #4]
 8006dc2:	e7b6      	b.n	8006d32 <_malloc_r+0x4a>
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	42a3      	cmp	r3, r4
 8006dca:	d1fb      	bne.n	8006dc4 <_malloc_r+0xdc>
 8006dcc:	2300      	movs	r3, #0
 8006dce:	6053      	str	r3, [r2, #4]
 8006dd0:	e7de      	b.n	8006d90 <_malloc_r+0xa8>
 8006dd2:	230c      	movs	r3, #12
 8006dd4:	6033      	str	r3, [r6, #0]
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f000 f80c 	bl	8006df4 <__malloc_unlock>
 8006ddc:	e794      	b.n	8006d08 <_malloc_r+0x20>
 8006dde:	6005      	str	r5, [r0, #0]
 8006de0:	e7d6      	b.n	8006d90 <_malloc_r+0xa8>
 8006de2:	bf00      	nop
 8006de4:	2000098c 	.word	0x2000098c

08006de8 <__malloc_lock>:
 8006de8:	4801      	ldr	r0, [pc, #4]	@ (8006df0 <__malloc_lock+0x8>)
 8006dea:	f7ff b8ac 	b.w	8005f46 <__retarget_lock_acquire_recursive>
 8006dee:	bf00      	nop
 8006df0:	20000984 	.word	0x20000984

08006df4 <__malloc_unlock>:
 8006df4:	4801      	ldr	r0, [pc, #4]	@ (8006dfc <__malloc_unlock+0x8>)
 8006df6:	f7ff b8a7 	b.w	8005f48 <__retarget_lock_release_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	20000984 	.word	0x20000984

08006e00 <_Balloc>:
 8006e00:	b570      	push	{r4, r5, r6, lr}
 8006e02:	69c6      	ldr	r6, [r0, #28]
 8006e04:	4604      	mov	r4, r0
 8006e06:	460d      	mov	r5, r1
 8006e08:	b976      	cbnz	r6, 8006e28 <_Balloc+0x28>
 8006e0a:	2010      	movs	r0, #16
 8006e0c:	f7ff ff42 	bl	8006c94 <malloc>
 8006e10:	4602      	mov	r2, r0
 8006e12:	61e0      	str	r0, [r4, #28]
 8006e14:	b920      	cbnz	r0, 8006e20 <_Balloc+0x20>
 8006e16:	4b18      	ldr	r3, [pc, #96]	@ (8006e78 <_Balloc+0x78>)
 8006e18:	4818      	ldr	r0, [pc, #96]	@ (8006e7c <_Balloc+0x7c>)
 8006e1a:	216b      	movs	r1, #107	@ 0x6b
 8006e1c:	f000 fc2e 	bl	800767c <__assert_func>
 8006e20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e24:	6006      	str	r6, [r0, #0]
 8006e26:	60c6      	str	r6, [r0, #12]
 8006e28:	69e6      	ldr	r6, [r4, #28]
 8006e2a:	68f3      	ldr	r3, [r6, #12]
 8006e2c:	b183      	cbz	r3, 8006e50 <_Balloc+0x50>
 8006e2e:	69e3      	ldr	r3, [r4, #28]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e36:	b9b8      	cbnz	r0, 8006e68 <_Balloc+0x68>
 8006e38:	2101      	movs	r1, #1
 8006e3a:	fa01 f605 	lsl.w	r6, r1, r5
 8006e3e:	1d72      	adds	r2, r6, #5
 8006e40:	0092      	lsls	r2, r2, #2
 8006e42:	4620      	mov	r0, r4
 8006e44:	f000 fc38 	bl	80076b8 <_calloc_r>
 8006e48:	b160      	cbz	r0, 8006e64 <_Balloc+0x64>
 8006e4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e4e:	e00e      	b.n	8006e6e <_Balloc+0x6e>
 8006e50:	2221      	movs	r2, #33	@ 0x21
 8006e52:	2104      	movs	r1, #4
 8006e54:	4620      	mov	r0, r4
 8006e56:	f000 fc2f 	bl	80076b8 <_calloc_r>
 8006e5a:	69e3      	ldr	r3, [r4, #28]
 8006e5c:	60f0      	str	r0, [r6, #12]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1e4      	bne.n	8006e2e <_Balloc+0x2e>
 8006e64:	2000      	movs	r0, #0
 8006e66:	bd70      	pop	{r4, r5, r6, pc}
 8006e68:	6802      	ldr	r2, [r0, #0]
 8006e6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e74:	e7f7      	b.n	8006e66 <_Balloc+0x66>
 8006e76:	bf00      	nop
 8006e78:	08007d45 	.word	0x08007d45
 8006e7c:	08007dc5 	.word	0x08007dc5

08006e80 <_Bfree>:
 8006e80:	b570      	push	{r4, r5, r6, lr}
 8006e82:	69c6      	ldr	r6, [r0, #28]
 8006e84:	4605      	mov	r5, r0
 8006e86:	460c      	mov	r4, r1
 8006e88:	b976      	cbnz	r6, 8006ea8 <_Bfree+0x28>
 8006e8a:	2010      	movs	r0, #16
 8006e8c:	f7ff ff02 	bl	8006c94 <malloc>
 8006e90:	4602      	mov	r2, r0
 8006e92:	61e8      	str	r0, [r5, #28]
 8006e94:	b920      	cbnz	r0, 8006ea0 <_Bfree+0x20>
 8006e96:	4b09      	ldr	r3, [pc, #36]	@ (8006ebc <_Bfree+0x3c>)
 8006e98:	4809      	ldr	r0, [pc, #36]	@ (8006ec0 <_Bfree+0x40>)
 8006e9a:	218f      	movs	r1, #143	@ 0x8f
 8006e9c:	f000 fbee 	bl	800767c <__assert_func>
 8006ea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ea4:	6006      	str	r6, [r0, #0]
 8006ea6:	60c6      	str	r6, [r0, #12]
 8006ea8:	b13c      	cbz	r4, 8006eba <_Bfree+0x3a>
 8006eaa:	69eb      	ldr	r3, [r5, #28]
 8006eac:	6862      	ldr	r2, [r4, #4]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006eb4:	6021      	str	r1, [r4, #0]
 8006eb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006eba:	bd70      	pop	{r4, r5, r6, pc}
 8006ebc:	08007d45 	.word	0x08007d45
 8006ec0:	08007dc5 	.word	0x08007dc5

08006ec4 <__multadd>:
 8006ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ec8:	690d      	ldr	r5, [r1, #16]
 8006eca:	4607      	mov	r7, r0
 8006ecc:	460c      	mov	r4, r1
 8006ece:	461e      	mov	r6, r3
 8006ed0:	f101 0c14 	add.w	ip, r1, #20
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	f8dc 3000 	ldr.w	r3, [ip]
 8006eda:	b299      	uxth	r1, r3
 8006edc:	fb02 6101 	mla	r1, r2, r1, r6
 8006ee0:	0c1e      	lsrs	r6, r3, #16
 8006ee2:	0c0b      	lsrs	r3, r1, #16
 8006ee4:	fb02 3306 	mla	r3, r2, r6, r3
 8006ee8:	b289      	uxth	r1, r1
 8006eea:	3001      	adds	r0, #1
 8006eec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ef0:	4285      	cmp	r5, r0
 8006ef2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ef6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006efa:	dcec      	bgt.n	8006ed6 <__multadd+0x12>
 8006efc:	b30e      	cbz	r6, 8006f42 <__multadd+0x7e>
 8006efe:	68a3      	ldr	r3, [r4, #8]
 8006f00:	42ab      	cmp	r3, r5
 8006f02:	dc19      	bgt.n	8006f38 <__multadd+0x74>
 8006f04:	6861      	ldr	r1, [r4, #4]
 8006f06:	4638      	mov	r0, r7
 8006f08:	3101      	adds	r1, #1
 8006f0a:	f7ff ff79 	bl	8006e00 <_Balloc>
 8006f0e:	4680      	mov	r8, r0
 8006f10:	b928      	cbnz	r0, 8006f1e <__multadd+0x5a>
 8006f12:	4602      	mov	r2, r0
 8006f14:	4b0c      	ldr	r3, [pc, #48]	@ (8006f48 <__multadd+0x84>)
 8006f16:	480d      	ldr	r0, [pc, #52]	@ (8006f4c <__multadd+0x88>)
 8006f18:	21ba      	movs	r1, #186	@ 0xba
 8006f1a:	f000 fbaf 	bl	800767c <__assert_func>
 8006f1e:	6922      	ldr	r2, [r4, #16]
 8006f20:	3202      	adds	r2, #2
 8006f22:	f104 010c 	add.w	r1, r4, #12
 8006f26:	0092      	lsls	r2, r2, #2
 8006f28:	300c      	adds	r0, #12
 8006f2a:	f7ff f80e 	bl	8005f4a <memcpy>
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4638      	mov	r0, r7
 8006f32:	f7ff ffa5 	bl	8006e80 <_Bfree>
 8006f36:	4644      	mov	r4, r8
 8006f38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f3c:	3501      	adds	r5, #1
 8006f3e:	615e      	str	r6, [r3, #20]
 8006f40:	6125      	str	r5, [r4, #16]
 8006f42:	4620      	mov	r0, r4
 8006f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f48:	08007db4 	.word	0x08007db4
 8006f4c:	08007dc5 	.word	0x08007dc5

08006f50 <__hi0bits>:
 8006f50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f54:	4603      	mov	r3, r0
 8006f56:	bf36      	itet	cc
 8006f58:	0403      	lslcc	r3, r0, #16
 8006f5a:	2000      	movcs	r0, #0
 8006f5c:	2010      	movcc	r0, #16
 8006f5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f62:	bf3c      	itt	cc
 8006f64:	021b      	lslcc	r3, r3, #8
 8006f66:	3008      	addcc	r0, #8
 8006f68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f6c:	bf3c      	itt	cc
 8006f6e:	011b      	lslcc	r3, r3, #4
 8006f70:	3004      	addcc	r0, #4
 8006f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f76:	bf3c      	itt	cc
 8006f78:	009b      	lslcc	r3, r3, #2
 8006f7a:	3002      	addcc	r0, #2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	db05      	blt.n	8006f8c <__hi0bits+0x3c>
 8006f80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f84:	f100 0001 	add.w	r0, r0, #1
 8006f88:	bf08      	it	eq
 8006f8a:	2020      	moveq	r0, #32
 8006f8c:	4770      	bx	lr

08006f8e <__lo0bits>:
 8006f8e:	6803      	ldr	r3, [r0, #0]
 8006f90:	4602      	mov	r2, r0
 8006f92:	f013 0007 	ands.w	r0, r3, #7
 8006f96:	d00b      	beq.n	8006fb0 <__lo0bits+0x22>
 8006f98:	07d9      	lsls	r1, r3, #31
 8006f9a:	d421      	bmi.n	8006fe0 <__lo0bits+0x52>
 8006f9c:	0798      	lsls	r0, r3, #30
 8006f9e:	bf49      	itett	mi
 8006fa0:	085b      	lsrmi	r3, r3, #1
 8006fa2:	089b      	lsrpl	r3, r3, #2
 8006fa4:	2001      	movmi	r0, #1
 8006fa6:	6013      	strmi	r3, [r2, #0]
 8006fa8:	bf5c      	itt	pl
 8006faa:	6013      	strpl	r3, [r2, #0]
 8006fac:	2002      	movpl	r0, #2
 8006fae:	4770      	bx	lr
 8006fb0:	b299      	uxth	r1, r3
 8006fb2:	b909      	cbnz	r1, 8006fb8 <__lo0bits+0x2a>
 8006fb4:	0c1b      	lsrs	r3, r3, #16
 8006fb6:	2010      	movs	r0, #16
 8006fb8:	b2d9      	uxtb	r1, r3
 8006fba:	b909      	cbnz	r1, 8006fc0 <__lo0bits+0x32>
 8006fbc:	3008      	adds	r0, #8
 8006fbe:	0a1b      	lsrs	r3, r3, #8
 8006fc0:	0719      	lsls	r1, r3, #28
 8006fc2:	bf04      	itt	eq
 8006fc4:	091b      	lsreq	r3, r3, #4
 8006fc6:	3004      	addeq	r0, #4
 8006fc8:	0799      	lsls	r1, r3, #30
 8006fca:	bf04      	itt	eq
 8006fcc:	089b      	lsreq	r3, r3, #2
 8006fce:	3002      	addeq	r0, #2
 8006fd0:	07d9      	lsls	r1, r3, #31
 8006fd2:	d403      	bmi.n	8006fdc <__lo0bits+0x4e>
 8006fd4:	085b      	lsrs	r3, r3, #1
 8006fd6:	f100 0001 	add.w	r0, r0, #1
 8006fda:	d003      	beq.n	8006fe4 <__lo0bits+0x56>
 8006fdc:	6013      	str	r3, [r2, #0]
 8006fde:	4770      	bx	lr
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	4770      	bx	lr
 8006fe4:	2020      	movs	r0, #32
 8006fe6:	4770      	bx	lr

08006fe8 <__i2b>:
 8006fe8:	b510      	push	{r4, lr}
 8006fea:	460c      	mov	r4, r1
 8006fec:	2101      	movs	r1, #1
 8006fee:	f7ff ff07 	bl	8006e00 <_Balloc>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	b928      	cbnz	r0, 8007002 <__i2b+0x1a>
 8006ff6:	4b05      	ldr	r3, [pc, #20]	@ (800700c <__i2b+0x24>)
 8006ff8:	4805      	ldr	r0, [pc, #20]	@ (8007010 <__i2b+0x28>)
 8006ffa:	f240 1145 	movw	r1, #325	@ 0x145
 8006ffe:	f000 fb3d 	bl	800767c <__assert_func>
 8007002:	2301      	movs	r3, #1
 8007004:	6144      	str	r4, [r0, #20]
 8007006:	6103      	str	r3, [r0, #16]
 8007008:	bd10      	pop	{r4, pc}
 800700a:	bf00      	nop
 800700c:	08007db4 	.word	0x08007db4
 8007010:	08007dc5 	.word	0x08007dc5

08007014 <__multiply>:
 8007014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007018:	4614      	mov	r4, r2
 800701a:	690a      	ldr	r2, [r1, #16]
 800701c:	6923      	ldr	r3, [r4, #16]
 800701e:	429a      	cmp	r2, r3
 8007020:	bfa8      	it	ge
 8007022:	4623      	movge	r3, r4
 8007024:	460f      	mov	r7, r1
 8007026:	bfa4      	itt	ge
 8007028:	460c      	movge	r4, r1
 800702a:	461f      	movge	r7, r3
 800702c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007030:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007034:	68a3      	ldr	r3, [r4, #8]
 8007036:	6861      	ldr	r1, [r4, #4]
 8007038:	eb0a 0609 	add.w	r6, sl, r9
 800703c:	42b3      	cmp	r3, r6
 800703e:	b085      	sub	sp, #20
 8007040:	bfb8      	it	lt
 8007042:	3101      	addlt	r1, #1
 8007044:	f7ff fedc 	bl	8006e00 <_Balloc>
 8007048:	b930      	cbnz	r0, 8007058 <__multiply+0x44>
 800704a:	4602      	mov	r2, r0
 800704c:	4b44      	ldr	r3, [pc, #272]	@ (8007160 <__multiply+0x14c>)
 800704e:	4845      	ldr	r0, [pc, #276]	@ (8007164 <__multiply+0x150>)
 8007050:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007054:	f000 fb12 	bl	800767c <__assert_func>
 8007058:	f100 0514 	add.w	r5, r0, #20
 800705c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007060:	462b      	mov	r3, r5
 8007062:	2200      	movs	r2, #0
 8007064:	4543      	cmp	r3, r8
 8007066:	d321      	bcc.n	80070ac <__multiply+0x98>
 8007068:	f107 0114 	add.w	r1, r7, #20
 800706c:	f104 0214 	add.w	r2, r4, #20
 8007070:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007074:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007078:	9302      	str	r3, [sp, #8]
 800707a:	1b13      	subs	r3, r2, r4
 800707c:	3b15      	subs	r3, #21
 800707e:	f023 0303 	bic.w	r3, r3, #3
 8007082:	3304      	adds	r3, #4
 8007084:	f104 0715 	add.w	r7, r4, #21
 8007088:	42ba      	cmp	r2, r7
 800708a:	bf38      	it	cc
 800708c:	2304      	movcc	r3, #4
 800708e:	9301      	str	r3, [sp, #4]
 8007090:	9b02      	ldr	r3, [sp, #8]
 8007092:	9103      	str	r1, [sp, #12]
 8007094:	428b      	cmp	r3, r1
 8007096:	d80c      	bhi.n	80070b2 <__multiply+0x9e>
 8007098:	2e00      	cmp	r6, #0
 800709a:	dd03      	ble.n	80070a4 <__multiply+0x90>
 800709c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d05b      	beq.n	800715c <__multiply+0x148>
 80070a4:	6106      	str	r6, [r0, #16]
 80070a6:	b005      	add	sp, #20
 80070a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ac:	f843 2b04 	str.w	r2, [r3], #4
 80070b0:	e7d8      	b.n	8007064 <__multiply+0x50>
 80070b2:	f8b1 a000 	ldrh.w	sl, [r1]
 80070b6:	f1ba 0f00 	cmp.w	sl, #0
 80070ba:	d024      	beq.n	8007106 <__multiply+0xf2>
 80070bc:	f104 0e14 	add.w	lr, r4, #20
 80070c0:	46a9      	mov	r9, r5
 80070c2:	f04f 0c00 	mov.w	ip, #0
 80070c6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80070ca:	f8d9 3000 	ldr.w	r3, [r9]
 80070ce:	fa1f fb87 	uxth.w	fp, r7
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80070d8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80070dc:	f8d9 7000 	ldr.w	r7, [r9]
 80070e0:	4463      	add	r3, ip
 80070e2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80070e6:	fb0a c70b 	mla	r7, sl, fp, ip
 80070ea:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80070f4:	4572      	cmp	r2, lr
 80070f6:	f849 3b04 	str.w	r3, [r9], #4
 80070fa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80070fe:	d8e2      	bhi.n	80070c6 <__multiply+0xb2>
 8007100:	9b01      	ldr	r3, [sp, #4]
 8007102:	f845 c003 	str.w	ip, [r5, r3]
 8007106:	9b03      	ldr	r3, [sp, #12]
 8007108:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800710c:	3104      	adds	r1, #4
 800710e:	f1b9 0f00 	cmp.w	r9, #0
 8007112:	d021      	beq.n	8007158 <__multiply+0x144>
 8007114:	682b      	ldr	r3, [r5, #0]
 8007116:	f104 0c14 	add.w	ip, r4, #20
 800711a:	46ae      	mov	lr, r5
 800711c:	f04f 0a00 	mov.w	sl, #0
 8007120:	f8bc b000 	ldrh.w	fp, [ip]
 8007124:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007128:	fb09 770b 	mla	r7, r9, fp, r7
 800712c:	4457      	add	r7, sl
 800712e:	b29b      	uxth	r3, r3
 8007130:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007134:	f84e 3b04 	str.w	r3, [lr], #4
 8007138:	f85c 3b04 	ldr.w	r3, [ip], #4
 800713c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007140:	f8be 3000 	ldrh.w	r3, [lr]
 8007144:	fb09 330a 	mla	r3, r9, sl, r3
 8007148:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800714c:	4562      	cmp	r2, ip
 800714e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007152:	d8e5      	bhi.n	8007120 <__multiply+0x10c>
 8007154:	9f01      	ldr	r7, [sp, #4]
 8007156:	51eb      	str	r3, [r5, r7]
 8007158:	3504      	adds	r5, #4
 800715a:	e799      	b.n	8007090 <__multiply+0x7c>
 800715c:	3e01      	subs	r6, #1
 800715e:	e79b      	b.n	8007098 <__multiply+0x84>
 8007160:	08007db4 	.word	0x08007db4
 8007164:	08007dc5 	.word	0x08007dc5

08007168 <__pow5mult>:
 8007168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800716c:	4615      	mov	r5, r2
 800716e:	f012 0203 	ands.w	r2, r2, #3
 8007172:	4607      	mov	r7, r0
 8007174:	460e      	mov	r6, r1
 8007176:	d007      	beq.n	8007188 <__pow5mult+0x20>
 8007178:	4c25      	ldr	r4, [pc, #148]	@ (8007210 <__pow5mult+0xa8>)
 800717a:	3a01      	subs	r2, #1
 800717c:	2300      	movs	r3, #0
 800717e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007182:	f7ff fe9f 	bl	8006ec4 <__multadd>
 8007186:	4606      	mov	r6, r0
 8007188:	10ad      	asrs	r5, r5, #2
 800718a:	d03d      	beq.n	8007208 <__pow5mult+0xa0>
 800718c:	69fc      	ldr	r4, [r7, #28]
 800718e:	b97c      	cbnz	r4, 80071b0 <__pow5mult+0x48>
 8007190:	2010      	movs	r0, #16
 8007192:	f7ff fd7f 	bl	8006c94 <malloc>
 8007196:	4602      	mov	r2, r0
 8007198:	61f8      	str	r0, [r7, #28]
 800719a:	b928      	cbnz	r0, 80071a8 <__pow5mult+0x40>
 800719c:	4b1d      	ldr	r3, [pc, #116]	@ (8007214 <__pow5mult+0xac>)
 800719e:	481e      	ldr	r0, [pc, #120]	@ (8007218 <__pow5mult+0xb0>)
 80071a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80071a4:	f000 fa6a 	bl	800767c <__assert_func>
 80071a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071ac:	6004      	str	r4, [r0, #0]
 80071ae:	60c4      	str	r4, [r0, #12]
 80071b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80071b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071b8:	b94c      	cbnz	r4, 80071ce <__pow5mult+0x66>
 80071ba:	f240 2171 	movw	r1, #625	@ 0x271
 80071be:	4638      	mov	r0, r7
 80071c0:	f7ff ff12 	bl	8006fe8 <__i2b>
 80071c4:	2300      	movs	r3, #0
 80071c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80071ca:	4604      	mov	r4, r0
 80071cc:	6003      	str	r3, [r0, #0]
 80071ce:	f04f 0900 	mov.w	r9, #0
 80071d2:	07eb      	lsls	r3, r5, #31
 80071d4:	d50a      	bpl.n	80071ec <__pow5mult+0x84>
 80071d6:	4631      	mov	r1, r6
 80071d8:	4622      	mov	r2, r4
 80071da:	4638      	mov	r0, r7
 80071dc:	f7ff ff1a 	bl	8007014 <__multiply>
 80071e0:	4631      	mov	r1, r6
 80071e2:	4680      	mov	r8, r0
 80071e4:	4638      	mov	r0, r7
 80071e6:	f7ff fe4b 	bl	8006e80 <_Bfree>
 80071ea:	4646      	mov	r6, r8
 80071ec:	106d      	asrs	r5, r5, #1
 80071ee:	d00b      	beq.n	8007208 <__pow5mult+0xa0>
 80071f0:	6820      	ldr	r0, [r4, #0]
 80071f2:	b938      	cbnz	r0, 8007204 <__pow5mult+0x9c>
 80071f4:	4622      	mov	r2, r4
 80071f6:	4621      	mov	r1, r4
 80071f8:	4638      	mov	r0, r7
 80071fa:	f7ff ff0b 	bl	8007014 <__multiply>
 80071fe:	6020      	str	r0, [r4, #0]
 8007200:	f8c0 9000 	str.w	r9, [r0]
 8007204:	4604      	mov	r4, r0
 8007206:	e7e4      	b.n	80071d2 <__pow5mult+0x6a>
 8007208:	4630      	mov	r0, r6
 800720a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800720e:	bf00      	nop
 8007210:	08007e20 	.word	0x08007e20
 8007214:	08007d45 	.word	0x08007d45
 8007218:	08007dc5 	.word	0x08007dc5

0800721c <__lshift>:
 800721c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007220:	460c      	mov	r4, r1
 8007222:	6849      	ldr	r1, [r1, #4]
 8007224:	6923      	ldr	r3, [r4, #16]
 8007226:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800722a:	68a3      	ldr	r3, [r4, #8]
 800722c:	4607      	mov	r7, r0
 800722e:	4691      	mov	r9, r2
 8007230:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007234:	f108 0601 	add.w	r6, r8, #1
 8007238:	42b3      	cmp	r3, r6
 800723a:	db0b      	blt.n	8007254 <__lshift+0x38>
 800723c:	4638      	mov	r0, r7
 800723e:	f7ff fddf 	bl	8006e00 <_Balloc>
 8007242:	4605      	mov	r5, r0
 8007244:	b948      	cbnz	r0, 800725a <__lshift+0x3e>
 8007246:	4602      	mov	r2, r0
 8007248:	4b28      	ldr	r3, [pc, #160]	@ (80072ec <__lshift+0xd0>)
 800724a:	4829      	ldr	r0, [pc, #164]	@ (80072f0 <__lshift+0xd4>)
 800724c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007250:	f000 fa14 	bl	800767c <__assert_func>
 8007254:	3101      	adds	r1, #1
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	e7ee      	b.n	8007238 <__lshift+0x1c>
 800725a:	2300      	movs	r3, #0
 800725c:	f100 0114 	add.w	r1, r0, #20
 8007260:	f100 0210 	add.w	r2, r0, #16
 8007264:	4618      	mov	r0, r3
 8007266:	4553      	cmp	r3, sl
 8007268:	db33      	blt.n	80072d2 <__lshift+0xb6>
 800726a:	6920      	ldr	r0, [r4, #16]
 800726c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007270:	f104 0314 	add.w	r3, r4, #20
 8007274:	f019 091f 	ands.w	r9, r9, #31
 8007278:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800727c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007280:	d02b      	beq.n	80072da <__lshift+0xbe>
 8007282:	f1c9 0e20 	rsb	lr, r9, #32
 8007286:	468a      	mov	sl, r1
 8007288:	2200      	movs	r2, #0
 800728a:	6818      	ldr	r0, [r3, #0]
 800728c:	fa00 f009 	lsl.w	r0, r0, r9
 8007290:	4310      	orrs	r0, r2
 8007292:	f84a 0b04 	str.w	r0, [sl], #4
 8007296:	f853 2b04 	ldr.w	r2, [r3], #4
 800729a:	459c      	cmp	ip, r3
 800729c:	fa22 f20e 	lsr.w	r2, r2, lr
 80072a0:	d8f3      	bhi.n	800728a <__lshift+0x6e>
 80072a2:	ebac 0304 	sub.w	r3, ip, r4
 80072a6:	3b15      	subs	r3, #21
 80072a8:	f023 0303 	bic.w	r3, r3, #3
 80072ac:	3304      	adds	r3, #4
 80072ae:	f104 0015 	add.w	r0, r4, #21
 80072b2:	4584      	cmp	ip, r0
 80072b4:	bf38      	it	cc
 80072b6:	2304      	movcc	r3, #4
 80072b8:	50ca      	str	r2, [r1, r3]
 80072ba:	b10a      	cbz	r2, 80072c0 <__lshift+0xa4>
 80072bc:	f108 0602 	add.w	r6, r8, #2
 80072c0:	3e01      	subs	r6, #1
 80072c2:	4638      	mov	r0, r7
 80072c4:	612e      	str	r6, [r5, #16]
 80072c6:	4621      	mov	r1, r4
 80072c8:	f7ff fdda 	bl	8006e80 <_Bfree>
 80072cc:	4628      	mov	r0, r5
 80072ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80072d6:	3301      	adds	r3, #1
 80072d8:	e7c5      	b.n	8007266 <__lshift+0x4a>
 80072da:	3904      	subs	r1, #4
 80072dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80072e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80072e4:	459c      	cmp	ip, r3
 80072e6:	d8f9      	bhi.n	80072dc <__lshift+0xc0>
 80072e8:	e7ea      	b.n	80072c0 <__lshift+0xa4>
 80072ea:	bf00      	nop
 80072ec:	08007db4 	.word	0x08007db4
 80072f0:	08007dc5 	.word	0x08007dc5

080072f4 <__mcmp>:
 80072f4:	690a      	ldr	r2, [r1, #16]
 80072f6:	4603      	mov	r3, r0
 80072f8:	6900      	ldr	r0, [r0, #16]
 80072fa:	1a80      	subs	r0, r0, r2
 80072fc:	b530      	push	{r4, r5, lr}
 80072fe:	d10e      	bne.n	800731e <__mcmp+0x2a>
 8007300:	3314      	adds	r3, #20
 8007302:	3114      	adds	r1, #20
 8007304:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007308:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800730c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007310:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007314:	4295      	cmp	r5, r2
 8007316:	d003      	beq.n	8007320 <__mcmp+0x2c>
 8007318:	d205      	bcs.n	8007326 <__mcmp+0x32>
 800731a:	f04f 30ff 	mov.w	r0, #4294967295
 800731e:	bd30      	pop	{r4, r5, pc}
 8007320:	42a3      	cmp	r3, r4
 8007322:	d3f3      	bcc.n	800730c <__mcmp+0x18>
 8007324:	e7fb      	b.n	800731e <__mcmp+0x2a>
 8007326:	2001      	movs	r0, #1
 8007328:	e7f9      	b.n	800731e <__mcmp+0x2a>
	...

0800732c <__mdiff>:
 800732c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007330:	4689      	mov	r9, r1
 8007332:	4606      	mov	r6, r0
 8007334:	4611      	mov	r1, r2
 8007336:	4648      	mov	r0, r9
 8007338:	4614      	mov	r4, r2
 800733a:	f7ff ffdb 	bl	80072f4 <__mcmp>
 800733e:	1e05      	subs	r5, r0, #0
 8007340:	d112      	bne.n	8007368 <__mdiff+0x3c>
 8007342:	4629      	mov	r1, r5
 8007344:	4630      	mov	r0, r6
 8007346:	f7ff fd5b 	bl	8006e00 <_Balloc>
 800734a:	4602      	mov	r2, r0
 800734c:	b928      	cbnz	r0, 800735a <__mdiff+0x2e>
 800734e:	4b3f      	ldr	r3, [pc, #252]	@ (800744c <__mdiff+0x120>)
 8007350:	f240 2137 	movw	r1, #567	@ 0x237
 8007354:	483e      	ldr	r0, [pc, #248]	@ (8007450 <__mdiff+0x124>)
 8007356:	f000 f991 	bl	800767c <__assert_func>
 800735a:	2301      	movs	r3, #1
 800735c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007360:	4610      	mov	r0, r2
 8007362:	b003      	add	sp, #12
 8007364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007368:	bfbc      	itt	lt
 800736a:	464b      	movlt	r3, r9
 800736c:	46a1      	movlt	r9, r4
 800736e:	4630      	mov	r0, r6
 8007370:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007374:	bfba      	itte	lt
 8007376:	461c      	movlt	r4, r3
 8007378:	2501      	movlt	r5, #1
 800737a:	2500      	movge	r5, #0
 800737c:	f7ff fd40 	bl	8006e00 <_Balloc>
 8007380:	4602      	mov	r2, r0
 8007382:	b918      	cbnz	r0, 800738c <__mdiff+0x60>
 8007384:	4b31      	ldr	r3, [pc, #196]	@ (800744c <__mdiff+0x120>)
 8007386:	f240 2145 	movw	r1, #581	@ 0x245
 800738a:	e7e3      	b.n	8007354 <__mdiff+0x28>
 800738c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007390:	6926      	ldr	r6, [r4, #16]
 8007392:	60c5      	str	r5, [r0, #12]
 8007394:	f109 0310 	add.w	r3, r9, #16
 8007398:	f109 0514 	add.w	r5, r9, #20
 800739c:	f104 0e14 	add.w	lr, r4, #20
 80073a0:	f100 0b14 	add.w	fp, r0, #20
 80073a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073ac:	9301      	str	r3, [sp, #4]
 80073ae:	46d9      	mov	r9, fp
 80073b0:	f04f 0c00 	mov.w	ip, #0
 80073b4:	9b01      	ldr	r3, [sp, #4]
 80073b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80073ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80073be:	9301      	str	r3, [sp, #4]
 80073c0:	fa1f f38a 	uxth.w	r3, sl
 80073c4:	4619      	mov	r1, r3
 80073c6:	b283      	uxth	r3, r0
 80073c8:	1acb      	subs	r3, r1, r3
 80073ca:	0c00      	lsrs	r0, r0, #16
 80073cc:	4463      	add	r3, ip
 80073ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073dc:	4576      	cmp	r6, lr
 80073de:	f849 3b04 	str.w	r3, [r9], #4
 80073e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073e6:	d8e5      	bhi.n	80073b4 <__mdiff+0x88>
 80073e8:	1b33      	subs	r3, r6, r4
 80073ea:	3b15      	subs	r3, #21
 80073ec:	f023 0303 	bic.w	r3, r3, #3
 80073f0:	3415      	adds	r4, #21
 80073f2:	3304      	adds	r3, #4
 80073f4:	42a6      	cmp	r6, r4
 80073f6:	bf38      	it	cc
 80073f8:	2304      	movcc	r3, #4
 80073fa:	441d      	add	r5, r3
 80073fc:	445b      	add	r3, fp
 80073fe:	461e      	mov	r6, r3
 8007400:	462c      	mov	r4, r5
 8007402:	4544      	cmp	r4, r8
 8007404:	d30e      	bcc.n	8007424 <__mdiff+0xf8>
 8007406:	f108 0103 	add.w	r1, r8, #3
 800740a:	1b49      	subs	r1, r1, r5
 800740c:	f021 0103 	bic.w	r1, r1, #3
 8007410:	3d03      	subs	r5, #3
 8007412:	45a8      	cmp	r8, r5
 8007414:	bf38      	it	cc
 8007416:	2100      	movcc	r1, #0
 8007418:	440b      	add	r3, r1
 800741a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800741e:	b191      	cbz	r1, 8007446 <__mdiff+0x11a>
 8007420:	6117      	str	r7, [r2, #16]
 8007422:	e79d      	b.n	8007360 <__mdiff+0x34>
 8007424:	f854 1b04 	ldr.w	r1, [r4], #4
 8007428:	46e6      	mov	lr, ip
 800742a:	0c08      	lsrs	r0, r1, #16
 800742c:	fa1c fc81 	uxtah	ip, ip, r1
 8007430:	4471      	add	r1, lr
 8007432:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007436:	b289      	uxth	r1, r1
 8007438:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800743c:	f846 1b04 	str.w	r1, [r6], #4
 8007440:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007444:	e7dd      	b.n	8007402 <__mdiff+0xd6>
 8007446:	3f01      	subs	r7, #1
 8007448:	e7e7      	b.n	800741a <__mdiff+0xee>
 800744a:	bf00      	nop
 800744c:	08007db4 	.word	0x08007db4
 8007450:	08007dc5 	.word	0x08007dc5

08007454 <__d2b>:
 8007454:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007458:	460f      	mov	r7, r1
 800745a:	2101      	movs	r1, #1
 800745c:	ec59 8b10 	vmov	r8, r9, d0
 8007460:	4616      	mov	r6, r2
 8007462:	f7ff fccd 	bl	8006e00 <_Balloc>
 8007466:	4604      	mov	r4, r0
 8007468:	b930      	cbnz	r0, 8007478 <__d2b+0x24>
 800746a:	4602      	mov	r2, r0
 800746c:	4b23      	ldr	r3, [pc, #140]	@ (80074fc <__d2b+0xa8>)
 800746e:	4824      	ldr	r0, [pc, #144]	@ (8007500 <__d2b+0xac>)
 8007470:	f240 310f 	movw	r1, #783	@ 0x30f
 8007474:	f000 f902 	bl	800767c <__assert_func>
 8007478:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800747c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007480:	b10d      	cbz	r5, 8007486 <__d2b+0x32>
 8007482:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007486:	9301      	str	r3, [sp, #4]
 8007488:	f1b8 0300 	subs.w	r3, r8, #0
 800748c:	d023      	beq.n	80074d6 <__d2b+0x82>
 800748e:	4668      	mov	r0, sp
 8007490:	9300      	str	r3, [sp, #0]
 8007492:	f7ff fd7c 	bl	8006f8e <__lo0bits>
 8007496:	e9dd 1200 	ldrd	r1, r2, [sp]
 800749a:	b1d0      	cbz	r0, 80074d2 <__d2b+0x7e>
 800749c:	f1c0 0320 	rsb	r3, r0, #32
 80074a0:	fa02 f303 	lsl.w	r3, r2, r3
 80074a4:	430b      	orrs	r3, r1
 80074a6:	40c2      	lsrs	r2, r0
 80074a8:	6163      	str	r3, [r4, #20]
 80074aa:	9201      	str	r2, [sp, #4]
 80074ac:	9b01      	ldr	r3, [sp, #4]
 80074ae:	61a3      	str	r3, [r4, #24]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	bf0c      	ite	eq
 80074b4:	2201      	moveq	r2, #1
 80074b6:	2202      	movne	r2, #2
 80074b8:	6122      	str	r2, [r4, #16]
 80074ba:	b1a5      	cbz	r5, 80074e6 <__d2b+0x92>
 80074bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80074c0:	4405      	add	r5, r0
 80074c2:	603d      	str	r5, [r7, #0]
 80074c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80074c8:	6030      	str	r0, [r6, #0]
 80074ca:	4620      	mov	r0, r4
 80074cc:	b003      	add	sp, #12
 80074ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074d2:	6161      	str	r1, [r4, #20]
 80074d4:	e7ea      	b.n	80074ac <__d2b+0x58>
 80074d6:	a801      	add	r0, sp, #4
 80074d8:	f7ff fd59 	bl	8006f8e <__lo0bits>
 80074dc:	9b01      	ldr	r3, [sp, #4]
 80074de:	6163      	str	r3, [r4, #20]
 80074e0:	3020      	adds	r0, #32
 80074e2:	2201      	movs	r2, #1
 80074e4:	e7e8      	b.n	80074b8 <__d2b+0x64>
 80074e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80074ee:	6038      	str	r0, [r7, #0]
 80074f0:	6918      	ldr	r0, [r3, #16]
 80074f2:	f7ff fd2d 	bl	8006f50 <__hi0bits>
 80074f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074fa:	e7e5      	b.n	80074c8 <__d2b+0x74>
 80074fc:	08007db4 	.word	0x08007db4
 8007500:	08007dc5 	.word	0x08007dc5

08007504 <__sflush_r>:
 8007504:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800750c:	0716      	lsls	r6, r2, #28
 800750e:	4605      	mov	r5, r0
 8007510:	460c      	mov	r4, r1
 8007512:	d454      	bmi.n	80075be <__sflush_r+0xba>
 8007514:	684b      	ldr	r3, [r1, #4]
 8007516:	2b00      	cmp	r3, #0
 8007518:	dc02      	bgt.n	8007520 <__sflush_r+0x1c>
 800751a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800751c:	2b00      	cmp	r3, #0
 800751e:	dd48      	ble.n	80075b2 <__sflush_r+0xae>
 8007520:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007522:	2e00      	cmp	r6, #0
 8007524:	d045      	beq.n	80075b2 <__sflush_r+0xae>
 8007526:	2300      	movs	r3, #0
 8007528:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800752c:	682f      	ldr	r7, [r5, #0]
 800752e:	6a21      	ldr	r1, [r4, #32]
 8007530:	602b      	str	r3, [r5, #0]
 8007532:	d030      	beq.n	8007596 <__sflush_r+0x92>
 8007534:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007536:	89a3      	ldrh	r3, [r4, #12]
 8007538:	0759      	lsls	r1, r3, #29
 800753a:	d505      	bpl.n	8007548 <__sflush_r+0x44>
 800753c:	6863      	ldr	r3, [r4, #4]
 800753e:	1ad2      	subs	r2, r2, r3
 8007540:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007542:	b10b      	cbz	r3, 8007548 <__sflush_r+0x44>
 8007544:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007546:	1ad2      	subs	r2, r2, r3
 8007548:	2300      	movs	r3, #0
 800754a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800754c:	6a21      	ldr	r1, [r4, #32]
 800754e:	4628      	mov	r0, r5
 8007550:	47b0      	blx	r6
 8007552:	1c43      	adds	r3, r0, #1
 8007554:	89a3      	ldrh	r3, [r4, #12]
 8007556:	d106      	bne.n	8007566 <__sflush_r+0x62>
 8007558:	6829      	ldr	r1, [r5, #0]
 800755a:	291d      	cmp	r1, #29
 800755c:	d82b      	bhi.n	80075b6 <__sflush_r+0xb2>
 800755e:	4a2a      	ldr	r2, [pc, #168]	@ (8007608 <__sflush_r+0x104>)
 8007560:	410a      	asrs	r2, r1
 8007562:	07d6      	lsls	r6, r2, #31
 8007564:	d427      	bmi.n	80075b6 <__sflush_r+0xb2>
 8007566:	2200      	movs	r2, #0
 8007568:	6062      	str	r2, [r4, #4]
 800756a:	04d9      	lsls	r1, r3, #19
 800756c:	6922      	ldr	r2, [r4, #16]
 800756e:	6022      	str	r2, [r4, #0]
 8007570:	d504      	bpl.n	800757c <__sflush_r+0x78>
 8007572:	1c42      	adds	r2, r0, #1
 8007574:	d101      	bne.n	800757a <__sflush_r+0x76>
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	b903      	cbnz	r3, 800757c <__sflush_r+0x78>
 800757a:	6560      	str	r0, [r4, #84]	@ 0x54
 800757c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800757e:	602f      	str	r7, [r5, #0]
 8007580:	b1b9      	cbz	r1, 80075b2 <__sflush_r+0xae>
 8007582:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007586:	4299      	cmp	r1, r3
 8007588:	d002      	beq.n	8007590 <__sflush_r+0x8c>
 800758a:	4628      	mov	r0, r5
 800758c:	f7ff fb38 	bl	8006c00 <_free_r>
 8007590:	2300      	movs	r3, #0
 8007592:	6363      	str	r3, [r4, #52]	@ 0x34
 8007594:	e00d      	b.n	80075b2 <__sflush_r+0xae>
 8007596:	2301      	movs	r3, #1
 8007598:	4628      	mov	r0, r5
 800759a:	47b0      	blx	r6
 800759c:	4602      	mov	r2, r0
 800759e:	1c50      	adds	r0, r2, #1
 80075a0:	d1c9      	bne.n	8007536 <__sflush_r+0x32>
 80075a2:	682b      	ldr	r3, [r5, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d0c6      	beq.n	8007536 <__sflush_r+0x32>
 80075a8:	2b1d      	cmp	r3, #29
 80075aa:	d001      	beq.n	80075b0 <__sflush_r+0xac>
 80075ac:	2b16      	cmp	r3, #22
 80075ae:	d11e      	bne.n	80075ee <__sflush_r+0xea>
 80075b0:	602f      	str	r7, [r5, #0]
 80075b2:	2000      	movs	r0, #0
 80075b4:	e022      	b.n	80075fc <__sflush_r+0xf8>
 80075b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075ba:	b21b      	sxth	r3, r3
 80075bc:	e01b      	b.n	80075f6 <__sflush_r+0xf2>
 80075be:	690f      	ldr	r7, [r1, #16]
 80075c0:	2f00      	cmp	r7, #0
 80075c2:	d0f6      	beq.n	80075b2 <__sflush_r+0xae>
 80075c4:	0793      	lsls	r3, r2, #30
 80075c6:	680e      	ldr	r6, [r1, #0]
 80075c8:	bf08      	it	eq
 80075ca:	694b      	ldreq	r3, [r1, #20]
 80075cc:	600f      	str	r7, [r1, #0]
 80075ce:	bf18      	it	ne
 80075d0:	2300      	movne	r3, #0
 80075d2:	eba6 0807 	sub.w	r8, r6, r7
 80075d6:	608b      	str	r3, [r1, #8]
 80075d8:	f1b8 0f00 	cmp.w	r8, #0
 80075dc:	dde9      	ble.n	80075b2 <__sflush_r+0xae>
 80075de:	6a21      	ldr	r1, [r4, #32]
 80075e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80075e2:	4643      	mov	r3, r8
 80075e4:	463a      	mov	r2, r7
 80075e6:	4628      	mov	r0, r5
 80075e8:	47b0      	blx	r6
 80075ea:	2800      	cmp	r0, #0
 80075ec:	dc08      	bgt.n	8007600 <__sflush_r+0xfc>
 80075ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075f6:	81a3      	strh	r3, [r4, #12]
 80075f8:	f04f 30ff 	mov.w	r0, #4294967295
 80075fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007600:	4407      	add	r7, r0
 8007602:	eba8 0800 	sub.w	r8, r8, r0
 8007606:	e7e7      	b.n	80075d8 <__sflush_r+0xd4>
 8007608:	dfbffffe 	.word	0xdfbffffe

0800760c <_fflush_r>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	690b      	ldr	r3, [r1, #16]
 8007610:	4605      	mov	r5, r0
 8007612:	460c      	mov	r4, r1
 8007614:	b913      	cbnz	r3, 800761c <_fflush_r+0x10>
 8007616:	2500      	movs	r5, #0
 8007618:	4628      	mov	r0, r5
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	b118      	cbz	r0, 8007626 <_fflush_r+0x1a>
 800761e:	6a03      	ldr	r3, [r0, #32]
 8007620:	b90b      	cbnz	r3, 8007626 <_fflush_r+0x1a>
 8007622:	f7fe fb43 	bl	8005cac <__sinit>
 8007626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d0f3      	beq.n	8007616 <_fflush_r+0xa>
 800762e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007630:	07d0      	lsls	r0, r2, #31
 8007632:	d404      	bmi.n	800763e <_fflush_r+0x32>
 8007634:	0599      	lsls	r1, r3, #22
 8007636:	d402      	bmi.n	800763e <_fflush_r+0x32>
 8007638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800763a:	f7fe fc84 	bl	8005f46 <__retarget_lock_acquire_recursive>
 800763e:	4628      	mov	r0, r5
 8007640:	4621      	mov	r1, r4
 8007642:	f7ff ff5f 	bl	8007504 <__sflush_r>
 8007646:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007648:	07da      	lsls	r2, r3, #31
 800764a:	4605      	mov	r5, r0
 800764c:	d4e4      	bmi.n	8007618 <_fflush_r+0xc>
 800764e:	89a3      	ldrh	r3, [r4, #12]
 8007650:	059b      	lsls	r3, r3, #22
 8007652:	d4e1      	bmi.n	8007618 <_fflush_r+0xc>
 8007654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007656:	f7fe fc77 	bl	8005f48 <__retarget_lock_release_recursive>
 800765a:	e7dd      	b.n	8007618 <_fflush_r+0xc>

0800765c <_sbrk_r>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	4d06      	ldr	r5, [pc, #24]	@ (8007678 <_sbrk_r+0x1c>)
 8007660:	2300      	movs	r3, #0
 8007662:	4604      	mov	r4, r0
 8007664:	4608      	mov	r0, r1
 8007666:	602b      	str	r3, [r5, #0]
 8007668:	f7fa fa9e 	bl	8001ba8 <_sbrk>
 800766c:	1c43      	adds	r3, r0, #1
 800766e:	d102      	bne.n	8007676 <_sbrk_r+0x1a>
 8007670:	682b      	ldr	r3, [r5, #0]
 8007672:	b103      	cbz	r3, 8007676 <_sbrk_r+0x1a>
 8007674:	6023      	str	r3, [r4, #0]
 8007676:	bd38      	pop	{r3, r4, r5, pc}
 8007678:	20000980 	.word	0x20000980

0800767c <__assert_func>:
 800767c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800767e:	4614      	mov	r4, r2
 8007680:	461a      	mov	r2, r3
 8007682:	4b09      	ldr	r3, [pc, #36]	@ (80076a8 <__assert_func+0x2c>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4605      	mov	r5, r0
 8007688:	68d8      	ldr	r0, [r3, #12]
 800768a:	b954      	cbnz	r4, 80076a2 <__assert_func+0x26>
 800768c:	4b07      	ldr	r3, [pc, #28]	@ (80076ac <__assert_func+0x30>)
 800768e:	461c      	mov	r4, r3
 8007690:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007694:	9100      	str	r1, [sp, #0]
 8007696:	462b      	mov	r3, r5
 8007698:	4905      	ldr	r1, [pc, #20]	@ (80076b0 <__assert_func+0x34>)
 800769a:	f000 f841 	bl	8007720 <fiprintf>
 800769e:	f000 f851 	bl	8007744 <abort>
 80076a2:	4b04      	ldr	r3, [pc, #16]	@ (80076b4 <__assert_func+0x38>)
 80076a4:	e7f4      	b.n	8007690 <__assert_func+0x14>
 80076a6:	bf00      	nop
 80076a8:	2000001c 	.word	0x2000001c
 80076ac:	08007f65 	.word	0x08007f65
 80076b0:	08007f37 	.word	0x08007f37
 80076b4:	08007f2a 	.word	0x08007f2a

080076b8 <_calloc_r>:
 80076b8:	b570      	push	{r4, r5, r6, lr}
 80076ba:	fba1 5402 	umull	r5, r4, r1, r2
 80076be:	b93c      	cbnz	r4, 80076d0 <_calloc_r+0x18>
 80076c0:	4629      	mov	r1, r5
 80076c2:	f7ff fb11 	bl	8006ce8 <_malloc_r>
 80076c6:	4606      	mov	r6, r0
 80076c8:	b928      	cbnz	r0, 80076d6 <_calloc_r+0x1e>
 80076ca:	2600      	movs	r6, #0
 80076cc:	4630      	mov	r0, r6
 80076ce:	bd70      	pop	{r4, r5, r6, pc}
 80076d0:	220c      	movs	r2, #12
 80076d2:	6002      	str	r2, [r0, #0]
 80076d4:	e7f9      	b.n	80076ca <_calloc_r+0x12>
 80076d6:	462a      	mov	r2, r5
 80076d8:	4621      	mov	r1, r4
 80076da:	f7fe fb60 	bl	8005d9e <memset>
 80076de:	e7f5      	b.n	80076cc <_calloc_r+0x14>

080076e0 <__ascii_mbtowc>:
 80076e0:	b082      	sub	sp, #8
 80076e2:	b901      	cbnz	r1, 80076e6 <__ascii_mbtowc+0x6>
 80076e4:	a901      	add	r1, sp, #4
 80076e6:	b142      	cbz	r2, 80076fa <__ascii_mbtowc+0x1a>
 80076e8:	b14b      	cbz	r3, 80076fe <__ascii_mbtowc+0x1e>
 80076ea:	7813      	ldrb	r3, [r2, #0]
 80076ec:	600b      	str	r3, [r1, #0]
 80076ee:	7812      	ldrb	r2, [r2, #0]
 80076f0:	1e10      	subs	r0, r2, #0
 80076f2:	bf18      	it	ne
 80076f4:	2001      	movne	r0, #1
 80076f6:	b002      	add	sp, #8
 80076f8:	4770      	bx	lr
 80076fa:	4610      	mov	r0, r2
 80076fc:	e7fb      	b.n	80076f6 <__ascii_mbtowc+0x16>
 80076fe:	f06f 0001 	mvn.w	r0, #1
 8007702:	e7f8      	b.n	80076f6 <__ascii_mbtowc+0x16>

08007704 <__ascii_wctomb>:
 8007704:	4603      	mov	r3, r0
 8007706:	4608      	mov	r0, r1
 8007708:	b141      	cbz	r1, 800771c <__ascii_wctomb+0x18>
 800770a:	2aff      	cmp	r2, #255	@ 0xff
 800770c:	d904      	bls.n	8007718 <__ascii_wctomb+0x14>
 800770e:	228a      	movs	r2, #138	@ 0x8a
 8007710:	601a      	str	r2, [r3, #0]
 8007712:	f04f 30ff 	mov.w	r0, #4294967295
 8007716:	4770      	bx	lr
 8007718:	700a      	strb	r2, [r1, #0]
 800771a:	2001      	movs	r0, #1
 800771c:	4770      	bx	lr
	...

08007720 <fiprintf>:
 8007720:	b40e      	push	{r1, r2, r3}
 8007722:	b503      	push	{r0, r1, lr}
 8007724:	4601      	mov	r1, r0
 8007726:	ab03      	add	r3, sp, #12
 8007728:	4805      	ldr	r0, [pc, #20]	@ (8007740 <fiprintf+0x20>)
 800772a:	f853 2b04 	ldr.w	r2, [r3], #4
 800772e:	6800      	ldr	r0, [r0, #0]
 8007730:	9301      	str	r3, [sp, #4]
 8007732:	f000 f837 	bl	80077a4 <_vfiprintf_r>
 8007736:	b002      	add	sp, #8
 8007738:	f85d eb04 	ldr.w	lr, [sp], #4
 800773c:	b003      	add	sp, #12
 800773e:	4770      	bx	lr
 8007740:	2000001c 	.word	0x2000001c

08007744 <abort>:
 8007744:	b508      	push	{r3, lr}
 8007746:	2006      	movs	r0, #6
 8007748:	f000 fa00 	bl	8007b4c <raise>
 800774c:	2001      	movs	r0, #1
 800774e:	f7fa f9b3 	bl	8001ab8 <_exit>

08007752 <__sfputc_r>:
 8007752:	6893      	ldr	r3, [r2, #8]
 8007754:	3b01      	subs	r3, #1
 8007756:	2b00      	cmp	r3, #0
 8007758:	b410      	push	{r4}
 800775a:	6093      	str	r3, [r2, #8]
 800775c:	da08      	bge.n	8007770 <__sfputc_r+0x1e>
 800775e:	6994      	ldr	r4, [r2, #24]
 8007760:	42a3      	cmp	r3, r4
 8007762:	db01      	blt.n	8007768 <__sfputc_r+0x16>
 8007764:	290a      	cmp	r1, #10
 8007766:	d103      	bne.n	8007770 <__sfputc_r+0x1e>
 8007768:	f85d 4b04 	ldr.w	r4, [sp], #4
 800776c:	f000 b932 	b.w	80079d4 <__swbuf_r>
 8007770:	6813      	ldr	r3, [r2, #0]
 8007772:	1c58      	adds	r0, r3, #1
 8007774:	6010      	str	r0, [r2, #0]
 8007776:	7019      	strb	r1, [r3, #0]
 8007778:	4608      	mov	r0, r1
 800777a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800777e:	4770      	bx	lr

08007780 <__sfputs_r>:
 8007780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007782:	4606      	mov	r6, r0
 8007784:	460f      	mov	r7, r1
 8007786:	4614      	mov	r4, r2
 8007788:	18d5      	adds	r5, r2, r3
 800778a:	42ac      	cmp	r4, r5
 800778c:	d101      	bne.n	8007792 <__sfputs_r+0x12>
 800778e:	2000      	movs	r0, #0
 8007790:	e007      	b.n	80077a2 <__sfputs_r+0x22>
 8007792:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007796:	463a      	mov	r2, r7
 8007798:	4630      	mov	r0, r6
 800779a:	f7ff ffda 	bl	8007752 <__sfputc_r>
 800779e:	1c43      	adds	r3, r0, #1
 80077a0:	d1f3      	bne.n	800778a <__sfputs_r+0xa>
 80077a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077a4 <_vfiprintf_r>:
 80077a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a8:	460d      	mov	r5, r1
 80077aa:	b09d      	sub	sp, #116	@ 0x74
 80077ac:	4614      	mov	r4, r2
 80077ae:	4698      	mov	r8, r3
 80077b0:	4606      	mov	r6, r0
 80077b2:	b118      	cbz	r0, 80077bc <_vfiprintf_r+0x18>
 80077b4:	6a03      	ldr	r3, [r0, #32]
 80077b6:	b90b      	cbnz	r3, 80077bc <_vfiprintf_r+0x18>
 80077b8:	f7fe fa78 	bl	8005cac <__sinit>
 80077bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077be:	07d9      	lsls	r1, r3, #31
 80077c0:	d405      	bmi.n	80077ce <_vfiprintf_r+0x2a>
 80077c2:	89ab      	ldrh	r3, [r5, #12]
 80077c4:	059a      	lsls	r2, r3, #22
 80077c6:	d402      	bmi.n	80077ce <_vfiprintf_r+0x2a>
 80077c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ca:	f7fe fbbc 	bl	8005f46 <__retarget_lock_acquire_recursive>
 80077ce:	89ab      	ldrh	r3, [r5, #12]
 80077d0:	071b      	lsls	r3, r3, #28
 80077d2:	d501      	bpl.n	80077d8 <_vfiprintf_r+0x34>
 80077d4:	692b      	ldr	r3, [r5, #16]
 80077d6:	b99b      	cbnz	r3, 8007800 <_vfiprintf_r+0x5c>
 80077d8:	4629      	mov	r1, r5
 80077da:	4630      	mov	r0, r6
 80077dc:	f000 f938 	bl	8007a50 <__swsetup_r>
 80077e0:	b170      	cbz	r0, 8007800 <_vfiprintf_r+0x5c>
 80077e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077e4:	07dc      	lsls	r4, r3, #31
 80077e6:	d504      	bpl.n	80077f2 <_vfiprintf_r+0x4e>
 80077e8:	f04f 30ff 	mov.w	r0, #4294967295
 80077ec:	b01d      	add	sp, #116	@ 0x74
 80077ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f2:	89ab      	ldrh	r3, [r5, #12]
 80077f4:	0598      	lsls	r0, r3, #22
 80077f6:	d4f7      	bmi.n	80077e8 <_vfiprintf_r+0x44>
 80077f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077fa:	f7fe fba5 	bl	8005f48 <__retarget_lock_release_recursive>
 80077fe:	e7f3      	b.n	80077e8 <_vfiprintf_r+0x44>
 8007800:	2300      	movs	r3, #0
 8007802:	9309      	str	r3, [sp, #36]	@ 0x24
 8007804:	2320      	movs	r3, #32
 8007806:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800780a:	f8cd 800c 	str.w	r8, [sp, #12]
 800780e:	2330      	movs	r3, #48	@ 0x30
 8007810:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80079c0 <_vfiprintf_r+0x21c>
 8007814:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007818:	f04f 0901 	mov.w	r9, #1
 800781c:	4623      	mov	r3, r4
 800781e:	469a      	mov	sl, r3
 8007820:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007824:	b10a      	cbz	r2, 800782a <_vfiprintf_r+0x86>
 8007826:	2a25      	cmp	r2, #37	@ 0x25
 8007828:	d1f9      	bne.n	800781e <_vfiprintf_r+0x7a>
 800782a:	ebba 0b04 	subs.w	fp, sl, r4
 800782e:	d00b      	beq.n	8007848 <_vfiprintf_r+0xa4>
 8007830:	465b      	mov	r3, fp
 8007832:	4622      	mov	r2, r4
 8007834:	4629      	mov	r1, r5
 8007836:	4630      	mov	r0, r6
 8007838:	f7ff ffa2 	bl	8007780 <__sfputs_r>
 800783c:	3001      	adds	r0, #1
 800783e:	f000 80a7 	beq.w	8007990 <_vfiprintf_r+0x1ec>
 8007842:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007844:	445a      	add	r2, fp
 8007846:	9209      	str	r2, [sp, #36]	@ 0x24
 8007848:	f89a 3000 	ldrb.w	r3, [sl]
 800784c:	2b00      	cmp	r3, #0
 800784e:	f000 809f 	beq.w	8007990 <_vfiprintf_r+0x1ec>
 8007852:	2300      	movs	r3, #0
 8007854:	f04f 32ff 	mov.w	r2, #4294967295
 8007858:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800785c:	f10a 0a01 	add.w	sl, sl, #1
 8007860:	9304      	str	r3, [sp, #16]
 8007862:	9307      	str	r3, [sp, #28]
 8007864:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007868:	931a      	str	r3, [sp, #104]	@ 0x68
 800786a:	4654      	mov	r4, sl
 800786c:	2205      	movs	r2, #5
 800786e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007872:	4853      	ldr	r0, [pc, #332]	@ (80079c0 <_vfiprintf_r+0x21c>)
 8007874:	f7f8 fcac 	bl	80001d0 <memchr>
 8007878:	9a04      	ldr	r2, [sp, #16]
 800787a:	b9d8      	cbnz	r0, 80078b4 <_vfiprintf_r+0x110>
 800787c:	06d1      	lsls	r1, r2, #27
 800787e:	bf44      	itt	mi
 8007880:	2320      	movmi	r3, #32
 8007882:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007886:	0713      	lsls	r3, r2, #28
 8007888:	bf44      	itt	mi
 800788a:	232b      	movmi	r3, #43	@ 0x2b
 800788c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007890:	f89a 3000 	ldrb.w	r3, [sl]
 8007894:	2b2a      	cmp	r3, #42	@ 0x2a
 8007896:	d015      	beq.n	80078c4 <_vfiprintf_r+0x120>
 8007898:	9a07      	ldr	r2, [sp, #28]
 800789a:	4654      	mov	r4, sl
 800789c:	2000      	movs	r0, #0
 800789e:	f04f 0c0a 	mov.w	ip, #10
 80078a2:	4621      	mov	r1, r4
 80078a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078a8:	3b30      	subs	r3, #48	@ 0x30
 80078aa:	2b09      	cmp	r3, #9
 80078ac:	d94b      	bls.n	8007946 <_vfiprintf_r+0x1a2>
 80078ae:	b1b0      	cbz	r0, 80078de <_vfiprintf_r+0x13a>
 80078b0:	9207      	str	r2, [sp, #28]
 80078b2:	e014      	b.n	80078de <_vfiprintf_r+0x13a>
 80078b4:	eba0 0308 	sub.w	r3, r0, r8
 80078b8:	fa09 f303 	lsl.w	r3, r9, r3
 80078bc:	4313      	orrs	r3, r2
 80078be:	9304      	str	r3, [sp, #16]
 80078c0:	46a2      	mov	sl, r4
 80078c2:	e7d2      	b.n	800786a <_vfiprintf_r+0xc6>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	1d19      	adds	r1, r3, #4
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	9103      	str	r1, [sp, #12]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	bfbb      	ittet	lt
 80078d0:	425b      	neglt	r3, r3
 80078d2:	f042 0202 	orrlt.w	r2, r2, #2
 80078d6:	9307      	strge	r3, [sp, #28]
 80078d8:	9307      	strlt	r3, [sp, #28]
 80078da:	bfb8      	it	lt
 80078dc:	9204      	strlt	r2, [sp, #16]
 80078de:	7823      	ldrb	r3, [r4, #0]
 80078e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80078e2:	d10a      	bne.n	80078fa <_vfiprintf_r+0x156>
 80078e4:	7863      	ldrb	r3, [r4, #1]
 80078e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80078e8:	d132      	bne.n	8007950 <_vfiprintf_r+0x1ac>
 80078ea:	9b03      	ldr	r3, [sp, #12]
 80078ec:	1d1a      	adds	r2, r3, #4
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	9203      	str	r2, [sp, #12]
 80078f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078f6:	3402      	adds	r4, #2
 80078f8:	9305      	str	r3, [sp, #20]
 80078fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80079d0 <_vfiprintf_r+0x22c>
 80078fe:	7821      	ldrb	r1, [r4, #0]
 8007900:	2203      	movs	r2, #3
 8007902:	4650      	mov	r0, sl
 8007904:	f7f8 fc64 	bl	80001d0 <memchr>
 8007908:	b138      	cbz	r0, 800791a <_vfiprintf_r+0x176>
 800790a:	9b04      	ldr	r3, [sp, #16]
 800790c:	eba0 000a 	sub.w	r0, r0, sl
 8007910:	2240      	movs	r2, #64	@ 0x40
 8007912:	4082      	lsls	r2, r0
 8007914:	4313      	orrs	r3, r2
 8007916:	3401      	adds	r4, #1
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800791e:	4829      	ldr	r0, [pc, #164]	@ (80079c4 <_vfiprintf_r+0x220>)
 8007920:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007924:	2206      	movs	r2, #6
 8007926:	f7f8 fc53 	bl	80001d0 <memchr>
 800792a:	2800      	cmp	r0, #0
 800792c:	d03f      	beq.n	80079ae <_vfiprintf_r+0x20a>
 800792e:	4b26      	ldr	r3, [pc, #152]	@ (80079c8 <_vfiprintf_r+0x224>)
 8007930:	bb1b      	cbnz	r3, 800797a <_vfiprintf_r+0x1d6>
 8007932:	9b03      	ldr	r3, [sp, #12]
 8007934:	3307      	adds	r3, #7
 8007936:	f023 0307 	bic.w	r3, r3, #7
 800793a:	3308      	adds	r3, #8
 800793c:	9303      	str	r3, [sp, #12]
 800793e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007940:	443b      	add	r3, r7
 8007942:	9309      	str	r3, [sp, #36]	@ 0x24
 8007944:	e76a      	b.n	800781c <_vfiprintf_r+0x78>
 8007946:	fb0c 3202 	mla	r2, ip, r2, r3
 800794a:	460c      	mov	r4, r1
 800794c:	2001      	movs	r0, #1
 800794e:	e7a8      	b.n	80078a2 <_vfiprintf_r+0xfe>
 8007950:	2300      	movs	r3, #0
 8007952:	3401      	adds	r4, #1
 8007954:	9305      	str	r3, [sp, #20]
 8007956:	4619      	mov	r1, r3
 8007958:	f04f 0c0a 	mov.w	ip, #10
 800795c:	4620      	mov	r0, r4
 800795e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007962:	3a30      	subs	r2, #48	@ 0x30
 8007964:	2a09      	cmp	r2, #9
 8007966:	d903      	bls.n	8007970 <_vfiprintf_r+0x1cc>
 8007968:	2b00      	cmp	r3, #0
 800796a:	d0c6      	beq.n	80078fa <_vfiprintf_r+0x156>
 800796c:	9105      	str	r1, [sp, #20]
 800796e:	e7c4      	b.n	80078fa <_vfiprintf_r+0x156>
 8007970:	fb0c 2101 	mla	r1, ip, r1, r2
 8007974:	4604      	mov	r4, r0
 8007976:	2301      	movs	r3, #1
 8007978:	e7f0      	b.n	800795c <_vfiprintf_r+0x1b8>
 800797a:	ab03      	add	r3, sp, #12
 800797c:	9300      	str	r3, [sp, #0]
 800797e:	462a      	mov	r2, r5
 8007980:	4b12      	ldr	r3, [pc, #72]	@ (80079cc <_vfiprintf_r+0x228>)
 8007982:	a904      	add	r1, sp, #16
 8007984:	4630      	mov	r0, r6
 8007986:	f7fd fd4d 	bl	8005424 <_printf_float>
 800798a:	4607      	mov	r7, r0
 800798c:	1c78      	adds	r0, r7, #1
 800798e:	d1d6      	bne.n	800793e <_vfiprintf_r+0x19a>
 8007990:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007992:	07d9      	lsls	r1, r3, #31
 8007994:	d405      	bmi.n	80079a2 <_vfiprintf_r+0x1fe>
 8007996:	89ab      	ldrh	r3, [r5, #12]
 8007998:	059a      	lsls	r2, r3, #22
 800799a:	d402      	bmi.n	80079a2 <_vfiprintf_r+0x1fe>
 800799c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800799e:	f7fe fad3 	bl	8005f48 <__retarget_lock_release_recursive>
 80079a2:	89ab      	ldrh	r3, [r5, #12]
 80079a4:	065b      	lsls	r3, r3, #25
 80079a6:	f53f af1f 	bmi.w	80077e8 <_vfiprintf_r+0x44>
 80079aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079ac:	e71e      	b.n	80077ec <_vfiprintf_r+0x48>
 80079ae:	ab03      	add	r3, sp, #12
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	462a      	mov	r2, r5
 80079b4:	4b05      	ldr	r3, [pc, #20]	@ (80079cc <_vfiprintf_r+0x228>)
 80079b6:	a904      	add	r1, sp, #16
 80079b8:	4630      	mov	r0, r6
 80079ba:	f7fd ffcb 	bl	8005954 <_printf_i>
 80079be:	e7e4      	b.n	800798a <_vfiprintf_r+0x1e6>
 80079c0:	08008067 	.word	0x08008067
 80079c4:	08008071 	.word	0x08008071
 80079c8:	08005425 	.word	0x08005425
 80079cc:	08007781 	.word	0x08007781
 80079d0:	0800806d 	.word	0x0800806d

080079d4 <__swbuf_r>:
 80079d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d6:	460e      	mov	r6, r1
 80079d8:	4614      	mov	r4, r2
 80079da:	4605      	mov	r5, r0
 80079dc:	b118      	cbz	r0, 80079e6 <__swbuf_r+0x12>
 80079de:	6a03      	ldr	r3, [r0, #32]
 80079e0:	b90b      	cbnz	r3, 80079e6 <__swbuf_r+0x12>
 80079e2:	f7fe f963 	bl	8005cac <__sinit>
 80079e6:	69a3      	ldr	r3, [r4, #24]
 80079e8:	60a3      	str	r3, [r4, #8]
 80079ea:	89a3      	ldrh	r3, [r4, #12]
 80079ec:	071a      	lsls	r2, r3, #28
 80079ee:	d501      	bpl.n	80079f4 <__swbuf_r+0x20>
 80079f0:	6923      	ldr	r3, [r4, #16]
 80079f2:	b943      	cbnz	r3, 8007a06 <__swbuf_r+0x32>
 80079f4:	4621      	mov	r1, r4
 80079f6:	4628      	mov	r0, r5
 80079f8:	f000 f82a 	bl	8007a50 <__swsetup_r>
 80079fc:	b118      	cbz	r0, 8007a06 <__swbuf_r+0x32>
 80079fe:	f04f 37ff 	mov.w	r7, #4294967295
 8007a02:	4638      	mov	r0, r7
 8007a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a06:	6823      	ldr	r3, [r4, #0]
 8007a08:	6922      	ldr	r2, [r4, #16]
 8007a0a:	1a98      	subs	r0, r3, r2
 8007a0c:	6963      	ldr	r3, [r4, #20]
 8007a0e:	b2f6      	uxtb	r6, r6
 8007a10:	4283      	cmp	r3, r0
 8007a12:	4637      	mov	r7, r6
 8007a14:	dc05      	bgt.n	8007a22 <__swbuf_r+0x4e>
 8007a16:	4621      	mov	r1, r4
 8007a18:	4628      	mov	r0, r5
 8007a1a:	f7ff fdf7 	bl	800760c <_fflush_r>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d1ed      	bne.n	80079fe <__swbuf_r+0x2a>
 8007a22:	68a3      	ldr	r3, [r4, #8]
 8007a24:	3b01      	subs	r3, #1
 8007a26:	60a3      	str	r3, [r4, #8]
 8007a28:	6823      	ldr	r3, [r4, #0]
 8007a2a:	1c5a      	adds	r2, r3, #1
 8007a2c:	6022      	str	r2, [r4, #0]
 8007a2e:	701e      	strb	r6, [r3, #0]
 8007a30:	6962      	ldr	r2, [r4, #20]
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d004      	beq.n	8007a42 <__swbuf_r+0x6e>
 8007a38:	89a3      	ldrh	r3, [r4, #12]
 8007a3a:	07db      	lsls	r3, r3, #31
 8007a3c:	d5e1      	bpl.n	8007a02 <__swbuf_r+0x2e>
 8007a3e:	2e0a      	cmp	r6, #10
 8007a40:	d1df      	bne.n	8007a02 <__swbuf_r+0x2e>
 8007a42:	4621      	mov	r1, r4
 8007a44:	4628      	mov	r0, r5
 8007a46:	f7ff fde1 	bl	800760c <_fflush_r>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d0d9      	beq.n	8007a02 <__swbuf_r+0x2e>
 8007a4e:	e7d6      	b.n	80079fe <__swbuf_r+0x2a>

08007a50 <__swsetup_r>:
 8007a50:	b538      	push	{r3, r4, r5, lr}
 8007a52:	4b29      	ldr	r3, [pc, #164]	@ (8007af8 <__swsetup_r+0xa8>)
 8007a54:	4605      	mov	r5, r0
 8007a56:	6818      	ldr	r0, [r3, #0]
 8007a58:	460c      	mov	r4, r1
 8007a5a:	b118      	cbz	r0, 8007a64 <__swsetup_r+0x14>
 8007a5c:	6a03      	ldr	r3, [r0, #32]
 8007a5e:	b90b      	cbnz	r3, 8007a64 <__swsetup_r+0x14>
 8007a60:	f7fe f924 	bl	8005cac <__sinit>
 8007a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a68:	0719      	lsls	r1, r3, #28
 8007a6a:	d422      	bmi.n	8007ab2 <__swsetup_r+0x62>
 8007a6c:	06da      	lsls	r2, r3, #27
 8007a6e:	d407      	bmi.n	8007a80 <__swsetup_r+0x30>
 8007a70:	2209      	movs	r2, #9
 8007a72:	602a      	str	r2, [r5, #0]
 8007a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a78:	81a3      	strh	r3, [r4, #12]
 8007a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a7e:	e033      	b.n	8007ae8 <__swsetup_r+0x98>
 8007a80:	0758      	lsls	r0, r3, #29
 8007a82:	d512      	bpl.n	8007aaa <__swsetup_r+0x5a>
 8007a84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a86:	b141      	cbz	r1, 8007a9a <__swsetup_r+0x4a>
 8007a88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a8c:	4299      	cmp	r1, r3
 8007a8e:	d002      	beq.n	8007a96 <__swsetup_r+0x46>
 8007a90:	4628      	mov	r0, r5
 8007a92:	f7ff f8b5 	bl	8006c00 <_free_r>
 8007a96:	2300      	movs	r3, #0
 8007a98:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007aa0:	81a3      	strh	r3, [r4, #12]
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	6063      	str	r3, [r4, #4]
 8007aa6:	6923      	ldr	r3, [r4, #16]
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	89a3      	ldrh	r3, [r4, #12]
 8007aac:	f043 0308 	orr.w	r3, r3, #8
 8007ab0:	81a3      	strh	r3, [r4, #12]
 8007ab2:	6923      	ldr	r3, [r4, #16]
 8007ab4:	b94b      	cbnz	r3, 8007aca <__swsetup_r+0x7a>
 8007ab6:	89a3      	ldrh	r3, [r4, #12]
 8007ab8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ac0:	d003      	beq.n	8007aca <__swsetup_r+0x7a>
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	f000 f883 	bl	8007bd0 <__smakebuf_r>
 8007aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ace:	f013 0201 	ands.w	r2, r3, #1
 8007ad2:	d00a      	beq.n	8007aea <__swsetup_r+0x9a>
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	60a2      	str	r2, [r4, #8]
 8007ad8:	6962      	ldr	r2, [r4, #20]
 8007ada:	4252      	negs	r2, r2
 8007adc:	61a2      	str	r2, [r4, #24]
 8007ade:	6922      	ldr	r2, [r4, #16]
 8007ae0:	b942      	cbnz	r2, 8007af4 <__swsetup_r+0xa4>
 8007ae2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ae6:	d1c5      	bne.n	8007a74 <__swsetup_r+0x24>
 8007ae8:	bd38      	pop	{r3, r4, r5, pc}
 8007aea:	0799      	lsls	r1, r3, #30
 8007aec:	bf58      	it	pl
 8007aee:	6962      	ldrpl	r2, [r4, #20]
 8007af0:	60a2      	str	r2, [r4, #8]
 8007af2:	e7f4      	b.n	8007ade <__swsetup_r+0x8e>
 8007af4:	2000      	movs	r0, #0
 8007af6:	e7f7      	b.n	8007ae8 <__swsetup_r+0x98>
 8007af8:	2000001c 	.word	0x2000001c

08007afc <_raise_r>:
 8007afc:	291f      	cmp	r1, #31
 8007afe:	b538      	push	{r3, r4, r5, lr}
 8007b00:	4605      	mov	r5, r0
 8007b02:	460c      	mov	r4, r1
 8007b04:	d904      	bls.n	8007b10 <_raise_r+0x14>
 8007b06:	2316      	movs	r3, #22
 8007b08:	6003      	str	r3, [r0, #0]
 8007b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0e:	bd38      	pop	{r3, r4, r5, pc}
 8007b10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b12:	b112      	cbz	r2, 8007b1a <_raise_r+0x1e>
 8007b14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b18:	b94b      	cbnz	r3, 8007b2e <_raise_r+0x32>
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	f000 f830 	bl	8007b80 <_getpid_r>
 8007b20:	4622      	mov	r2, r4
 8007b22:	4601      	mov	r1, r0
 8007b24:	4628      	mov	r0, r5
 8007b26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b2a:	f000 b817 	b.w	8007b5c <_kill_r>
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d00a      	beq.n	8007b48 <_raise_r+0x4c>
 8007b32:	1c59      	adds	r1, r3, #1
 8007b34:	d103      	bne.n	8007b3e <_raise_r+0x42>
 8007b36:	2316      	movs	r3, #22
 8007b38:	6003      	str	r3, [r0, #0]
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	e7e7      	b.n	8007b0e <_raise_r+0x12>
 8007b3e:	2100      	movs	r1, #0
 8007b40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b44:	4620      	mov	r0, r4
 8007b46:	4798      	blx	r3
 8007b48:	2000      	movs	r0, #0
 8007b4a:	e7e0      	b.n	8007b0e <_raise_r+0x12>

08007b4c <raise>:
 8007b4c:	4b02      	ldr	r3, [pc, #8]	@ (8007b58 <raise+0xc>)
 8007b4e:	4601      	mov	r1, r0
 8007b50:	6818      	ldr	r0, [r3, #0]
 8007b52:	f7ff bfd3 	b.w	8007afc <_raise_r>
 8007b56:	bf00      	nop
 8007b58:	2000001c 	.word	0x2000001c

08007b5c <_kill_r>:
 8007b5c:	b538      	push	{r3, r4, r5, lr}
 8007b5e:	4d07      	ldr	r5, [pc, #28]	@ (8007b7c <_kill_r+0x20>)
 8007b60:	2300      	movs	r3, #0
 8007b62:	4604      	mov	r4, r0
 8007b64:	4608      	mov	r0, r1
 8007b66:	4611      	mov	r1, r2
 8007b68:	602b      	str	r3, [r5, #0]
 8007b6a:	f7f9 ff95 	bl	8001a98 <_kill>
 8007b6e:	1c43      	adds	r3, r0, #1
 8007b70:	d102      	bne.n	8007b78 <_kill_r+0x1c>
 8007b72:	682b      	ldr	r3, [r5, #0]
 8007b74:	b103      	cbz	r3, 8007b78 <_kill_r+0x1c>
 8007b76:	6023      	str	r3, [r4, #0]
 8007b78:	bd38      	pop	{r3, r4, r5, pc}
 8007b7a:	bf00      	nop
 8007b7c:	20000980 	.word	0x20000980

08007b80 <_getpid_r>:
 8007b80:	f7f9 bf82 	b.w	8001a88 <_getpid>

08007b84 <__swhatbuf_r>:
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	460c      	mov	r4, r1
 8007b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b8c:	2900      	cmp	r1, #0
 8007b8e:	b096      	sub	sp, #88	@ 0x58
 8007b90:	4615      	mov	r5, r2
 8007b92:	461e      	mov	r6, r3
 8007b94:	da0d      	bge.n	8007bb2 <__swhatbuf_r+0x2e>
 8007b96:	89a3      	ldrh	r3, [r4, #12]
 8007b98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b9c:	f04f 0100 	mov.w	r1, #0
 8007ba0:	bf14      	ite	ne
 8007ba2:	2340      	movne	r3, #64	@ 0x40
 8007ba4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ba8:	2000      	movs	r0, #0
 8007baa:	6031      	str	r1, [r6, #0]
 8007bac:	602b      	str	r3, [r5, #0]
 8007bae:	b016      	add	sp, #88	@ 0x58
 8007bb0:	bd70      	pop	{r4, r5, r6, pc}
 8007bb2:	466a      	mov	r2, sp
 8007bb4:	f000 f848 	bl	8007c48 <_fstat_r>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	dbec      	blt.n	8007b96 <__swhatbuf_r+0x12>
 8007bbc:	9901      	ldr	r1, [sp, #4]
 8007bbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007bc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007bc6:	4259      	negs	r1, r3
 8007bc8:	4159      	adcs	r1, r3
 8007bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bce:	e7eb      	b.n	8007ba8 <__swhatbuf_r+0x24>

08007bd0 <__smakebuf_r>:
 8007bd0:	898b      	ldrh	r3, [r1, #12]
 8007bd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bd4:	079d      	lsls	r5, r3, #30
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460c      	mov	r4, r1
 8007bda:	d507      	bpl.n	8007bec <__smakebuf_r+0x1c>
 8007bdc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007be0:	6023      	str	r3, [r4, #0]
 8007be2:	6123      	str	r3, [r4, #16]
 8007be4:	2301      	movs	r3, #1
 8007be6:	6163      	str	r3, [r4, #20]
 8007be8:	b003      	add	sp, #12
 8007bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bec:	ab01      	add	r3, sp, #4
 8007bee:	466a      	mov	r2, sp
 8007bf0:	f7ff ffc8 	bl	8007b84 <__swhatbuf_r>
 8007bf4:	9f00      	ldr	r7, [sp, #0]
 8007bf6:	4605      	mov	r5, r0
 8007bf8:	4639      	mov	r1, r7
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	f7ff f874 	bl	8006ce8 <_malloc_r>
 8007c00:	b948      	cbnz	r0, 8007c16 <__smakebuf_r+0x46>
 8007c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c06:	059a      	lsls	r2, r3, #22
 8007c08:	d4ee      	bmi.n	8007be8 <__smakebuf_r+0x18>
 8007c0a:	f023 0303 	bic.w	r3, r3, #3
 8007c0e:	f043 0302 	orr.w	r3, r3, #2
 8007c12:	81a3      	strh	r3, [r4, #12]
 8007c14:	e7e2      	b.n	8007bdc <__smakebuf_r+0xc>
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	6020      	str	r0, [r4, #0]
 8007c1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c1e:	81a3      	strh	r3, [r4, #12]
 8007c20:	9b01      	ldr	r3, [sp, #4]
 8007c22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c26:	b15b      	cbz	r3, 8007c40 <__smakebuf_r+0x70>
 8007c28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	f000 f81d 	bl	8007c6c <_isatty_r>
 8007c32:	b128      	cbz	r0, 8007c40 <__smakebuf_r+0x70>
 8007c34:	89a3      	ldrh	r3, [r4, #12]
 8007c36:	f023 0303 	bic.w	r3, r3, #3
 8007c3a:	f043 0301 	orr.w	r3, r3, #1
 8007c3e:	81a3      	strh	r3, [r4, #12]
 8007c40:	89a3      	ldrh	r3, [r4, #12]
 8007c42:	431d      	orrs	r5, r3
 8007c44:	81a5      	strh	r5, [r4, #12]
 8007c46:	e7cf      	b.n	8007be8 <__smakebuf_r+0x18>

08007c48 <_fstat_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4d07      	ldr	r5, [pc, #28]	@ (8007c68 <_fstat_r+0x20>)
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4604      	mov	r4, r0
 8007c50:	4608      	mov	r0, r1
 8007c52:	4611      	mov	r1, r2
 8007c54:	602b      	str	r3, [r5, #0]
 8007c56:	f7f9 ff7f 	bl	8001b58 <_fstat>
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	d102      	bne.n	8007c64 <_fstat_r+0x1c>
 8007c5e:	682b      	ldr	r3, [r5, #0]
 8007c60:	b103      	cbz	r3, 8007c64 <_fstat_r+0x1c>
 8007c62:	6023      	str	r3, [r4, #0]
 8007c64:	bd38      	pop	{r3, r4, r5, pc}
 8007c66:	bf00      	nop
 8007c68:	20000980 	.word	0x20000980

08007c6c <_isatty_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	4d06      	ldr	r5, [pc, #24]	@ (8007c88 <_isatty_r+0x1c>)
 8007c70:	2300      	movs	r3, #0
 8007c72:	4604      	mov	r4, r0
 8007c74:	4608      	mov	r0, r1
 8007c76:	602b      	str	r3, [r5, #0]
 8007c78:	f7f9 ff7e 	bl	8001b78 <_isatty>
 8007c7c:	1c43      	adds	r3, r0, #1
 8007c7e:	d102      	bne.n	8007c86 <_isatty_r+0x1a>
 8007c80:	682b      	ldr	r3, [r5, #0]
 8007c82:	b103      	cbz	r3, 8007c86 <_isatty_r+0x1a>
 8007c84:	6023      	str	r3, [r4, #0]
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	20000980 	.word	0x20000980

08007c8c <_init>:
 8007c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c8e:	bf00      	nop
 8007c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c92:	bc08      	pop	{r3}
 8007c94:	469e      	mov	lr, r3
 8007c96:	4770      	bx	lr

08007c98 <_fini>:
 8007c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c9a:	bf00      	nop
 8007c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c9e:	bc08      	pop	{r3}
 8007ca0:	469e      	mov	lr, r3
 8007ca2:	4770      	bx	lr
