Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Wed Jan 14 15:34:14 2026
| Host              : pdudley-msi-laptop running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xcve2302-sfva784
| Speed File        : -1LP  PRODUCTION 2.04 2025-08-19
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                 Violations  
--------  --------  ------------------------------------------  ----------  
AVAL-344  Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.574        0.000                      0                 8510        0.010        0.000                      0                 8510        0.000        0.000                       0                  2863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)           Period(ns)      Frequency(MHz)
-----                      ------------           ----------      --------------
sys_clk                    {0.000 2.500}          5.000           200.000         
  bank1_clkout0            {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]       {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]       {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk  {0.000 0.625}          1.250           800.000         
  clkout3_primitive        {0.000 3.333}          6.667           150.000         
  mc_clk_xpll              {0.000 0.625}          1.250           800.000         
  pll_clk_xpll             {0.000 0.156}          0.312           3200.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                      2.109        0.000                       0                     2  
  bank1_clkout0                                                                                                                                                              0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                         0.044        0.000                       0                    10  
    pll_clktoxphy[2]                                                                                                                                                         0.044        0.000                       0                     5  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                    0.000        0.000                       0                    22  
  clkout3_primitive              1.574        0.000                      0                 8510        0.010        0.000                      0                 8510        1.333        0.000                       0                  2811  
  mc_clk_xpll                                                                                                                                                                0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                               0.044        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p[0] }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            1.470         5.000       3.530      MMCM_X1Y0  system_inst/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     XPLL/CLKIN     n/a            10.000        5.000       5.000      XPLL_X2Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN     n/a            0.391         2.500       2.109      XPLL_X2Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN     n/a            0.391         2.500       2.109      XPLL_X2Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         1.250       0.000      XPLL_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        1.250       8.750      XPLL_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         0.625       0.234      XPLL_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         0.625       0.234      XPLL_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK  n/a            0.268         0.312       0.044      XPHY_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK  n/a            0.107         0.156       0.049      XPHY_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK  n/a            0.107         0.156       0.049      XPHY_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK  n/a            0.268         0.312       0.044      XPHY_X18Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK  n/a            0.107         0.156       0.049      XPHY_X18Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK  n/a            0.107         0.156       0.049      XPHY_X18Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.625       0.196      XPHY_X0Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3_primitive
  To Clock:  clkout3_primitive

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 system_inst/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clkout3_primitive  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/m_axi_awvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout3_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout3_primitive rise@6.667ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 2.051ns (40.236%)  route 3.046ns (59.764%))
  Logic Levels:           7  (LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 9.818 - 6.667 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.609ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.480ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X14Y0                                         0.000     0.000 r  sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    system_inst/util_ds_buf_0/U0/IBUF_DS_P[0]
    IOB_X14Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.389     0.389 r  system_inst/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.659     1.048    system_inst/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.024     1.072 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.461     1.533    system_inst/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     1.618 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2809, routed)        2.088     3.706    system_inst/versal_cips_0/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  system_inst/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      1.306     5.012 r  system_inst/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2WVALID
                         net (fo=5, routed)           0.471     5.483    system_inst/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_wvalid
    SLICE_X51Y88         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.124     5.607 r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_wvalid_INST_0/O
                         net (fo=15, routed)          0.478     6.086    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_axi_wvalid
    SLICE_X48Y78         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.112     6.198 r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_axi_wready_INST_0_i_1/O
                         net (fo=10, routed)          0.351     6.549    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X48Y95         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.111     6.660 f  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/FSM_onehot_w_state[5]_i_8/O
                         net (fo=3, routed)           0.316     6.976    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/FSM_onehot_w_state[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.135     7.111 r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/FSM_onehot_w_state[5]_i_3/O
                         net (fo=8, routed)           0.466     7.577    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/FSM_onehot_w_state[5]_i_3_n_0
    SLICE_X50Y94         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.072     7.649 f  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/m_axi_wvalid_i_i_2/O
                         net (fo=4, routed)           0.272     7.921    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/m_axi_wvalid_i_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.070     7.991 r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/m_axi_awvalid_i_i_2/O
                         net (fo=1, routed)           0.266     8.257    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/m_axi_awvalid_i
    SLICE_X48Y95         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.121     8.378 r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/m_axi_awvalid_i_i_1/O
                         net (fo=1, routed)           0.425     8.803    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo_n_17
    SLICE_X49Y95         FDRE                                         r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/m_axi_awvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      6.667     6.667 r  
    IOB_X14Y0                                         0.000     6.667 r  sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.667    system_inst/util_ds_buf_0/U0/IBUF_DS_P[0]
    IOB_X14Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.270     6.937 r  system_inst/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.490     7.427    system_inst/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.045     7.382 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.339     7.721    system_inst/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066     7.787 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2809, routed)        2.031     9.818    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aclk
    SLICE_X49Y95         FDRE                                         r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/m_axi_awvalid_i_reg/C
                         clock pessimism              0.619    10.437    
                         clock uncertainty           -0.055    10.382    
    SLICE_X49Y95         FDRE (Setup_DFF_SLICEM_C_D)
                                                     -0.004    10.378    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/m_axi_awvalid_i_reg
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  1.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_inst/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1024]/C
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aw_burst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3_primitive  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout3_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3_primitive rise@0.000ns - clkout3_primitive rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.091ns (23.499%)  route 0.296ns (76.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      1.967ns (routing 0.480ns, distribution 1.487ns)
  Clock Net Delay (Destination): 2.416ns (routing 0.609ns, distribution 1.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X14Y0                                         0.000     0.000 r  sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    system_inst/util_ds_buf_0/U0/IBUF_DS_P[0]
    IOB_X14Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.270     0.270 r  system_inst/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.490     0.760    system_inst/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.045     0.715 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.339     1.054    system_inst/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066     1.120 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2809, routed)        1.967     3.088    system_inst/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X48Y91         FDRE                                         r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1024]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.091     3.179 r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1024]/Q
                         net (fo=2, routed)           0.296     3.475    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_axi_awburst[0]
    SLICE_X44Y93         FDRE                                         r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aw_burst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3_primitive rise edge)
                                                      0.000     0.000 r  
    IOB_X14Y0                                         0.000     0.000 r  sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    system_inst/util_ds_buf_0/U0/IBUF_DS_P[0]
    IOB_X14Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.389     0.389 r  system_inst/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.659     1.048    system_inst/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.024     1.072 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2
                         net (fo=1, routed)           0.461     1.533    system_inst/clk_wizard_0/inst/clock_primitive_inst/clkout3_primitive
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     1.618 r  system_inst/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout3_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2809, routed)        2.416     4.034    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aclk
    SLICE_X44Y93         FDRE                                         r  system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aw_burst_reg[0]/C
                         clock pessimism             -0.620     3.414    
    SLICE_X44Y93         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.051     3.465    system_inst/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aw_burst_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3_primitive
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { system_inst/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT2 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS9/MAXIGP2ACLK  n/a            4.000         6.667       2.667      PS9_X0Y0  system_inst/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Low Pulse Width   Slow    PS9/MAXIGP2ACLK  n/a            2.000         3.333       1.333      PS9_X0Y0  system_inst/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
High Pulse Width  Slow    PS9/MAXIGP2ACLK  n/a            2.000         3.333       1.333      PS9_X0Y0  system_inst/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK  n/a            0.268         0.312       0.044      XPHY_X9Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK  n/a            0.107         0.156       0.049      XPHY_X9Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK  n/a            0.107         0.156       0.049      XPHY_X9Y0  system_inst/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK



