(pcb C:\Users\jan\projects\8bit\clock\clock.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  150000 -150000  50000 -150000  50000 -50000  150000 -50000
            150000 -150000)
    )
    (plane GND (polygon B.Cu 0  149352 -149352  50546 -149606  50546 -50800  149098 -50800
            149352 -149352))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C11 62738 -137464 front 270 (PN 10nF))
      (place C10 62992 -121716 front 270 (PN 10nF))
      (place C9 62992 -105156 front 270 (PN 10nF))
      (place C8 103124 -83820 front 0 (PN 10nF))
      (place C7 116586 -129540 front 90 (PN 10nF))
      (place C6 117856 -97790 front 90 (PN 0.1uF))
      (place C5 122682 -97710 front 90 (PN 10nF))
      (place C3 116078 -80264 front 0 (PN 10nF))
      (place C2 69850 -58420 front 90 (PN 0.1uF))
      (place C1 64008 -58420 front 90 (PN 0.1uF))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U6 66802 -143764 front 90 (PN 74LS32))
      (place U5 66802 -128016 front 90 (PN 74LS08))
      (place U4 66802 -111456 front 90 (PN 74LS04))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U3 100838 -120650 front 0 (PN LMC555xN))
      (place U2 100838 -92583 front 0 (PN LMC555xN))
      (place U1 101092 -71374 front 0 (PN LMC555xN))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R6 108448 -116078 front 180 (PN 1K))
      (place R5 117856 -104648 front 0 (PN 1K))
      (place R4 131318 -104648 front 0 (PN 1K))
      (place R3 100828 -104140 front 0 (PN 1M))
      (place R2 93726 -101092 front 90 (PN 1K))
      (place R1 116078 -61976 front 270 (PN 1K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical
      (place J2 146558 -62484 front 0 (PN Conn_01x07_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x16_P2.54mm_Vertical
      (place J1 55626 -62230 front 0 (PN Conn_01x32_Male))
    )
    (component Capacitor_THT:C_Radial_D5.0mm_H11.0mm_P2.00mm
      (place C4 118110 -74168 front 0 (PN 1uF))
    )
    (component MountingHole:MountingHole_3mm_Pad
      (place M3 146500 -146000 front 0 (PN MountingHole_3mm_Pad))
      (place M4 53500 -146500 front 0 (PN MountingHole_3mm_Pad))
      (place M2 146500 -53500 front 0 (PN MountingHole_3mm_Pad))
      (place M1 53500 -53500 front 0 (PN MountingHole_3mm_Pad))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -17050  1800 1800))
      (outline (path signal 50  -1800 -17050  1800 -17050))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -16510  -1270 635))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (outline (path signal 100  1270 1270  1270 -16510))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x16_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -39900  4350 1800))
      (outline (path signal 50  -1800 -39900  4350 -39900))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  -1330 -39430  3870 -39430))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -39370  -1270 0))
      (outline (path signal 100  3810 -39370  -1270 -39370))
      (outline (path signal 100  3810 1270  3810 -39370))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Radial_D5.0mm_H11.0mm_P2.00mm
      (outline (path signal 50  3750 0  3670.09 -658.118  3435 -1277.99  3058.41 -1823.59
            2562.18 -2263.21  1975.16 -2571.3  1331.48 -2729.95  668.524 -2729.95
            24.837 -2571.3  -562.178 -2263.21  -1058.4 -1823.59  -1435 -1277.99
            -1670.09 -658.118  -1750 0  -1670.09 658.118  -1435 1277.99
            -1058.4 1823.59  -562.178 2263.21  24.837 2571.3  668.524 2729.95
            1331.48 2729.95  1975.16 2571.3  2562.18 2263.21  3058.41 1823.59
            3435 1277.99  3670.09 658.118  3750 0))
      (outline (path signal 120  3620 0  3537.69 -651.568  3295.92 -1262.19  2909.9 -1793.51
            2403.87 -2212.14  1809.62 -2491.77  1164.51 -2614.83  509.061 -2573.59
            -115.542 -2370.65  -670.051 -2018.74  -1119.62 -1540  -1436.01 -964.486
            -1599.34 -328.373  -1599.34 328.373  -1436.01 964.486  -1119.62 1540
            -670.051 2018.74  -115.542 2370.65  509.061 2573.59  1164.51 2614.83
            1809.62 2491.77  2403.87 2212.14  2909.9 1793.51  3295.92 1262.19
            3537.69 651.568  3620 0))
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image MountingHole:MountingHole_3mm_Pad
      (outline (path signal 50  3250 0  3168.52 -723.193  2928.15 -1410.12  2540.95 -2026.34
            2026.34 -2540.95  1410.12 -2928.15  723.193 -3168.52  0 -3250
            -723.193 -3168.52  -1410.12 -2928.15  -2026.34 -2540.95  -2540.95 -2026.34
            -2928.15 -1410.12  -3168.52 -723.193  -3250 0  -3168.52 723.193
            -2928.15 1410.12  -2540.95 2026.34  -2026.34 2540.95  -1410.12 2928.15
            -723.193 3168.52  0 3250  723.193 3168.52  1410.12 2928.15  2026.34 2540.95
            2540.95 2026.34  2928.15 1410.12  3168.52 723.193  3250 0))
      (outline (path signal 150  3000 0  2919.14 -691.848  2680.9 -1346.4  2298.13 -1928.36
            1791.48 -2406.37  1188.24 -2754.65  520.945 -2954.42  -174.434 -2994.92
            -860.41 -2873.97  -1500 -2598.08  -2058.72 -2182.12  -2506.46 -1648.53
            -2819.08 -1026.06  -2979.72 -348.279  -2979.72 348.279  -2819.08 1026.06
            -2506.46 1648.53  -2058.72 2182.12  -1500 2598.08  -860.41 2873.97
            -174.434 2994.92  520.945 2954.42  1188.24 2754.65  1791.48 2406.37
            2298.13 1928.36  2680.9 1346.4  2919.14 691.848  3000 0))
      (pin Round[A]Pad_6000_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_6000_um
      (shape (circle F.Cu 6000))
      (shape (circle B.Cu 6000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C11-2 C10-2 C9-2 U6-7 U5-7 U4-7 U3-6 U3-1 U2-1 U1-1 R6-2 J2-7 J1-1 C7-2
        C6-2 C5-2 C4-2 C3-2 C2-2 C1-2)
    )
    (net VCC
      (pins C11-1 C10-1 C9-1 U6-14 U5-14 U4-14 U3-8 U2-8 U2-4 U1-8 U1-4 R5-1 R4-1
        R3-1 R2-1 R1-1 J1-2 C2-1 C1-1)
    )
    (net "Net-(C3-Pad1)"
      (pins U1-5 C3-1)
    )
    (net /Freq0
      (pins U1-6 U1-2 J2-3 C4-1)
    )
    (net "Net-(C5-Pad1)"
      (pins U2-5 C5-1)
    )
    (net "Net-(C6-Pad1)"
      (pins U2-7 U2-6 R3-2 C6-1)
    )
    (net "Net-(C7-Pad1)"
      (pins U3-5 C7-1)
    )
    (net /CLK
      (pins U5-8 U4-13 J2-1 J1-3 C8-2)
    )
    (net /^CLK
      (pins R6-1 J1-5 C8-1)
    )
    (net "Net-(J1-Pad32)"
      (pins J1-32)
    )
    (net "Net-(J1-Pad31)"
      (pins J1-31)
    )
    (net "Net-(J1-Pad30)"
      (pins J1-30)
    )
    (net "Net-(J1-Pad29)"
      (pins J1-29)
    )
    (net "Net-(J1-Pad28)"
      (pins J1-28)
    )
    (net "Net-(J1-Pad27)"
      (pins J1-27)
    )
    (net "Net-(J1-Pad26)"
      (pins J1-26)
    )
    (net "Net-(J1-Pad25)"
      (pins J1-25)
    )
    (net /GET3
      (pins J1-24)
    )
    (net /GET2
      (pins J1-23)
    )
    (net /GET1
      (pins J1-22)
    )
    (net /GET0
      (pins J1-21)
    )
    (net /PUT3
      (pins J1-20)
    )
    (net /PUT2
      (pins J1-19)
    )
    (net /PUT1
      (pins J1-18)
    )
    (net /PUT0
      (pins J1-17)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14)
    )
    (net /CLR
      (pins J1-13)
    )
    (net /DEC
      (pins J1-12)
    )
    (net /INC
      (pins J1-11)
    )
    (net /XADDR
      (pins J1-10)
    )
    (net /MSB
      (pins J1-9)
    )
    (net /XDATA
      (pins J1-8)
    )
    (net /SUS
      (pins J1-7)
    )
    (net /HLT
      (pins U4-11 J1-6)
    )
    (net /~CLK
      (pins U4-12 J1-4)
    )
    (net /AutoMode
      (pins U3-2 R4-2 J2-6)
    )
    (net /SingleStepMode
      (pins U3-4 R5-2 J2-5)
    )
    (net /Freq
      (pins U1-7 R1-2 J2-4)
    )
    (net /Pulse
      (pins U2-2 R2-2 J2-2)
    )
    (net /AutoClock
      (pins U5-1 U1-3)
    )
    (net /SingleStep
      (pins U5-5 U2-3)
    )
    (net "Net-(U3-Pad7)"
      (pins U3-7)
    )
    (net /TimerMode
      (pins U5-2 U4-1 U3-3)
    )
    (net "Net-(U4-Pad2)"
      (pins U5-4 U4-2)
    )
    (net "Net-(U5-Pad6)"
      (pins U6-2 U5-6)
    )
    (net "Net-(U5-Pad3)"
      (pins U6-1 U5-3)
    )
    (net "Net-(U5-Pad9)"
      (pins U6-3 U5-9)
    )
    (net "Net-(U4-Pad10)"
      (pins U5-10 U4-10)
    )
    (class kicad_default "" /AutoClock /AutoMode /CLK /CLR /DEC /Freq /Freq0
      /GET0 /GET1 /GET2 /GET3 /HLT /INC /MSB /PUT0 /PUT1 /PUT2 /PUT3 /Pulse
      /SUS /SingleStep /SingleStepMode /TimerMode /XADDR /XDATA /^CLK /~CLK
      GND "Net-(C3-Pad1)" "Net-(C5-Pad1)" "Net-(C6-Pad1)" "Net-(C7-Pad1)"
      "Net-(J1-Pad14)" "Net-(J1-Pad15)" "Net-(J1-Pad16)" "Net-(J1-Pad25)"
      "Net-(J1-Pad26)" "Net-(J1-Pad27)" "Net-(J1-Pad28)" "Net-(J1-Pad29)"
      "Net-(J1-Pad30)" "Net-(J1-Pad31)" "Net-(J1-Pad32)" "Net-(U3-Pad7)" "Net-(U4-Pad10)"
      "Net-(U4-Pad2)" "Net-(U4-Pad6)" "Net-(U4-Pad8)" "Net-(U5-Pad3)" "Net-(U5-Pad6)"
      "Net-(U5-Pad9)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
