#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-timescale=1ns/10ps' 'Task2/testbench/mem_test.sv' 'Task2/design/mem.sv' '-o' 'simv' 2>&1
