// Seed: 546392928
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output reg id_3,
    output id_4,
    output id_5,
    input logic id_6,
    input id_7
);
  initial begin
    #1;
    if (1 + id_1) id_3 <= #1 id_0;
    if ({1{id_6}}) id_4 = id_2;
    else id_5 <= 1;
    id_5 <= 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  reg id_8;
  initial begin
    SystemTFIdentifier(1);
    id_8 <= id_0(1, 1);
  end
endmodule
