<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_mips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU_control.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="EX_MEM.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ID_EX.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IF_ID.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MEM_WB.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Multiplier.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multiplier.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Multiplier.tfi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="adder.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_module_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_module_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_module_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_module_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="control_unit.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="control_unit_decode.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="decode_stage.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="divide.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="execute_stage.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="execute_stage_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fetch_stage.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="instruction_cache.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="instruction_memory.tfi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="memory_stage.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_test2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_test2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_test_3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_test_3_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="multiplexer2_1.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplier_mips_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplier_mips_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="my_dcm.tfi"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="pc.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pc.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="pc.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="register_file.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="sign_extended.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sign_extended_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extended_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="write_back_stage.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1608296245" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1608296245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612165991" xil_pn:in_ck="8826439813005433309" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1612165991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="Adder_Subtractor.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="Multiplier.v"/>
      <outfile xil_pn:name="Shift_Register.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu_module_test.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="control_unit_decode.v"/>
      <outfile xil_pn:name="decode_stage.v"/>
      <outfile xil_pn:name="divide.v"/>
      <outfile xil_pn:name="execute_stage.v"/>
      <outfile xil_pn:name="fetch_stage.v"/>
      <outfile xil_pn:name="instruction_cache.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="memory_stage.v"/>
      <outfile xil_pn:name="mips_test2.v"/>
      <outfile xil_pn:name="mips_test_3.v"/>
      <outfile xil_pn:name="multiplexer2_1.v"/>
      <outfile xil_pn:name="multiplier_mips_test.v"/>
      <outfile xil_pn:name="my_dcm.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="sign_extended.v"/>
      <outfile xil_pn:name="write_back_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1612166005" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5659687348584155139" xil_pn:start_ts="1612166005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612166005" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1074699496217437595" xil_pn:start_ts="1612166005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608296774" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="52680215013873904" xil_pn:start_ts="1608296774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612166005" xil_pn:in_ck="8826439813005433309" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1612166005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="Adder_Subtractor.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="Multiplier.v"/>
      <outfile xil_pn:name="Shift_Register.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu_module_test.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="control_unit_decode.v"/>
      <outfile xil_pn:name="decode_stage.v"/>
      <outfile xil_pn:name="divide.v"/>
      <outfile xil_pn:name="execute_stage.v"/>
      <outfile xil_pn:name="fetch_stage.v"/>
      <outfile xil_pn:name="instruction_cache.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="memory_stage.v"/>
      <outfile xil_pn:name="mips_test2.v"/>
      <outfile xil_pn:name="mips_test_3.v"/>
      <outfile xil_pn:name="multiplexer2_1.v"/>
      <outfile xil_pn:name="multiplier_mips_test.v"/>
      <outfile xil_pn:name="my_dcm.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="sign_extended.v"/>
      <outfile xil_pn:name="write_back_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1612166007" xil_pn:in_ck="8826439813005433309" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3027669130719299401" xil_pn:start_ts="1612166005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_module_test_beh.prj"/>
      <outfile xil_pn:name="alu_module_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1612166008" xil_pn:in_ck="7818865571325577305" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4406496244848426540" xil_pn:start_ts="1612166007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_module_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
