Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate C:\FDAS_AGILEX_22_2_SDC_HPS_2\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER_HPS.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\FDAS_AGILEX_22_2_SDC_HPS_2\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER_HPS --family=Agilex --part=AGFB014R24B2E2V
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0: SPD Bytes must be set for RDIMM/LRDIMM and are unique to each memory module. Please check with the SPD provider to ensure correct SPD data.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Valid memory frequencies for the current PLL reference clock of 33.333 MHz and user clock rate, in MHz: 1599.98, 1466.65, 1333.32, 1199.99, 1066.66, 933.32, 799.99, 666.66
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: Skipping generation of FDAS_DDR_CONTROLLER_HPS: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\FDAS_AGILEX_22_2_SDC_HPS_2\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER_HPS.ip --output-directory=C:/FDAS_AGILEX_22_2_SDC_HPS_2/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER_HPS/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/FDAS_AGILEX_22_2_SDC_HPS_2/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER_HPS/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/FDAS_AGILEX_22_2_SDC_HPS_2/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER_HPS/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FDAS_AGILEX_22_2_SDC_HPS_2/Projects/SKA/altera/quartus/22.2/ddr_controller/FDAS_DDR_CONTROLLER_HPS/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FDAS_AGILEX_22_2_SDC_HPS_2\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER_HPS.ip --block-symbol-file --output-directory=C:\FDAS_AGILEX_22_2_SDC_HPS_2\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER_HPS --family=Agilex --part=AGFB014R24B2E2V
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0: SPD Bytes must be set for RDIMM/LRDIMM and are unique to each memory module. Please check with the SPD provider to ensure correct SPD data.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Valid memory frequencies for the current PLL reference clock of 33.333 MHz and user clock rate, in MHz: 1599.98, 1466.65, 1333.32, 1199.99, 1066.66, 933.32, 799.99, 666.66
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FDAS_AGILEX_22_2_SDC_HPS_2\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER_HPS.ip --synthesis=VHDL --output-directory=C:\FDAS_AGILEX_22_2_SDC_HPS_2\Projects\SKA\altera\quartus\22.2\ddr_controller\FDAS_DDR_CONTROLLER_HPS --family=Agilex --part=AGFB014R24B2E2V
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0: SPD Bytes must be set for RDIMM/LRDIMM and are unique to each memory module. Please check with the SPD provider to ensure correct SPD data.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: Valid memory frequencies for the current PLL reference clock of 33.333 MHz and user clock rate, in MHz: 1599.98, 1466.65, 1333.32, 1199.99, 1066.66, 933.32, 799.99, 666.66
Info: FDAS_DDR_CONTROLLER_HPS.emif_fm_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: Skipping generation of FDAS_DDR_CONTROLLER_HPS: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FDAS_DDR_CONTROLLER_HPS. No files generated.
Info: Finished: Generate IP Core Documentation
