Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/spi_slave_6.v" into library work
Parsing module <spi_slave_6>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_tx_8.v" into library work
Parsing module <serial_tx_8>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_tx_8.v" Line 14. parameter declaration becomes local in serial_tx_8 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_rx_7.v" into library work
Parsing module <serial_rx_7>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_rx_7.v" Line 12. parameter declaration becomes local in serial_rx_7 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_rom_9.v" into library work
Parsing module <mems_rom_9>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/cclk_detector_5.v" into library work
Parsing module <cclk_detector_5>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/cclk_detector_5.v" Line 10. parameter declaration becomes local in cclk_detector_5 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/my_clk_4.v" into library work
Parsing module <my_clk_4>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/my_clk_4.v" Line 12. parameter declaration becomes local in my_clk_4 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_spi_3.v" into library work
Parsing module <mems_spi_3>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_control_2.v" into library work
Parsing module <mems_control_2>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/avr_interface_1.v" into library work
Parsing module <avr_interface_1>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/avr_interface_1.v" Line 80. parameter declaration becomes local in avr_interface_1 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 34: Assignment to mojo_clk ignored, since the identifier is never used

Elaborating module <avr_interface_1>.

Elaborating module <cclk_detector_5(CLK_RATE=50000000)>.

Elaborating module <spi_slave_6>.

Elaborating module <serial_rx_7(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_8(CLK_PER_BIT=100)>.

Elaborating module <mems_control_2>.

Elaborating module <mems_rom_9>.

Elaborating module <mems_spi_3(CLK_DIV=9)>.
WARNING:HDLCompiler:189 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 100: Size mismatch in connection of port <data_out>. Formal port size is 24-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 100: Assignment to data_out ignored, since the identifier is never used

Elaborating module <my_clk_4(CLK_DIV=5000)>.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 95: Net <miso> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" line 92: Output port <data_out> of the instance <mems_spi_master> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <miso> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <avr_interface_1>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/avr_interface_1.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_1> synthesized.

Synthesizing Unit <cclk_detector_5>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/cclk_detector_5.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_3_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_5> synthesized.

Synthesizing Unit <spi_slave_6>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/spi_slave_6.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_4_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_6> synthesized.

Synthesizing Unit <serial_rx_7>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_rx_7.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_7> synthesized.

Synthesizing Unit <serial_tx_8>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_tx_8.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_6_o_add_13_OUT> created at line 73.
    Found 7-bit adder for signal <ctr_q[6]_GND_6_o_add_19_OUT> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <bit_ctr_q[2]_data_q[7]_Mux_10_o> created at line 69.
    Found 7-bit 4-to-1 multiplexer for signal <ctr_d> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_8> synthesized.

Synthesizing Unit <mems_control_2>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_control_2.v".
WARNING:Xst:647 - Input <tx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <ch_state_q>.
    Found 1-bit register for signal <start_q>.
    Found 9-bit register for signal <addr_q>.
    Found 1-bit register for signal <play_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_3> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 25                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ch_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | _n0091 (negative)                              |
    | Reset              | state_q<0> (negative)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <addr_q[8]_GND_13_o_add_30_OUT> created at line 191.
    Found 9-bit 4-to-1 multiplexer for signal <ch_state_q[1]_addr_q[8]_wide_mux_35_OUT> created at line 122.
    Found 1-bit 4-to-1 multiplexer for signal <start_d> created at line 88.
    Found 9-bit 4-to-1 multiplexer for signal <addr_d> created at line 88.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <ch_state_q> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <mems_control_2> synthesized.

Synthesizing Unit <mems_rom_9>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_rom_9.v".
    Found 24-bit register for signal <data_q>.
    Found 512x24-bit Read Only RAM for signal <data_d>
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <mems_rom_9> synthesized.

Synthesizing Unit <mems_spi_3>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_spi_3.v".
        CLK_DIV = 9
    Found 24-bit register for signal <data_q>.
    Found 9-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 24-bit register for signal <data_out_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_15_o_add_13_OUT> created at line 78.
    Found 9-bit adder for signal <sck_q[8]_GND_15_o_add_9_OUT> created at line 102.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_spi_3> synthesized.

Synthesizing Unit <my_clk_4>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN_5_SIN/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/my_clk_4.v".
        CLK_DIV = 5000
    Found 1-bit register for signal <my_clk_q>.
    Found 13-bit register for signal <cnt_q>.
    Found 13-bit adder for signal <cnt_d> created at line 20.
    Found 13-bit comparator lessequal for signal <cnt_q[12]_GND_16_o_LessThan_2_o> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x24-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 3-bit adder                                           : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 41
 1-bit register                                        : 21
 10-bit register                                       : 2
 13-bit register                                       : 1
 24-bit register                                       : 3
 3-bit register                                        : 3
 4-bit register                                        : 2
 5-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 4
 9-bit register                                        : 2
# Comparators                                          : 1
 13-bit comparator lessequal                           : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 14
 9-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_5>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_5> synthesized (advanced).

Synthesizing (advanced) Unit <mems_control_2>.
INFO:Xst:3226 - The RAM <mems_rom/Mram_data_d> will be implemented as a BLOCK RAM, absorbing the following register(s): <mems_rom/data_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_q>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_miso>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mems_control_2> synthesized (advanced).

Synthesizing (advanced) Unit <mems_spi_3>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <mems_spi_3> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_4>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_4> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_7>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_7> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx_8>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx_8> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_6>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x24-bit single-port block Read Only RAM            : 1
# Adders/Subtractors                                   : 4
 7-bit adder                                           : 2
 9-bit adder                                           : 2
# Counters                                             : 6
 10-bit up counter                                     : 1
 13-bit up counter                                     : 1
 3-bit up counter                                      : 3
 5-bit up counter                                      : 1
# Registers                                            : 151
 Flip-Flops                                            : 151
# Comparators                                          : 1
 13-bit comparator lessequal                           : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 14
 9-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_control/FSM_3> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_control/FSM_4> on signal <ch_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <serial_tx_8> ...

Optimizing unit <spi_slave_6> ...

Optimizing unit <serial_rx_7> ...

Optimizing unit <mems_control_2> ...

Optimizing unit <mems_spi_3> ...
WARNING:Xst:1710 - FF/Latch <avr_interface/busy_q> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/state_q_FSM_FFd2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/tx_q> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_7> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_6> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_5> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/block_q> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_23> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_22> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_21> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_20> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_19> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_16> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_0> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_1> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_2> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_3> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/serial_tx/busy_q> is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/state_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 3.
FlipFlop mems_spi_master/state_q_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 248
#      GND                         : 4
#      INV                         : 7
#      LUT1                        : 21
#      LUT2                        : 18
#      LUT3                        : 17
#      LUT4                        : 29
#      LUT5                        : 50
#      LUT6                        : 52
#      MUXCY                       : 21
#      MUXF7                       : 2
#      VCC                         : 4
#      XORCY                       : 23
# FlipFlops/Latches                : 123
#      FD                          : 19
#      FDE                         : 21
#      FDR                         : 11
#      FDRE                        : 63
#      FDS                         : 1
#      FDSE                        : 8
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 6
#      OBUF                        : 15
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             123  out of  11440     1%  
 Number of Slice LUTs:                  194  out of   5720     3%  
    Number used as Logic:               194  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    209
   Number with an unused Flip Flop:      86  out of    209    41%  
   Number with an unused LUT:            15  out of    209     7%  
   Number of fully used LUT-FF pairs:   108  out of    209    51%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  28  out of    102    27%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 124   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.543ns (Maximum Frequency: 180.408MHz)
   Minimum input arrival time before clock: 5.029ns
   Maximum output required time after clock: 6.449ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.543ns (frequency: 180.408MHz)
  Total number of paths / destination ports: 2063 / 234
-------------------------------------------------------------------------
Delay:               5.543ns (Levels of Logic = 4)
  Source:            mems_spi_master/sck_q_4 (FF)
  Destination:       mems_spi_master/data_q_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mems_spi_master/sck_q_4 to mems_spi_master/data_q_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.525   1.069  sck_q_4 (sck_q_4)
     LUT3:I0->O            1   0.235   0.682  sck_q[8]_GND_15_o_equal_12_o1_SW0 (N27)
     LUT6:I5->O           13   0.254   1.098  sck_q[8]_GND_15_o_equal_12_o1 (sck_q[8]_GND_15_o_equal_12_o1)
     LUT5:I4->O           13   0.254   1.098  _n0167_inv1_rstpot (_n0167_inv1_rstpot)
     LUT4:I3->O            1   0.254   0.000  data_q_0_dpot (data_q_0_dpot)
     FDRE:D                    0.074          data_q_0
    ----------------------------------------
    Total                      5.543ns (1.596ns logic, 3.947ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 89 / 77
-------------------------------------------------------------------------
Offset:              5.029ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       mems_spi_master/ctr_q_4 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to mems_spi_master/ctr_q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.234  rst_n_IBUF (rst_inv)
     INV:I->O             46   0.255   1.753  rst1_INV_0 (rst)
     begin scope: 'mems_spi_master:rst'
     FDRE:R                    0.459          data_q_0
    ----------------------------------------
    Total                      5.029ns (2.042ns logic, 2.987ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 12
-------------------------------------------------------------------------
Offset:              6.449ns (Levels of Logic = 3)
  Source:            mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:       probe_spi_clock (PAD)
  Source Clock:      clk rising

  Data Path: mems_spi_master/state_q_FSM_FFd2 to probe_spi_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             56   0.525   2.096  state_q_FSM_FFd2 (state_q_FSM_FFd2)
     LUT3:I0->O            1   0.235   0.681  _n0167_inv111 (sck)
     end scope: 'mems_spi_master:sck'
     OBUF:I->O                 2.912          probe_spi_clock_OBUF (probe_spi_clock)
    ----------------------------------------
    Total                      6.449ns (3.672ns logic, 2.777ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr_interface:spi_ss'
     LUT2:I0->O            1   0.250   0.681  ready_spi_ss_AND_3_o_inv1 (ready_spi_ss_AND_3_o_inv)
     end scope: 'avr_interface:ready_spi_ss_AND_3_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.543|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.72 secs
 
--> 


Total memory usage is 402596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   85 (   0 filtered)
Number of infos    :    5 (   0 filtered)

