(module "DIP762W50P254L458H450Q4N" (layer F.Cu)
  (descr "dip4")
  (tags "Integrated Circuit")
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "DIP762W50P254L458H450Q4N" (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -4.61 -2.79) (end 4.61 -2.79) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.61 -2.79) (end 4.61 2.79) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.61 2.79) (end -4.61 2.79) (layer F.CrtYd) (width 0.05))
  (fp_line (start -4.61 2.79) (end -4.61 -2.79) (layer F.CrtYd) (width 0.05))
  (fp_line (start -3.5 -2.54) (end 3.5 -2.54) (layer F.Fab) (width 0.1))
  (fp_line (start 3.5 -2.54) (end 3.5 2.54) (layer F.Fab) (width 0.1))
  (fp_line (start 3.5 2.54) (end -3.5 2.54) (layer F.Fab) (width 0.1))
  (fp_line (start -3.5 2.54) (end -3.5 -2.54) (layer F.Fab) (width 0.1))
  (fp_line (start -3.5 -1.27) (end -2.23 -2.54) (layer F.Fab) (width 0.1))
  (fp_line (start -4.36 -2.54) (end 3.5 -2.54) (layer F.SilkS) (width 0.2))
  (fp_line (start -3.5 2.54) (end 3.5 2.54) (layer F.SilkS) (width 0.2))
  (pad 1 thru_hole rect (at -3.81 -1.27) (size 1.1 1.1) (drill 0.7) (layers *.Cu *.Mask))
  (pad 2 thru_hole circle (at -3.81 1.27) (size 1.1 1.1) (drill 0.7) (layers *.Cu *.Mask))
  (pad 3 thru_hole circle (at 3.81 1.27) (size 1.1 1.1) (drill 0.7) (layers *.Cu *.Mask))
  (pad 4 thru_hole circle (at 3.81 -1.27) (size 1.1 1.1) (drill 0.7) (layers *.Cu *.Mask))
  (model TLP521-1GB.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
