<html><head><title>Icestorm: UMOV (S to W) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>UMOV (S to W)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  umov w0, v0.s[1]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Code:</p><pre>  umov w0, v0.s[1]
  fmov d0, x0</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 7.0032</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10003</td><td>10003</td><td>200</td><td>10003</td><td>10003</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10021</td><td>300</td><td>1245534</td><td>899505</td><td>20136</td><td>200</td><td>10026</td><td>10026</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70036</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>70032</td><td>30101</td><td>10101</td><td>10000</td><td>10000</td><td>100</td><td>10000</td><td>10000</td><td>300</td><td>1248868</td><td>899368</td><td>20100</td><td>200</td><td>10002</td><td>10002</td><td>200</td><td>10002</td><td>10002</td><td>10001</td><td>10000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 7.0032</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20024</td><td>70033</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248868</td><td>899368</td><td>20010</td><td>20</td><td>10003</td><td>10003</td><td>20</td><td>10000</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70032</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248868</td><td>899368</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10000</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70032</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248868</td><td>899368</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10000</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70032</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248868</td><td>899368</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10026</td><td>10026</td><td>10003</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70043</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1250524</td><td>900564</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10086</td><td>10085</td><td>10013</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70051</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248904</td><td>899394</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10000</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70032</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248868</td><td>899368</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10000</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70032</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248868</td><td>899368</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10000</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70038</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248868</td><td>899368</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10000</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>70032</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10</td><td>10000</td><td>10000</td><td>30</td><td>1248958</td><td>899433</td><td>20010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>10128</td><td>10127</td><td>10019</td><td>10000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  umov w0, v8.s[1]
  umov w1, v8.s[1]
  umov w2, v8.s[1]
  umov w3, v8.s[1]
  umov w4, v8.s[1]
  umov w5, v8.s[1]
  umov w6, v8.s[1]
  umov w7, v8.s[1]</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x8, 9</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0004</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80064</td><td>80029</td><td>80100</td></tr><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80036</td><td>80015</td><td>80100</td></tr><tr><td>80204</td><td>80040</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80008</td><td>80001</td><td>80100</td></tr><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80008</td><td>80001</td><td>80100</td></tr><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80008</td><td>80001</td><td>80100</td></tr><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80008</td><td>80001</td><td>80100</td></tr><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80008</td><td>80001</td><td>80100</td></tr><tr><td>80205</td><td>80068</td><td>160133</td><td>80115</td><td>80018</td><td>100</td><td>80024</td><td>300</td><td>320088</td><td>80123</td><td>200</td><td>80036</td><td>200</td><td>80008</td><td>80001</td><td>80100</td></tr><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320083</td><td>80122</td><td>200</td><td>80035</td><td>200</td><td>80008</td><td>80001</td><td>80100</td></tr><tr><td>80204</td><td>80034</td><td>160101</td><td>80101</td><td>80000</td><td>100</td><td>80001</td><td>300</td><td>320005</td><td>80101</td><td>200</td><td>80008</td><td>200</td><td>80039</td><td>80015</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0004</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>80024</td><td>80049</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80002</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80036</td><td>80025</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr><tr><td>80024</td><td>80034</td><td>160021</td><td>80021</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80011</td><td>80010</td></tr></table></div></div></div></div></body></html>