<stg><name>kernel</name>


<trans_list>

<trans id="1141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="9" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="phi_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="phi_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="16" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
<literal name="icmp_ln174_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
<literal name="icmp_ln174_1" val="1"/>
<literal name="phi_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
<literal name="icmp_ln174_1" val="1"/>
<literal name="phi_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="21" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="23" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="34" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="36" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="phi_ln196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="phi_ln196" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="37" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="38" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="39" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="40" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="45" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="46" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="47" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="49" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="53" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
<literal name="icmp_ln174_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="53" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
<literal name="icmp_ln174_3" val="1"/>
<literal name="phi_ln174_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
<literal name="icmp_ln174_3" val="1"/>
<literal name="phi_ln174_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="54" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="56" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="67" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="69" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="69" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="1"/>
<literal name="phi_ln196_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="1"/>
<literal name="phi_ln196_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="70" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="71" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="72" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="73" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="75" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="76" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="77" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="78" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="79" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="80" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="81" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="83" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([4112 x i8]* @stripes_2, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([4112 x i8]* @stripes_1, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([4112 x i8]* @stripes_0, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_1_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_0_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %outputs_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_3_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_3_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_3_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_2_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_2_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_2_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecReset([4112 x i8]* @stripes_0, [4112 x i8]* @stripes_1, [4112 x i8]* @stripes_2, i32 1, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specreset_ln252"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
:24  %maxes = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="maxes"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="64">
<![CDATA[
:25  %local_row_indices_0 = alloca [4 x i3], align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="64">
<![CDATA[
:26  %local_row_indices_1 = alloca [4 x i3], align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
:27  %partial_sums = alloca [24 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_sums"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %partial_sums_addr_2 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="partial_sums_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %partial_sums_addr_3 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="partial_sums_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %partial_sums_addr_4 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="partial_sums_addr_4"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %partial_sums_addr_5 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="partial_sums_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %partial_sums_addr_6 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="partial_sums_addr_6"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %partial_sums_addr_7 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="partial_sums_addr_7"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %partial_sums_addr_8 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="partial_sums_addr_8"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %partial_sums_addr_9 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="partial_sums_addr_9"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %partial_sums_addr_10 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="partial_sums_addr_10"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %partial_sums_addr_11 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="partial_sums_addr_11"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %partial_sums_addr_12 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="partial_sums_addr_12"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %partial_sums_addr_13 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="partial_sums_addr_13"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %partial_sums_addr_14 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="partial_sums_addr_14"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %partial_sums_addr_15 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="partial_sums_addr_15"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %partial_sums_addr_16 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="partial_sums_addr_16"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %partial_sums_addr_17 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="partial_sums_addr_17"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %partial_sums_addr_18 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="partial_sums_addr_18"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %partial_sums_addr_19 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="partial_sums_addr_19"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %partial_sums_addr_20 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="partial_sums_addr_20"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %partial_sums_addr_21 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="partial_sums_addr_21"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %partial_sums_addr_22 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="partial_sums_addr_22"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %partial_sums_addr_23 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="partial_sums_addr_23"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %partial_sums_addr_24 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="partial_sums_addr_24"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %partial_sums_addr_25 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="partial_sums_addr_25"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
:52  %kernel_sums = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="kernel_sums"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %kernel_sums_addr_1 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %kernel_sums_addr_3 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %kernel_sums_addr_5 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %kernel_sums_addr_7 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_7"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %kernel_sums_addr_4 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %kernel_sums_addr_6 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %kernel_sums_addr_8 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_8"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %kernel_sums_addr_9 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_9"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecReset(i1* @read_odd, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln75"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecReset(i16* @read_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln76"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecReset(i16* @compute_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln77"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %local_row_indices_0_1 = getelementptr [4 x i3]* %local_row_indices_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_row_indices_0_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %local_row_indices_0_2 = getelementptr [4 x i3]* %local_row_indices_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_row_indices_0_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %local_row_indices_0_3 = getelementptr [4 x i3]* %local_row_indices_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_row_indices_0_3"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %local_row_indices_1_1 = getelementptr [4 x i3]* %local_row_indices_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_row_indices_1_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %local_row_indices_1_2 = getelementptr [4 x i3]* %local_row_indices_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_row_indices_1_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %local_row_indices_1_3 = getelementptr [4 x i3]* %local_row_indices_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_row_indices_1_3"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %b_0 = phi i3 [ 0, %0 ], [ %b, %batch_width_end ]

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln80 = icmp eq i3 %b_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %b = add i3 %b_0, 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln80, label %56, label %batch_width_begin

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
batch_width_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
batch_width_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1">
<![CDATA[
batch_width_begin:2  %read_odd_load = load i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="read_odd_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
batch_width_begin:3  br i1 %read_odd_load, label %.preheader7.preheader, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln238"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader8:0  %i_0 = phi i2 [ %i_1, %read_channels_even_end ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:1  %icmp_ln85 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:3  %i_1 = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln85, label %.loopexit.loopexit1373, label %read_channels_even_begin

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_channels_even_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read_channels_even_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
read_channels_even_begin:2  %read_col_index_load_1 = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="16">
<![CDATA[
read_channels_even_begin:3  %sext_ln87 = sext i16 %read_col_index_load_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
read_channels_even_begin:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit1373:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7:0  %i1_0 = phi i2 [ %i, %read_channels_odd_end ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:1  %icmp_ln104 = icmp eq i2 %i1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:3  %i = add i2 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln104, label %.loopexit.loopexit, label %read_channels_odd_begin

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_channels_odd_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read_channels_odd_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16">
<![CDATA[
read_channels_odd_begin:2  %read_col_index_load = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="16">
<![CDATA[
read_channels_odd_begin:3  %sext_ln106 = sext i16 %read_col_index_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
read_channels_odd_begin:4  br label %12

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1">
<![CDATA[
.loopexit:0  %compute_odd_load = load i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="compute_odd_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit:1  %current_row_indices_s = select i1 %compute_odd_load, i3 0, i3 -4

]]></Node>
<StgValue><ssdm name="current_row_indices_s"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit:2  %current_row_indices_1 = select i1 %compute_odd_load, i3 1, i3 -3

]]></Node>
<StgValue><ssdm name="current_row_indices_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit:3  %current_row_indices_2 = select i1 %compute_odd_load, i3 2, i3 -2

]]></Node>
<StgValue><ssdm name="current_row_indices_2"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit:4  %current_row_indices_3 = select i1 %compute_odd_load, i3 3, i3 -1

]]></Node>
<StgValue><ssdm name="current_row_indices_3"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit:5  %current_row_indices_4 = select i1 %compute_odd_load, i3 -4, i3 0

]]></Node>
<StgValue><ssdm name="current_row_indices_4"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit:6  %current_row_indices_5 = select i1 %compute_odd_load, i3 -3, i3 1

]]></Node>
<StgValue><ssdm name="current_row_indices_5"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:7  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i2 [ 0, %read_channels_even_begin ], [ %j_1, %11 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %local_col_index_0 = phi i17 [ %sext_ln87, %read_channels_even_begin ], [ %local_col_index_1, %11 ]

]]></Node>
<StgValue><ssdm name="local_col_index_0"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln89 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_1 = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln89, label %read_channels_even_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="17">
<![CDATA[
:1  %sext_ln95 = sext i17 %local_col_index_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="17">
<![CDATA[
:2  %trunc_ln95 = trunc i17 %local_col_index_0 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stripes_0_addr_1 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln95

]]></Node>
<StgValue><ssdm name="stripes_0_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %add_ln95 = add i14 514, %trunc_ln95

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="14">
<![CDATA[
:5  %sext_ln95_1 = sext i14 %add_ln95 to i64

]]></Node>
<StgValue><ssdm name="sext_ln95_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %stripes_0_addr_3 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="stripes_0_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %add_ln95_1 = add i14 1028, %trunc_ln95

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="14">
<![CDATA[
:8  %sext_ln95_2 = sext i14 %add_ln95_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln95_2"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stripes_0_addr_5 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="stripes_0_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10  %add_ln95_2 = add i14 1542, %trunc_ln95

]]></Node>
<StgValue><ssdm name="add_ln95_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
:11  %sext_ln95_3 = sext i14 %add_ln95_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln95_3"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %stripes_0_addr_7 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="stripes_0_addr_7"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %stripes_1_addr_1 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln95

]]></Node>
<StgValue><ssdm name="stripes_1_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %stripes_1_addr_3 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="stripes_1_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %stripes_1_addr_5 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="stripes_1_addr_5"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %stripes_1_addr_7 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="stripes_1_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %stripes_2_addr_1 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln95

]]></Node>
<StgValue><ssdm name="stripes_2_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %stripes_2_addr_3 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="stripes_2_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %stripes_2_addr_5 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="stripes_2_addr_5"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %stripes_2_addr_7 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="stripes_2_addr_7"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:21  switch i2 %i_0, label %branch547 [
    i2 0, label %branch345
    i2 1, label %branch446
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch446:0  %tmp_33 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_0_1_V)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch446:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch345:0  %tmp_29 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_0_0_V)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch345:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch547:0  %tmp_24 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_0_2_V)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch547:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read_channels_even_end:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str10, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
read_channels_even_end:1  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_2_0 = phi i8 [ %tmp_24, %branch547 ], [ %tmp_33, %branch446 ], [ %tmp_29, %branch345 ]

]]></Node>
<StgValue><ssdm name="tmp_2_0"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i_0, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch22:0  store i8 %tmp_2_0, i8* %stripes_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch21:0  store i8 %tmp_2_0, i8* %stripes_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch23:0  store i8 %tmp_2_0, i8* %stripes_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch11509 [
    i2 0, label %branch9507
    i2 1, label %branch10508
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10508:0  %tmp_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_1_1_V)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch10508:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9507:0  %tmp_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_1_0_V)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch9507:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11509:0  %tmp_49 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_1_2_V)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch11509:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_2_1 = phi i8 [ %tmp_49, %branch11509 ], [ %tmp_51, %branch10508 ], [ %tmp_50, %branch9507 ]

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i_0, label %branch20 [
    i2 0, label %branch18
    i2 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch19:0  store i8 %tmp_2_1, i8* %stripes_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch18:0  store i8 %tmp_2_1, i8* %stripes_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch20:0  store i8 %tmp_2_1, i8* %stripes_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch17531 [
    i2 0, label %branch15529
    i2 1, label %branch16530
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch16530:0  %tmp_60 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_2_1_V)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch16530:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15529:0  %tmp_59 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_2_0_V)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch15529:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17531:0  %tmp_58 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_2_2_V)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch17531:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_2_2 = phi i8 [ %tmp_58, %branch17531 ], [ %tmp_60, %branch16530 ], [ %tmp_59, %branch15529 ]

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i_0, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch16:0  store i8 %tmp_2_2, i8* %stripes_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch15:0  store i8 %tmp_2_2, i8* %stripes_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch17:0  store i8 %tmp_2_2, i8* %stripes_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch23545 [
    i2 0, label %branch21543
    i2 1, label %branch22544
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22544:0  %tmp_68 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_3_1_V)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch22544:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch21543:0  %tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_3_0_V)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch21543:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23545:0  %tmp_66 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_3_2_V)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch23545:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_2_3 = phi i8 [ %tmp_66, %branch23545 ], [ %tmp_68, %branch22544 ], [ %tmp_67, %branch21543 ]

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i_0, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch13:0  store i8 %tmp_2_3, i8* %stripes_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch12:0  store i8 %tmp_2_3, i8* %stripes_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch14:0  store i8 %tmp_2_3, i8* %stripes_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index_1 = add i17 %local_col_index_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index_1"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j3_0 = phi i2 [ 0, %read_channels_odd_begin ], [ %j, %21 ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %local_col_index2_0 = phi i17 [ %sext_ln106, %read_channels_odd_begin ], [ %local_col_index, %21 ]

]]></Node>
<StgValue><ssdm name="local_col_index2_0"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln108 = icmp eq i2 %j3_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j = add i2 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln108, label %read_channels_odd_end, label %13

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="17">
<![CDATA[
:1  %trunc_ln114 = trunc i17 %local_col_index2_0 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln114 = add i14 2056, %trunc_ln114

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="14">
<![CDATA[
:3  %sext_ln114 = sext i14 %add_ln114 to i64

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stripes_0_addr = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln114

]]></Node>
<StgValue><ssdm name="stripes_0_addr"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %add_ln114_1 = add i14 2570, %trunc_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="14">
<![CDATA[
:6  %sext_ln114_1 = sext i14 %add_ln114_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln114_1"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %stripes_0_addr_2 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="stripes_0_addr_2"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8  %add_ln114_2 = add i14 3084, %trunc_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="14">
<![CDATA[
:9  %sext_ln114_2 = sext i14 %add_ln114_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln114_2"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_0_addr_4 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln114_2

]]></Node>
<StgValue><ssdm name="stripes_0_addr_4"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:11  %add_ln114_3 = add i14 3598, %trunc_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="14">
<![CDATA[
:12  %sext_ln114_3 = sext i14 %add_ln114_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln114_3"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %stripes_0_addr_6 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %sext_ln114_3

]]></Node>
<StgValue><ssdm name="stripes_0_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %stripes_1_addr = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln114

]]></Node>
<StgValue><ssdm name="stripes_1_addr"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %stripes_1_addr_2 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="stripes_1_addr_2"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %stripes_1_addr_4 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln114_2

]]></Node>
<StgValue><ssdm name="stripes_1_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %stripes_1_addr_6 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %sext_ln114_3

]]></Node>
<StgValue><ssdm name="stripes_1_addr_6"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %stripes_2_addr = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln114

]]></Node>
<StgValue><ssdm name="stripes_2_addr"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %stripes_2_addr_2 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="stripes_2_addr_2"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %stripes_2_addr_4 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln114_2

]]></Node>
<StgValue><ssdm name="stripes_2_addr_4"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %stripes_2_addr_6 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %sext_ln114_3

]]></Node>
<StgValue><ssdm name="stripes_2_addr_6"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:22  switch i2 %i1_0, label %branch232 [
    i2 0, label %branch030
    i2 1, label %branch131
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch131:0  %tmp_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_0_1_V)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch030:0  %tmp_21 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_0_0_V)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch030:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch232:0  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_0_2_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read_channels_odd_end:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str13, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
read_channels_odd_end:1  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_0 = phi i8 [ %tmp, %branch232 ], [ %tmp_22, %branch131 ], [ %tmp_21, %branch030 ]

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i1_0, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch10:0  store i8 %tmp_0, i8* %stripes_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch9:0  store i8 %tmp_0, i8* %stripes_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch11:0  store i8 %tmp_0, i8* %stripes_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch857 [
    i2 0, label %branch655
    i2 1, label %branch756
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch756:0  %tmp_48 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_1_1_V)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch756:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch655:0  %tmp_47 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_1_0_V)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch655:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch857:0  %tmp_46 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_1_2_V)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch857:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_11366 = phi i8 [ %tmp_46, %branch857 ], [ %tmp_48, %branch756 ], [ %tmp_47, %branch655 ]

]]></Node>
<StgValue><ssdm name="tmp_11366"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i1_0, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch7:0  store i8 %tmp_11366, i8* %stripes_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch6:0  store i8 %tmp_11366, i8* %stripes_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch8:0  store i8 %tmp_11366, i8* %stripes_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch14524 [
    i2 0, label %branch12522
    i2 1, label %branch13523
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13523:0  %tmp_57 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_2_1_V)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch13523:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12522:0  %tmp_56 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_2_0_V)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch12522:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14524:0  %tmp_55 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_2_2_V)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch14524:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_21367 = phi i8 [ %tmp_55, %branch14524 ], [ %tmp_57, %branch13523 ], [ %tmp_56, %branch12522 ]

]]></Node>
<StgValue><ssdm name="tmp_21367"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i1_0, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch4:0  store i8 %tmp_21367, i8* %stripes_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch3:0  store i8 %tmp_21367, i8* %stripes_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch5:0  store i8 %tmp_21367, i8* %stripes_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch20538 [
    i2 0, label %branch18536
    i2 1, label %branch19537
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch19537:0  %tmp_65 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_3_1_V)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch19537:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch18536:0  %tmp_64 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_3_0_V)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch18536:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20538:0  %tmp_63 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputs_3_2_V)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch20538:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_31368 = phi i8 [ %tmp_63, %branch20538 ], [ %tmp_65, %branch19537 ], [ %tmp_64, %branch18536 ]

]]></Node>
<StgValue><ssdm name="tmp_31368"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i1_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch1:0  store i8 %tmp_31368, i8* %stripes_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch0:0  store i8 %tmp_31368, i8* %stripes_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
branch2:0  store i8 %tmp_31368, i8* %stripes_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index = add i17 %local_col_index2_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln146 = phi i1 [ false, %.loopexit ], [ %xor_ln146, %meminst31 ]

]]></Node>
<StgValue><ssdm name="phi_ln146"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst:1  %xor_ln146 = xor i1 %phi_ln146, true

]]></Node>
<StgValue><ssdm name="xor_ln146"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
meminst:3  br label %meminst32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst32:0  %phi_ln146_1 = phi i2 [ 0, %meminst ], [ %add_ln146, %meminst32 ]

]]></Node>
<StgValue><ssdm name="phi_ln146_1"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst32:1  %add_ln146 = add i2 %phi_ln146_1, 1

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
meminst32:2  %tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %phi_ln146, i2 %phi_ln146_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="3">
<![CDATA[
meminst32:3  %zext_ln146 = zext i3 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst32:4  %maxes_addr = getelementptr [8 x i32]* %maxes, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="maxes_addr"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst32:5  store i32 0, i32* %maxes_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst32:6  %icmp_ln146 = icmp eq i2 %phi_ln146_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst32:7  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_maxes_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst32:8  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst32:9  br i1 %icmp_ln146, label %meminst31, label %meminst32

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst31:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_maxes_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst31:1  br i1 %phi_ln146, label %batch_height_begin, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="phi_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
batch_height_begin:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="phi_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16">
<![CDATA[
batch_height_begin:1  %compute_col_index_lo = load i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="compute_col_index_lo"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="phi_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
batch_height_begin:2  br label %24

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i6_0_0 = phi i3 [ 0, %batch_height_begin ], [ %add_ln153, %max_pool_kernel_end ]

]]></Node>
<StgValue><ssdm name="i6_0_0"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln153 = icmp eq i3 %i6_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln153 = add i3 %i6_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln153, label %.preheader.0.preheader, label %max_pool_kernel_begin

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
max_pool_kernel_begin:2  %tmp_45 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i6_0_0, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin:3  %icmp_ln155 = icmp ne i2 %tmp_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="3">
<![CDATA[
max_pool_kernel_begin:4  %trunc_ln160 = trunc i3 %i6_0_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
max_pool_kernel_begin:5  %current_row_indices_6 = select i1 %icmp_ln155, i3 %current_row_indices_1, i3 %current_row_indices_s

]]></Node>
<StgValue><ssdm name="current_row_indices_6"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
max_pool_kernel_begin:6  %current_row_indices_7 = select i1 %icmp_ln155, i3 %current_row_indices_2, i3 %current_row_indices_1

]]></Node>
<StgValue><ssdm name="current_row_indices_7"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="3" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin:8  store i3 %current_row_indices_6, i3* %local_row_indices_0_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="3" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin:9  store i3 %current_row_indices_7, i3* %local_row_indices_0_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
max_pool_kernel_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
max_pool_kernel_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
max_pool_kernel_begin:7  %current_row_indices_8 = select i1 %icmp_ln155, i3 %current_row_indices_3, i3 %current_row_indices_2

]]></Node>
<StgValue><ssdm name="current_row_indices_8"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="3" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin:10  store i3 %current_row_indices_8, i3* %local_row_indices_0_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="1">
<![CDATA[
max_pool_kernel_begin:11  %zext_ln172 = zext i1 %trunc_ln160 to i14

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="16">
<![CDATA[
max_pool_kernel_begin:12  %trunc_ln172 = trunc i16 %compute_col_index_lo to i14

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
max_pool_kernel_begin:13  br label %meminst35.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst35.0:0  %phi_ln174 = phi i1 [ false, %max_pool_kernel_begin ], [ %xor_ln174, %meminst3538.0 ]

]]></Node>
<StgValue><ssdm name="phi_ln174"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst35.0:1  %xor_ln174 = xor i1 %phi_ln174, true

]]></Node>
<StgValue><ssdm name="xor_ln174"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst35.0:2  %select_ln174 = select i1 %phi_ln174, i3 3, i3 0

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst35.0:3  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
meminst35.0:4  br label %meminst39.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst39.0:0  %phi_ln174_1 = phi i2 [ 0, %meminst35.0 ], [ %add_ln174, %meminst3942.0 ]

]]></Node>
<StgValue><ssdm name="phi_ln174_1"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst39.0:1  %add_ln174 = add i2 %phi_ln174_1, 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="2">
<![CDATA[
meminst39.0:2  %zext_ln174 = zext i2 %phi_ln174_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst39.0:3  %add_ln174_4 = add i3 %zext_ln174, %select_ln174

]]></Node>
<StgValue><ssdm name="add_ln174_4"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst39.0:4  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
meminst39.0:5  br label %meminst43.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst43.0:0  %phi_ln174_2 = phi i2 [ 0, %meminst39.0 ], [ %add_ln174_1, %meminst43.0 ]

]]></Node>
<StgValue><ssdm name="phi_ln174_2"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst43.0:1  %add_ln174_1 = add i2 %phi_ln174_2, 1

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
meminst43.0:2  %tmp_53 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln174_4, i2 %phi_ln174_2)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="5">
<![CDATA[
meminst43.0:3  %zext_ln174_1 = zext i5 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst43.0:4  %partial_sums_addr = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="partial_sums_addr"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
meminst43.0:5  store i32 0, i32* %partial_sums_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst43.0:6  %icmp_ln174 = icmp eq i2 %phi_ln174_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst43.0:7  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst43.0:8  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst43.0:9  br i1 %icmp_ln174, label %meminst3942.0, label %meminst43.0

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst3942.0:0  %icmp_ln174_1 = icmp eq i2 %phi_ln174_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln174_1"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst3942.0:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst3942.0:2  br i1 %icmp_ln174_1, label %meminst3538.0, label %meminst39.0

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
<literal name="icmp_ln174_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst3538.0:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
<literal name="icmp_ln174_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst3538.0:1  br i1 %phi_ln174, label %35, label %meminst35.0

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
<literal name="icmp_ln174_1" val="1"/>
<literal name="phi_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln190_32 = add i14 %zext_ln172, %trunc_ln172

]]></Node>
<StgValue><ssdm name="add_ln190_32"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
<literal name="icmp_ln174_1" val="1"/>
<literal name="phi_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %34

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %l_0_0 = phi i2 [ 0, %35 ], [ %add_ln177, %kernel_width_end ]

]]></Node>
<StgValue><ssdm name="l_0_0"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln177 = icmp eq i2 %l_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln177 = add i2 %l_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln177, label %meminst46.0.preheader, label %kernel_width_begin

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="2">
<![CDATA[
kernel_width_begin:2  %zext_ln190 = zext i2 %l_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
kernel_width_begin:7  %local_row_indices_0_4 = getelementptr [4 x i3]* %local_row_indices_0, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="local_row_indices_0_4"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="2">
<![CDATA[
kernel_width_begin:8  %local_row_indices_0_5 = load i3* %local_row_indices_0_4, align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_0_5"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
meminst46.0.preheader:0  br label %meminst46.0

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
kernel_width_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln178"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
kernel_width_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="2">
<![CDATA[
kernel_width_begin:3  %zext_ln190_1 = zext i2 %l_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
kernel_width_begin:4  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %l_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="4">
<![CDATA[
kernel_width_begin:5  %zext_ln190_2 = zext i4 %tmp_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln190_2"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
kernel_width_begin:6  %sub_ln190 = sub i5 %zext_ln190_2, %zext_ln190_1

]]></Node>
<StgValue><ssdm name="sub_ln190"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="2">
<![CDATA[
kernel_width_begin:8  %local_row_indices_0_5 = load i3* %local_row_indices_0_4, align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_0_5"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
kernel_width_begin:9  %tmp_10 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %local_row_indices_0_5, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="13" op_0_bw="12">
<![CDATA[
kernel_width_begin:10  %zext_ln190_3 = zext i12 %tmp_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln190_3"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
kernel_width_begin:11  %tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %local_row_indices_0_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="4">
<![CDATA[
kernel_width_begin:12  %zext_ln190_4 = zext i4 %tmp_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln190_4"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
kernel_width_begin:13  %add_ln190_26 = add i13 %zext_ln190_4, %zext_ln190_3

]]></Node>
<StgValue><ssdm name="add_ln190_26"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="13">
<![CDATA[
kernel_width_begin:14  %zext_ln190_5 = zext i13 %add_ln190_26 to i14

]]></Node>
<StgValue><ssdm name="zext_ln190_5"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
kernel_width_begin:15  br label %36

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="470" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %m_0_0 = phi i2 [ 0, %kernel_width_begin ], [ %add_ln180, %37 ]

]]></Node>
<StgValue><ssdm name="m_0_0"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="2">
<![CDATA[
:1  %zext_ln190_6 = zext i2 %m_0_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln190_6"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln180 = icmp eq i2 %m_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln180 = add i2 %m_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln180, label %kernel_width_end, label %37

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="2">
<![CDATA[
:1  %zext_ln190_8 = zext i2 %m_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln190_8"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %add_ln190_27 = add i5 %sub_ln190, %zext_ln190_8

]]></Node>
<StgValue><ssdm name="add_ln190_27"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16  %add_ln190 = add i14 %zext_ln190_6, %add_ln190_32

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17  %add_ln190_28 = add i14 %zext_ln190_5, %add_ln190

]]></Node>
<StgValue><ssdm name="add_ln190_28"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="5">
<![CDATA[
:28  %partial_sums_load = load i32* %partial_sums_addr_2, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
:35  %partial_sums_load_1 = load i32* %partial_sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_1"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
kernel_width_end:0  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
kernel_width_end:1  br label %34

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="484" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="5">
<![CDATA[
:28  %partial_sums_load = load i32* %partial_sums_addr_2, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
:35  %partial_sums_load_1 = load i32* %partial_sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_1"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="5">
<![CDATA[
:42  %partial_sums_load_2 = load i32* %partial_sums_addr_4, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_2"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="5">
<![CDATA[
:49  %partial_sums_load_3 = load i32* %partial_sums_addr_5, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="488" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="5">
<![CDATA[
:42  %partial_sums_load_2 = load i32* %partial_sums_addr_4, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_2"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="5">
<![CDATA[
:49  %partial_sums_load_3 = load i32* %partial_sums_addr_5, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_3"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
:58  %partial_sums_load_4 = load i32* %partial_sums_addr_6, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_4"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
:65  %partial_sums_load_5 = load i32* %partial_sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="492" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
:58  %partial_sums_load_4 = load i32* %partial_sums_addr_6, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_4"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
:65  %partial_sums_load_5 = load i32* %partial_sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_5"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
:72  %partial_sums_load_6 = load i32* %partial_sums_addr_8, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_6"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="5">
<![CDATA[
:79  %partial_sums_load_7 = load i32* %partial_sums_addr_9, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="496" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="5">
<![CDATA[
:3  %sext_ln190 = sext i5 %add_ln190_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernels_0_addr = getelementptr [9 x i6]* @kernels_0, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_0_addr"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kernels_1_addr = getelementptr [9 x i6]* @kernels_1, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_1_addr"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kernels_10_addr = getelementptr [9 x i6]* @kernels_10, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_10_addr"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernels_11_addr = getelementptr [9 x i6]* @kernels_11, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_11_addr"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernels_2_addr = getelementptr [9 x i6]* @kernels_2, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_2_addr"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %kernels_3_addr = getelementptr [9 x i6]* @kernels_3, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_3_addr"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %kernels_4_addr = getelementptr [9 x i6]* @kernels_4, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_4_addr"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %kernels_5_addr = getelementptr [9 x i6]* @kernels_5, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_5_addr"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %kernels_6_addr = getelementptr [9 x i6]* @kernels_6, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_6_addr"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %kernels_7_addr = getelementptr [9 x i6]* @kernels_7, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_7_addr"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %kernels_8_addr = getelementptr [9 x i6]* @kernels_8, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_8_addr"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %kernels_9_addr = getelementptr [9 x i6]* @kernels_9, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="kernels_9_addr"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="14">
<![CDATA[
:18  %zext_ln190_9 = zext i14 %add_ln190_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln190_9"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %stripes_0_addr_8 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %zext_ln190_9

]]></Node>
<StgValue><ssdm name="stripes_0_addr_8"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %stripes_1_addr_8 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %zext_ln190_9

]]></Node>
<StgValue><ssdm name="stripes_1_addr_8"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %stripes_2_addr_8 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %zext_ln190_9

]]></Node>
<StgValue><ssdm name="stripes_2_addr_8"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="4">
<![CDATA[
:22  %kernels_0_load = load i6* %kernels_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="13">
<![CDATA[
:24  %stripes_0_load = load i8* %stripes_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="4">
<![CDATA[
:31  %kernels_1_load = load i6* %kernels_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="4">
<![CDATA[
:38  %kernels_2_load = load i6* %kernels_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="4">
<![CDATA[
:45  %kernels_3_load = load i6* %kernels_3_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="4">
<![CDATA[
:52  %kernels_4_load = load i6* %kernels_4_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="13">
<![CDATA[
:54  %stripes_1_load = load i8* %stripes_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="4">
<![CDATA[
:61  %kernels_5_load = load i6* %kernels_5_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="4">
<![CDATA[
:68  %kernels_6_load = load i6* %kernels_6_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
:72  %partial_sums_load_6 = load i32* %partial_sums_addr_8, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_6"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="4">
<![CDATA[
:75  %kernels_7_load = load i6* %kernels_7_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="5">
<![CDATA[
:79  %partial_sums_load_7 = load i32* %partial_sums_addr_9, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_7"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="4">
<![CDATA[
:82  %kernels_8_load = load i6* %kernels_8_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="13">
<![CDATA[
:84  %stripes_2_load = load i8* %stripes_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="5">
<![CDATA[
:88  %partial_sums_load_8 = load i32* %partial_sums_addr_10, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_8"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="4">
<![CDATA[
:91  %kernels_9_load = load i6* %kernels_9_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
:95  %partial_sums_load_9 = load i32* %partial_sums_addr_11, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_9"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="4">
<![CDATA[
:98  %kernels_10_load = load i6* %kernels_10_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="4">
<![CDATA[
:105  %kernels_11_load = load i6* %kernels_11_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="532" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="4">
<![CDATA[
:22  %kernels_0_load = load i6* %kernels_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="13">
<![CDATA[
:24  %stripes_0_load = load i8* %stripes_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="4">
<![CDATA[
:31  %kernels_1_load = load i6* %kernels_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="4">
<![CDATA[
:38  %kernels_2_load = load i6* %kernels_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="4">
<![CDATA[
:45  %kernels_3_load = load i6* %kernels_3_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="4">
<![CDATA[
:52  %kernels_4_load = load i6* %kernels_4_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="13">
<![CDATA[
:54  %stripes_1_load = load i8* %stripes_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="4">
<![CDATA[
:61  %kernels_5_load = load i6* %kernels_5_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="4">
<![CDATA[
:68  %kernels_6_load = load i6* %kernels_6_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="4">
<![CDATA[
:75  %kernels_7_load = load i6* %kernels_7_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="4">
<![CDATA[
:82  %kernels_8_load = load i6* %kernels_8_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="13">
<![CDATA[
:84  %stripes_2_load = load i8* %stripes_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="5">
<![CDATA[
:88  %partial_sums_load_8 = load i32* %partial_sums_addr_10, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_8"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="4">
<![CDATA[
:91  %kernels_9_load = load i6* %kernels_9_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
:95  %partial_sums_load_9 = load i32* %partial_sums_addr_11, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_9"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="4">
<![CDATA[
:98  %kernels_10_load = load i6* %kernels_10_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="5">
<![CDATA[
:102  %partial_sums_load_10 = load i32* %partial_sums_addr_12, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_10"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="4">
<![CDATA[
:105  %kernels_11_load = load i6* %kernels_11_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="5">
<![CDATA[
:109  %partial_sums_load_11 = load i32* %partial_sums_addr_13, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="551" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="15" op_0_bw="6">
<![CDATA[
:23  %sext_ln190_13 = sext i6 %kernels_0_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_13"/></StgValue>
</operation>

<operation id="552" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="15" op_0_bw="8">
<![CDATA[
:25  %zext_ln190_10 = zext i8 %stripes_0_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln190_10"/></StgValue>
</operation>

<operation id="553" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %mul_ln190 = mul i15 %zext_ln190_10, %sext_ln190_13

]]></Node>
<StgValue><ssdm name="mul_ln190"/></StgValue>
</operation>

<operation id="554" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="15">
<![CDATA[
:27  %sext_ln190_1 = sext i15 %mul_ln190 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_1"/></StgValue>
</operation>

<operation id="555" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %add_ln190_1 = add nsw i32 %sext_ln190_1, %partial_sums_load

]]></Node>
<StgValue><ssdm name="add_ln190_1"/></StgValue>
</operation>

<operation id="556" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:30  store i32 %add_ln190_1, i32* %partial_sums_addr_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="557" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="15" op_0_bw="6">
<![CDATA[
:32  %sext_ln190_26 = sext i6 %kernels_1_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_26"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:33  %mul_ln190_1 = mul i15 %zext_ln190_10, %sext_ln190_26

]]></Node>
<StgValue><ssdm name="mul_ln190_1"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="15">
<![CDATA[
:34  %sext_ln190_2 = sext i15 %mul_ln190_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_2"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %add_ln190_2 = add nsw i32 %sext_ln190_2, %partial_sums_load_1

]]></Node>
<StgValue><ssdm name="add_ln190_2"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:37  store i32 %add_ln190_2, i32* %partial_sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="6">
<![CDATA[
:39  %sext_ln190_27 = sext i6 %kernels_2_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_27"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:40  %mul_ln190_2 = mul i15 %zext_ln190_10, %sext_ln190_27

]]></Node>
<StgValue><ssdm name="mul_ln190_2"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="15">
<![CDATA[
:41  %sext_ln190_3 = sext i15 %mul_ln190_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_3"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %add_ln190_3 = add nsw i32 %sext_ln190_3, %partial_sums_load_2

]]></Node>
<StgValue><ssdm name="add_ln190_3"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="15" op_0_bw="6">
<![CDATA[
:46  %sext_ln190_28 = sext i6 %kernels_3_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_28"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:47  %mul_ln190_3 = mul i15 %zext_ln190_10, %sext_ln190_28

]]></Node>
<StgValue><ssdm name="mul_ln190_3"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="15">
<![CDATA[
:48  %sext_ln190_4 = sext i15 %mul_ln190_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_4"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %add_ln190_4 = add nsw i32 %sext_ln190_4, %partial_sums_load_3

]]></Node>
<StgValue><ssdm name="add_ln190_4"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="15" op_0_bw="6">
<![CDATA[
:53  %sext_ln190_29 = sext i6 %kernels_4_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_29"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="8">
<![CDATA[
:55  %zext_ln190_11 = zext i8 %stripes_1_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln190_11"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:56  %mul_ln190_4 = mul i15 %zext_ln190_11, %sext_ln190_29

]]></Node>
<StgValue><ssdm name="mul_ln190_4"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="15">
<![CDATA[
:57  %sext_ln190_5 = sext i15 %mul_ln190_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_5"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %add_ln190_5 = add nsw i32 %sext_ln190_5, %partial_sums_load_4

]]></Node>
<StgValue><ssdm name="add_ln190_5"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="15" op_0_bw="6">
<![CDATA[
:62  %sext_ln190_30 = sext i6 %kernels_5_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_30"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:63  %mul_ln190_5 = mul i15 %zext_ln190_11, %sext_ln190_30

]]></Node>
<StgValue><ssdm name="mul_ln190_5"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="15">
<![CDATA[
:64  %sext_ln190_6 = sext i15 %mul_ln190_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_6"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %add_ln190_6 = add nsw i32 %sext_ln190_6, %partial_sums_load_5

]]></Node>
<StgValue><ssdm name="add_ln190_6"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="15" op_0_bw="6">
<![CDATA[
:69  %sext_ln190_31 = sext i6 %kernels_6_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_31"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:70  %mul_ln190_6 = mul i15 %zext_ln190_11, %sext_ln190_31

]]></Node>
<StgValue><ssdm name="mul_ln190_6"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="15">
<![CDATA[
:71  %sext_ln190_7 = sext i15 %mul_ln190_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_7"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %add_ln190_7 = add nsw i32 %sext_ln190_7, %partial_sums_load_6

]]></Node>
<StgValue><ssdm name="add_ln190_7"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="15" op_0_bw="6">
<![CDATA[
:76  %sext_ln190_32 = sext i6 %kernels_7_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_32"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:77  %mul_ln190_7 = mul i15 %zext_ln190_11, %sext_ln190_32

]]></Node>
<StgValue><ssdm name="mul_ln190_7"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="15">
<![CDATA[
:78  %sext_ln190_8 = sext i15 %mul_ln190_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_8"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %add_ln190_8 = add nsw i32 %sext_ln190_8, %partial_sums_load_7

]]></Node>
<StgValue><ssdm name="add_ln190_8"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="15" op_0_bw="6">
<![CDATA[
:83  %sext_ln190_33 = sext i6 %kernels_8_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_33"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="15" op_0_bw="8">
<![CDATA[
:85  %zext_ln190_12 = zext i8 %stripes_2_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln190_12"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:86  %mul_ln190_8 = mul i15 %zext_ln190_12, %sext_ln190_33

]]></Node>
<StgValue><ssdm name="mul_ln190_8"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="15">
<![CDATA[
:87  %sext_ln190_9 = sext i15 %mul_ln190_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_9"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %add_ln190_9 = add nsw i32 %sext_ln190_9, %partial_sums_load_8

]]></Node>
<StgValue><ssdm name="add_ln190_9"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="15" op_0_bw="6">
<![CDATA[
:92  %sext_ln190_34 = sext i6 %kernels_9_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_34"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:93  %mul_ln190_9 = mul i15 %zext_ln190_12, %sext_ln190_34

]]></Node>
<StgValue><ssdm name="mul_ln190_9"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="15">
<![CDATA[
:94  %sext_ln190_10 = sext i15 %mul_ln190_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_10"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %add_ln190_10 = add nsw i32 %sext_ln190_10, %partial_sums_load_9

]]></Node>
<StgValue><ssdm name="add_ln190_10"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="15" op_0_bw="6">
<![CDATA[
:99  %sext_ln190_35 = sext i6 %kernels_10_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_35"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:100  %mul_ln190_10 = mul i15 %zext_ln190_12, %sext_ln190_35

]]></Node>
<StgValue><ssdm name="mul_ln190_10"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="15">
<![CDATA[
:101  %sext_ln190_11 = sext i15 %mul_ln190_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_11"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="5">
<![CDATA[
:102  %partial_sums_load_10 = load i32* %partial_sums_addr_12, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_10"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %add_ln190_11 = add nsw i32 %sext_ln190_11, %partial_sums_load_10

]]></Node>
<StgValue><ssdm name="add_ln190_11"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="15" op_0_bw="6">
<![CDATA[
:106  %sext_ln190_36 = sext i6 %kernels_11_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_36"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:107  %mul_ln190_11 = mul i15 %zext_ln190_12, %sext_ln190_36

]]></Node>
<StgValue><ssdm name="mul_ln190_11"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="15">
<![CDATA[
:108  %sext_ln190_12 = sext i15 %mul_ln190_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_12"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="5">
<![CDATA[
:109  %partial_sums_load_11 = load i32* %partial_sums_addr_13, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_11"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %add_ln190_12 = add nsw i32 %sext_ln190_12, %partial_sums_load_11

]]></Node>
<StgValue><ssdm name="add_ln190_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="606" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:44  store i32 %add_ln190_3, i32* %partial_sums_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:51  store i32 %add_ln190_4, i32* %partial_sums_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="608" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:60  store i32 %add_ln190_5, i32* %partial_sums_addr_6, align 16

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:67  store i32 %add_ln190_6, i32* %partial_sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="610" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:74  store i32 %add_ln190_7, i32* %partial_sums_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:81  store i32 %add_ln190_8, i32* %partial_sums_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="612" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:90  store i32 %add_ln190_9, i32* %partial_sums_addr_10, align 16

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:97  store i32 %add_ln190_10, i32* %partial_sums_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="614" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="615" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:104  store i32 %add_ln190_11, i32* %partial_sums_addr_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="616" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:111  store i32 %add_ln190_12, i32* %partial_sums_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="617" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
:112  br label %36

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="618" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst46.0:0  %phi_ln196 = phi i1 [ %xor_ln196, %meminst4649.0 ], [ false, %meminst46.0.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln196"/></StgValue>
</operation>

<operation id="619" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst46.0:1  %xor_ln196 = xor i1 %phi_ln196, true

]]></Node>
<StgValue><ssdm name="xor_ln196"/></StgValue>
</operation>

<operation id="620" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst46.0:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="621" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
meminst46.0:3  br label %meminst50.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="622" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst50.0:0  %phi_ln196_1 = phi i2 [ 0, %meminst46.0 ], [ %add_ln196, %meminst50.0 ]

]]></Node>
<StgValue><ssdm name="phi_ln196_1"/></StgValue>
</operation>

<operation id="623" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst50.0:1  %add_ln196 = add i2 %phi_ln196_1, 1

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="624" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
meminst50.0:2  %tmp_69 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %phi_ln196, i2 %phi_ln196_1)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="625" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="3">
<![CDATA[
meminst50.0:3  %zext_ln196 = zext i3 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="626" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst50.0:4  %kernel_sums_addr = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="kernel_sums_addr"/></StgValue>
</operation>

<operation id="627" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst50.0:5  store i32 0, i32* %kernel_sums_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="628" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst50.0:6  %icmp_ln196 = icmp eq i2 %phi_ln196_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="629" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst50.0:7  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_kernel_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="630" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst50.0:8  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="631" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst50.0:9  br i1 %icmp_ln196, label %meminst4649.0, label %meminst50.0

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="632" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst4649.0:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_kernel_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="633" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst4649.0:1  br i1 %phi_ln196, label %sum_kernels_begin, label %meminst46.0

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="634" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="phi_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels_begin:0  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="635" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="phi_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels_begin:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="636" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_0_0 = phi i2 [ 0, %sum_kernels_begin ], [ %add_ln202, %27 ]

]]></Node>
<StgValue><ssdm name="j10_0_0_0"/></StgValue>
</operation>

<operation id="637" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202 = icmp eq i2 %j10_0_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="638" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="639" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202 = add i2 %j10_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="640" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202, label %sum_kernels, label %27

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="641" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="642" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln204 = zext i4 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="643" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %partial_sums_addr_26 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="partial_sums_addr_26"/></StgValue>
</operation>

<operation id="644" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="5">
<![CDATA[
:4  %partial_sums_load_24 = load i32* %partial_sums_addr_26, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_24"/></StgValue>
</operation>

<operation id="645" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="3">
<![CDATA[
:5  %kernel_sums_load = load i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load"/></StgValue>
</operation>

<operation id="646" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="647" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="648" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels:2  br label %28

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="649" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="650" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="5">
<![CDATA[
:4  %partial_sums_load_24 = load i32* %partial_sums_addr_26, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_24"/></StgValue>
</operation>

<operation id="651" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="3">
<![CDATA[
:5  %kernel_sums_load = load i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load"/></StgValue>
</operation>

<operation id="652" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln204 = add nsw i32 %kernel_sums_load, %partial_sums_load_24

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="653" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:7  store i32 %add_ln204, i32* %kernel_sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="654" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %26

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="655" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_0_1 = phi i2 [ 0, %sum_kernels ], [ %add_ln202_1, %29 ]

]]></Node>
<StgValue><ssdm name="j10_0_0_1"/></StgValue>
</operation>

<operation id="656" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202_1 = icmp eq i2 %j10_0_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_1"/></StgValue>
</operation>

<operation id="657" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="658" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202_1 = add i2 %j10_0_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln202_1"/></StgValue>
</operation>

<operation id="659" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202_1, label %sum_kernels1, label %29

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="660" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_28 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_0_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="661" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %or_ln204 = or i4 %tmp_28, 1

]]></Node>
<StgValue><ssdm name="or_ln204"/></StgValue>
</operation>

<operation id="662" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:3  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln204)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="663" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %partial_sums_addr_27 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="partial_sums_addr_27"/></StgValue>
</operation>

<operation id="664" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
:5  %partial_sums_load_25 = load i32* %partial_sums_addr_27, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_25"/></StgValue>
</operation>

<operation id="665" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="3">
<![CDATA[
:6  %kernel_sums_load_1 = load i32* %kernel_sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_1"/></StgValue>
</operation>

<operation id="666" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels1:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="667" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels1:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="668" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels1:2  br label %30

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="669" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="670" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
:5  %partial_sums_load_25 = load i32* %partial_sums_addr_27, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_25"/></StgValue>
</operation>

<operation id="671" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="3">
<![CDATA[
:6  %kernel_sums_load_1 = load i32* %kernel_sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_1"/></StgValue>
</operation>

<operation id="672" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln204_1 = add nsw i32 %kernel_sums_load_1, %partial_sums_load_25

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="673" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:8  store i32 %add_ln204_1, i32* %kernel_sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="674" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %28

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="675" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_0_2 = phi i2 [ 0, %sum_kernels1 ], [ %add_ln202_3, %31 ]

]]></Node>
<StgValue><ssdm name="j10_0_0_2"/></StgValue>
</operation>

<operation id="676" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202_3 = icmp eq i2 %j10_0_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_3"/></StgValue>
</operation>

<operation id="677" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="678" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202_3 = add i2 %j10_0_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln202_3"/></StgValue>
</operation>

<operation id="679" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202_3, label %sum_kernels2, label %31

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="680" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_0_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="681" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %or_ln204_1 = or i4 %tmp_32, 2

]]></Node>
<StgValue><ssdm name="or_ln204_1"/></StgValue>
</operation>

<operation id="682" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:3  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln204_1)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="683" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %partial_sums_addr_29 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="partial_sums_addr_29"/></StgValue>
</operation>

<operation id="684" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="5">
<![CDATA[
:5  %partial_sums_load_27 = load i32* %partial_sums_addr_29, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_27"/></StgValue>
</operation>

<operation id="685" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="3">
<![CDATA[
:6  %kernel_sums_load_3 = load i32* %kernel_sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_3"/></StgValue>
</operation>

<operation id="686" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels2:0  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="687" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels2:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="688" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels2:2  br label %32

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="689" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="690" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="5">
<![CDATA[
:5  %partial_sums_load_27 = load i32* %partial_sums_addr_29, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_27"/></StgValue>
</operation>

<operation id="691" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="3">
<![CDATA[
:6  %kernel_sums_load_3 = load i32* %kernel_sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_3"/></StgValue>
</operation>

<operation id="692" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln204_3 = add nsw i32 %kernel_sums_load_3, %partial_sums_load_27

]]></Node>
<StgValue><ssdm name="add_ln204_3"/></StgValue>
</operation>

<operation id="693" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:8  store i32 %add_ln204_3, i32* %kernel_sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="694" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %30

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="695" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_0_3 = phi i2 [ 0, %sum_kernels2 ], [ %add_ln202_5, %33 ]

]]></Node>
<StgValue><ssdm name="j10_0_0_3"/></StgValue>
</operation>

<operation id="696" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202_5 = icmp eq i2 %j10_0_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_5"/></StgValue>
</operation>

<operation id="697" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="698" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202_5 = add i2 %j10_0_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln202_5"/></StgValue>
</operation>

<operation id="699" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202_5, label %sum_kernels_end, label %33

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="700" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_36 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_0_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="701" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %or_ln204_2 = or i4 %tmp_36, 3

]]></Node>
<StgValue><ssdm name="or_ln204_2"/></StgValue>
</operation>

<operation id="702" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:3  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln204_2)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="703" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %partial_sums_addr_31 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="partial_sums_addr_31"/></StgValue>
</operation>

<operation id="704" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="5">
<![CDATA[
:5  %partial_sums_load_29 = load i32* %partial_sums_addr_31, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_29"/></StgValue>
</operation>

<operation id="705" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="3">
<![CDATA[
:6  %kernel_sums_load_5 = load i32* %kernel_sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_5"/></StgValue>
</operation>

<operation id="706" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels_end:0  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="707" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels_end:1  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="708" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="709" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="5">
<![CDATA[
:5  %partial_sums_load_29 = load i32* %partial_sums_addr_31, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_29"/></StgValue>
</operation>

<operation id="710" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="3">
<![CDATA[
:6  %kernel_sums_load_5 = load i32* %kernel_sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_5"/></StgValue>
</operation>

<operation id="711" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln204_5 = add nsw i32 %kernel_sums_load_5, %partial_sums_load_29

]]></Node>
<StgValue><ssdm name="add_ln204_5"/></StgValue>
</operation>

<operation id="712" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:8  store i32 %add_ln204_5, i32* %kernel_sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="713" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %32

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="714" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader6.0:0  %j11_0_0 = phi i3 [ %add_ln209, %25 ], [ 0, %sum_kernels_end ]

]]></Node>
<StgValue><ssdm name="j11_0_0"/></StgValue>
</operation>

<operation id="715" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.0:1  %icmp_ln209 = icmp eq i3 %j11_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="716" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.0:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="717" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.0:3  %add_ln209 = add i3 %j11_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="718" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.0:4  br i1 %icmp_ln209, label %max_pool_kernel_end, label %25

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="719" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln211 = zext i3 %j11_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="720" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maxes_addr_3 = getelementptr [8 x i32]* %maxes, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="maxes_addr_3"/></StgValue>
</operation>

<operation id="721" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %kernel_sums_addr_10 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_10"/></StgValue>
</operation>

<operation id="722" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="3">
<![CDATA[
:4  %kernel_sums_load_7 = load i32* %kernel_sums_addr_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_7"/></StgValue>
</operation>

<operation id="723" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="3">
<![CDATA[
:5  %maxes_load_2 = load i32* %maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_2"/></StgValue>
</operation>

<operation id="724" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
max_pool_kernel_end:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str17, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="725" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
max_pool_kernel_end:1  br label %24

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="726" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="727" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="3">
<![CDATA[
:4  %kernel_sums_load_7 = load i32* %kernel_sums_addr_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_7"/></StgValue>
</operation>

<operation id="728" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="3">
<![CDATA[
:5  %maxes_load_2 = load i32* %maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_2"/></StgValue>
</operation>

<operation id="729" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln211 = icmp sgt i32 %kernel_sums_load_7, %maxes_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="730" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %select_ln211 = select i1 %icmp_ln211, i32 %kernel_sums_load_7, i32 %maxes_load_2

]]></Node>
<StgValue><ssdm name="select_ln211"/></StgValue>
</operation>

<operation id="731" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:8  store i32 %select_ln211, i32* %maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="732" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="733" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.0:0  %i12_0_0 = phi i3 [ %add_ln216, %23 ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="i12_0_0"/></StgValue>
</operation>

<operation id="734" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.0:1  %icmp_ln216 = icmp eq i3 %i12_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="735" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="736" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.0:3  %add_ln216 = add i3 %i12_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="737" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln216, label %batch_height, label %22

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="738" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln218 = zext i3 %i12_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="739" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maxes_addr_1 = getelementptr [8 x i32]* %maxes, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="maxes_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="3">
<![CDATA[
:3  %maxes_load = load i32* %maxes_addr_1, align 4

]]></Node>
<StgValue><ssdm name="maxes_load"/></StgValue>
</operation>

<operation id="741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="2" op_0_bw="3">
<![CDATA[
:5  %trunc_ln182 = trunc i3 %i12_0_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
batch_height:0  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
batch_height:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
batch_height:2  br label %40

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="745" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="746" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="3">
<![CDATA[
:3  %maxes_load = load i32* %maxes_addr_1, align 4

]]></Node>
<StgValue><ssdm name="maxes_load"/></StgValue>
</operation>

<operation id="747" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="32">
<![CDATA[
:4  %tmp_52 = trunc i32 %maxes_load to i16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="748" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:6  switch i2 %trunc_ln182, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln218"/></StgValue>
</operation>

<operation id="749" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch26:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_0_2_V, i16 %tmp_52)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="750" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="751" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch25:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_0_1_V, i16 %tmp_52)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="752" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="753" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch24:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_0_0_V, i16 %tmp_52)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="754" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="755" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch27:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_0_3_V, i16 %tmp_52)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="756" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="757" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="758" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i6_0_1 = phi i3 [ 0, %batch_height ], [ %add_ln153_1, %max_pool_kernel_end1 ]

]]></Node>
<StgValue><ssdm name="i6_0_1"/></StgValue>
</operation>

<operation id="759" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln153_1 = icmp eq i3 %i6_0_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln153_1"/></StgValue>
</operation>

<operation id="760" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="761" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln153_1 = add i3 %i6_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln153_1"/></StgValue>
</operation>

<operation id="762" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln153_1, label %.preheader.1.preheader, label %max_pool_kernel_begin1

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="763" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
max_pool_kernel_begin1:2  %tmp_54 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i6_0_1, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="764" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin1:3  %icmp_ln155_1 = icmp ne i2 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln155_1"/></StgValue>
</operation>

<operation id="765" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="3">
<![CDATA[
max_pool_kernel_begin1:4  %trunc_ln158 = trunc i3 %i6_0_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="766" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
max_pool_kernel_begin1:5  %current_row_indices_9 = select i1 %icmp_ln155_1, i3 %current_row_indices_3, i3 %current_row_indices_2

]]></Node>
<StgValue><ssdm name="current_row_indices_9"/></StgValue>
</operation>

<operation id="767" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
max_pool_kernel_begin1:6  %current_row_indices_10 = select i1 %icmp_ln155_1, i3 %current_row_indices_4, i3 %current_row_indices_3

]]></Node>
<StgValue><ssdm name="current_row_indices_10"/></StgValue>
</operation>

<operation id="768" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
max_pool_kernel_begin1:7  %current_row_indices_11 = select i1 %icmp_ln155_1, i3 %current_row_indices_5, i3 %current_row_indices_4

]]></Node>
<StgValue><ssdm name="current_row_indices_11"/></StgValue>
</operation>

<operation id="769" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="3" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin1:8  store i3 %current_row_indices_9, i3* %local_row_indices_1_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="770" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="3" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin1:9  store i3 %current_row_indices_10, i3* %local_row_indices_1_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="771" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1.preheader:0  br label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="772" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
max_pool_kernel_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="773" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
max_pool_kernel_begin1:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="774" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="3" op_1_bw="2">
<![CDATA[
max_pool_kernel_begin1:10  store i3 %current_row_indices_11, i3* %local_row_indices_1_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="775" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="14" op_0_bw="1">
<![CDATA[
max_pool_kernel_begin1:11  %zext_ln172_1 = zext i1 %trunc_ln158 to i14

]]></Node>
<StgValue><ssdm name="zext_ln172_1"/></StgValue>
</operation>

<operation id="776" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="14" op_0_bw="16">
<![CDATA[
max_pool_kernel_begin1:12  %trunc_ln172_1 = trunc i16 %compute_col_index_lo to i14

]]></Node>
<StgValue><ssdm name="trunc_ln172_1"/></StgValue>
</operation>

<operation id="777" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
max_pool_kernel_begin1:13  br label %meminst35.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="778" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst35.1:0  %phi_ln174_3 = phi i1 [ false, %max_pool_kernel_begin1 ], [ %xor_ln174_1, %meminst3538.1 ]

]]></Node>
<StgValue><ssdm name="phi_ln174_3"/></StgValue>
</operation>

<operation id="779" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst35.1:1  %xor_ln174_1 = xor i1 %phi_ln174_3, true

]]></Node>
<StgValue><ssdm name="xor_ln174_1"/></StgValue>
</operation>

<operation id="780" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst35.1:2  %select_ln174_1 = select i1 %phi_ln174_3, i3 3, i3 0

]]></Node>
<StgValue><ssdm name="select_ln174_1"/></StgValue>
</operation>

<operation id="781" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst35.1:3  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="782" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
meminst35.1:4  br label %meminst39.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="783" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst39.1:0  %phi_ln174_4 = phi i2 [ 0, %meminst35.1 ], [ %add_ln174_2, %meminst3942.1 ]

]]></Node>
<StgValue><ssdm name="phi_ln174_4"/></StgValue>
</operation>

<operation id="784" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst39.1:1  %add_ln174_2 = add i2 %phi_ln174_4, 1

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="785" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="3" op_0_bw="2">
<![CDATA[
meminst39.1:2  %zext_ln174_2 = zext i2 %phi_ln174_4 to i3

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="786" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst39.1:3  %add_ln174_5 = add i3 %zext_ln174_2, %select_ln174_1

]]></Node>
<StgValue><ssdm name="add_ln174_5"/></StgValue>
</operation>

<operation id="787" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst39.1:4  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="788" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
meminst39.1:5  br label %meminst43.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="789" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst43.1:0  %phi_ln174_5 = phi i2 [ 0, %meminst39.1 ], [ %add_ln174_3, %meminst43.1 ]

]]></Node>
<StgValue><ssdm name="phi_ln174_5"/></StgValue>
</operation>

<operation id="790" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst43.1:1  %add_ln174_3 = add i2 %phi_ln174_5, 1

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>

<operation id="791" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
meminst43.1:2  %tmp_62 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln174_5, i2 %phi_ln174_5)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="792" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="5">
<![CDATA[
meminst43.1:3  %zext_ln174_3 = zext i5 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174_3"/></StgValue>
</operation>

<operation id="793" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst43.1:4  %partial_sums_addr_1 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="partial_sums_addr_1"/></StgValue>
</operation>

<operation id="794" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
meminst43.1:5  store i32 0, i32* %partial_sums_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="795" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst43.1:6  %icmp_ln174_2 = icmp eq i2 %phi_ln174_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln174_2"/></StgValue>
</operation>

<operation id="796" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst43.1:7  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="797" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst43.1:8  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="798" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst43.1:9  br i1 %icmp_ln174_2, label %meminst3942.1, label %meminst43.1

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="799" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst3942.1:0  %icmp_ln174_3 = icmp eq i2 %phi_ln174_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln174_3"/></StgValue>
</operation>

<operation id="800" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst3942.1:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="801" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst3942.1:2  br i1 %icmp_ln174_3, label %meminst3538.1, label %meminst39.1

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="802" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
<literal name="icmp_ln174_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst3538.1:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="803" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
<literal name="icmp_ln174_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst3538.1:1  br i1 %phi_ln174_3, label %51, label %meminst35.1

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="804" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
<literal name="icmp_ln174_3" val="1"/>
<literal name="phi_ln174_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln190_33 = add i14 %zext_ln172_1, %trunc_ln172_1

]]></Node>
<StgValue><ssdm name="add_ln190_33"/></StgValue>
</operation>

<operation id="805" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_2" val="1"/>
<literal name="icmp_ln174_3" val="1"/>
<literal name="phi_ln174_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %50

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="806" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %l_0_1 = phi i2 [ 0, %51 ], [ %add_ln177_1, %kernel_width_end1 ]

]]></Node>
<StgValue><ssdm name="l_0_1"/></StgValue>
</operation>

<operation id="807" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln177_1 = icmp eq i2 %l_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln177_1"/></StgValue>
</operation>

<operation id="808" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="809" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln177_1 = add i2 %l_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln177_1"/></StgValue>
</operation>

<operation id="810" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln177_1, label %meminst46.1.preheader, label %kernel_width_begin1

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="811" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="2">
<![CDATA[
kernel_width_begin1:2  %zext_ln190_7 = zext i2 %l_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln190_7"/></StgValue>
</operation>

<operation id="812" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
kernel_width_begin1:7  %local_row_indices_1_4 = getelementptr [4 x i3]* %local_row_indices_1, i64 0, i64 %zext_ln190_7

]]></Node>
<StgValue><ssdm name="local_row_indices_1_4"/></StgValue>
</operation>

<operation id="813" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="3" op_0_bw="2">
<![CDATA[
kernel_width_begin1:8  %local_row_indices_1_5 = load i3* %local_row_indices_1_4, align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_1_5"/></StgValue>
</operation>

<operation id="814" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
meminst46.1.preheader:0  br label %meminst46.1

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="815" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
kernel_width_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln178"/></StgValue>
</operation>

<operation id="816" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
kernel_width_begin1:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="817" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="2">
<![CDATA[
kernel_width_begin1:3  %zext_ln190_13 = zext i2 %l_0_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln190_13"/></StgValue>
</operation>

<operation id="818" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
kernel_width_begin1:4  %tmp_23 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %l_0_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="819" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="4">
<![CDATA[
kernel_width_begin1:5  %zext_ln190_14 = zext i4 %tmp_23 to i5

]]></Node>
<StgValue><ssdm name="zext_ln190_14"/></StgValue>
</operation>

<operation id="820" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
kernel_width_begin1:6  %sub_ln190_1 = sub i5 %zext_ln190_14, %zext_ln190_13

]]></Node>
<StgValue><ssdm name="sub_ln190_1"/></StgValue>
</operation>

<operation id="821" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="3" op_0_bw="2">
<![CDATA[
kernel_width_begin1:8  %local_row_indices_1_5 = load i3* %local_row_indices_1_4, align 1

]]></Node>
<StgValue><ssdm name="local_row_indices_1_5"/></StgValue>
</operation>

<operation id="822" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
kernel_width_begin1:9  %tmp_25 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %local_row_indices_1_5, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="823" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="13" op_0_bw="12">
<![CDATA[
kernel_width_begin1:10  %zext_ln190_15 = zext i12 %tmp_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln190_15"/></StgValue>
</operation>

<operation id="824" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
kernel_width_begin1:11  %tmp_26 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %local_row_indices_1_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="825" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="13" op_0_bw="4">
<![CDATA[
kernel_width_begin1:12  %zext_ln190_16 = zext i4 %tmp_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln190_16"/></StgValue>
</operation>

<operation id="826" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
kernel_width_begin1:13  %add_ln190_29 = add i13 %zext_ln190_16, %zext_ln190_15

]]></Node>
<StgValue><ssdm name="add_ln190_29"/></StgValue>
</operation>

<operation id="827" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="13">
<![CDATA[
kernel_width_begin1:14  %zext_ln190_17 = zext i13 %add_ln190_29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln190_17"/></StgValue>
</operation>

<operation id="828" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
kernel_width_begin1:15  br label %52

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="829" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %m_0_1 = phi i2 [ 0, %kernel_width_begin1 ], [ %add_ln180_1, %53 ]

]]></Node>
<StgValue><ssdm name="m_0_1"/></StgValue>
</operation>

<operation id="830" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="2">
<![CDATA[
:1  %zext_ln190_18 = zext i2 %m_0_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln190_18"/></StgValue>
</operation>

<operation id="831" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln180_1 = icmp eq i2 %m_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln180_1"/></StgValue>
</operation>

<operation id="832" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="833" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln180_1 = add i2 %m_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="834" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln180_1, label %kernel_width_end1, label %53

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="835" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="2">
<![CDATA[
:1  %zext_ln190_19 = zext i2 %m_0_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln190_19"/></StgValue>
</operation>

<operation id="836" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %add_ln190_30 = add i5 %sub_ln190_1, %zext_ln190_19

]]></Node>
<StgValue><ssdm name="add_ln190_30"/></StgValue>
</operation>

<operation id="837" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16  %add_ln190_13 = add i14 %zext_ln190_18, %add_ln190_33

]]></Node>
<StgValue><ssdm name="add_ln190_13"/></StgValue>
</operation>

<operation id="838" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17  %add_ln190_31 = add i14 %zext_ln190_17, %add_ln190_13

]]></Node>
<StgValue><ssdm name="add_ln190_31"/></StgValue>
</operation>

<operation id="839" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="5">
<![CDATA[
:28  %partial_sums_load_12 = load i32* %partial_sums_addr_14, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_12"/></StgValue>
</operation>

<operation id="840" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="5">
<![CDATA[
:35  %partial_sums_load_13 = load i32* %partial_sums_addr_15, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_13"/></StgValue>
</operation>

<operation id="841" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
kernel_width_end1:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="842" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
kernel_width_end1:1  br label %50

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="843" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="5">
<![CDATA[
:28  %partial_sums_load_12 = load i32* %partial_sums_addr_14, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_12"/></StgValue>
</operation>

<operation id="844" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="5">
<![CDATA[
:35  %partial_sums_load_13 = load i32* %partial_sums_addr_15, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_13"/></StgValue>
</operation>

<operation id="845" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="5">
<![CDATA[
:42  %partial_sums_load_14 = load i32* %partial_sums_addr_16, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_14"/></StgValue>
</operation>

<operation id="846" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="5">
<![CDATA[
:49  %partial_sums_load_15 = load i32* %partial_sums_addr_17, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_15"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="847" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="5">
<![CDATA[
:42  %partial_sums_load_14 = load i32* %partial_sums_addr_16, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_14"/></StgValue>
</operation>

<operation id="848" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="5">
<![CDATA[
:49  %partial_sums_load_15 = load i32* %partial_sums_addr_17, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_15"/></StgValue>
</operation>

<operation id="849" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
:58  %partial_sums_load_16 = load i32* %partial_sums_addr_18, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_16"/></StgValue>
</operation>

<operation id="850" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="5">
<![CDATA[
:65  %partial_sums_load_17 = load i32* %partial_sums_addr_19, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="851" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
:58  %partial_sums_load_16 = load i32* %partial_sums_addr_18, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_16"/></StgValue>
</operation>

<operation id="852" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="5">
<![CDATA[
:65  %partial_sums_load_17 = load i32* %partial_sums_addr_19, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_17"/></StgValue>
</operation>

<operation id="853" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="5">
<![CDATA[
:72  %partial_sums_load_18 = load i32* %partial_sums_addr_20, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_18"/></StgValue>
</operation>

<operation id="854" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
:79  %partial_sums_load_19 = load i32* %partial_sums_addr_21, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="855" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="5">
<![CDATA[
:3  %sext_ln190_37 = sext i5 %add_ln190_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_37"/></StgValue>
</operation>

<operation id="856" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernels_0_addr_1 = getelementptr [9 x i6]* @kernels_0, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_0_addr_1"/></StgValue>
</operation>

<operation id="857" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kernels_1_addr_1 = getelementptr [9 x i6]* @kernels_1, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_1_addr_1"/></StgValue>
</operation>

<operation id="858" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kernels_10_addr_1 = getelementptr [9 x i6]* @kernels_10, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_10_addr_1"/></StgValue>
</operation>

<operation id="859" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernels_11_addr_1 = getelementptr [9 x i6]* @kernels_11, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_11_addr_1"/></StgValue>
</operation>

<operation id="860" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernels_2_addr_1 = getelementptr [9 x i6]* @kernels_2, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_2_addr_1"/></StgValue>
</operation>

<operation id="861" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %kernels_3_addr_1 = getelementptr [9 x i6]* @kernels_3, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_3_addr_1"/></StgValue>
</operation>

<operation id="862" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %kernels_4_addr_1 = getelementptr [9 x i6]* @kernels_4, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_4_addr_1"/></StgValue>
</operation>

<operation id="863" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %kernels_5_addr_1 = getelementptr [9 x i6]* @kernels_5, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_5_addr_1"/></StgValue>
</operation>

<operation id="864" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %kernels_6_addr_1 = getelementptr [9 x i6]* @kernels_6, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_6_addr_1"/></StgValue>
</operation>

<operation id="865" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %kernels_7_addr_1 = getelementptr [9 x i6]* @kernels_7, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_7_addr_1"/></StgValue>
</operation>

<operation id="866" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %kernels_8_addr_1 = getelementptr [9 x i6]* @kernels_8, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_8_addr_1"/></StgValue>
</operation>

<operation id="867" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %kernels_9_addr_1 = getelementptr [9 x i6]* @kernels_9, i64 0, i64 %sext_ln190_37

]]></Node>
<StgValue><ssdm name="kernels_9_addr_1"/></StgValue>
</operation>

<operation id="868" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="14">
<![CDATA[
:18  %zext_ln190_20 = zext i14 %add_ln190_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln190_20"/></StgValue>
</operation>

<operation id="869" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %stripes_0_addr_9 = getelementptr [4112 x i8]* @stripes_0, i64 0, i64 %zext_ln190_20

]]></Node>
<StgValue><ssdm name="stripes_0_addr_9"/></StgValue>
</operation>

<operation id="870" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %stripes_1_addr_9 = getelementptr [4112 x i8]* @stripes_1, i64 0, i64 %zext_ln190_20

]]></Node>
<StgValue><ssdm name="stripes_1_addr_9"/></StgValue>
</operation>

<operation id="871" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %stripes_2_addr_9 = getelementptr [4112 x i8]* @stripes_2, i64 0, i64 %zext_ln190_20

]]></Node>
<StgValue><ssdm name="stripes_2_addr_9"/></StgValue>
</operation>

<operation id="872" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="4">
<![CDATA[
:22  %kernels_0_load_1 = load i6* %kernels_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load_1"/></StgValue>
</operation>

<operation id="873" st_id="60" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="13">
<![CDATA[
:24  %stripes_0_load_1 = load i8* %stripes_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_1"/></StgValue>
</operation>

<operation id="874" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="4">
<![CDATA[
:31  %kernels_1_load_1 = load i6* %kernels_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load_1"/></StgValue>
</operation>

<operation id="875" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="4">
<![CDATA[
:38  %kernels_2_load_1 = load i6* %kernels_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load_1"/></StgValue>
</operation>

<operation id="876" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="6" op_0_bw="4">
<![CDATA[
:45  %kernels_3_load_1 = load i6* %kernels_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load_1"/></StgValue>
</operation>

<operation id="877" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="6" op_0_bw="4">
<![CDATA[
:52  %kernels_4_load_1 = load i6* %kernels_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load_1"/></StgValue>
</operation>

<operation id="878" st_id="60" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="13">
<![CDATA[
:54  %stripes_1_load_1 = load i8* %stripes_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_1"/></StgValue>
</operation>

<operation id="879" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="4">
<![CDATA[
:61  %kernels_5_load_1 = load i6* %kernels_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load_1"/></StgValue>
</operation>

<operation id="880" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="4">
<![CDATA[
:68  %kernels_6_load_1 = load i6* %kernels_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load_1"/></StgValue>
</operation>

<operation id="881" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="5">
<![CDATA[
:72  %partial_sums_load_18 = load i32* %partial_sums_addr_20, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_18"/></StgValue>
</operation>

<operation id="882" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="4">
<![CDATA[
:75  %kernels_7_load_1 = load i6* %kernels_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load_1"/></StgValue>
</operation>

<operation id="883" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
:79  %partial_sums_load_19 = load i32* %partial_sums_addr_21, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_19"/></StgValue>
</operation>

<operation id="884" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="4">
<![CDATA[
:82  %kernels_8_load_1 = load i6* %kernels_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load_1"/></StgValue>
</operation>

<operation id="885" st_id="60" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="13">
<![CDATA[
:84  %stripes_2_load_1 = load i8* %stripes_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_1"/></StgValue>
</operation>

<operation id="886" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="5">
<![CDATA[
:88  %partial_sums_load_20 = load i32* %partial_sums_addr_22, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_20"/></StgValue>
</operation>

<operation id="887" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="6" op_0_bw="4">
<![CDATA[
:91  %kernels_9_load_1 = load i6* %kernels_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load_1"/></StgValue>
</operation>

<operation id="888" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="5">
<![CDATA[
:95  %partial_sums_load_21 = load i32* %partial_sums_addr_23, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_21"/></StgValue>
</operation>

<operation id="889" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="6" op_0_bw="4">
<![CDATA[
:98  %kernels_10_load_1 = load i6* %kernels_10_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load_1"/></StgValue>
</operation>

<operation id="890" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="4">
<![CDATA[
:105  %kernels_11_load_1 = load i6* %kernels_11_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="891" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="4">
<![CDATA[
:22  %kernels_0_load_1 = load i6* %kernels_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_load_1"/></StgValue>
</operation>

<operation id="892" st_id="61" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="13">
<![CDATA[
:24  %stripes_0_load_1 = load i8* %stripes_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_1"/></StgValue>
</operation>

<operation id="893" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="4">
<![CDATA[
:31  %kernels_1_load_1 = load i6* %kernels_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_load_1"/></StgValue>
</operation>

<operation id="894" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="4">
<![CDATA[
:38  %kernels_2_load_1 = load i6* %kernels_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_load_1"/></StgValue>
</operation>

<operation id="895" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="6" op_0_bw="4">
<![CDATA[
:45  %kernels_3_load_1 = load i6* %kernels_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_load_1"/></StgValue>
</operation>

<operation id="896" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="6" op_0_bw="4">
<![CDATA[
:52  %kernels_4_load_1 = load i6* %kernels_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_load_1"/></StgValue>
</operation>

<operation id="897" st_id="61" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="13">
<![CDATA[
:54  %stripes_1_load_1 = load i8* %stripes_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_1"/></StgValue>
</operation>

<operation id="898" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="4">
<![CDATA[
:61  %kernels_5_load_1 = load i6* %kernels_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_load_1"/></StgValue>
</operation>

<operation id="899" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="4">
<![CDATA[
:68  %kernels_6_load_1 = load i6* %kernels_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_load_1"/></StgValue>
</operation>

<operation id="900" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="4">
<![CDATA[
:75  %kernels_7_load_1 = load i6* %kernels_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_load_1"/></StgValue>
</operation>

<operation id="901" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="4">
<![CDATA[
:82  %kernels_8_load_1 = load i6* %kernels_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_load_1"/></StgValue>
</operation>

<operation id="902" st_id="61" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="13">
<![CDATA[
:84  %stripes_2_load_1 = load i8* %stripes_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_1"/></StgValue>
</operation>

<operation id="903" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="5">
<![CDATA[
:88  %partial_sums_load_20 = load i32* %partial_sums_addr_22, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_20"/></StgValue>
</operation>

<operation id="904" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="6" op_0_bw="4">
<![CDATA[
:91  %kernels_9_load_1 = load i6* %kernels_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_load_1"/></StgValue>
</operation>

<operation id="905" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="5">
<![CDATA[
:95  %partial_sums_load_21 = load i32* %partial_sums_addr_23, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_21"/></StgValue>
</operation>

<operation id="906" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="6" op_0_bw="4">
<![CDATA[
:98  %kernels_10_load_1 = load i6* %kernels_10_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_load_1"/></StgValue>
</operation>

<operation id="907" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="5">
<![CDATA[
:102  %partial_sums_load_22 = load i32* %partial_sums_addr_24, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_22"/></StgValue>
</operation>

<operation id="908" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="4">
<![CDATA[
:105  %kernels_11_load_1 = load i6* %kernels_11_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_load_1"/></StgValue>
</operation>

<operation id="909" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
:109  %partial_sums_load_23 = load i32* %partial_sums_addr_25, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_23"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="910" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="15" op_0_bw="6">
<![CDATA[
:23  %sext_ln190_38 = sext i6 %kernels_0_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_38"/></StgValue>
</operation>

<operation id="911" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="15" op_0_bw="8">
<![CDATA[
:25  %zext_ln190_21 = zext i8 %stripes_0_load_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln190_21"/></StgValue>
</operation>

<operation id="912" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %mul_ln190_12 = mul i15 %zext_ln190_21, %sext_ln190_38

]]></Node>
<StgValue><ssdm name="mul_ln190_12"/></StgValue>
</operation>

<operation id="913" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="15">
<![CDATA[
:27  %sext_ln190_14 = sext i15 %mul_ln190_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_14"/></StgValue>
</operation>

<operation id="914" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %add_ln190_14 = add nsw i32 %sext_ln190_14, %partial_sums_load_12

]]></Node>
<StgValue><ssdm name="add_ln190_14"/></StgValue>
</operation>

<operation id="915" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:30  store i32 %add_ln190_14, i32* %partial_sums_addr_14, align 16

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="916" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="15" op_0_bw="6">
<![CDATA[
:32  %sext_ln190_39 = sext i6 %kernels_1_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_39"/></StgValue>
</operation>

<operation id="917" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:33  %mul_ln190_13 = mul i15 %zext_ln190_21, %sext_ln190_39

]]></Node>
<StgValue><ssdm name="mul_ln190_13"/></StgValue>
</operation>

<operation id="918" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="15">
<![CDATA[
:34  %sext_ln190_15 = sext i15 %mul_ln190_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_15"/></StgValue>
</operation>

<operation id="919" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %add_ln190_15 = add nsw i32 %sext_ln190_15, %partial_sums_load_13

]]></Node>
<StgValue><ssdm name="add_ln190_15"/></StgValue>
</operation>

<operation id="920" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:37  store i32 %add_ln190_15, i32* %partial_sums_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="921" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="15" op_0_bw="6">
<![CDATA[
:39  %sext_ln190_40 = sext i6 %kernels_2_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_40"/></StgValue>
</operation>

<operation id="922" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:40  %mul_ln190_14 = mul i15 %zext_ln190_21, %sext_ln190_40

]]></Node>
<StgValue><ssdm name="mul_ln190_14"/></StgValue>
</operation>

<operation id="923" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="15">
<![CDATA[
:41  %sext_ln190_16 = sext i15 %mul_ln190_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_16"/></StgValue>
</operation>

<operation id="924" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %add_ln190_16 = add nsw i32 %sext_ln190_16, %partial_sums_load_14

]]></Node>
<StgValue><ssdm name="add_ln190_16"/></StgValue>
</operation>

<operation id="925" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="15" op_0_bw="6">
<![CDATA[
:46  %sext_ln190_41 = sext i6 %kernels_3_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_41"/></StgValue>
</operation>

<operation id="926" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:47  %mul_ln190_15 = mul i15 %zext_ln190_21, %sext_ln190_41

]]></Node>
<StgValue><ssdm name="mul_ln190_15"/></StgValue>
</operation>

<operation id="927" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="15">
<![CDATA[
:48  %sext_ln190_17 = sext i15 %mul_ln190_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_17"/></StgValue>
</operation>

<operation id="928" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %add_ln190_17 = add nsw i32 %sext_ln190_17, %partial_sums_load_15

]]></Node>
<StgValue><ssdm name="add_ln190_17"/></StgValue>
</operation>

<operation id="929" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="15" op_0_bw="6">
<![CDATA[
:53  %sext_ln190_42 = sext i6 %kernels_4_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_42"/></StgValue>
</operation>

<operation id="930" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="15" op_0_bw="8">
<![CDATA[
:55  %zext_ln190_22 = zext i8 %stripes_1_load_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln190_22"/></StgValue>
</operation>

<operation id="931" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:56  %mul_ln190_16 = mul i15 %zext_ln190_22, %sext_ln190_42

]]></Node>
<StgValue><ssdm name="mul_ln190_16"/></StgValue>
</operation>

<operation id="932" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="15">
<![CDATA[
:57  %sext_ln190_18 = sext i15 %mul_ln190_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_18"/></StgValue>
</operation>

<operation id="933" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %add_ln190_18 = add nsw i32 %sext_ln190_18, %partial_sums_load_16

]]></Node>
<StgValue><ssdm name="add_ln190_18"/></StgValue>
</operation>

<operation id="934" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="15" op_0_bw="6">
<![CDATA[
:62  %sext_ln190_43 = sext i6 %kernels_5_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_43"/></StgValue>
</operation>

<operation id="935" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:63  %mul_ln190_17 = mul i15 %zext_ln190_22, %sext_ln190_43

]]></Node>
<StgValue><ssdm name="mul_ln190_17"/></StgValue>
</operation>

<operation id="936" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="15">
<![CDATA[
:64  %sext_ln190_19 = sext i15 %mul_ln190_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_19"/></StgValue>
</operation>

<operation id="937" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %add_ln190_19 = add nsw i32 %sext_ln190_19, %partial_sums_load_17

]]></Node>
<StgValue><ssdm name="add_ln190_19"/></StgValue>
</operation>

<operation id="938" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="15" op_0_bw="6">
<![CDATA[
:69  %sext_ln190_44 = sext i6 %kernels_6_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_44"/></StgValue>
</operation>

<operation id="939" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:70  %mul_ln190_18 = mul i15 %zext_ln190_22, %sext_ln190_44

]]></Node>
<StgValue><ssdm name="mul_ln190_18"/></StgValue>
</operation>

<operation id="940" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="15">
<![CDATA[
:71  %sext_ln190_20 = sext i15 %mul_ln190_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_20"/></StgValue>
</operation>

<operation id="941" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %add_ln190_20 = add nsw i32 %sext_ln190_20, %partial_sums_load_18

]]></Node>
<StgValue><ssdm name="add_ln190_20"/></StgValue>
</operation>

<operation id="942" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="15" op_0_bw="6">
<![CDATA[
:76  %sext_ln190_45 = sext i6 %kernels_7_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_45"/></StgValue>
</operation>

<operation id="943" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:77  %mul_ln190_19 = mul i15 %zext_ln190_22, %sext_ln190_45

]]></Node>
<StgValue><ssdm name="mul_ln190_19"/></StgValue>
</operation>

<operation id="944" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="15">
<![CDATA[
:78  %sext_ln190_21 = sext i15 %mul_ln190_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_21"/></StgValue>
</operation>

<operation id="945" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %add_ln190_21 = add nsw i32 %sext_ln190_21, %partial_sums_load_19

]]></Node>
<StgValue><ssdm name="add_ln190_21"/></StgValue>
</operation>

<operation id="946" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="15" op_0_bw="6">
<![CDATA[
:83  %sext_ln190_46 = sext i6 %kernels_8_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_46"/></StgValue>
</operation>

<operation id="947" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="15" op_0_bw="8">
<![CDATA[
:85  %zext_ln190_23 = zext i8 %stripes_2_load_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln190_23"/></StgValue>
</operation>

<operation id="948" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:86  %mul_ln190_20 = mul i15 %zext_ln190_23, %sext_ln190_46

]]></Node>
<StgValue><ssdm name="mul_ln190_20"/></StgValue>
</operation>

<operation id="949" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="15">
<![CDATA[
:87  %sext_ln190_22 = sext i15 %mul_ln190_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_22"/></StgValue>
</operation>

<operation id="950" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %add_ln190_22 = add nsw i32 %sext_ln190_22, %partial_sums_load_20

]]></Node>
<StgValue><ssdm name="add_ln190_22"/></StgValue>
</operation>

<operation id="951" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="15" op_0_bw="6">
<![CDATA[
:92  %sext_ln190_47 = sext i6 %kernels_9_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_47"/></StgValue>
</operation>

<operation id="952" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:93  %mul_ln190_21 = mul i15 %zext_ln190_23, %sext_ln190_47

]]></Node>
<StgValue><ssdm name="mul_ln190_21"/></StgValue>
</operation>

<operation id="953" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="15">
<![CDATA[
:94  %sext_ln190_23 = sext i15 %mul_ln190_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_23"/></StgValue>
</operation>

<operation id="954" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %add_ln190_23 = add nsw i32 %sext_ln190_23, %partial_sums_load_21

]]></Node>
<StgValue><ssdm name="add_ln190_23"/></StgValue>
</operation>

<operation id="955" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="15" op_0_bw="6">
<![CDATA[
:99  %sext_ln190_48 = sext i6 %kernels_10_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_48"/></StgValue>
</operation>

<operation id="956" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:100  %mul_ln190_22 = mul i15 %zext_ln190_23, %sext_ln190_48

]]></Node>
<StgValue><ssdm name="mul_ln190_22"/></StgValue>
</operation>

<operation id="957" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="15">
<![CDATA[
:101  %sext_ln190_24 = sext i15 %mul_ln190_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_24"/></StgValue>
</operation>

<operation id="958" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="5">
<![CDATA[
:102  %partial_sums_load_22 = load i32* %partial_sums_addr_24, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_22"/></StgValue>
</operation>

<operation id="959" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %add_ln190_24 = add nsw i32 %sext_ln190_24, %partial_sums_load_22

]]></Node>
<StgValue><ssdm name="add_ln190_24"/></StgValue>
</operation>

<operation id="960" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="15" op_0_bw="6">
<![CDATA[
:106  %sext_ln190_49 = sext i6 %kernels_11_load_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln190_49"/></StgValue>
</operation>

<operation id="961" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:107  %mul_ln190_23 = mul i15 %zext_ln190_23, %sext_ln190_49

]]></Node>
<StgValue><ssdm name="mul_ln190_23"/></StgValue>
</operation>

<operation id="962" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="15">
<![CDATA[
:108  %sext_ln190_25 = sext i15 %mul_ln190_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190_25"/></StgValue>
</operation>

<operation id="963" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
:109  %partial_sums_load_23 = load i32* %partial_sums_addr_25, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_23"/></StgValue>
</operation>

<operation id="964" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %add_ln190_25 = add nsw i32 %sext_ln190_25, %partial_sums_load_23

]]></Node>
<StgValue><ssdm name="add_ln190_25"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="965" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:44  store i32 %add_ln190_16, i32* %partial_sums_addr_16, align 8

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="966" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:51  store i32 %add_ln190_17, i32* %partial_sums_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="967" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:60  store i32 %add_ln190_18, i32* %partial_sums_addr_18, align 16

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="968" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:67  store i32 %add_ln190_19, i32* %partial_sums_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="969" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:74  store i32 %add_ln190_20, i32* %partial_sums_addr_20, align 8

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="970" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:81  store i32 %add_ln190_21, i32* %partial_sums_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="971" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:90  store i32 %add_ln190_22, i32* %partial_sums_addr_22, align 16

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="972" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:97  store i32 %add_ln190_23, i32* %partial_sums_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="973" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="974" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:104  store i32 %add_ln190_24, i32* %partial_sums_addr_24, align 8

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="975" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:111  store i32 %add_ln190_25, i32* %partial_sums_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="976" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
:112  br label %52

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="977" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst46.1:0  %phi_ln196_2 = phi i1 [ %xor_ln196_1, %meminst4649.1 ], [ false, %meminst46.1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln196_2"/></StgValue>
</operation>

<operation id="978" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst46.1:1  %xor_ln196_1 = xor i1 %phi_ln196_2, true

]]></Node>
<StgValue><ssdm name="xor_ln196_1"/></StgValue>
</operation>

<operation id="979" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst46.1:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="980" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
meminst46.1:3  br label %meminst50.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="981" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst50.1:0  %phi_ln196_3 = phi i2 [ 0, %meminst46.1 ], [ %add_ln196_1, %meminst50.1 ]

]]></Node>
<StgValue><ssdm name="phi_ln196_3"/></StgValue>
</operation>

<operation id="982" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst50.1:1  %add_ln196_1 = add i2 %phi_ln196_3, 1

]]></Node>
<StgValue><ssdm name="add_ln196_1"/></StgValue>
</operation>

<operation id="983" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
meminst50.1:2  %tmp_70 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %phi_ln196_2, i2 %phi_ln196_3)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="984" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="3">
<![CDATA[
meminst50.1:3  %zext_ln196_1 = zext i3 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln196_1"/></StgValue>
</operation>

<operation id="985" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst50.1:4  %kernel_sums_addr_2 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 %zext_ln196_1

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_2"/></StgValue>
</operation>

<operation id="986" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst50.1:5  store i32 0, i32* %kernel_sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="987" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst50.1:6  %icmp_ln196_1 = icmp eq i2 %phi_ln196_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln196_1"/></StgValue>
</operation>

<operation id="988" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst50.1:7  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_kernel_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="989" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst50.1:8  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="990" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst50.1:9  br i1 %icmp_ln196_1, label %meminst4649.1, label %meminst50.1

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="991" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst4649.1:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_kernel_sums_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="992" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst4649.1:1  br i1 %phi_ln196_2, label %sum_kernels_begin1, label %meminst46.1

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="993" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="1"/>
<literal name="phi_ln196_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels_begin1:0  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="994" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="1"/>
<literal name="phi_ln196_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels_begin1:1  br label %42

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="995" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_1_0 = phi i2 [ 0, %sum_kernels_begin1 ], [ %add_ln202_2, %43 ]

]]></Node>
<StgValue><ssdm name="j10_0_1_0"/></StgValue>
</operation>

<operation id="996" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202_2 = icmp eq i2 %j10_0_1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_2"/></StgValue>
</operation>

<operation id="997" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="998" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202_2 = add i2 %j10_0_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln202_2"/></StgValue>
</operation>

<operation id="999" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202_2, label %sum_kernels3, label %43

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="1000" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_31 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_1_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1001" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln204_1 = zext i4 %tmp_31 to i5

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="1002" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln204_8 = add i5 %zext_ln204_1, 12

]]></Node>
<StgValue><ssdm name="add_ln204_8"/></StgValue>
</operation>

<operation id="1003" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln204_2 = zext i5 %add_ln204_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_2"/></StgValue>
</operation>

<operation id="1004" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %partial_sums_addr_28 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %zext_ln204_2

]]></Node>
<StgValue><ssdm name="partial_sums_addr_28"/></StgValue>
</operation>

<operation id="1005" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_26 = load i32* %partial_sums_addr_28, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_26"/></StgValue>
</operation>

<operation id="1006" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_2 = load i32* %kernel_sums_addr_4, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load_2"/></StgValue>
</operation>

<operation id="1007" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels3:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1008" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels3:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1009" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels3:2  br label %44

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1010" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="1011" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_26 = load i32* %partial_sums_addr_28, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_load_26"/></StgValue>
</operation>

<operation id="1012" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_2 = load i32* %kernel_sums_addr_4, align 16

]]></Node>
<StgValue><ssdm name="kernel_sums_load_2"/></StgValue>
</operation>

<operation id="1013" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln204_2 = add nsw i32 %partial_sums_load_26, %kernel_sums_load_2

]]></Node>
<StgValue><ssdm name="add_ln204_2"/></StgValue>
</operation>

<operation id="1014" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:9  store i32 %add_ln204_2, i32* %kernel_sums_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="1015" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %42

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1016" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_1_1 = phi i2 [ 0, %sum_kernels3 ], [ %add_ln202_4, %45 ]

]]></Node>
<StgValue><ssdm name="j10_0_1_1"/></StgValue>
</operation>

<operation id="1017" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202_4 = icmp eq i2 %j10_0_1_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_4"/></StgValue>
</operation>

<operation id="1018" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1019" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202_4 = add i2 %j10_0_1_1, 1

]]></Node>
<StgValue><ssdm name="add_ln202_4"/></StgValue>
</operation>

<operation id="1020" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202_4, label %sum_kernels4, label %45

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="1021" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_35 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_1_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1022" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln204_3 = zext i4 %tmp_35 to i5

]]></Node>
<StgValue><ssdm name="zext_ln204_3"/></StgValue>
</operation>

<operation id="1023" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln204_9 = add i5 %zext_ln204_3, 13

]]></Node>
<StgValue><ssdm name="add_ln204_9"/></StgValue>
</operation>

<operation id="1024" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln204_4 = zext i5 %add_ln204_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_4"/></StgValue>
</operation>

<operation id="1025" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %partial_sums_addr_30 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %zext_ln204_4

]]></Node>
<StgValue><ssdm name="partial_sums_addr_30"/></StgValue>
</operation>

<operation id="1026" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_28 = load i32* %partial_sums_addr_30, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_28"/></StgValue>
</operation>

<operation id="1027" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_4 = load i32* %kernel_sums_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_4"/></StgValue>
</operation>

<operation id="1028" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels4:0  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1029" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels4:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1030" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels4:2  br label %46

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1031" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="1032" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_28 = load i32* %partial_sums_addr_30, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_28"/></StgValue>
</operation>

<operation id="1033" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_4 = load i32* %kernel_sums_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_4"/></StgValue>
</operation>

<operation id="1034" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln204_4 = add nsw i32 %partial_sums_load_28, %kernel_sums_load_4

]]></Node>
<StgValue><ssdm name="add_ln204_4"/></StgValue>
</operation>

<operation id="1035" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:9  store i32 %add_ln204_4, i32* %kernel_sums_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="1036" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %44

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1037" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_1_2 = phi i2 [ 0, %sum_kernels4 ], [ %add_ln202_6, %47 ]

]]></Node>
<StgValue><ssdm name="j10_0_1_2"/></StgValue>
</operation>

<operation id="1038" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202_6 = icmp eq i2 %j10_0_1_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_6"/></StgValue>
</operation>

<operation id="1039" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1040" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202_6 = add i2 %j10_0_1_2, 1

]]></Node>
<StgValue><ssdm name="add_ln202_6"/></StgValue>
</operation>

<operation id="1041" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202_6, label %sum_kernels5, label %47

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="1042" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_38 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_1_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1043" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln204_5 = zext i4 %tmp_38 to i5

]]></Node>
<StgValue><ssdm name="zext_ln204_5"/></StgValue>
</operation>

<operation id="1044" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln204_10 = add i5 %zext_ln204_5, 14

]]></Node>
<StgValue><ssdm name="add_ln204_10"/></StgValue>
</operation>

<operation id="1045" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln204_6 = zext i5 %add_ln204_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_6"/></StgValue>
</operation>

<operation id="1046" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %partial_sums_addr_32 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %zext_ln204_6

]]></Node>
<StgValue><ssdm name="partial_sums_addr_32"/></StgValue>
</operation>

<operation id="1047" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_30 = load i32* %partial_sums_addr_32, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_30"/></StgValue>
</operation>

<operation id="1048" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_6 = load i32* %kernel_sums_addr_8, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_6"/></StgValue>
</operation>

<operation id="1049" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels5:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1050" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_kernels5:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1051" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels5:2  br label %48

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1052" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="1053" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_30 = load i32* %partial_sums_addr_32, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_load_30"/></StgValue>
</operation>

<operation id="1054" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_6 = load i32* %kernel_sums_addr_8, align 8

]]></Node>
<StgValue><ssdm name="kernel_sums_load_6"/></StgValue>
</operation>

<operation id="1055" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln204_6 = add nsw i32 %partial_sums_load_30, %kernel_sums_load_6

]]></Node>
<StgValue><ssdm name="add_ln204_6"/></StgValue>
</operation>

<operation id="1056" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:9  store i32 %add_ln204_6, i32* %kernel_sums_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="1057" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %46

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1058" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j10_0_1_3 = phi i2 [ 0, %sum_kernels5 ], [ %add_ln202_7, %49 ]

]]></Node>
<StgValue><ssdm name="j10_0_1_3"/></StgValue>
</operation>

<operation id="1059" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln202_7 = icmp eq i2 %j10_0_1_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_7"/></StgValue>
</operation>

<operation id="1060" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1061" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln202_7 = add i2 %j10_0_1_3, 1

]]></Node>
<StgValue><ssdm name="add_ln202_7"/></StgValue>
</operation>

<operation id="1062" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln202_7, label %sum_kernels_end1, label %49

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="1063" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_39 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j10_0_1_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1064" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln204_7 = zext i4 %tmp_39 to i5

]]></Node>
<StgValue><ssdm name="zext_ln204_7"/></StgValue>
</operation>

<operation id="1065" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln204_11 = add i5 %zext_ln204_7, 15

]]></Node>
<StgValue><ssdm name="add_ln204_11"/></StgValue>
</operation>

<operation id="1066" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln204_8 = zext i5 %add_ln204_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_8"/></StgValue>
</operation>

<operation id="1067" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %partial_sums_addr_33 = getelementptr [24 x i32]* %partial_sums, i64 0, i64 %zext_ln204_8

]]></Node>
<StgValue><ssdm name="partial_sums_addr_33"/></StgValue>
</operation>

<operation id="1068" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_31 = load i32* %partial_sums_addr_33, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_31"/></StgValue>
</operation>

<operation id="1069" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_8 = load i32* %kernel_sums_addr_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_8"/></StgValue>
</operation>

<operation id="1070" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sum_kernels_end1:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1071" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
sum_kernels_end1:1  br label %.preheader6.1

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1072" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="1073" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="5">
<![CDATA[
:6  %partial_sums_load_31 = load i32* %partial_sums_addr_33, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_load_31"/></StgValue>
</operation>

<operation id="1074" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="3">
<![CDATA[
:7  %kernel_sums_load_8 = load i32* %kernel_sums_addr_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_8"/></StgValue>
</operation>

<operation id="1075" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln204_7 = add nsw i32 %partial_sums_load_31, %kernel_sums_load_8

]]></Node>
<StgValue><ssdm name="add_ln204_7"/></StgValue>
</operation>

<operation id="1076" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:9  store i32 %add_ln204_7, i32* %kernel_sums_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="1077" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %48

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1078" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader6.1:0  %j11_0_1 = phi i3 [ %add_ln209_1, %41 ], [ 0, %sum_kernels_end1 ]

]]></Node>
<StgValue><ssdm name="j11_0_1"/></StgValue>
</operation>

<operation id="1079" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.1:1  %icmp_ln209_1 = icmp eq i3 %j11_0_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln209_1"/></StgValue>
</operation>

<operation id="1080" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.1:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1081" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.1:3  %add_ln209_1 = add i3 %j11_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="1082" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.1:4  br i1 %icmp_ln209_1, label %max_pool_kernel_end1, label %41

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1083" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %xor_ln211 = xor i3 %j11_0_1, -4

]]></Node>
<StgValue><ssdm name="xor_ln211"/></StgValue>
</operation>

<operation id="1084" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="3">
<![CDATA[
:2  %zext_ln211_1 = zext i3 %xor_ln211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211_1"/></StgValue>
</operation>

<operation id="1085" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %maxes_addr_4 = getelementptr [8 x i32]* %maxes, i64 0, i64 %zext_ln211_1

]]></Node>
<StgValue><ssdm name="maxes_addr_4"/></StgValue>
</operation>

<operation id="1086" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_sums_addr_11 = getelementptr [8 x i32]* %kernel_sums, i64 0, i64 %zext_ln211_1

]]></Node>
<StgValue><ssdm name="kernel_sums_addr_11"/></StgValue>
</operation>

<operation id="1087" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="3">
<![CDATA[
:5  %kernel_sums_load_9 = load i32* %kernel_sums_addr_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_9"/></StgValue>
</operation>

<operation id="1088" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="3">
<![CDATA[
:6  %maxes_load_3 = load i32* %maxes_addr_4, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_3"/></StgValue>
</operation>

<operation id="1089" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
max_pool_kernel_end1:0  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str17, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1090" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
max_pool_kernel_end1:1  br label %40

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1091" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="1092" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="3">
<![CDATA[
:5  %kernel_sums_load_9 = load i32* %kernel_sums_addr_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_sums_load_9"/></StgValue>
</operation>

<operation id="1093" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="3">
<![CDATA[
:6  %maxes_load_3 = load i32* %maxes_addr_4, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_3"/></StgValue>
</operation>

<operation id="1094" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln211_1 = icmp sgt i32 %kernel_sums_load_9, %maxes_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln211_1"/></StgValue>
</operation>

<operation id="1095" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln211_1 = select i1 %icmp_ln211_1, i32 %kernel_sums_load_9, i32 %maxes_load_3

]]></Node>
<StgValue><ssdm name="select_ln211_1"/></StgValue>
</operation>

<operation id="1096" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:9  store i32 %select_ln211_1, i32* %maxes_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="1097" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader6.1

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1098" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.1:0  %i12_0_1 = phi i3 [ %add_ln216_1, %39 ], [ 0, %.preheader.1.preheader ]

]]></Node>
<StgValue><ssdm name="i12_0_1"/></StgValue>
</operation>

<operation id="1099" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.1:1  %icmp_ln216_1 = icmp eq i3 %i12_0_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln216_1"/></StgValue>
</operation>

<operation id="1100" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.1:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1101" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.1:3  %add_ln216_1 = add i3 %i12_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln216_1"/></StgValue>
</operation>

<operation id="1102" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:4  br i1 %icmp_ln216_1, label %batch_height_end, label %38

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="1103" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %xor_ln218 = xor i3 %i12_0_1, -4

]]></Node>
<StgValue><ssdm name="xor_ln218"/></StgValue>
</operation>

<operation id="1104" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="3">
<![CDATA[
:2  %zext_ln218_1 = zext i3 %xor_ln218 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218_1"/></StgValue>
</operation>

<operation id="1105" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %maxes_addr_2 = getelementptr [8 x i32]* %maxes, i64 0, i64 %zext_ln218_1

]]></Node>
<StgValue><ssdm name="maxes_addr_2"/></StgValue>
</operation>

<operation id="1106" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="3">
<![CDATA[
:4  %maxes_load_1 = load i32* %maxes_addr_2, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_1"/></StgValue>
</operation>

<operation id="1107" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="2" op_0_bw="3">
<![CDATA[
:6  %trunc_ln182_4 = trunc i3 %i12_0_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln182_4"/></StgValue>
</operation>

<operation id="1108" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
batch_height_end:0  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1109" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16">
<![CDATA[
batch_height_end:1  %read_col_index_load_2 = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load_2"/></StgValue>
</operation>

<operation id="1110" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
batch_height_end:2  %add_ln224 = add i16 %read_col_index_load_2, 2

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="1111" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
batch_height_end:3  store i16 %add_ln224, i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1112" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
batch_height_end:4  %icmp_ln225 = icmp eq i16 %add_ln224, 513

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="1113" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
batch_height_end:5  br i1 %icmp_ln225, label %54, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1114" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln228 = xor i1 %read_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln228"/></StgValue>
</operation>

<operation id="1115" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216_1" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln228, i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1116" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="1117" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="3">
<![CDATA[
:4  %maxes_load_1 = load i32* %maxes_addr_2, align 4

]]></Node>
<StgValue><ssdm name="maxes_load_1"/></StgValue>
</operation>

<operation id="1118" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="32">
<![CDATA[
:5  %tmp_61 = trunc i32 %maxes_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1119" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %trunc_ln182_4, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln218"/></StgValue>
</operation>

<operation id="1120" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch30:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_1_2_V, i16 %tmp_61)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="1121" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="1122" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch29:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_1_1_V, i16 %tmp_61)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="1123" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="1124" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch28:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_1_0_V, i16 %tmp_61)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="1125" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="1126" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch31:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outputs_1_3_V, i16 %tmp_61)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="1127" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="1128" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1129" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 1, i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1130" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="1131" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:0  %add_ln231 = add i16 %compute_col_index_lo, 2

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="1132" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:1  store i16 %add_ln231, i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="1133" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2  %icmp_ln232 = icmp eq i16 %add_ln231, 512

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="1134" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %icmp_ln232, label %55, label %batch_width_end

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="1135" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln235 = xor i1 %compute_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln235"/></StgValue>
</operation>

<operation id="1136" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln235, i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1137" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 0, i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="1138" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %batch_width_end

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="1139" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
batch_width_end:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1140" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
batch_width_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
