// Seed: 2778943026
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    output tri1 id_8
    , id_10
);
  always assign id_1 = id_6;
  wire id_11;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wire id_3
);
  logic id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : 1  ||  -1  ||  -1] id_10;
  ;
endmodule
