<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>ofdm_receiver</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2</Best-caseLatency>
            <Average-caseLatency>4462</Average-caseLatency>
            <Worst-caseLatency>8921</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.620 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>89.210 us</Worst-caseRealTimeLatency>
            <Interval-min>3</Interval-min>
            <Interval-max>8922</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>101</BRAM_18K>
            <DSP>24</DSP>
            <FF>12371</FF>
            <LUT>13509</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>ofdm_receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>ofdm_receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>inptr_dout</name>
            <Object>inptr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inptr_empty_n</name>
            <Object>inptr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inptr_read</name>
            <Object>inptr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outptr_din</name>
            <Object>outptr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outptr_full_n</name>
            <Object>outptr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outptr_write</name>
            <Object>outptr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>ofdm_receiver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft_fu_119</InstName>
                    <ModuleName>fft</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>119</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fft_Pipeline_1_fu_226</InstName>
                            <ModuleName>fft_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>226</ID>
                            <BindInstances>empty_31_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_2_fu_236</InstName>
                            <ModuleName>fft_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>236</ID>
                            <BindInstances>empty_25_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Reverse_Operation_fu_246</InstName>
                            <ModuleName>fft_Pipeline_Reverse_Operation</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>246</ID>
                            <BindInstances>add_ln92_fu_280_p2 LUT_MAP_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_stage_first_fu_259</InstName>
                            <ModuleName>fft_stage_first</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>259</ID>
                            <BindInstances>sh_amt_fu_298_p2 sh_amt_1_fu_490_p2 sub_ln455_fu_986_p2 sh_amt_2_fu_350_p2 sh_amt_3_fu_563_p2 sub_ln455_1_fu_997_p2 sh_amt_4_fu_402_p2 sh_amt_5_fu_636_p2 sub_ln455_2_fu_1008_p2 sh_amt_6_fu_454_p2 sh_amt_7_fu_709_p2 sub_ln455_3_fu_1019_p2 ret_V_fu_1038_p2 ret_V_1_fu_1052_p2 ret_V_2_fu_1058_p2 ret_V_3_fu_1064_p2 add_ln119_fu_247_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_2_fu_270</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>270</ID>
                            <BindInstances>add_ln158_fu_319_p2 j_fu_367_p2 j_lower_fu_373_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_3_fu_285</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>285</ID>
                            <BindInstances>add_ln191_fu_325_p2 j_fu_377_p2 j_lower_fu_383_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_4_fu_300</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>300</ID>
                            <BindInstances>add_ln224_fu_321_p2 j_fu_373_p2 j_lower_fu_379_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_5_fu_315</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>315</ID>
                            <BindInstances>add_ln257_fu_325_p2 j_fu_377_p2 j_lower_fu_383_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_6_fu_330</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>330</ID>
                            <BindInstances>add_ln290_fu_352_p2 j_fu_404_p2 j_lower_fu_410_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_7_fu_346</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>346</ID>
                            <BindInstances>add_ln323_fu_352_p2 j_fu_404_p2 j_lower_fu_410_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_8_fu_362</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>362</ID>
                            <BindInstances>add_ln356_fu_352_p2 j_fu_404_p2 j_lower_fu_410_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_Stage_loop_9_fu_378</InstName>
                            <ModuleName>fft_Pipeline_Stage_loop_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>378</ID>
                            <BindInstances>add_ln389_fu_350_p2 j_fu_400_p2 j_lower_fu_406_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_last_stage_loop_fu_394</InstName>
                            <ModuleName>fft_Pipeline_last_stage_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>394</ID>
                            <BindInstances>add_ln426_fu_340_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_13_fu_410</InstName>
                            <ModuleName>fft_Pipeline_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>410</ID>
                            <BindInstances>empty_29_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_Pipeline_14_fu_418</InstName>
                            <ModuleName>fft_Pipeline_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>418</ID>
                            <BindInstances>empty_27_fu_91_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>in_R_U in_R_1_U in_I_U in_I_1_U Stage0_R_U Stage0_R_1_U Stage0_I_U Stage1_R_0_U Stage1_R_1_U Stage1_I_0_U Stage1_I_1_U Stage2_R_U Stage2_I_U Stage2_I_1_U Stage3_R_U Stage3_R_1_U Stage3_I_U Stage3_I_1_U Stage4_R_U Stage4_I_U Stage4_I_1_U Stage5_R_U Stage5_R_1_U Stage5_I_U Stage5_I_1_U Stage6_R_U Stage6_R_1_U Stage6_I_U Stage6_I_1_U Stage7_R_U Stage7_R_1_U Stage7_I_U Stage7_I_1_U Stage8_R_U Stage8_R_1_U Stage8_I_U Stage8_I_1_U Stage9_R_U Stage9_R_1_U Stage9_I_U Stage9_I_1_U buf_o_R_U buf_o_R_1_U buf_o_I_U buf_o_I_1_U W_real_U W_imag_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ofdm_receiver_Pipeline_VITIS_LOOP_9_1_fu_137</InstName>
                    <ModuleName>ofdm_receiver_Pipeline_VITIS_LOOP_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>137</ID>
                    <BindInstances>add_ln9_fu_139_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln20_fu_167_p2 dout_U xr_U xi_U xr_out_U xi_out_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_91_p2" SOURCE="" URAM="0" VARIABLE="empty_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_91_p2" SOURCE="" URAM="0" VARIABLE="empty_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Reverse_Operation</Name>
            <Loops>
                <Reverse_Operation/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Reverse_Operation>
                        <Name>Reverse_Operation</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>5.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Reverse_Operation>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>369</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>192</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Reverse_Operation" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_280_p2" SOURCE="fft.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="LUT_MAP_U" SOURCE="" URAM="0" VARIABLE="LUT_MAP"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_first</Name>
            <Loops>
                <First_stage_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524</Best-caseLatency>
                    <Average-caseLatency>524</Average-caseLatency>
                    <Worst-caseLatency>524</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <First_stage_loop>
                        <Name>First_stage_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>522</Latency>
                        <AbsoluteTimeLatency>5.220 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </First_stage_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>963</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1448</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_298_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:252" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_1_fu_490_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:273" URAM="0" VARIABLE="sh_amt_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln455_fu_986_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="sub_ln455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_2_fu_350_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:252" URAM="0" VARIABLE="sh_amt_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_3_fu_563_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:273" URAM="0" VARIABLE="sh_amt_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln455_1_fu_997_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="sub_ln455_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_4_fu_402_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:252" URAM="0" VARIABLE="sh_amt_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_5_fu_636_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:273" URAM="0" VARIABLE="sh_amt_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln455_2_fu_1008_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="sub_ln455_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_6_fu_454_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:252" URAM="0" VARIABLE="sh_amt_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_7_fu_709_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:273" URAM="0" VARIABLE="sh_amt_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln455_3_fu_1019_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="sub_ln455_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1038_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_1_fu_1052_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_1058_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_1064_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="First_stage_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_247_p2" SOURCE="fft.cpp:119" URAM="0" VARIABLE="add_ln119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_2</Name>
            <Loops>
                <Stage_loop_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_2>
                        <Name>Stage_loop_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1167</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>386</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_319_p2" SOURCE="fft.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_367_p2" SOURCE="fft.cpp:164" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_373_p2" SOURCE="fft.cpp:165" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_3</Name>
            <Loops>
                <Stage_loop_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_3>
                        <Name>Stage_loop_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>979</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_325_p2" SOURCE="fft.cpp:191" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_377_p2" SOURCE="fft.cpp:197" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_383_p2" SOURCE="fft.cpp:198" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_4</Name>
            <Loops>
                <Stage_loop_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_4>
                        <Name>Stage_loop_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1167</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>386</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_321_p2" SOURCE="fft.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_373_p2" SOURCE="fft.cpp:230" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_379_p2" SOURCE="fft.cpp:231" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_5</Name>
            <Loops>
                <Stage_loop_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_5>
                        <Name>Stage_loop_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>979</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_325_p2" SOURCE="fft.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_5" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_377_p2" SOURCE="fft.cpp:263" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_5" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_383_p2" SOURCE="fft.cpp:264" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_6</Name>
            <Loops>
                <Stage_loop_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_6>
                        <Name>Stage_loop_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>905</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>258</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_352_p2" SOURCE="fft.cpp:290" URAM="0" VARIABLE="add_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_6" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_404_p2" SOURCE="fft.cpp:296" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_6" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_410_p2" SOURCE="fft.cpp:297" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_7</Name>
            <Loops>
                <Stage_loop_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_7>
                        <Name>Stage_loop_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>905</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>258</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_352_p2" SOURCE="fft.cpp:323" URAM="0" VARIABLE="add_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_7" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_404_p2" SOURCE="fft.cpp:329" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_7" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_410_p2" SOURCE="fft.cpp:330" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_8</Name>
            <Loops>
                <Stage_loop_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_8>
                        <Name>Stage_loop_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>905</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>258</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_fu_352_p2" SOURCE="fft.cpp:356" URAM="0" VARIABLE="add_ln356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_8" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_404_p2" SOURCE="fft.cpp:362" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_8" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_410_p2" SOURCE="fft.cpp:363" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_Stage_loop_9</Name>
            <Loops>
                <Stage_loop_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>530</Best-caseLatency>
                    <Average-caseLatency>530</Average-caseLatency>
                    <Worst-caseLatency>530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Stage_loop_9>
                        <Name>Stage_loop_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>528</Latency>
                        <AbsoluteTimeLatency>5.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Stage_loop_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>905</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>258</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_fu_350_p2" SOURCE="fft.cpp:389" URAM="0" VARIABLE="add_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_9" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_400_p2" SOURCE="fft.cpp:395" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Stage_loop_9" OPTYPE="add" PRAGMA="" RTLNAME="j_lower_fu_406_p2" SOURCE="fft.cpp:396" URAM="0" VARIABLE="j_lower"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_last_stage_loop</Name>
            <Loops>
                <last_stage_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>529</Best-caseLatency>
                    <Average-caseLatency>529</Average-caseLatency>
                    <Worst-caseLatency>529</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>529</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <last_stage_loop>
                        <Name>last_stage_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>527</Latency>
                        <AbsoluteTimeLatency>5.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </last_stage_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>836</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_stage_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_340_p2" SOURCE="fft.cpp:426" URAM="0" VARIABLE="add_ln426"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_13</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_91_p2" SOURCE="" URAM="0" VARIABLE="empty_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_14</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_91_p2" SOURCE="" URAM="0" VARIABLE="empty_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7887</Best-caseLatency>
                    <Average-caseLatency>7887</Average-caseLatency>
                    <Worst-caseLatency>7887</Worst-caseLatency>
                    <Best-caseRealTimeLatency>78.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>78.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>78.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7887</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>91</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>32</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>12111</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>12987</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_R_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="in_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_R_1_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="in_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_I_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="in_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_I_1_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="in_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Stage0_R_U" SOURCE="fft.cpp:31" URAM="0" VARIABLE="Stage0_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Stage0_R_1_U" SOURCE="fft.cpp:31" URAM="0" VARIABLE="Stage0_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage0_I_U" SOURCE="fft.cpp:31" URAM="0" VARIABLE="Stage0_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage1_R_0_U" SOURCE="" URAM="0" VARIABLE="Stage1_R_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage1_R_1_U" SOURCE="" URAM="0" VARIABLE="Stage1_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage1_I_0_U" SOURCE="" URAM="0" VARIABLE="Stage1_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage1_I_1_U" SOURCE="" URAM="0" VARIABLE="Stage1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_R_U" SOURCE="fft.cpp:33" URAM="0" VARIABLE="Stage2_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_I_U" SOURCE="fft.cpp:33" URAM="0" VARIABLE="Stage2_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_I_1_U" SOURCE="fft.cpp:33" URAM="0" VARIABLE="Stage2_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage3_R_U" SOURCE="fft.cpp:34" URAM="0" VARIABLE="Stage3_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage3_R_1_U" SOURCE="fft.cpp:34" URAM="0" VARIABLE="Stage3_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage3_I_U" SOURCE="fft.cpp:34" URAM="0" VARIABLE="Stage3_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage3_I_1_U" SOURCE="fft.cpp:34" URAM="0" VARIABLE="Stage3_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage4_R_U" SOURCE="fft.cpp:35" URAM="0" VARIABLE="Stage4_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage4_I_U" SOURCE="fft.cpp:35" URAM="0" VARIABLE="Stage4_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage4_I_1_U" SOURCE="fft.cpp:35" URAM="0" VARIABLE="Stage4_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage5_R_U" SOURCE="fft.cpp:36" URAM="0" VARIABLE="Stage5_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage5_R_1_U" SOURCE="fft.cpp:36" URAM="0" VARIABLE="Stage5_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage5_I_U" SOURCE="fft.cpp:36" URAM="0" VARIABLE="Stage5_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage5_I_1_U" SOURCE="fft.cpp:36" URAM="0" VARIABLE="Stage5_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage6_R_U" SOURCE="fft.cpp:37" URAM="0" VARIABLE="Stage6_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage6_R_1_U" SOURCE="fft.cpp:37" URAM="0" VARIABLE="Stage6_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage6_I_U" SOURCE="fft.cpp:37" URAM="0" VARIABLE="Stage6_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage6_I_1_U" SOURCE="fft.cpp:37" URAM="0" VARIABLE="Stage6_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage7_R_U" SOURCE="fft.cpp:38" URAM="0" VARIABLE="Stage7_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage7_R_1_U" SOURCE="fft.cpp:38" URAM="0" VARIABLE="Stage7_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage7_I_U" SOURCE="fft.cpp:38" URAM="0" VARIABLE="Stage7_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage7_I_1_U" SOURCE="fft.cpp:38" URAM="0" VARIABLE="Stage7_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage8_R_U" SOURCE="fft.cpp:39" URAM="0" VARIABLE="Stage8_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage8_R_1_U" SOURCE="fft.cpp:39" URAM="0" VARIABLE="Stage8_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage8_I_U" SOURCE="fft.cpp:39" URAM="0" VARIABLE="Stage8_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage8_I_1_U" SOURCE="fft.cpp:39" URAM="0" VARIABLE="Stage8_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage9_R_U" SOURCE="fft.cpp:40" URAM="0" VARIABLE="Stage9_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage9_R_1_U" SOURCE="fft.cpp:40" URAM="0" VARIABLE="Stage9_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage9_I_U" SOURCE="fft.cpp:40" URAM="0" VARIABLE="Stage9_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage9_I_1_U" SOURCE="fft.cpp:40" URAM="0" VARIABLE="Stage9_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_o_R_U" SOURCE="fft.cpp:41" URAM="0" VARIABLE="buf_o_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_o_R_1_U" SOURCE="fft.cpp:41" URAM="0" VARIABLE="buf_o_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_o_I_U" SOURCE="fft.cpp:41" URAM="0" VARIABLE="buf_o_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_o_I_1_U" SOURCE="fft.cpp:41" URAM="0" VARIABLE="buf_o_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_real_U" SOURCE="" URAM="0" VARIABLE="W_real"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_imag_U" SOURCE="" URAM="0" VARIABLE="W_imag"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ofdm_receiver_Pipeline_VITIS_LOOP_9_1</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>10.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>203</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>242</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_139_p2" SOURCE="qpsk_decode.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ofdm_receiver</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>4462</Average-caseLatency>
                    <Worst-caseLatency>8921</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>89.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 8922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>101</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>36</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>12371</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>13509</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_167_p2" SOURCE="ofdm_recvr.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dout_U" SOURCE="" URAM="0" VARIABLE="dout"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xr_U" SOURCE="" URAM="0" VARIABLE="xr"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xi_U" SOURCE="" URAM="0" VARIABLE="xi"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xr_out_U" SOURCE="" URAM="0" VARIABLE="xr_out"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xi_out_U" SOURCE="" URAM="0" VARIABLE="xi_out"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inptr" index="0" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="inptr" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outptr" index="1" direction="out" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="outptr" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="inptr" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="32" portPrefix="inptr_">
            <portMaps>
                <portMap portMapName="inptr_dout">RD_DATA</portMap>
                <portMap portMapName="inptr_empty_n">EMPTY_N</portMap>
                <portMap portMapName="inptr_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>inptr_dout</port>
                <port>inptr_empty_n</port>
                <port>inptr_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="inptr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outptr" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="outptr_">
            <portMaps>
                <portMap portMapName="outptr_din">WR_DATA</portMap>
                <portMap portMapName="outptr_full_n">FULL_N</portMap>
                <portMap portMapName="outptr_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>outptr_din</port>
                <port>outptr_full_n</port>
                <port>outptr_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="outptr"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table isCollapsed="0">
                    <keys size="2">Interface, Data Width</keys>
                    <column name="inptr">32, </column>
                    <column name="outptr">32, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inptr">in, pointer</column>
                    <column name="outptr">out, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="inptr">inptr, interface, , </column>
                    <column name="outptr">outptr, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="fft.cpp:44" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = in_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:45" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = in_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:46" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage0_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:47" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage1_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:48" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage1_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:49" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage2_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:50" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage3_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:51" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage3_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:52" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage4_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:53" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage5_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:54" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage5_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:55" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage6_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:56" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage6_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:57" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage7_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:58" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage7_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:59" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage8_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:60" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage8_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:61" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage9_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:62" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = Stage9_I type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:63" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = buf_o_R type = cyclic factor = Factor"/>
        <Pragma type="array_partition" location="fft.cpp:64" status="valid" parentFunction="fft" variable="" isDirective="0" options="variable = buf_o_I type = cyclic factor = Factor"/>
        <Pragma type="pipeline" location="fft.cpp:94" status="valid" parentFunction="bit_reverse" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:121" status="valid" parentFunction="fft_stage_first" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="fft.cpp:147" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options="dependent = false type = inter variable = OUT_R"/>
        <Pragma type="dependence" location="fft.cpp:148" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options="dependent = false type = inter variable = OUT_I"/>
        <Pragma type="pipeline" location="fft.cpp:160" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:193" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:226" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:259" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:292" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:325" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:358" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:391" status="valid" parentFunction="fft_stages" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fft.cpp:428" status="valid" parentFunction="fft_stage_last" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="ofdm_recvr.cpp:12" status="valid" parentFunction="ofdm_receiver" variable="inptr" isDirective="0" options="ap_fifo port=inptr"/>
        <Pragma type="interface" location="ofdm_recvr.cpp:13" status="valid" parentFunction="ofdm_receiver" variable="outptr" isDirective="0" options="ap_fifo port=outptr"/>
        <Pragma type="interface" location="ofdm_recvr.cpp:14" status="valid" parentFunction="ofdm_receiver" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
    </PragmaReport>
</profile>

