// Seed: 3377095045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_2) $signed(20);
  ;
  logic id_11[-1 : (  -1  )] = id_10;
  id_12 :
  assert property (@(posedge 1) id_5)
  else $signed(19);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input logic [7:0] id_15;
  output wire id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_5,
      id_17,
      id_17,
      id_19,
      id_24,
      id_23,
      id_9
  );
  output wire id_1;
  assign id_13[-1] = id_11 !=? !id_15[1 : 1];
endmodule
