# pli_test
Test of VProc and mem_model PLI components in Aldec simulators

Requires [VProc](https://github.com/wyvernSemi/vproc/tree/AldecVerilog) and [mem_model](https://github.com/wyvernSemi/mem_model) components with VProc checked out to aldecVerilog branch. The general setup of the test environment is show below:

<img src="https://media.licdn.com/dms/image/C4E12AQEX2ZruD7xYiA/article-inline_image-shrink_1500_2232/0/1652104759110?e=1683763200&v=beta&t=oxdW9rkQW5hb8e8xo8fQK0xhwC_1hq3W6BbFouvlccI" width=800>
