/*
\section{K6}
*/
include(`cpus/i386base.m4')
include(`cpus/ifpu.m4')
include(`cpus/mmx.m4')
alias register ieee32 MM6F=MM6(0:31) assembles['MM6'];
alias register ieee32 MM5F=MM5(0:31) assembles['MM5'];
alias register ieee32 MM4F=MM4(0:31) assembles['MM4'];
alias register ieee32 MM7F=MM7(0:31) assembles['MM7'];
alias register ieee32 MM3F=MM3(0:31) assembles['MM3'];
alias register ieee32 vector (2) MM2R32=MM2(0:63) assembles['MM2'];
alias register ieee32 vector (2) MM3R32=MM3(0:63) assembles['MM3'];
alias register ieee32 vector (2) MM0R32=MM0(0:63) assembles['MM0'];
alias register ieee32 vector (2) MM1R32=MM1(0:63) assembles['MM1'];

pattern fmreg means[MM3F|MM5F|MM7F|MM6F|MM4F];
pattern fmaddrmode means[maddrmode|fmreg];
pattern basicsmmreg means[MM2R32|MM3R32|MM1R32|MM0R32];
pattern smmreg means[basicsmmreg|mreg];


/* 

K6 extensions to the MMX instructionset




define m4 macros to generate casts to the desired types */
define(singlepair, (ieee32 vector(2))$1)
define(refsinglepair,(ref ieee32 vector(2))$1)


operation sdiv means div assembles ['div'];
operation min means MIN assembles ['MIN'];
operation max means MAX assembles ['MAX'];
pattern soperator means[add|mul|sub|min|max];
instruction pattern MOVDLF(maddrmode rm, fmreg m)
	means[m := (ieee32)^(rm)]
	assembles['movd 'm ','rm];
instruction pattern MOVDSF(maddrmode rm, fmreg m)
	means[(ref word)rm:= ^(m)]
	assembles['movd 'rm ','m];

instruction pattern MMXRLOADLIT(lmreg r,float f)
	means[r:=const f]
	assembles['mmxrloadlit 'r','f];
instruction  pattern OPPS3DM(soperator op, maddrmode rm,smmreg r1)
        means[  refsinglepair( r1) :=op( singlepair( ^( r1)), singlepair(^(  rm)))]
    	assembles['PF'op '  '    r1 ',' rm];
instruction  pattern OPPS3D(soperator op, smmreg rm,smmreg r1)
        means[  refsinglepair( r1) :=op( singlepair( ^( r1)), singlepair(^(  rm)))]
    	assembles['PF'op '  '    r1 ',' rm];
instruction  pattern OPPS3DSCALAR(soperator op, fmaddrmode rm,lmreg r1)
        means[  (ref ieee32) r1 :=op( (ieee32) ^( r1),(ieee32) ^(  rm))]
    	assembles['PF'op '  '    r1 ',' rm];
instruction  pattern OPPS3DSCALARADD(  lmreg rm,lmreg r1)
        means[  (ref ieee32) r1 :=+( (ieee32) ^( r1),(ieee32) ^(  rm))]
    	assembles['PFADD' '  '    r1 ',' rm];
instruction  pattern OPPS3DDIV(  lmreg rm,lmreg r1,lmreg r2)
        means[  (ref ieee32) r1 :=div( (ieee32) ^( r2),(ieee32) ^(  rm))]
    	assembles['PFRCP ' '  '    r1 ',' rm
	'\n PFMUL 'r1','r2
	];

instruction  pattern PI2FD( mreg rm,smmreg r1)
        means[  refsinglepair( r1) :=FLOAT(  intpair(^(  rm)))]
    	assembles['PI2FD '    r1 ',' rm];
instruction pattern STORESINGLEPAIR(maddrmode rm, smmreg m)
	means[refsinglepair(rm):= ^(m)]
	assembles['movq 'rm ','m];
instruction pattern LOADSINGLEPAIR(addrmode rm, smmreg m)
	means[m := singlepair(^(rm))]
	assembles['movq ' m ',' rm];
instruction  pattern PF2ID( mreg rm,smmreg r1)
        means[  refintpair( r1) :=ROUND(  singlepair(^(  rm)))]
    	assembles['PF2ID  '    r1 ',' rm];
instruction pattern MOVQLP(addrform f, mreg m)
	means[m := (doubleword)^(mem(f))]
	assembles['prefetch ['f' +8] \n movq ' m ',[' f ']' ];
define(k6codes,OPPS3DM|OPPS3DSCALAR|OPPS3DSCALARADD|MOVQLP|PF2ID|PI2FD|MMXRLOADLIT|MOVDLF|MOVDSF|OPPS3DDIV|
		
   		OPPS3D|STORESINGLEPAIR|LOADSINGLEPAIR)



/*
Athlon extensions for the MMX

*/


/* \begin{verbatim}*/
instructionset [IA32codes|p6fpucodes|
fpucodes|fpupushes|k6codes|lastIA32codes|mmxcodes]
 
/*

\end{verbatim}
*/
