[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  27753       tick          5133          1216           309          5133 
      2  27753       tick            96             1             0            96 
      3  27753       tick           108             0             0           108 
      4  27753       tick            93             0             0            93 
      5  27753       tick           102             0             0           102 
      6  27753       tick            94             0             0            94 
      7  27753       tick           111             0             0           111 
      8  27753       tick           100             0             0           100 
      9  27753       tick           108             0             1           108 
     10  27753       tick            93             0             0            93 
     11  27753       tick            90             0             0            90 
     12  27753       tick            86             0             1            86 
     13  27753       tick           100             0             0           100 
     14  27753       tick            90             0             0            90 
     15  27753       tick           115             0             0           115 
     16  27753       tick           110             0             0           110 
     17  27753       tick           119             0             0           119 
     18  27753       tick            96             0             0            96 
     19  27753       tick           109             0             0           109 
     20  27753       tick           114             1             0           114 
     21  27753       tick            85             0             0            85 
     22  27753       tick           103             1             0           103 
     23  27753       tick            99             0             0            99 
     24  27753       tick           101             0             0           101 
     25  27753       tick            91             0             0            91 
     26  27753       tick           105             0             0           105 
     27  27753       tick           102             0             0           102 
     28  27753       tick            94             0             0            94 
     29  27753       tick           100             0             0           100 
     30  27753       tick           113             0             0           113 
     31  27753       tick            91             1             1            91 
     32  27753       tick           100             0             0           100 
     33  27753       exit           367           109             6           367 
