// Seed: 1418165247
module module_0;
  wire id_1;
  assign module_1.type_5 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    input  uwire id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    output logic id_7,
    output wor id_8,
    input tri1 id_9
);
  tri id_11 = 1;
  initial begin : LABEL_0
    id_7 <= 1 < 1;
    id_3 = 1'b0;
  end
  module_0 modCall_1 ();
endmodule
