{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538409538746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538409538753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 17:58:58 2018 " "Processing started: Mon Oct 01 17:58:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538409538753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409538753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR3 -c PR3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR3 -c PR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409538753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538409541070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538409541070 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"bit\";  expecting an identifier (\"bit\" is a reserved keyword ) fft_tb.sv(16) " "Verilog HDL syntax error at fft_tb.sv(16) near text: \"bit\";  expecting an identifier (\"bit\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fft_tb.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft_tb.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1538409562669 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "time_buffer_tb fft_tb.sv(3) " "Ignored design unit \"time_buffer_tb\" at fft_tb.sv(3) due to previous errors" {  } { { "fft_tb.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft_tb.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1538409562670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file fft_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409562672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_buffer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_buffer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_buffer_tb " "Found entity 1: time_buffer_tb" {  } { { "time_buffer_tb.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/time_buffer_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409562683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409562683 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_buffer.sv(28) " "Verilog HDL information at time_buffer.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "time_buffer.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/time_buffer.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538409562689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_buffer.sv(46) " "Verilog HDL information at time_buffer.sv(46): always construct contains both blocking and non-blocking assignments" {  } { { "time_buffer.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/time_buffer.sv" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538409562690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_buffer " "Found entity 1: time_buffer" {  } { { "time_buffer.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/time_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409562691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409562691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_buffer " "Found entity 1: freq_buffer" {  } { { "freq_buffer.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/freq_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409562696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409562696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr3.sv 1 1 " "Found 1 design units, including 1 entities, in source file pr3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PR3 " "Found entity 1: PR3" {  } { { "PR3.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409562702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409562702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_extract.sv 11 11 " "Found 11 design units, including 11 entities, in source file phase_extract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrev " "Found entity 1: bitrev" {  } { { "fft/bitrev.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/bitrev.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "2 cascade_0 " "Found entity 2: cascade_0" {  } { { "fft/cascade_0.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_0.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "3 round32 " "Found entity 3: round32" {  } { { "fft/round32.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/round32.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "4 W_int32 " "Found entity 4: W_int32" {  } { { "fft/W_int32.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "5 butterfly " "Found entity 5: butterfly" {  } { { "fft/butterfly.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "6 yx_addr " "Found entity 6: yx_addr" {  } { { "fft/yx_addr.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/yx_addr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "7 delay_lines_reg " "Found entity 7: delay_lines_reg" {  } { { "fft/delay_line.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/delay_line.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "8 delay_line_reg " "Found entity 8: delay_line_reg" {  } { { "fft/delay_line.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/delay_line.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "9 cascade_n " "Found entity 9: cascade_n" {  } { { "fft/cascade_n.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "10 fft_int " "Found entity 10: fft_int" {  } { { "fft/fft_int.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""} { "Info" "ISGN_ENTITY_NAME" "11 phase_extract " "Found entity 11: phase_extract" {  } { { "phase_extract.sv" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409563100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409563114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538409563129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409563129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/output_files/PR3.map.smsg " "Generated suppressed messages file C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/output_files/PR3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409563205 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538409563404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 01 17:59:23 2018 " "Processing ended: Mon Oct 01 17:59:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538409563404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538409563404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538409563404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538409563404 ""}
