| Wirelist created using version 5.4.
V 5.4
K 112664538900 opamp
DW opamp
Q Case
|Q Electrical:v_constant 1
AS Electrical:v_constant PINORDER=POS NEG
AS Electrical:v_constant SIMMODEL=VHDL
AS Electrical:v_constant VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_constant VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_constant VHDL_GENERIC_LEVEL=VOLTAGE
AS Electrical:v_constant VHDLFILE=V_CONSTANT.VHD
AS Electrical:v_constant VHDL=EDULIB.V_CONSTANT
AS Electrical:v_constant DESCRIPTION=CONSTANT VOLTAGE SOURCE
AS Electrical:v_constant REFDES=V?
AS Electrical:v_constant INOV_VER_REC=17:40_10-2-03
AP Electrical:v_constant 1 PINTYPE=TERMINAL
AP Electrical:v_constant 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_constant 2 PINTYPE=TERMINAL
AP Electrical:v_constant 2 VHDL_TYPE=ELECTRICAL
|Q Via_Models:via_res_2p 1
AS Via_Models:via_res_2p PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_res_2p VHDL_GENERIC_RESISTORTYPE=STRING:=RES6K5W2P6
AS Via_Models:via_res_2p VHDL_GENERIC_AREARESISTORTOTAL=REAL:=33.8
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(4.97E-15,4.05E-15,8.50E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICA=REAL_VECTOR:=(4.97E-15,4.05E-15,8.50E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(2.55E-15,2.37E-15,2.79E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICA2ABOVE=REAL_VECTOR:=(2.55E-15,2.37E-15,2.79E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(2.42E-15,1.68E-15,5.71E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICA2BELOW=REAL_VECTOR:=(2.42E-15,1.68E-15,5.71E-15)
AS Via_Models:via_res_2p MODEL
AS Via_Models:via_res_2p VHDL_GENERIC_QUADTEMPCO=REAL:=3.82
AS Via_Models:via_res_2p VHDL_GENERIC_LINTEMPCO=REAL:=-750.0
AS Via_Models:via_res_2p VHDL_GENERIC_NUMUNITRESISTORS=INTEGER:=1
AS Via_Models:via_res_2p VHDL_GENERIC_DESIREDRESISTANCE=REAL:=6500.0
AS Via_Models:via_res_2p PINORDER=A B
AS Via_Models:via_res_2p VHDL_GENERIC_MISMATCH=REAL:=6.5
AS Via_Models:via_res_2p VHDL_GENERIC_WIZARD=STRING:=RESISTOR
AS Via_Models:via_res_2p VHDL_GENERIC_SHIELD=SHIELD_CONN:=SUBSTRATE
AS Via_Models:via_res_2p VHDL_GENERIC_AREA=INTEGER:=49
AS Via_Models:via_res_2p SIMMODEL=VHDL
AS Via_Models:via_res_2p VHDL=WORK.VIA_RES_2P(LEVEL_2)
AS Via_Models:via_res_2p VHDLFILE=VIA_RES_2P.VHD
AS Via_Models:via_res_2p VHDL_GENERIC_ACTUALRESISTANCE=REAL_VECTOR:=(6500.0,5200.0,7913.0)
AS Via_Models:via_res_2p VHDL_GENERIC_NOMINALRESISTANCE=REAL:=6500.0
AS Via_Models:via_res_2p REFDES=R?
AS Via_Models:via_res_2p INOV_VER_REC=14:43_6-1-12
AP Via_Models:via_res_2p 1 PINTYPE=TERMINAL
AP Via_Models:via_res_2p 1 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_res_2p 2 PINTYPE=TERMINAL
AP Via_Models:via_res_2p 2 VHDL_TYPE=ELECTRICAL
|Q Via_Models:via_amp_oa 1
AS Via_Models:via_amp_oa PLOT_QUANTITIES=STRESS_RATIO_AVDD3
AS Via_Models:via_amp_oa PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_amp_oa VHDL_GENERIC_LOAD_MIN=INTEGER:=2
AS Via_Models:via_amp_oa VHDL_GENERIC_LOAD_MAX=INTEGER:=20
AS Via_Models:via_amp_oa VHDL_GENERIC_VOS_MISMATCH=REAL_VECTOR:=(0.0086,0.0086,0.0086)
AS Via_Models:via_amp_oa VHDL_GENERIC_SR_NOM=REAL:=22.5
AS Via_Models:via_amp_oa VHDL_GENERIC_AVOL_NOM=REAL:=105.0
AS Via_Models:via_amp_oa VHDL_GENERIC_UGB_NOM=REAL:=18.0
AS Via_Models:via_amp_oa VHDL_GENERIC_IDD_NOM=REAL:=800.0
AS Via_Models:via_amp_oa VHDL_GENERIC_VOS_MAX=REAL:=8.6
AS Via_Models:via_amp_oa VHDL_GENERIC_ISRATIO=REAL_VECTOR:=(80.0,80.0,80.0)
AS Via_Models:via_amp_oa VHDL_GENERIC_AREA=INTEGER:=7800
AS Via_Models:via_amp_oa VHDL_GENERIC_VDSATN=REAL_VECTOR:=(0.078,0.0624,0.0936)
AS Via_Models:via_amp_oa VHDL_GENERIC_VDSATP=REAL_VECTOR:=(0.114,0.0912,0.1368)
AS Via_Models:via_amp_oa VHDL_GENERIC_VCMP=REAL_VECTOR:=(0.385,0.3465,0.4235)
AS Via_Models:via_amp_oa VHDL_GENERIC_VCMN=REAL_VECTOR:=(0.445,0.4005,0.4895)
AS Via_Models:via_amp_oa VHDL_GENERIC_RIN=REAL_VECTOR:=(1.0,0.8,1.2)
AS Via_Models:via_amp_oa VHDL_GENERIC_CIN=REAL_VECTOR:=(0.36,0.288,0.432)
AS Via_Models:via_amp_oa VHDL_GENERIC_FZC=REAL_VECTOR:=(40.0,200.0,10.0)
AS Via_Models:via_amp_oa VHDL_GENERIC_FZP=REAL_VECTOR:=(0.1,2.0,0.02)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_FPARA=INTEGER_VECTOR:=(-2493,-2493,-2493)
AS Via_Models:via_amp_oa VHDL_GENERIC_FPARA=REAL_VECTOR:=(80.0,100.0,10.0)
AS Via_Models:via_amp_oa VHDL_GENERIC_ROUT=REAL_VECTOR:=(1.1,0.85,1.25)
AS Via_Models:via_amp_oa VHDL_GENERIC_PSRR=REAL_VECTOR:=(109.5,85.0,117.5)
AS Via_Models:via_amp_oa VHDL_GENERIC_SR=REAL_VECTOR:=(22.5,36.56,14.62)
AS Via_Models:via_amp_oa VHDL_GENERIC_CMRR=REAL_VECTOR:=(129.0,110.0,133.0)
AS Via_Models:via_amp_oa VHDL_GENERIC_UGB=REAL_VECTOR:=(18.0,32.0,12.0)
AS Via_Models:via_amp_oa VHDL_GENERIC_AVOL=REAL_VECTOR:=(105.0,82.5,112.5)
AS Via_Models:via_amp_oa VHDL_GENERIC_IBIAS=REAL_VECTOR:=(10.0,16.25,6.5)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_VOS=INTEGER_VECTOR:=(20,20,20)
AS Via_Models:via_amp_oa MODEL
AS Via_Models:via_amp_oa VHDL_GENERIC_WIZARD=STRING:=AMPLIFIER
AS Via_Models:via_amp_oa VHDL_GENERIC_AMPTYPE=STRING:=OPAMP
AS Via_Models:via_amp_oa PINORDER=INP INN EN AVDD AVSS VOUT
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_FZP=INTEGER_VECTOR:=(73171,73171,73171)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_SR=INTEGER_VECTOR:=(-1403,-1403,-1403)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_FZC=INTEGER_VECTOR:=(-2493,-2493,-2493)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_UGB=INTEGER_VECTOR:=(-2493,-2493,-2493)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_PSRR=INTEGER_VECTOR:=(-1304,-1304,-1304)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_CMRR=INTEGER_VECTOR:=(63,63,63)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_AVOL=INTEGER_VECTOR:=(-55,-55,-55)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_ROUT=INTEGER_VECTOR:=(1403,1403,1403)
AS Via_Models:via_amp_oa VHDL_GENERIC_TC_IBIAS=INTEGER_VECTOR:=(-1071,-1071,-1071)
AS Via_Models:via_amp_oa SIMMODEL=VHDL
AS Via_Models:via_amp_oa VHDL=WORK.VIA_AMP_OA(LEVEL_2)
AS Via_Models:via_amp_oa VHDLFILE=VIA_AMP_OA.VHD
AS Via_Models:via_amp_oa REFDES=AMP?
AS Via_Models:via_amp_oa VHDL_GENERIC_AMPSTYLE=STRING:=GENERAL PURPOSE
AS Via_Models:via_amp_oa INOV_VER_REC=18:51_11-20-12
AP Via_Models:via_amp_oa 1 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_amp_oa 1 PINTYPE=TERMINAL
AP Via_Models:via_amp_oa 2 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_amp_oa 2 PINTYPE=TERMINAL
AP Via_Models:via_amp_oa 3 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_amp_oa 3 PINTYPE=TERMINAL
AP Via_Models:via_amp_oa 4 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_amp_oa 4 PINTYPE=TERMINAL
AP Via_Models:via_amp_oa 5 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_amp_oa 5 PINTYPE=TERMINAL
AP Via_Models:via_amp_oa 6 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_amp_oa 6 PINTYPE=TERMINAL
|Q Electrical:v_sine 1
AS Electrical:v_sine PINORDER=POS NEG
AS Electrical:v_sine SIMMODEL=VHDL
AS Electrical:v_sine REFDES=V_SINE?
AS Electrical:v_sine VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_DF=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_OFFSET=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AMPLITUDE=VOLTAGE
AS Electrical:v_sine VHDL_GENERIC_FREQ=REAL
AS Electrical:v_sine VHDLFILE=V_SINE.VHD
AS Electrical:v_sine DESCRIPTION=SINE VOLTAGE SOURCE
AS Electrical:v_sine VHDL=EDULIB.V_SINE
AS Electrical:v_sine INOV_VER_REC=14:46_4-22-03
AP Electrical:v_sine 1 PINTYPE=TERMINAL
AP Electrical:v_sine 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_sine 2 PINTYPE=TERMINAL
AP Electrical:v_sine 2 VHDL_TYPE=ELECTRICAL
G ELECTRICAL_REF
M Electrical:v_constant $1I19
I $1I19 Electrical:v_constant AVDD VCM VHDL_GENERIC_LEVEL=VOLTAGE:=1.65`VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V3`REFDES=V?`
|R 17:40_10-2-03
M Via_Models:via_res_2p $1I3
I $1I3 Via_Models:via_res_2p $1N4 VOUT VHDL_GENERIC_NOMINALRESISTANCE=REAL:=13000`VHDL_GENERIC_DESIREDRESISTANCE=REAL:=13E3`VHDL_GENERIC_NUMUNITRESISTORS=INTEGER:=2`VHDL_GENERIC_AREARESISTORTOTAL=REAL:=67.6`HAS_WARNINGS=FALSE`VHDL_GENERIC_AREA=INTEGER:=97`VHDL_GENERIC_ACTUALRESISTANCE=REAL_VECTOR:=(13000.0,10400.0,15826.0869565)`VHDL_GENERIC_PARASITICA2BELOW=REAL_VECTOR:=(5.1E-15,4.74E-15,5.58E-15)`VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(5.1E-15,4.74E-15,5.58E-15)`VHDL_GENERIC_PARASITICA2ABOVE=REAL_VECTOR:=(4.84E-15,3.36E-15,1.142E-14)`VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(4.84E-15,3.36E-15,1.142E-14)`VHDL_GENERIC_PARASITICA=REAL_VECTOR:=(9.94E-15,8.1E-15,1.7E-14)`VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(9.94E-15,8.1E-15,1.7E-14)`REFDES=R4`LABEL=R4`
|R 14:43_6-1-12
M Via_Models:via_res_2p $1I2
I $1I2 Via_Models:via_res_2p VIN $1N4 HAS_WARNINGS=FALSE`VHDL_GENERIC_AREA=INTEGER:=48`VHDL_GENERIC_ACTUALRESISTANCE=REAL_VECTOR:=(6500.0,5200.0,7913.04347826)`VHDL_GENERIC_PARASITICA2BELOW=REAL_VECTOR:=(2.55E-15,2.37E-15,2.79E-15)`VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(2.55E-15,2.37E-15,2.79E-15)`VHDL_GENERIC_PARASITICA2ABOVE=REAL_VECTOR:=(2.42E-15,1.68E-15,5.71E-15)`VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(2.42E-15,1.68E-15,5.71E-15)`VHDL_GENERIC_PARASITICA=REAL_VECTOR:=(4.97E-15,4.05E-15,8.5E-15)`VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(4.97E-15,4.05E-15,8.5E-15)`REFDES=R3`LABEL=R3`
|R 14:43_6-1-12
M Via_Models:via_amp_oa $1I1
I $1I1 Via_Models:via_amp_oa VCM $1N4 AVDD AVDD AVSS VOUT HAS_WARNINGS=FALSE`VHDL_GENERIC_TC_ROUT=INTEGER_VECTOR:=(3047,3047,3047)`VHDL_GENERIC_TC_AVOL=INTEGER_VECTOR:=(-1273,-1273,-1273)`VHDL_GENERIC_TC_CMRR=INTEGER_VECTOR:=(-807,-807,-807)`VHDL_GENERIC_TC_PSRR=INTEGER_VECTOR:=(-1496,-1496,-1496)`VHDL_GENERIC_TC_UGB=INTEGER_VECTOR:=(-2982,-2982,-2982)`VHDL_GENERIC_TC_FZC=INTEGER_VECTOR:=(8042,8042,8042)`VHDL_GENERIC_TC_SR=INTEGER_VECTOR:=(-1084,-1084,-1084)`VHDL_GENERIC_TC_FZP=INTEGER_VECTOR:=(6286,6286,6286)`VHDL_GENERIC_VOS_MISMATCH=REAL_VECTOR:=(0.0133,0.0133,0.0133)`VHDL_GENERIC_IBIAS=REAL_VECTOR:=(10.0,18.45,6.1)`VHDL_GENERIC_AVOL=REAL_VECTOR:=(102.3,92.9,100.1)`VHDL_GENERIC_UGB=REAL_VECTOR:=(11.7,26.0,6.33)`VHDL_GENERIC_CMRR=REAL_VECTOR:=(104.8,96.0,104.3)`VHDL_GENERIC_SR=REAL_VECTOR:=(23.3,42.9,13.1)`VHDL_GENERIC_PSRR=REAL_VECTOR:=(98.0,87.5,94.0)`VHDL_GENERIC_ROUT=REAL_VECTOR:=(0.95,0.6,1.6)`VHDL_GENERIC_FPARA=REAL_VECTOR:=(59.0,225.0,5.5)`VHDL_GENERIC_TC_FPARA=INTEGER_VECTOR:=(-7954,-7954,-7954)`VHDL_GENERIC_FZP=REAL_VECTOR:=(0.096,0.595,0.0846)`VHDL_GENERIC_FZC=REAL_VECTOR:=(48.6,202.0,35.5)`VHDL_GENERIC_IDD_NOM=REAL:=737`VHDL_GENERIC_UGB_NOM=REAL:=12`VHDL_GENERIC_AVOL_NOM=REAL:=102`VHDL_GENERIC_SR_NOM=REAL:=23`VHDL_GENERIC_VOS_MAX=REAL:=0.013`VHDL_GENERIC_ISRATIO=REAL_VECTOR:=(73.7,73.7,73.7)`REFDES=AMP2`LABEL=AMP2`
|R 18:51_11-20-12
M Electrical:v_constant $1I13
I $1I13 Electrical:v_constant AVSS ELECTRICAL_REF VHDL_GENERIC_LEVEL=VOLTAGE:=0.0`VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V1`REFDES=V?`
|R 17:40_10-2-03
M Electrical:v_constant $1I17
I $1I17 Electrical:v_constant VCM AVSS VHDL_GENERIC_LEVEL=VOLTAGE:=1.65`VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V2`REFDES=V?`
|R 17:40_10-2-03
M Electrical:v_sine $1I14
I $1I14 Electrical:v_sine VIN VCM VHDL_GENERIC_AMPLITUDE=VOLTAGE:=0.5`VHDL_GENERIC_FREQ=REAL:=500.0`VHDL=EDULIB.V_SINE(IDEAL)`LABEL=V_SINE1`REFDES=V_SINE?`
|R 14:46_4-22-03
EW
