Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/s/Desktop/Watermarking/output_verification/watermark_display_isim_beh.exe" -prj "C:/Users/s/Desktop/Watermarking/output_verification/watermark_display_beh.prj" "work.watermark_display" 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/s/Desktop/Watermarking/output_verification/../test/total.vhd" into library work
Parsing VHDL file "C:/Users/s/Desktop/Watermarking/output_verification/../test/LFSR.vhd" into library work
Parsing VHDL file "C:/Users/s/Desktop/Watermarking/output_verification/../test/ipcore_dir/ipcore.vhd" into library work
Parsing VHDL file "C:/Users/s/Desktop/Watermarking/output_verification/../test/h_watermark.vhd" into library work
Parsing VHDL file "C:/Users/s/Desktop/Watermarking/output_verification/watermark_extraction.vhd" into library work
Parsing VHDL file "C:/Users/s/Desktop/Watermarking/output_verification/watermark_display.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity WGC [wgc_default]
Compiling architecture behavioral of entity LFSR [lfsr_default]
Compiling package std_logic_signed
Compiling package bip_utils_pkg_v2_0
Compiling package mult_gen_pkg_v11_2
Compiling architecture behavioral of entity mult_gen_v11_2 [\mult_gen_v11_2(0,0,"virtex6l",1...]
Compiling architecture ipcore_a of entity ipcore [ipcore_default]
Compiling architecture behavioral of entity IP_watermark [ip_watermark_default]
Compiling architecture behavioral of entity watermark_extraction [watermark_extraction_default]
Compiling architecture behavioral of entity watermark_display
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable C:/Users/s/Desktop/Watermarking/output_verification/watermark_display_isim_beh.exe
Fuse Memory Usage: 31168 KB
Fuse CPU Usage: 2012 ms
