File: neorv32_debug_dm.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_debug_dm.vhd

Entity: neorv32_debug_dm
Ports (8):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - dmi_req_i : PortDirection.IN dmi_req_t
  - dmi_rsp_o : PortDirection.OUT dmi_rsp_t
  - bus_req_i : PortDirection.IN bus_req_t
  - bus_rsp_o : PortDirection.OUT bus_rsp_t
  - ndmrstn_o : PortDirection.OUT std_ulogic
  - halt_req_o : PortDirection.OUT std_ulogic_vector(NUM_HARTS-1 downto 0)

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_debug_dm is
    generic (
        NUM_HARTS : natural range 1 to 4 := 1;
        AUTHENTICATOR : boolean := false
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        dmi_req_i : in dmi_req_t;
        dmi_rsp_o : out dmi_rsp_t;
        bus_req_i : in bus_req_t;
        bus_rsp_o : out bus_rsp_t;
        ndmrstn_o : out std_ulogic;
        halt_req_o : out std_ulogic_vector(NUM_HARTS-1 downto 0)
    );
end entity neorv32_debug_dm;
Validation: âœ… PASS
