#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bb6040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bb61d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ba62d0 .functor NOT 1, L_0x1c1e200, C4<0>, C4<0>, C4<0>;
L_0x1c1da70 .functor XOR 2, L_0x1c1df10, L_0x1c1dfb0, C4<00>, C4<00>;
L_0x1c1e0f0 .functor XOR 2, L_0x1c1da70, L_0x1c1e050, C4<00>, C4<00>;
v0x1c14190_0 .net *"_ivl_10", 1 0, L_0x1c1e050;  1 drivers
v0x1c14290_0 .net *"_ivl_12", 1 0, L_0x1c1e0f0;  1 drivers
v0x1c14370_0 .net *"_ivl_2", 1 0, L_0x1c1de70;  1 drivers
v0x1c14430_0 .net *"_ivl_4", 1 0, L_0x1c1df10;  1 drivers
v0x1c14510_0 .net *"_ivl_6", 1 0, L_0x1c1dfb0;  1 drivers
v0x1c14640_0 .net *"_ivl_8", 1 0, L_0x1c1da70;  1 drivers
v0x1c14720_0 .net "a", 0 0, v0x1c0d5d0_0;  1 drivers
v0x1c147c0_0 .net "b", 0 0, v0x1c0d670_0;  1 drivers
v0x1c14860_0 .net "c", 0 0, v0x1c0d710_0;  1 drivers
v0x1c14900_0 .var "clk", 0 0;
v0x1c149a0_0 .net "d", 0 0, v0x1c0d850_0;  1 drivers
v0x1c14a40_0 .net "out_pos_dut", 0 0, L_0x1c1dce0;  1 drivers
v0x1c14ae0_0 .net "out_pos_ref", 0 0, L_0x1c16010;  1 drivers
v0x1c14b80_0 .net "out_sop_dut", 0 0, L_0x1c18130;  1 drivers
v0x1c14c20_0 .net "out_sop_ref", 0 0, L_0x1be7d80;  1 drivers
v0x1c14cc0_0 .var/2u "stats1", 223 0;
v0x1c14d60_0 .var/2u "strobe", 0 0;
v0x1c14e00_0 .net "tb_match", 0 0, L_0x1c1e200;  1 drivers
v0x1c14ed0_0 .net "tb_mismatch", 0 0, L_0x1ba62d0;  1 drivers
v0x1c14f70_0 .net "wavedrom_enable", 0 0, v0x1c0db20_0;  1 drivers
v0x1c15040_0 .net "wavedrom_title", 511 0, v0x1c0dbc0_0;  1 drivers
L_0x1c1de70 .concat [ 1 1 0 0], L_0x1c16010, L_0x1be7d80;
L_0x1c1df10 .concat [ 1 1 0 0], L_0x1c16010, L_0x1be7d80;
L_0x1c1dfb0 .concat [ 1 1 0 0], L_0x1c1dce0, L_0x1c18130;
L_0x1c1e050 .concat [ 1 1 0 0], L_0x1c16010, L_0x1be7d80;
L_0x1c1e200 .cmp/eeq 2, L_0x1c1de70, L_0x1c1e0f0;
S_0x1bb6360 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bb61d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ba66b0 .functor AND 1, v0x1c0d710_0, v0x1c0d850_0, C4<1>, C4<1>;
L_0x1ba6a90 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba6e70 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1ba70f0 .functor AND 1, L_0x1ba6a90, L_0x1ba6e70, C4<1>, C4<1>;
L_0x1bc0ce0 .functor AND 1, L_0x1ba70f0, v0x1c0d710_0, C4<1>, C4<1>;
L_0x1be7d80 .functor OR 1, L_0x1ba66b0, L_0x1bc0ce0, C4<0>, C4<0>;
L_0x1c15490 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c15500 .functor OR 1, L_0x1c15490, v0x1c0d850_0, C4<0>, C4<0>;
L_0x1c15610 .functor AND 1, v0x1c0d710_0, L_0x1c15500, C4<1>, C4<1>;
L_0x1c156d0 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c157a0 .functor OR 1, L_0x1c156d0, v0x1c0d670_0, C4<0>, C4<0>;
L_0x1c15810 .functor AND 1, L_0x1c15610, L_0x1c157a0, C4<1>, C4<1>;
L_0x1c15990 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c15a00 .functor OR 1, L_0x1c15990, v0x1c0d850_0, C4<0>, C4<0>;
L_0x1c15920 .functor AND 1, v0x1c0d710_0, L_0x1c15a00, C4<1>, C4<1>;
L_0x1c15b90 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c15c90 .functor OR 1, L_0x1c15b90, v0x1c0d850_0, C4<0>, C4<0>;
L_0x1c15d50 .functor AND 1, L_0x1c15920, L_0x1c15c90, C4<1>, C4<1>;
L_0x1c15f00 .functor XNOR 1, L_0x1c15810, L_0x1c15d50, C4<0>, C4<0>;
v0x1ba5c00_0 .net *"_ivl_0", 0 0, L_0x1ba66b0;  1 drivers
v0x1ba6000_0 .net *"_ivl_12", 0 0, L_0x1c15490;  1 drivers
v0x1ba63e0_0 .net *"_ivl_14", 0 0, L_0x1c15500;  1 drivers
v0x1ba67c0_0 .net *"_ivl_16", 0 0, L_0x1c15610;  1 drivers
v0x1ba6ba0_0 .net *"_ivl_18", 0 0, L_0x1c156d0;  1 drivers
v0x1ba6f80_0 .net *"_ivl_2", 0 0, L_0x1ba6a90;  1 drivers
v0x1ba7200_0 .net *"_ivl_20", 0 0, L_0x1c157a0;  1 drivers
v0x1c0bb40_0 .net *"_ivl_24", 0 0, L_0x1c15990;  1 drivers
v0x1c0bc20_0 .net *"_ivl_26", 0 0, L_0x1c15a00;  1 drivers
v0x1c0bd00_0 .net *"_ivl_28", 0 0, L_0x1c15920;  1 drivers
v0x1c0bde0_0 .net *"_ivl_30", 0 0, L_0x1c15b90;  1 drivers
v0x1c0bec0_0 .net *"_ivl_32", 0 0, L_0x1c15c90;  1 drivers
v0x1c0bfa0_0 .net *"_ivl_36", 0 0, L_0x1c15f00;  1 drivers
L_0x7f677abdc018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c0c060_0 .net *"_ivl_38", 0 0, L_0x7f677abdc018;  1 drivers
v0x1c0c140_0 .net *"_ivl_4", 0 0, L_0x1ba6e70;  1 drivers
v0x1c0c220_0 .net *"_ivl_6", 0 0, L_0x1ba70f0;  1 drivers
v0x1c0c300_0 .net *"_ivl_8", 0 0, L_0x1bc0ce0;  1 drivers
v0x1c0c3e0_0 .net "a", 0 0, v0x1c0d5d0_0;  alias, 1 drivers
v0x1c0c4a0_0 .net "b", 0 0, v0x1c0d670_0;  alias, 1 drivers
v0x1c0c560_0 .net "c", 0 0, v0x1c0d710_0;  alias, 1 drivers
v0x1c0c620_0 .net "d", 0 0, v0x1c0d850_0;  alias, 1 drivers
v0x1c0c6e0_0 .net "out_pos", 0 0, L_0x1c16010;  alias, 1 drivers
v0x1c0c7a0_0 .net "out_sop", 0 0, L_0x1be7d80;  alias, 1 drivers
v0x1c0c860_0 .net "pos0", 0 0, L_0x1c15810;  1 drivers
v0x1c0c920_0 .net "pos1", 0 0, L_0x1c15d50;  1 drivers
L_0x1c16010 .functor MUXZ 1, L_0x7f677abdc018, L_0x1c15810, L_0x1c15f00, C4<>;
S_0x1c0caa0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bb61d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c0d5d0_0 .var "a", 0 0;
v0x1c0d670_0 .var "b", 0 0;
v0x1c0d710_0 .var "c", 0 0;
v0x1c0d7b0_0 .net "clk", 0 0, v0x1c14900_0;  1 drivers
v0x1c0d850_0 .var "d", 0 0;
v0x1c0d940_0 .var/2u "fail", 0 0;
v0x1c0d9e0_0 .var/2u "fail1", 0 0;
v0x1c0da80_0 .net "tb_match", 0 0, L_0x1c1e200;  alias, 1 drivers
v0x1c0db20_0 .var "wavedrom_enable", 0 0;
v0x1c0dbc0_0 .var "wavedrom_title", 511 0;
E_0x1bb49b0/0 .event negedge, v0x1c0d7b0_0;
E_0x1bb49b0/1 .event posedge, v0x1c0d7b0_0;
E_0x1bb49b0 .event/or E_0x1bb49b0/0, E_0x1bb49b0/1;
S_0x1c0cdd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c0caa0;
 .timescale -12 -12;
v0x1c0d010_0 .var/2s "i", 31 0;
E_0x1bb4850 .event posedge, v0x1c0d7b0_0;
S_0x1c0d110 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c0caa0;
 .timescale -12 -12;
v0x1c0d310_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c0d3f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c0caa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c0dda0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bb61d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c161c0 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c16360 .functor AND 1, v0x1c0d5d0_0, L_0x1c161c0, C4<1>, C4<1>;
L_0x1c16440 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c165c0 .functor AND 1, L_0x1c16360, L_0x1c16440, C4<1>, C4<1>;
L_0x1c16700 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c16880 .functor AND 1, L_0x1c165c0, L_0x1c16700, C4<1>, C4<1>;
L_0x1c169d0 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c16a40 .functor AND 1, v0x1c0d5d0_0, L_0x1c169d0, C4<1>, C4<1>;
L_0x1c16c60 .functor AND 1, L_0x1c16a40, v0x1c0d710_0, C4<1>, C4<1>;
L_0x1c16d20 .functor AND 1, L_0x1c16c60, v0x1c0d850_0, C4<1>, C4<1>;
L_0x1c16e40 .functor OR 1, L_0x1c16880, L_0x1c16d20, C4<0>, C4<0>;
L_0x1c16f00 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c16fe0 .functor AND 1, L_0x1c16f00, v0x1c0d670_0, C4<1>, C4<1>;
L_0x1c170a0 .functor AND 1, L_0x1c16fe0, v0x1c0d710_0, C4<1>, C4<1>;
L_0x1c16f70 .functor AND 1, L_0x1c170a0, v0x1c0d850_0, C4<1>, C4<1>;
L_0x1c17230 .functor OR 1, L_0x1c16e40, L_0x1c16f70, C4<0>, C4<0>;
L_0x1c173d0 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c17440 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c17550 .functor AND 1, L_0x1c173d0, L_0x1c17440, C4<1>, C4<1>;
L_0x1c17660 .functor AND 1, L_0x1c17550, v0x1c0d710_0, C4<1>, C4<1>;
L_0x1c177d0 .functor AND 1, L_0x1c17660, v0x1c0d850_0, C4<1>, C4<1>;
L_0x1c17890 .functor OR 1, L_0x1c17230, L_0x1c177d0, C4<0>, C4<0>;
L_0x1c17a60 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c17ad0 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c17c10 .functor AND 1, L_0x1c17a60, L_0x1c17ad0, C4<1>, C4<1>;
L_0x1c17d20 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c17e70 .functor AND 1, L_0x1c17c10, L_0x1c17d20, C4<1>, C4<1>;
L_0x1c17f80 .functor AND 1, L_0x1c17e70, v0x1c0d850_0, C4<1>, C4<1>;
L_0x1c18130 .functor OR 1, L_0x1c17890, L_0x1c17f80, C4<0>, C4<0>;
L_0x1c18290 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c18400 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c18470 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c18730 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c188e0 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c18b10 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c18c20 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c18ff0 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c19280 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c18ec0 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c198f0 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c19e20 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c199b0 .functor NOT 1, v0x1c0d5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1a1e0 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c1aa40 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b030 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b1a0 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b4d0 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b880 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c1bd30 .functor NOT 1, v0x1c0d670_0, C4<0>, C4<0>, C4<0>;
L_0x1c1c060 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c1ca20 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c1cbd0 .functor NOT 1, v0x1c0d710_0, C4<0>, C4<0>, C4<0>;
L_0x1c1d360 .functor NOT 1, v0x1c0d850_0, C4<0>, C4<0>, C4<0>;
v0x1c0df60_0 .net *"_ivl_0", 0 0, L_0x1c161c0;  1 drivers
v0x1c0e040_0 .net *"_ivl_10", 0 0, L_0x1c16880;  1 drivers
v0x1c0e120_0 .net *"_ivl_100", 0 0, L_0x1c19850;  1 drivers
v0x1c0e210_0 .net *"_ivl_102", 0 0, L_0x1c198f0;  1 drivers
v0x1c0e2f0_0 .net *"_ivl_104", 0 0, L_0x1c19d80;  1 drivers
v0x1c0e420_0 .net *"_ivl_106", 0 0, L_0x1c19e20;  1 drivers
v0x1c0e500_0 .net *"_ivl_108", 0 0, L_0x1c1a140;  1 drivers
v0x1c0e5e0_0 .net *"_ivl_111", 0 0, L_0x1c1a370;  1 drivers
v0x1c0e6c0_0 .net *"_ivl_112", 0 0, L_0x1c199b0;  1 drivers
v0x1c0e830_0 .net *"_ivl_114", 0 0, L_0x1c1a820;  1 drivers
v0x1c0e910_0 .net *"_ivl_116", 0 0, L_0x1c1a1e0;  1 drivers
v0x1c0e9f0_0 .net *"_ivl_118", 0 0, L_0x1c1a9a0;  1 drivers
v0x1c0ead0_0 .net *"_ivl_12", 0 0, L_0x1c169d0;  1 drivers
v0x1c0ebb0_0 .net *"_ivl_120", 0 0, L_0x1c1ab50;  1 drivers
v0x1c0ec90_0 .net *"_ivl_123", 0 0, L_0x1c1ace0;  1 drivers
v0x1c0ed70_0 .net *"_ivl_124", 0 0, L_0x1c1aa40;  1 drivers
v0x1c0ee50_0 .net *"_ivl_126", 0 0, L_0x1c1af90;  1 drivers
v0x1c0f040_0 .net *"_ivl_128", 0 0, L_0x1c1b030;  1 drivers
v0x1c0f120_0 .net *"_ivl_130", 0 0, L_0x1c1ac40;  1 drivers
v0x1c0f200_0 .net *"_ivl_132", 0 0, L_0x1c1b1a0;  1 drivers
v0x1c0f2e0_0 .net *"_ivl_134", 0 0, L_0x1c1b430;  1 drivers
v0x1c0f3c0_0 .net *"_ivl_137", 0 0, L_0x1c1b6a0;  1 drivers
v0x1c0f4a0_0 .net *"_ivl_138", 0 0, L_0x1c1b4d0;  1 drivers
v0x1c0f580_0 .net *"_ivl_14", 0 0, L_0x1c16a40;  1 drivers
v0x1c0f660_0 .net *"_ivl_140", 0 0, L_0x1c1b7e0;  1 drivers
v0x1c0f740_0 .net *"_ivl_142", 0 0, L_0x1c1ba10;  1 drivers
v0x1c0f820_0 .net *"_ivl_144", 0 0, L_0x1c1b880;  1 drivers
v0x1c0f900_0 .net *"_ivl_146", 0 0, L_0x1c1bc90;  1 drivers
v0x1c0f9e0_0 .net *"_ivl_149", 0 0, L_0x1c1b940;  1 drivers
v0x1c0fac0_0 .net *"_ivl_150", 0 0, L_0x1c1bd30;  1 drivers
v0x1c0fba0_0 .net *"_ivl_152", 0 0, L_0x1c1bfc0;  1 drivers
v0x1c0fc80_0 .net *"_ivl_154", 0 0, L_0x1c1c210;  1 drivers
v0x1c0fd60_0 .net *"_ivl_156", 0 0, L_0x1c1c300;  1 drivers
v0x1c10050_0 .net *"_ivl_159", 0 0, L_0x1c1c4f0;  1 drivers
v0x1c10130_0 .net *"_ivl_16", 0 0, L_0x1c16c60;  1 drivers
v0x1c10210_0 .net *"_ivl_160", 0 0, L_0x1c1c630;  1 drivers
v0x1c102f0_0 .net *"_ivl_162", 0 0, L_0x1c1c060;  1 drivers
v0x1c103d0_0 .net *"_ivl_164", 0 0, L_0x1c1c980;  1 drivers
v0x1c104b0_0 .net *"_ivl_166", 0 0, L_0x1c1ca20;  1 drivers
v0x1c10590_0 .net *"_ivl_168", 0 0, L_0x1c1cb30;  1 drivers
v0x1c10670_0 .net *"_ivl_171", 0 0, L_0x1c1ce00;  1 drivers
v0x1c10750_0 .net *"_ivl_172", 0 0, L_0x1c1cf40;  1 drivers
v0x1c10830_0 .net *"_ivl_174", 0 0, L_0x1c1cbd0;  1 drivers
v0x1c10910_0 .net *"_ivl_176", 0 0, L_0x1c1d2c0;  1 drivers
v0x1c109f0_0 .net *"_ivl_178", 0 0, L_0x1c1d470;  1 drivers
v0x1c10ad0_0 .net *"_ivl_18", 0 0, L_0x1c16d20;  1 drivers
v0x1c10bb0_0 .net *"_ivl_181", 0 0, L_0x1c1cfe0;  1 drivers
v0x1c10c90_0 .net *"_ivl_182", 0 0, L_0x1c1d6f0;  1 drivers
v0x1c10d70_0 .net *"_ivl_184", 0 0, L_0x1c1d8e0;  1 drivers
v0x1c10e50_0 .net *"_ivl_186", 0 0, L_0x1c1d360;  1 drivers
v0x1c10f30_0 .net *"_ivl_188", 0 0, L_0x1c1d9d0;  1 drivers
v0x1c11010_0 .net *"_ivl_2", 0 0, L_0x1c16360;  1 drivers
v0x1c110f0_0 .net *"_ivl_20", 0 0, L_0x1c16e40;  1 drivers
v0x1c111d0_0 .net *"_ivl_22", 0 0, L_0x1c16f00;  1 drivers
v0x1c112b0_0 .net *"_ivl_24", 0 0, L_0x1c16fe0;  1 drivers
v0x1c11390_0 .net *"_ivl_26", 0 0, L_0x1c170a0;  1 drivers
v0x1c11470_0 .net *"_ivl_28", 0 0, L_0x1c16f70;  1 drivers
v0x1c11550_0 .net *"_ivl_30", 0 0, L_0x1c17230;  1 drivers
v0x1c11630_0 .net *"_ivl_32", 0 0, L_0x1c173d0;  1 drivers
v0x1c11710_0 .net *"_ivl_34", 0 0, L_0x1c17440;  1 drivers
v0x1c117f0_0 .net *"_ivl_36", 0 0, L_0x1c17550;  1 drivers
v0x1c118d0_0 .net *"_ivl_38", 0 0, L_0x1c17660;  1 drivers
v0x1c119b0_0 .net *"_ivl_4", 0 0, L_0x1c16440;  1 drivers
v0x1c11a90_0 .net *"_ivl_40", 0 0, L_0x1c177d0;  1 drivers
v0x1c11b70_0 .net *"_ivl_42", 0 0, L_0x1c17890;  1 drivers
v0x1c12060_0 .net *"_ivl_44", 0 0, L_0x1c17a60;  1 drivers
v0x1c12140_0 .net *"_ivl_46", 0 0, L_0x1c17ad0;  1 drivers
v0x1c12220_0 .net *"_ivl_48", 0 0, L_0x1c17c10;  1 drivers
v0x1c12300_0 .net *"_ivl_50", 0 0, L_0x1c17d20;  1 drivers
v0x1c123e0_0 .net *"_ivl_52", 0 0, L_0x1c17e70;  1 drivers
v0x1c124c0_0 .net *"_ivl_54", 0 0, L_0x1c17f80;  1 drivers
v0x1c125a0_0 .net *"_ivl_58", 0 0, L_0x1c18290;  1 drivers
v0x1c12680_0 .net *"_ivl_6", 0 0, L_0x1c165c0;  1 drivers
v0x1c12760_0 .net *"_ivl_60", 0 0, L_0x1c18400;  1 drivers
v0x1c12840_0 .net *"_ivl_62", 0 0, L_0x1c174b0;  1 drivers
v0x1c12920_0 .net *"_ivl_64", 0 0, L_0x1c18470;  1 drivers
v0x1c12a00_0 .net *"_ivl_66", 0 0, L_0x1c18690;  1 drivers
v0x1c12ae0_0 .net *"_ivl_68", 0 0, L_0x1c18730;  1 drivers
v0x1c12bc0_0 .net *"_ivl_70", 0 0, L_0x1c18840;  1 drivers
v0x1c12ca0_0 .net *"_ivl_72", 0 0, L_0x1c188e0;  1 drivers
v0x1c12d80_0 .net *"_ivl_74", 0 0, L_0x1c18b10;  1 drivers
v0x1c12e60_0 .net *"_ivl_76", 0 0, L_0x1c18b80;  1 drivers
v0x1c12f40_0 .net *"_ivl_78", 0 0, L_0x1c18d30;  1 drivers
v0x1c13020_0 .net *"_ivl_8", 0 0, L_0x1c16700;  1 drivers
v0x1c13100_0 .net *"_ivl_80", 0 0, L_0x1c18c20;  1 drivers
v0x1c131e0_0 .net *"_ivl_82", 0 0, L_0x1c18f50;  1 drivers
v0x1c132c0_0 .net *"_ivl_85", 0 0, L_0x1c19140;  1 drivers
v0x1c133a0_0 .net *"_ivl_86", 0 0, L_0x1c18ff0;  1 drivers
v0x1c13480_0 .net *"_ivl_88", 0 0, L_0x1c19280;  1 drivers
v0x1c13560_0 .net *"_ivl_90", 0 0, L_0x1c18e20;  1 drivers
v0x1c13640_0 .net *"_ivl_92", 0 0, L_0x1c19520;  1 drivers
v0x1c13720_0 .net *"_ivl_94", 0 0, L_0x1c19610;  1 drivers
v0x1c13800_0 .net *"_ivl_97", 0 0, L_0x1c19760;  1 drivers
v0x1c138e0_0 .net *"_ivl_98", 0 0, L_0x1c18ec0;  1 drivers
v0x1c139c0_0 .net "a", 0 0, v0x1c0d5d0_0;  alias, 1 drivers
v0x1c13a60_0 .net "b", 0 0, v0x1c0d670_0;  alias, 1 drivers
v0x1c13b50_0 .net "c", 0 0, v0x1c0d710_0;  alias, 1 drivers
v0x1c13c40_0 .net "d", 0 0, v0x1c0d850_0;  alias, 1 drivers
v0x1c13d30_0 .net "out_pos", 0 0, L_0x1c1dce0;  alias, 1 drivers
v0x1c13df0_0 .net "out_sop", 0 0, L_0x1c18130;  alias, 1 drivers
L_0x1c174b0 .arith/sum 1, L_0x1c18290, L_0x1c18400;
L_0x1c18690 .arith/sum 1, L_0x1c174b0, L_0x1c18470;
L_0x1c18840 .arith/sum 1, L_0x1c18690, L_0x1c18730;
L_0x1c18b80 .arith/sum 1, L_0x1c188e0, L_0x1c18b10;
L_0x1c18d30 .arith/sum 1, L_0x1c18b80, v0x1c0d710_0;
L_0x1c18f50 .arith/sum 1, L_0x1c18d30, L_0x1c18c20;
L_0x1c19140 .arith/mult 1, L_0x1c18840, L_0x1c18f50;
L_0x1c18e20 .arith/sum 1, L_0x1c18ff0, L_0x1c19280;
L_0x1c19520 .arith/sum 1, L_0x1c18e20, v0x1c0d710_0;
L_0x1c19610 .arith/sum 1, L_0x1c19520, v0x1c0d850_0;
L_0x1c19760 .arith/mult 1, L_0x1c19140, L_0x1c19610;
L_0x1c19850 .arith/sum 1, L_0x1c18ec0, v0x1c0d670_0;
L_0x1c19d80 .arith/sum 1, L_0x1c19850, L_0x1c198f0;
L_0x1c1a140 .arith/sum 1, L_0x1c19d80, L_0x1c19e20;
L_0x1c1a370 .arith/mult 1, L_0x1c19760, L_0x1c1a140;
L_0x1c1a820 .arith/sum 1, L_0x1c199b0, v0x1c0d670_0;
L_0x1c1a9a0 .arith/sum 1, L_0x1c1a820, L_0x1c1a1e0;
L_0x1c1ab50 .arith/sum 1, L_0x1c1a9a0, v0x1c0d850_0;
L_0x1c1ace0 .arith/mult 1, L_0x1c1a370, L_0x1c1ab50;
L_0x1c1af90 .arith/sum 1, v0x1c0d5d0_0, L_0x1c1aa40;
L_0x1c1ac40 .arith/sum 1, L_0x1c1af90, L_0x1c1b030;
L_0x1c1b430 .arith/sum 1, L_0x1c1ac40, L_0x1c1b1a0;
L_0x1c1b6a0 .arith/mult 1, L_0x1c1ace0, L_0x1c1b430;
L_0x1c1b7e0 .arith/sum 1, v0x1c0d5d0_0, L_0x1c1b4d0;
L_0x1c1ba10 .arith/sum 1, L_0x1c1b7e0, v0x1c0d710_0;
L_0x1c1bc90 .arith/sum 1, L_0x1c1ba10, L_0x1c1b880;
L_0x1c1b940 .arith/mult 1, L_0x1c1b6a0, L_0x1c1bc90;
L_0x1c1bfc0 .arith/sum 1, v0x1c0d5d0_0, L_0x1c1bd30;
L_0x1c1c210 .arith/sum 1, L_0x1c1bfc0, v0x1c0d710_0;
L_0x1c1c300 .arith/sum 1, L_0x1c1c210, v0x1c0d850_0;
L_0x1c1c4f0 .arith/mult 1, L_0x1c1b940, L_0x1c1c300;
L_0x1c1c630 .arith/sum 1, v0x1c0d5d0_0, v0x1c0d670_0;
L_0x1c1c980 .arith/sum 1, L_0x1c1c630, L_0x1c1c060;
L_0x1c1cb30 .arith/sum 1, L_0x1c1c980, L_0x1c1ca20;
L_0x1c1ce00 .arith/mult 1, L_0x1c1c4f0, L_0x1c1cb30;
L_0x1c1cf40 .arith/sum 1, v0x1c0d5d0_0, v0x1c0d670_0;
L_0x1c1d2c0 .arith/sum 1, L_0x1c1cf40, L_0x1c1cbd0;
L_0x1c1d470 .arith/sum 1, L_0x1c1d2c0, v0x1c0d850_0;
L_0x1c1cfe0 .arith/mult 1, L_0x1c1ce00, L_0x1c1d470;
L_0x1c1d6f0 .arith/sum 1, v0x1c0d5d0_0, v0x1c0d670_0;
L_0x1c1d8e0 .arith/sum 1, L_0x1c1d6f0, v0x1c0d710_0;
L_0x1c1d9d0 .arith/sum 1, L_0x1c1d8e0, L_0x1c1d360;
L_0x1c1dce0 .arith/mult 1, L_0x1c1cfe0, L_0x1c1d9d0;
S_0x1c13f70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bb61d0;
 .timescale -12 -12;
E_0x1b9b9f0 .event anyedge, v0x1c14d60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c14d60_0;
    %nor/r;
    %assign/vec4 v0x1c14d60_0, 0;
    %wait E_0x1b9b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c0caa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c0d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c0d9e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c0caa0;
T_4 ;
    %wait E_0x1bb49b0;
    %load/vec4 v0x1c0da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c0d940_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c0caa0;
T_5 ;
    %wait E_0x1bb4850;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %wait E_0x1bb4850;
    %load/vec4 v0x1c0d940_0;
    %store/vec4 v0x1c0d9e0_0, 0, 1;
    %fork t_1, S_0x1c0cdd0;
    %jmp t_0;
    .scope S_0x1c0cdd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c0d010_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c0d010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bb4850;
    %load/vec4 v0x1c0d010_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c0d010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c0d010_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c0caa0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bb49b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c0d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c0d670_0, 0;
    %assign/vec4 v0x1c0d5d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c0d940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c0d9e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bb61d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c14900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c14d60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bb61d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c14900_0;
    %inv;
    %store/vec4 v0x1c14900_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bb61d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c0d7b0_0, v0x1c14ed0_0, v0x1c14720_0, v0x1c147c0_0, v0x1c14860_0, v0x1c149a0_0, v0x1c14c20_0, v0x1c14b80_0, v0x1c14ae0_0, v0x1c14a40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bb61d0;
T_9 ;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bb61d0;
T_10 ;
    %wait E_0x1bb49b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c14cc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c14cc0_0, 4, 32;
    %load/vec4 v0x1c14e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c14cc0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c14cc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c14cc0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c14c20_0;
    %load/vec4 v0x1c14c20_0;
    %load/vec4 v0x1c14b80_0;
    %xor;
    %load/vec4 v0x1c14c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c14cc0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c14cc0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c14ae0_0;
    %load/vec4 v0x1c14ae0_0;
    %load/vec4 v0x1c14a40_0;
    %xor;
    %load/vec4 v0x1c14ae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c14cc0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c14cc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c14cc0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter4/response4/top_module.sv";
