#EECS4340
Assignments for EECS4340 Computer Hardware Design

##Lab 1
---
This is a simple CAM implementation in SystemVerilog. Read/Search functionality is purely combinational, Write is sequential.

