Info (10281): Verilog HDL Declaration information at top_module.v(24): object "CLK" differs only in case from object "clk" in the same scope File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 24
Info (10281): Verilog HDL Declaration information at top_module.v(25): object "RST_N" differs only in case from object "rst_n" in the same scope File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 25
Info (10281): Verilog HDL Declaration information at top_module.v(47): object "invert_addr" differs only in case from object "INVERT_ADDR" in the same scope File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 47
Info (10281): Verilog HDL Declaration information at seg7_data2.v(51): object "max_chanel" differs only in case from object "MAX_CHANEL" in the same scope File: D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data2.v Line: 51
Warning (10268): Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments File: D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v Line: 70
Info (10281): Verilog HDL Declaration information at seg7_data.v(38): object "display" differs only in case from object "DISPLAY" in the same scope File: D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v Line: 38
Warning (10268): Verilog HDL information at RAM2.v(58): always construct contains both blocking and non-blocking assignments File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 58
