

================================================================
== Vitis HLS Report for 'icmp_server'
================================================================
* Date:           Fri Sep  8 14:08:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ICMP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.678 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%aiFSMState_load = load i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 4 'load' 'aiFSMState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ipDestination_load = load i32 %ipDestination" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 5 'load' 'ipDestination_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%icmpType_load = load i8 %icmpType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 6 'load' 'icmpType_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%icmpCode_load = load i8 %icmpCode" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 7 'load' 'icmpCode_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currWord_last = load i1 %prevWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 8 'load' 'currWord_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.67ns)   --->   "%switch_ln148 = switch i3 %aiFSMState_load, void %sw.bb, i3 3, void %sw.bb116, i3 1, void %sw.bb39, i3 2, void %sw.bb52, i3 4, void %sw.bb107" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 9 'switch' 'switch_ln148' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_5 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:209]   --->   Operation 10 'nbreadreq' 'tmp_5' <Predicate = (aiFSMState_load == 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %tmp_5, void %if.end115, void %if.then109" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:209]   --->   Operation 11 'br' 'br_ln209' <Predicate = (aiFSMState_load == 4)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_27 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:210]   --->   Operation 12 'read' 'empty_27' <Predicate = (aiFSMState_load == 4 & tmp_5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%currWord_last_3 = extractvalue i641 %empty_27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:210]   --->   Operation 13 'extractvalue' 'currWord_last_3' <Predicate = (aiFSMState_load == 4 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %currWord_last_3, void %if.end114, void %if.then113" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:212]   --->   Operation 14 'br' 'br_ln212' <Predicate = (aiFSMState_load == 4 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.45ns)   --->   "%store_ln213 = store i3 0, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:213]   --->   Operation 15 'store' 'store_ln213' <Predicate = (aiFSMState_load == 4 & tmp_5 & currWord_last_3)> <Delay = 0.45>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln213 = br void %if.end114" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:213]   --->   Operation 16 'br' 'br_ln213' <Predicate = (aiFSMState_load == 4 & tmp_5 & currWord_last_3)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln214 = br void %if.end115" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:214]   --->   Operation 17 'br' 'br_ln214' <Predicate = (aiFSMState_load == 4 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln215 = br void %sw.epilog" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:215]   --->   Operation 18 'br' 'br_ln215' <Predicate = (aiFSMState_load == 4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln202 = select i1 %currWord_last, i3 0, i3 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:202]   --->   Operation 19 'select' 'select_ln202' <Predicate = (aiFSMState_load == 2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.45ns)   --->   "%store_ln202 = store i3 %select_ln202, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:202]   --->   Operation 20 'store' 'store_ln202' <Predicate = (aiFSMState_load == 2)> <Delay = 0.45>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%myIpAddress_0_read = read i32 @_ssdm_op_Read.ap_stable.i32P0A, i32 %myIpAddress_0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 21 'read' 'myIpAddress_0_read' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%icmp_ln170_1 = icmp_eq  i8 %icmpType_load, i8 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 22 'icmp' 'icmp_ln170_1' <Predicate = (aiFSMState_load == 1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln170_2 = icmp_eq  i8 %icmpCode_load, i8 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 23 'icmp' 'icmp_ln170_2' <Predicate = (aiFSMState_load == 1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:217]   --->   Operation 24 'nbreadreq' 'tmp_7' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp_7, void %if.end124, void %if.then118" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:217]   --->   Operation 25 'br' 'br_ln217' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_28 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 26 'read' 'empty_28' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_data_9 = extractvalue i641 %empty_28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 27 'extractvalue' 'currWord_data_9' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_keep_2 = extractvalue i641 %empty_28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 28 'extractvalue' 'currWord_keep_2' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_strb_2 = extractvalue i641 %empty_28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 29 'extractvalue' 'currWord_strb_2' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%currWord_last_2 = extractvalue i641 %empty_28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 30 'extractvalue' 'currWord_last_2' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %currWord_last_2, void %if.end123, void %if.then122" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:221]   --->   Operation 31 'br' 'br_ln221' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.45ns)   --->   "%store_ln222 = store i3 0, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:222]   --->   Operation 32 'store' 'store_ln222' <Predicate = (aiFSMState_load == 3 & tmp_7 & currWord_last_2)> <Delay = 0.45>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln222 = br void %if.end123" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:222]   --->   Operation 33 'br' 'br_ln222' <Predicate = (aiFSMState_load == 3 & tmp_7 & currWord_last_2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln223 = br void %if.end124" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:223]   --->   Operation 34 'br' 'br_ln223' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln224 = br void %sw.epilog" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:224]   --->   Operation 35 'br' 'br_ln224' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:150]   --->   Operation 36 'nbreadreq' 'tmp' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %tmp, void %if.end, void %if.then_ifconv" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:150]   --->   Operation 37 'br' 'br_ln150' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 38 'read' 'empty' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%currWord_data_8 = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 39 'extractvalue' 'currWord_data_8' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%currWord_keep_1 = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 40 'extractvalue' 'currWord_keep_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%currWord_strb_1 = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 41 'extractvalue' 'currWord_strb_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%currWord_last_1 = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 42 'extractvalue' 'currWord_last_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i512 %currWord_data_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 43 'trunc' 'trunc_ln154' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 44 'partselect' 'tmp_6' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 16, i32 23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 46 'partselect' 'tmp_9' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 32, i32 39" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 47 'partselect' 'tmp_10' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 40, i32 47" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 48 'partselect' 'tmp_11' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 48, i32 55" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 49 'partselect' 'tmp_12' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 56, i32 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 50 'partselect' 'tmp_13' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 64, i32 71" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 51 'partselect' 'tmp_14' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 72, i32 79" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 52 'partselect' 'tmp_15' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 80, i32 87" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 53 'partselect' 'tmp_16' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 88, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 54 'partselect' 'tmp_17' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 96, i32 103" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 55 'partselect' 'tmp_18' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 104, i32 111" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 56 'partselect' 'tmp_19' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 112, i32 119" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 57 'partselect' 'tmp_20' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 120, i32 127" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 58 'partselect' 'tmp_21' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 128, i32 135" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 59 'partselect' 'tmp_22' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 136, i32 143" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 60 'partselect' 'tmp_23' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 144, i32 151" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 61 'partselect' 'tmp_24' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 152, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 62 'partselect' 'tmp_25' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data_8, i32 128, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:156]   --->   Operation 63 'partselect' 'tmp_26' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %tmp_26, i32 %ipDestination" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:156]   --->   Operation 64 'store' 'store_ln156' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 160, i32 167" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:157]   --->   Operation 65 'partselect' 'tmp_27' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln157 = store i8 %tmp_27, i8 %icmpType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:157]   --->   Operation 66 'store' 'store_ln157' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 168, i32 175" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:158]   --->   Operation 67 'partselect' 'tmp_28' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln158 = store i8 %tmp_28, i8 %icmpCode" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:158]   --->   Operation 68 'store' 'store_ln158' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 184, i32 191" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 69 'partselect' 'tmp_29' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data_8, i32 176, i32 183" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 70 'partselect' 'tmp_30' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_30, i8 %tmp_29" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 71 'bitconcatenate' 'tmp_31' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i16 %tmp_31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 72 'zext' 'zext_ln160' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.78ns)   --->   "%add_ln160 = add i17 %zext_ln160, i17 2048" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 73 'add' 'add_ln160' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln160 = store i17 %add_ln160, i17 %icmpChecksum" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 74 'store' 'store_ln160' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%checksumL0 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_24, i8 %tmp_25" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 75 'bitconcatenate' 'checksumL0' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%checksumL0_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_22, i8 %tmp_23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 76 'bitconcatenate' 'checksumL0_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%checksumL0_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_20, i8 %tmp_21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 77 'bitconcatenate' 'checksumL0_2' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%checksumL0_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_18, i8 %tmp_19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 78 'bitconcatenate' 'checksumL0_3' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%checksumL0_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_16, i8 %tmp_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 79 'bitconcatenate' 'checksumL0_4' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%checksumL0_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_14, i8 %tmp_15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 80 'bitconcatenate' 'checksumL0_5' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%checksumL0_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_12, i8 %tmp_13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 81 'bitconcatenate' 'checksumL0_6' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%checksumL0_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_10, i8 %tmp_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 82 'bitconcatenate' 'checksumL0_7' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%checksumL0_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_8, i8 %tmp_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 83 'bitconcatenate' 'checksumL0_8' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%checksumL0_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln154, i8 %tmp_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 84 'bitconcatenate' 'checksumL0_9' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i16 %checksumL0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 85 'zext' 'zext_ln56' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i16 %checksumL0_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 86 'zext' 'zext_ln56_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%checksumL1 = add i17 %zext_ln56_1, i17 %zext_ln56" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 87 'add' 'checksumL1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i16 %checksumL0_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 88 'zext' 'zext_ln56_2' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i16 %checksumL0_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 89 'zext' 'zext_ln56_3' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%checksumL1_1 = add i17 %zext_ln56_3, i17 %zext_ln56_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 90 'add' 'checksumL1_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i16 %checksumL0_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 91 'zext' 'zext_ln56_4' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i16 %checksumL0_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 92 'zext' 'zext_ln56_5' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.78ns)   --->   "%checksumL1_2 = add i17 %zext_ln56_5, i17 %zext_ln56_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 93 'add' 'checksumL1_2' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln56_6 = zext i16 %checksumL0_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 94 'zext' 'zext_ln56_6' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i16 %checksumL0_7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 95 'zext' 'zext_ln56_7' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%checksumL1_3 = add i17 %zext_ln56_7, i17 %zext_ln56_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 96 'add' 'checksumL1_3' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln56_8 = zext i16 %checksumL0_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 97 'zext' 'zext_ln56_8' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln56_9 = zext i16 %checksumL0_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 98 'zext' 'zext_ln56_9' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.78ns)   --->   "%checksumL1_4 = add i17 %zext_ln56_9, i17 %zext_ln56_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 99 'add' 'checksumL1_4' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i17 %checksumL1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 100 'zext' 'zext_ln59' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i17 %checksumL1_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 101 'zext' 'zext_ln59_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.79ns)   --->   "%checksumL2 = add i18 %zext_ln59_1, i18 %zext_ln59" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 102 'add' 'checksumL2' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i17 %checksumL1_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 103 'zext' 'zext_ln60' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i17 %checksumL1_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 104 'zext' 'zext_ln60_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.79ns)   --->   "%checksumL2_1 = add i18 %zext_ln60_1, i18 %zext_ln60" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 105 'add' 'checksumL2_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.45ns)   --->   "%store_ln163 = store i3 1, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:163]   --->   Operation 106 'store' 'store_ln163' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.45>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln165 = store i512 %currWord_data_8, i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 107 'store' 'store_ln165' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln165 = store i64 %currWord_keep_1, i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 108 'store' 'store_ln165' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln165 = store i64 %currWord_strb_1, i64 %prevWord_strb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 109 'store' 'store_ln165' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln165 = store i1 %currWord_last_1, i1 %prevWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 110 'store' 'store_ln165' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln167 = br void %sw.epilog" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:167]   --->   Operation 111 'br' 'br_ln167' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:131]   --->   Operation 112 'specpipeline' 'specpipeline_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%spectopmodule_ln119 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:119]   --->   Operation 113 'spectopmodule' 'spectopmodule_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln119 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:119]   --->   Operation 114 'specinterface' 'specinterface_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %s_axis_icmp_V_data_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_icmp_V_keep_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_icmp_V_strb_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_icmp_V_last_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %myIpAddress_0"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_0, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_icmp_V_data_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmp_V_keep_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmp_V_strb_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_icmp_V_last_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln148 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 0, i1 %m_axis_icmp_V_last_V, i1 0, i1 0, void @empty_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 127 'specaxissidechannel' 'specaxissidechannel_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln148 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 0, i1 %s_axis_icmp_V_last_V, i1 0, i1 0, void @empty_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 128 'specaxissidechannel' 'specaxissidechannel_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%auxInchecksum_r_load = load i16 %auxInchecksum_r" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 129 'load' 'auxInchecksum_r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%currWord_data = load i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 130 'load' 'currWord_data' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%currWord_keep = load i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 131 'load' 'currWord_keep' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%currWord_strb = load i64 %prevWord_strb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 132 'load' 'currWord_strb' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%currWord_data_1 = partset i512 @_ssdm_op_PartSet.i512.i512.i8.i32.i32, i512 %currWord_data, i8 128, i32 64, i32 71" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:187]   --->   Operation 133 'partset' 'currWord_data_1' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%currWord_data_2 = partset i512 @_ssdm_op_PartSet.i512.i512.i24.i32.i32, i512 %currWord_data_1, i24 1, i32 72, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:188]   --->   Operation 134 'partset' 'currWord_data_2' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%currWord_data_3 = partset i512 @_ssdm_op_PartSet.i512.i512.i16.i32.i32, i512 %currWord_data_2, i16 0, i32 80, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:189]   --->   Operation 135 'partset' 'currWord_data_3' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data, i32 128, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:190]   --->   Operation 136 'partselect' 'tmp_1' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%currWord_data_4 = partset i512 @_ssdm_op_PartSet.i512.i512.i32.i32.i32, i512 %currWord_data_3, i32 %tmp_1, i32 96, i32 127" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:190]   --->   Operation 137 'partset' 'currWord_data_4' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data, i32 96, i32 127" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:191]   --->   Operation 138 'partselect' 'tmp_3' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%currWord_data_5 = partset i512 @_ssdm_op_PartSet.i512.i512.i32.i32.i32, i512 %currWord_data_4, i32 %tmp_3, i32 128, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:191]   --->   Operation 139 'partset' 'currWord_data_5' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%icmpChecksum_load = load i17 %icmpChecksum" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 140 'load' 'icmpChecksum_load' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i17 %icmpChecksum_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 141 'trunc' 'trunc_ln197' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %icmpChecksum_load, i32 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 142 'bitselect' 'tmp_4' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i1 %tmp_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 143 'zext' 'zext_ln197' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.78ns)   --->   "%icmpChecksumTmp = add i16 %zext_ln197, i16 %trunc_ln197" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 144 'add' 'icmpChecksumTmp' <Predicate = (aiFSMState_load == 2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%currWord_data_6 = partset i512 @_ssdm_op_PartSet.i512.i512.i8.i32.i32, i512 %currWord_data_5, i8 0, i32 160, i32 167" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:198]   --->   Operation 145 'partset' 'currWord_data_6' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %icmpChecksumTmp, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 146 'partselect' 'tmp_s' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i16 %icmpChecksumTmp" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 147 'trunc' 'trunc_ln199' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln199, i8 %tmp_s" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 148 'bitconcatenate' 'tmp_2' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%currWord_data_7 = partset i512 @_ssdm_op_PartSet.i512.i512.i16.i32.i32, i512 %currWord_data_6, i16 %tmp_2, i32 176, i32 191" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 149 'partset' 'currWord_data_7' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %currWord_data_7, i64 %currWord_keep, i64 %currWord_strb, i1 %currWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:206]   --->   Operation 150 'write' 'write_ln206' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 151 [1/2] (0.00ns)   --->   "%myIpAddress_0_read = read i32 @_ssdm_op_Read.ap_stable.i32P0A, i32 %myIpAddress_0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 151 'read' 'myIpAddress_0_read' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.88ns)   --->   "%icmp_ln170 = icmp_eq  i32 %ipDestination_load, i32 %myIpAddress_0_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 152 'icmp' 'icmp_ln170' <Predicate = (aiFSMState_load == 1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.78ns)   --->   "%icmp_ln170_3 = icmp_eq  i16 %auxInchecksum_r_load, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 153 'icmp' 'icmp_ln170_3' <Predicate = (aiFSMState_load == 1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170 = and i1 %icmp_ln170, i1 %icmp_ln170_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 154 'and' 'and_ln170' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170_1 = and i1 %icmp_ln170_2, i1 %icmp_ln170_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 155 'and' 'and_ln170_1' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170_2 = and i1 %and_ln170_1, i1 %and_ln170" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 156 'and' 'and_ln170_2' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln170 = select i1 %and_ln170_2, i3 2, i3 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 157 'select' 'select_ln170' <Predicate = (aiFSMState_load == 1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.45ns)   --->   "%store_ln171 = store i3 %select_ln170, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:171]   --->   Operation 158 'store' 'store_ln171' <Predicate = (aiFSMState_load == 1)> <Delay = 0.45>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln181 = br void %sw.epilog" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:181]   --->   Operation 159 'br' 'br_ln181' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (0.00ns)   --->   "%write_ln219 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %currWord_data_9, i64 %currWord_keep_2, i64 %currWord_strb_2, i1 %currWord_last_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:219]   --->   Operation 160 'write' 'write_ln219' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i18 %checksumL2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 161 'zext' 'zext_ln61' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i18 %checksumL2_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 162 'zext' 'zext_ln61_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.79ns)   --->   "%add_ln61 = add i19 %zext_ln61_1, i19 %zext_ln61" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 163 'add' 'add_ln61' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i19 %add_ln61" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 164 'zext' 'zext_ln61_2' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i17 %checksumL1_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 165 'zext' 'zext_ln61_3' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.80ns)   --->   "%checksumL3 = add i20 %zext_ln61_2, i20 %zext_ln61_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 166 'add' 'checksumL3' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i20 %checksumL3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 167 'trunc' 'trunc_ln63' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %checksumL3, i32 16, i32 19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 168 'partselect' 'tmp_32' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i16 %trunc_ln63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 169 'zext' 'zext_ln63' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %tmp_32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 170 'zext' 'zext_ln63_1' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %tmp_32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 171 'zext' 'zext_ln63_2' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.78ns)   --->   "%checksumL4_r = add i17 %zext_ln63, i17 %zext_ln63_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 172 'add' 'checksumL4_r' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45 = add i16 %trunc_ln63, i16 %zext_ln63_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:45->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 173 'add' 'add_ln45' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%checksumL4_o = add i16 %add_ln45, i16 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:64->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 174 'add' 'checksumL4_o' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node checksum)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %checksumL4_r, i32 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:66->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 175 'bitselect' 'tmp_33' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node checksum)   --->   "%trunc_ln69 = trunc i17 %checksumL4_r" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 176 'trunc' 'trunc_ln69' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node checksum)   --->   "%select_ln66 = select i1 %tmp_33, i16 %checksumL4_o, i16 %trunc_ln69" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:66->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 177 'select' 'select_ln66' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.29ns) (out node of the LUT)   --->   "%checksum = xor i16 %select_ln66, i16 65535" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 178 'xor' 'checksum' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln161 = store i16 %checksum, i16 %auxInchecksum_r" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 179 'store' 'store_ln161' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln166 = br void %if.end" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:166]   --->   Operation 180 'br' 'br_ln166' <Predicate = (aiFSMState_load != 3 & aiFSMState_load != 1 & aiFSMState_load != 2 & aiFSMState_load != 4 & tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 181 [1/2] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %currWord_data_7, i64 %currWord_keep, i64 %currWord_strb, i1 %currWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:206]   --->   Operation 181 'write' 'write_ln206' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln207 = br void %sw.epilog" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:207]   --->   Operation 182 'br' 'br_ln207' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_3 : Operation 183 [1/2] (0.00ns)   --->   "%write_ln219 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %currWord_data_9, i64 %currWord_keep_2, i64 %currWord_strb_2, i1 %currWord_last_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:219]   --->   Operation 183 'write' 'write_ln219' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln227 = ret" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:227]   --->   Operation 184 'ret' 'ret_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.100ns, clock uncertainty: 0.200ns.

 <State 1>: 1.576ns
The critical path consists of the following:
	axis read operation ('empty', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:151) on port 's_axis_icmp_V_data_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:151) [117]  (0.000 ns)
	'add' operation ('checksumL1', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161) [166]  (0.785 ns)
	'add' operation ('checksumL2', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161) [181]  (0.791 ns)

 <State 2>: 2.678ns
The critical path consists of the following:
	'add' operation ('add_ln61', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161) [187]  (0.797 ns)
	'add' operation ('checksumL3', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161) [190]  (0.803 ns)
	'add' operation ('checksumL4_r', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161) [196]  (0.785 ns)
	'select' operation ('select_ln66', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:66->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161) [201]  (0.000 ns)
	'xor' operation ('checksum', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/icmp_server/icmp_server.cpp:161) [202]  (0.293 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
