Source Block: hdl/library/common/ad_tdd_sync.v@74:94@HdlStmProcess
    end
  end

  // generate pulse with a specified width

  always @(posedge clk) begin
    if (rstn == 1'b0) begin
      pulse_counter <= 0;
      sync_pulse <= 0;
    end else begin
      pulse_counter <= (sync_pulse == 1'b1) ? pulse_counter + 1 : 3'h0;
      if(sync_period_eof == 1'b1) begin
        sync_pulse <= 1'b1;
      end else if(pulse_counter == {PULSE_CNTR_WIDTH{1'b1}}) begin
        sync_pulse <= 1'b0;
      end
    end
  end

endmodule


Diff Content:
- 84       pulse_counter <= (sync_pulse == 1'b1) ? pulse_counter + 1 : 3'h0;
+ 84       pulse_counter <= (sync_pulse == 1'b1) ? pulse_counter + 1 : {PULSE_CNTR_WIDTH{1'h0}};

Clone Blocks:
