Vivado Simulator 2017.4
Time resolution is 1 ps
Input Values:
Operation: 0
Register File: OutASel: 0, OutBSel: 0, FunSel: 3, Regsel:  0
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 3, Regsel: 0
Instruction Register: LH: 0, Enable: 1, FunSel: 3
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut:   x, BOut:   x
ALUOut:   x, ALUOutFlag: xxxx, ALUOutFlags: Z:x, C:x, N:x, O:x,
Address Register File: COut:   x, DOut (Address):   x
Memory Out: zzzzzzzz
Instruction Register: IROut:     x
MuxAOut:   x, MuxBOut:   x, MuxCOut:   x
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 1, FunSel: 2, Regsel:  7
ALU FunSel:  3
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 0, Regsel: 7
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 1, MuxCSel: 1

Ouput Values:
Register File: AOut:   0, BOut:   0
ALUOut: 255, ALUOutFlag: 0x1x, ALUOutFlags: Z:0, C:x, N:1, O:x,
Address Register File: COut:   0, DOut (Address):   0
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 255, MuxBOut:   0, MuxCOut:   0
##############################################
  1 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 1, FunSel: 0, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 0, Regsel: 7
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 255, BOut:   0
ALUOut: 255, ALUOutFlag: 0x1x, ALUOutFlags: Z:0, C:x, N:1, O:x,
Address Register File: COut:   0, DOut (Address):   0
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 255, MuxBOut: 255, MuxCOut: 255
##############################################
  2 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 2, FunSel: 2, Regsel: 13
ALU FunSel: 11
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 3, Regsel: 7
Instruction Register: LH: 0, Enable: 0, FunSel: 3
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 255, BOut:   0
ALUOut: 127, ALUOutFlag: 010x, ALUOutFlags: Z:0, C:1, N:0, O:x,
Address Register File: COut:   0, DOut (Address):   0
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 127, MuxBOut: 127, MuxCOut: 255
##############################################
  3 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 2, FunSel: 3, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 3, Regsel: 7
Instruction Register: LH: 0, Enable: 0, FunSel: 3
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 255, BOut: 127
ALUOut: 255, ALUOutFlag: 011x, ALUOutFlags: Z:0, C:1, N:1, O:x,
Address Register File: COut:   0, DOut (Address):   0
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 255, MuxBOut: 255, MuxCOut: 255
##############################################
  4 Line Check Started To Test
N Flag Error: Expected: 0, Actual: 1

LineError:   1/  5, Total Error:   1/  4
##############################################
Input Values:
Operation: 1
Register File: OutASel: 2, OutBSel: 2, FunSel: 3, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 2, Regsel: 4
Instruction Register: LH: 0, Enable: 0, FunSel: 3
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 127, BOut: 127
ALUOut: 127, ALUOutFlag: 010x, ALUOutFlags: Z:0, C:1, N:0, O:x,
Address Register File: COut:   0, DOut (Address):   0
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 127, MuxBOut: 127, MuxCOut: 127
##############################################
  5 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 2, OutBSel: 2, FunSel: 3, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 3, FunSel: 3, Regsel: 7
Instruction Register: LH: 0, Enable: 0, FunSel: 3
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 127, BOut: 127
ALUOut: 127, ALUOutFlag: 010x, ALUOutFlags: Z:0, C:1, N:0, O:x,
Address Register File: COut:   0, DOut (Address): 127
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 127, MuxBOut: 127, MuxCOut: 127
##############################################
  6 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 2, FunSel: 3, Regsel: 15
ALU FunSel:  9
Addres Register File: OutCSel: 0, OutDSel: 3, FunSel: 0, Regsel: 6
Instruction Register: LH: 0, Enable: 0, FunSel: 3
Memory: WR: 1, CS: 0
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 255, BOut: 127
ALUOut: 128, ALUOutFlag: 011x, ALUOutFlags: Z:0, C:1, N:1, O:x,
Address Register File: COut:   0, DOut (Address): 127
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 128, MuxBOut: 128, MuxCOut: 255
##############################################
  7 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 0, FunSel: 3, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 3, OutDSel: 2, FunSel: 3, Regsel: 7
Instruction Register: LH: 0, Enable: 0, FunSel: 3
Memory: WR: 0, CS: 0
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 255, BOut: 255
ALUOut: 255, ALUOutFlag: 011x, ALUOutFlags: Z:0, C:1, N:1, O:x,
Address Register File: COut: 126, DOut (Address): 127
Memory Out: 10000000
Instruction Register: IROut:     0
MuxAOut: 255, MuxBOut: 255, MuxCOut: 255
##############################################
  8 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 0
Register File: OutASel: 0, OutBSel: 0, FunSel: 3, Regsel:  0
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 3, Regsel: 0
Instruction Register: LH: 0, Enable: 1, FunSel: 3
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut: 255, BOut: 255
ALUOut: 255, ALUOutFlag: 011x, ALUOutFlags: Z:0, C:1, N:1, O:x,
Address Register File: COut:   0, DOut (Address):   0
Memory Out: zzzzzzzz
Instruction Register: IROut:     0
MuxAOut: 255, MuxBOut: 255, MuxCOut: 255
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 0, FunSel: 3, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 1, Regsel: 3
Instruction Register: LH: 1, Enable: 1, FunSel: 2
Memory: WR: 0, CS: 0
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut:   0, BOut:   0
ALUOut:   0, ALUOutFlag: 110x, ALUOutFlags: Z:1, C:1, N:0, O:x,
Address Register File: COut:   0, DOut (Address):   0
Memory Out: 10101010
Instruction Register: IROut:     0
MuxAOut:   0, MuxBOut:   0, MuxCOut:   0
##############################################
  9 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 0, FunSel: 3, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 1, Regsel: 3
Instruction Register: LH: 0, Enable: 1, FunSel: 2
Memory: WR: 0, CS: 0
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut:   0, BOut:   0
ALUOut:   0, ALUOutFlag: 110x, ALUOutFlags: Z:1, C:1, N:0, O:x,
Address Register File: COut:   1, DOut (Address):   1
Memory Out: 01010101
Instruction Register: IROut:     Z
MuxAOut:   0, MuxBOut:   0, MuxCOut:   0
##############################################
 10 Line Check Started To Test

Line passed the test
##############################################
Input Values:
Operation: 1
Register File: OutASel: 0, OutBSel: 0, FunSel: 3, Regsel: 15
ALU FunSel:  0
Addres Register File: OutCSel: 0, OutDSel: 0, FunSel: 3, Regsel: 7
Instruction Register: LH: 0, Enable: 0, FunSel: 3
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Ouput Values:
Register File: AOut:   0, BOut:   0
ALUOut:   0, ALUOutFlag: 110x, ALUOutFlags: Z:1, C:1, N:0, O:x,
Address Register File: COut:   2, DOut (Address):   2
Memory Out: zzzzzzzz
Instruction Register: IROut: 21845
MuxAOut:   0, MuxBOut:   0, MuxCOut:   0
##############################################
 11 Line Check Started To Test
IROut Error: Expected: 21930, Actual: 21845

LineError:   1/  2, Total Error:   2/ 11
##############################################
        13 tests completed with   2 errors.
$finish called at time : 125 ns : File "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sim_1/imports/CorgProject1/TestBench.v" Line 334
