
767_SPI_ILI9341_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008eac  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00025fdc  080090b0  080090b0  000190b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802f08c  0802f08c  000401d8  2**0
                  CONTENTS
  4 .ARM          00000008  0802f08c  0802f08c  0003f08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802f094  0802f094  000401d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802f094  0802f094  0003f094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802f098  0802f098  0003f098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0802f09c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  200001d8  0802f274  000401d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  0802f274  00040490  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000401d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00040206  2**0
                  CONTENTS, READONLY
 13 .debug_info   000124e0  00000000  00000000  00040249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003180  00000000  00000000  00052729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001200  00000000  00000000  000558b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dda  00000000  00000000  00056ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a92d  00000000  00000000  0005788a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000182de  00000000  00000000  000821b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ffdf4  00000000  00000000  0009a495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000058f8  00000000  00000000  0019a28c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0019fb84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08009094 	.word	0x08009094

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08009094 	.word	0x08009094

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08e      	sub	sp, #56	; 0x38
 80005f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000602:	4b8d      	ldr	r3, [pc, #564]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a8c      	ldr	r2, [pc, #560]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000608:	f043 0310 	orr.w	r3, r3, #16
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b8a      	ldr	r3, [pc, #552]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0310 	and.w	r3, r3, #16
 8000616:	623b      	str	r3, [r7, #32]
 8000618:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061a:	4b87      	ldr	r3, [pc, #540]	; (8000838 <MX_GPIO_Init+0x24c>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061e:	4a86      	ldr	r2, [pc, #536]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000620:	f043 0304 	orr.w	r3, r3, #4
 8000624:	6313      	str	r3, [r2, #48]	; 0x30
 8000626:	4b84      	ldr	r3, [pc, #528]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	f003 0304 	and.w	r3, r3, #4
 800062e:	61fb      	str	r3, [r7, #28]
 8000630:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000632:	4b81      	ldr	r3, [pc, #516]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	4a80      	ldr	r2, [pc, #512]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000638:	f043 0320 	orr.w	r3, r3, #32
 800063c:	6313      	str	r3, [r2, #48]	; 0x30
 800063e:	4b7e      	ldr	r3, [pc, #504]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f003 0320 	and.w	r3, r3, #32
 8000646:	61bb      	str	r3, [r7, #24]
 8000648:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800064a:	4b7b      	ldr	r3, [pc, #492]	; (8000838 <MX_GPIO_Init+0x24c>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	4a7a      	ldr	r2, [pc, #488]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000654:	6313      	str	r3, [r2, #48]	; 0x30
 8000656:	4b78      	ldr	r3, [pc, #480]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	4b75      	ldr	r3, [pc, #468]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a74      	ldr	r2, [pc, #464]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
 800066e:	4b72      	ldr	r3, [pc, #456]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800067a:	4b6f      	ldr	r3, [pc, #444]	; (8000838 <MX_GPIO_Init+0x24c>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	4a6e      	ldr	r2, [pc, #440]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000680:	f043 0302 	orr.w	r3, r3, #2
 8000684:	6313      	str	r3, [r2, #48]	; 0x30
 8000686:	4b6c      	ldr	r3, [pc, #432]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	f003 0302 	and.w	r3, r3, #2
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000692:	4b69      	ldr	r3, [pc, #420]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a68      	ldr	r2, [pc, #416]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000698:	f043 0308 	orr.w	r3, r3, #8
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b66      	ldr	r3, [pc, #408]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0308 	and.w	r3, r3, #8
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006aa:	4b63      	ldr	r3, [pc, #396]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	4a62      	ldr	r2, [pc, #392]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006b4:	6313      	str	r3, [r2, #48]	; 0x30
 80006b6:	4b60      	ldr	r3, [pc, #384]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2168      	movs	r1, #104	; 0x68
 80006c6:	485d      	ldr	r0, [pc, #372]	; (800083c <MX_GPIO_Init+0x250>)
 80006c8:	f003 f9fa 	bl	8003ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006cc:	2200      	movs	r2, #0
 80006ce:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80006d2:	485b      	ldr	r0, [pc, #364]	; (8000840 <MX_GPIO_Init+0x254>)
 80006d4:	f003 f9f4 	bl	8003ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	2140      	movs	r1, #64	; 0x40
 80006dc:	4859      	ldr	r0, [pc, #356]	; (8000844 <MX_GPIO_Init+0x258>)
 80006de:	f003 f9ef 	bl	8003ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80006e8:	4857      	ldr	r0, [pc, #348]	; (8000848 <MX_GPIO_Init+0x25c>)
 80006ea:	f003 f9e9 	bl	8003ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 80006ee:	2314      	movs	r3, #20
 80006f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f2:	2300      	movs	r3, #0
 80006f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006fe:	4619      	mov	r1, r3
 8000700:	484e      	ldr	r0, [pc, #312]	; (800083c <MX_GPIO_Init+0x250>)
 8000702:	f003 f819 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000706:	2368      	movs	r3, #104	; 0x68
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070a:	2301      	movs	r3, #1
 800070c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000712:	2303      	movs	r3, #3
 8000714:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800071a:	4619      	mov	r1, r3
 800071c:	4847      	ldr	r0, [pc, #284]	; (800083c <MX_GPIO_Init+0x250>)
 800071e:	f003 f80b 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 8000722:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000726:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000734:	4619      	mov	r1, r3
 8000736:	4844      	ldr	r0, [pc, #272]	; (8000848 <MX_GPIO_Init+0x25c>)
 8000738:	f002 fffe 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800073c:	2332      	movs	r3, #50	; 0x32
 800073e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000740:	2302      	movs	r3, #2
 8000742:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	2300      	movs	r3, #0
 8000746:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000748:	2303      	movs	r3, #3
 800074a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800074c:	230b      	movs	r3, #11
 800074e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000750:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000754:	4619      	mov	r1, r3
 8000756:	483c      	ldr	r0, [pc, #240]	; (8000848 <MX_GPIO_Init+0x25c>)
 8000758:	f002 ffee 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800075c:	2386      	movs	r3, #134	; 0x86
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000760:	2302      	movs	r3, #2
 8000762:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000768:	2303      	movs	r3, #3
 800076a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800076c:	230b      	movs	r3, #11
 800076e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000774:	4619      	mov	r1, r3
 8000776:	4835      	ldr	r0, [pc, #212]	; (800084c <MX_GPIO_Init+0x260>)
 8000778:	f002 ffde 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800077c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000780:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000782:	2302      	movs	r3, #2
 8000784:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800078a:	2303      	movs	r3, #3
 800078c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800078e:	230b      	movs	r3, #11
 8000790:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000792:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000796:	4619      	mov	r1, r3
 8000798:	4829      	ldr	r0, [pc, #164]	; (8000840 <MX_GPIO_Init+0x254>)
 800079a:	f002 ffcd 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800079e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80007a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a4:	2301      	movs	r3, #1
 80007a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	2300      	movs	r3, #0
 80007ae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b4:	4619      	mov	r1, r3
 80007b6:	4822      	ldr	r0, [pc, #136]	; (8000840 <MX_GPIO_Init+0x254>)
 80007b8:	f002 ffbe 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007bc:	2340      	movs	r3, #64	; 0x40
 80007be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d0:	4619      	mov	r1, r3
 80007d2:	481c      	ldr	r0, [pc, #112]	; (8000844 <MX_GPIO_Init+0x258>)
 80007d4:	f002 ffb0 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007d8:	2380      	movs	r3, #128	; 0x80
 80007da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007dc:	2300      	movs	r3, #0
 80007de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e8:	4619      	mov	r1, r3
 80007ea:	4816      	ldr	r0, [pc, #88]	; (8000844 <MX_GPIO_Init+0x258>)
 80007ec:	f002 ffa4 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 80007f0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fe:	2303      	movs	r3, #3
 8000800:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000802:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000806:	4619      	mov	r1, r3
 8000808:	480f      	ldr	r0, [pc, #60]	; (8000848 <MX_GPIO_Init+0x25c>)
 800080a:	f002 ff95 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800080e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000814:	2302      	movs	r3, #2
 8000816:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081c:	2303      	movs	r3, #3
 800081e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000820:	230b      	movs	r3, #11
 8000822:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000824:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000828:	4619      	mov	r1, r3
 800082a:	4806      	ldr	r0, [pc, #24]	; (8000844 <MX_GPIO_Init+0x258>)
 800082c:	f002 ff84 	bl	8003738 <HAL_GPIO_Init>

}
 8000830:	bf00      	nop
 8000832:	3738      	adds	r7, #56	; 0x38
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40023800 	.word	0x40023800
 800083c:	40021000 	.word	0x40021000
 8000840:	40020400 	.word	0x40020400
 8000844:	40021800 	.word	0x40021800
 8000848:	40020800 	.word	0x40020800
 800084c:	40020000 	.word	0x40020000

08000850 <SCB_EnableICache>:

	/**
	 \brief   Enable I-Cache
	 \details Turns on I-Cache
	 */
	__STATIC_INLINE void SCB_EnableICache(void) {
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
 \brief   Data Synchronization Barrier
 \details Acts as a special kind of Data Memory Barrier.
 It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void) {
	__ASM volatile ("dsb 0xF":::"memory");
 8000854:	f3bf 8f4f 	dsb	sy
}
 8000858:	bf00      	nop
	__ASM volatile ("isb 0xF":::"memory");
 800085a:	f3bf 8f6f 	isb	sy
}
 800085e:	bf00      	nop
#if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000860:	4b0d      	ldr	r3, [pc, #52]	; (8000898 <SCB_EnableICache+0x48>)
 8000862:	2200      	movs	r2, #0
 8000864:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
	__ASM volatile ("dsb 0xF":::"memory");
 8000868:	f3bf 8f4f 	dsb	sy
}
 800086c:	bf00      	nop
	__ASM volatile ("isb 0xF":::"memory");
 800086e:	f3bf 8f6f 	isb	sy
}
 8000872:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000874:	4b08      	ldr	r3, [pc, #32]	; (8000898 <SCB_EnableICache+0x48>)
 8000876:	695b      	ldr	r3, [r3, #20]
 8000878:	4a07      	ldr	r2, [pc, #28]	; (8000898 <SCB_EnableICache+0x48>)
 800087a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800087e:	6153      	str	r3, [r2, #20]
	__ASM volatile ("dsb 0xF":::"memory");
 8000880:	f3bf 8f4f 	dsb	sy
}
 8000884:	bf00      	nop
	__ASM volatile ("isb 0xF":::"memory");
 8000886:	f3bf 8f6f 	isb	sy
}
 800088a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
	}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	e000ed00 	.word	0xe000ed00

0800089c <SCB_EnableDCache>:

	/**
	 \brief   Enable D-Cache
	 \details Turns on D-Cache
	 */
	__STATIC_INLINE void SCB_EnableDCache(void) {
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80008a2:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <SCB_EnableDCache+0x84>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	__ASM volatile ("dsb 0xF":::"memory");
 80008aa:	f3bf 8f4f 	dsb	sy
}
 80008ae:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	; (8000920 <SCB_EnableDCache+0x84>)
 80008b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80008b6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	0b5b      	lsrs	r3, r3, #13
 80008bc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80008c0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	08db      	lsrs	r3, r3, #3
 80008c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80008ca:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	015a      	lsls	r2, r3, #5
 80008d0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80008d4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80008d6:	68ba      	ldr	r2, [r7, #8]
 80008d8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008da:	4911      	ldr	r1, [pc, #68]	; (8000920 <SCB_EnableDCache+0x84>)
 80008dc:	4313      	orrs	r3, r2
 80008de:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	1e5a      	subs	r2, r3, #1
 80008e6:	60ba      	str	r2, [r7, #8]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1ef      	bne.n	80008cc <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	1e5a      	subs	r2, r3, #1
 80008f0:	60fa      	str	r2, [r7, #12]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d1e5      	bne.n	80008c2 <SCB_EnableDCache+0x26>
	__ASM volatile ("dsb 0xF":::"memory");
 80008f6:	f3bf 8f4f 	dsb	sy
}
 80008fa:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80008fc:	4b08      	ldr	r3, [pc, #32]	; (8000920 <SCB_EnableDCache+0x84>)
 80008fe:	695b      	ldr	r3, [r3, #20]
 8000900:	4a07      	ldr	r2, [pc, #28]	; (8000920 <SCB_EnableDCache+0x84>)
 8000902:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000906:	6153      	str	r3, [r2, #20]
	__ASM volatile ("dsb 0xF":::"memory");
 8000908:	f3bf 8f4f 	dsb	sy
}
 800090c:	bf00      	nop
	__ASM volatile ("isb 0xF":::"memory");
 800090e:	f3bf 8f6f 	isb	sy
}
 8000912:	bf00      	nop

    __DSB();
    __ISB();
  #endif
	}
 8000914:	bf00      	nop
 8000916:	3714      	adds	r7, #20
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	e000ed00 	.word	0xe000ed00
 8000924:	00000000 	.word	0x00000000

08000928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b0c7      	sub	sp, #284	; 0x11c
 800092c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800092e:	f7ff ff8f 	bl	8000850 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000932:	f7ff ffb3 	bl	800089c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000936:	f002 fd89 	bl	800344c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800093a:	f000 ff73 	bl	8001824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800093e:	f7ff fe55 	bl	80005ec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000942:	f001 fa5b 	bl	8001dfc <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8000946:	f001 f83d 	bl	80019c4 <MX_SPI5_Init>
  MX_TIM1_Init();
 800094a:	f001 f9e3 	bl	8001d14 <MX_TIM1_Init>
  MX_RNG_Init();
 800094e:	f001 f805 	bl	800195c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();//initial driver setup to drive ili9341
 8000952:	f002 f8b5 	bl	8002ac0 <ILI9341_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //----------------------------------------------------------PERFORMANCE TEST
	  		ILI9341_Fill_Screen(WHITE);
 8000956:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800095a:	f002 fa5d 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 800095e:	2001      	movs	r0, #1
 8000960:	f002 f850 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8000964:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000968:	9301      	str	r3, [sp, #4]
 800096a:	2301      	movs	r3, #1
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2300      	movs	r3, #0
 8000970:	220a      	movs	r2, #10
 8000972:	210a      	movs	r1, #10
 8000974:	4890      	ldr	r0, [pc, #576]	; (8000bb8 <main+0x290>)
 8000976:	f001 fd95 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 800097a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800097e:	f002 fdd1 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8000982:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000986:	f002 fa47 	bl	8002e18 <ILI9341_Fill_Screen>

	  		uint32_t Timer_Counter = 0;
 800098a:	2300      	movs	r3, #0
 800098c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	  		for(uint32_t j = 0; j < 2; j++)
 8000990:	2300      	movs	r3, #0
 8000992:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000996:	e02a      	b.n	80009ee <main+0xc6>
	  		{
	  			HAL_TIM_Base_Start(&htim1);
 8000998:	4888      	ldr	r0, [pc, #544]	; (8000bbc <main+0x294>)
 800099a:	f004 fe67 	bl	800566c <HAL_TIM_Base_Start>
	  			for(uint16_t i = 0; i < 10; i++)
 800099e:	2300      	movs	r3, #0
 80009a0:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
 80009a4:	e00b      	b.n	80009be <main+0x96>
	  			{
	  				ILI9341_Fill_Screen(WHITE);
 80009a6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80009aa:	f002 fa35 	bl	8002e18 <ILI9341_Fill_Screen>
	  				ILI9341_Fill_Screen(BLACK);
 80009ae:	2000      	movs	r0, #0
 80009b0:	f002 fa32 	bl	8002e18 <ILI9341_Fill_Screen>
	  			for(uint16_t i = 0; i < 10; i++)
 80009b4:	f8b7 3106 	ldrh.w	r3, [r7, #262]	; 0x106
 80009b8:	3301      	adds	r3, #1
 80009ba:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
 80009be:	f8b7 3106 	ldrh.w	r3, [r7, #262]	; 0x106
 80009c2:	2b09      	cmp	r3, #9
 80009c4:	d9ef      	bls.n	80009a6 <main+0x7e>
	  			}

	  			//20.000 per second!
	  			HAL_TIM_Base_Stop(&htim1);
 80009c6:	487d      	ldr	r0, [pc, #500]	; (8000bbc <main+0x294>)
 80009c8:	f004 fec0 	bl	800574c <HAL_TIM_Base_Stop>
	  			Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 80009cc:	4b7b      	ldr	r3, [pc, #492]	; (8000bbc <main+0x294>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d2:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80009d6:	4413      	add	r3, r2
 80009d8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	  			__HAL_TIM_SET_COUNTER(&htim1, 0);
 80009dc:	4b77      	ldr	r3, [pc, #476]	; (8000bbc <main+0x294>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2200      	movs	r2, #0
 80009e2:	625a      	str	r2, [r3, #36]	; 0x24
	  		for(uint32_t j = 0; j < 2; j++)
 80009e4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80009e8:	3301      	adds	r3, #1
 80009ea:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80009ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d9d0      	bls.n	8000998 <main+0x70>
	  		}
	  		Timer_Counter /= 2;
 80009f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80009fa:	085b      	lsrs	r3, r3, #1
 80009fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	  		char counter_buff[30];
	  		ILI9341_Fill_Screen(WHITE);
 8000a00:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000a04:	f002 fa08 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000a08:	2001      	movs	r0, #1
 8000a0a:	f001 fffb 	bl	8002a04 <ILI9341_Set_Rotation>
	  		sprintf(counter_buff, "Timer counter value: %ld", Timer_Counter*2);
 8000a0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000a12:	005a      	lsls	r2, r3, #1
 8000a14:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000a18:	4969      	ldr	r1, [pc, #420]	; (8000bc0 <main+0x298>)
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f006 fa64 	bl	8006ee8 <siprintf>
	  		ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8000a20:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000a24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a28:	9301      	str	r3, [sp, #4]
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	220a      	movs	r2, #10
 8000a32:	210a      	movs	r1, #10
 8000a34:	f001 fd36 	bl	80024a4 <ILI9341_Draw_Text>

	  		double seconds_passed = 2*((float)Timer_Counter / 20000);
 8000a38:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000a3c:	ee07 3a90 	vmov	s15, r3
 8000a40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a44:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8000bc4 <main+0x29c>
 8000a48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a4c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a54:	ed87 7b36 	vstr	d7, [r7, #216]	; 0xd8
	  		sprintf(counter_buff, "Time: %.3f Sec", seconds_passed);
 8000a58:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000a5c:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8000a60:	4959      	ldr	r1, [pc, #356]	; (8000bc8 <main+0x2a0>)
 8000a62:	f006 fa41 	bl	8006ee8 <siprintf>
	  		ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8000a66:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000a6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a6e:	9301      	str	r3, [sp, #4]
 8000a70:	2302      	movs	r3, #2
 8000a72:	9300      	str	r3, [sp, #0]
 8000a74:	2300      	movs	r3, #0
 8000a76:	221e      	movs	r2, #30
 8000a78:	210a      	movs	r1, #10
 8000a7a:	f001 fd13 	bl	80024a4 <ILI9341_Draw_Text>

	  		double timer_float = 20/(((float)Timer_Counter)/20000);	//Frames per sec
 8000a7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000a82:	ee07 3a90 	vmov	s15, r3
 8000a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a8a:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8000bc4 <main+0x29c>
 8000a8e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000a92:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8000a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a9a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a9e:	ed87 7b34 	vstr	d7, [r7, #208]	; 0xd0

	  		sprintf(counter_buff, "FPS:  %.2f", timer_float);
 8000aa2:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000aa6:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8000aaa:	4948      	ldr	r1, [pc, #288]	; (8000bcc <main+0x2a4>)
 8000aac:	f006 fa1c 	bl	8006ee8 <siprintf>
	  		ILI9341_Draw_Text(counter_buff, 10, 50, BLACK, 2, WHITE);
 8000ab0:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000ab4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ab8:	9301      	str	r3, [sp, #4]
 8000aba:	2302      	movs	r3, #2
 8000abc:	9300      	str	r3, [sp, #0]
 8000abe:	2300      	movs	r3, #0
 8000ac0:	2232      	movs	r2, #50	; 0x32
 8000ac2:	210a      	movs	r1, #10
 8000ac4:	f001 fcee 	bl	80024a4 <ILI9341_Draw_Text>
	  		double MB_PS = timer_float*240*320*2/1000000;
 8000ac8:	ed97 7b34 	vldr	d7, [r7, #208]	; 0xd0
 8000acc:	ed9f 6b32 	vldr	d6, [pc, #200]	; 8000b98 <main+0x270>
 8000ad0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ad4:	ed9f 6b32 	vldr	d6, [pc, #200]	; 8000ba0 <main+0x278>
 8000ad8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000adc:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000ae0:	ed9f 5b31 	vldr	d5, [pc, #196]	; 8000ba8 <main+0x280>
 8000ae4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ae8:	ed87 7b32 	vstr	d7, [r7, #200]	; 0xc8
	  		sprintf(counter_buff, "MB/S: %.2f", MB_PS);
 8000aec:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000af0:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8000af4:	4936      	ldr	r1, [pc, #216]	; (8000bd0 <main+0x2a8>)
 8000af6:	f006 f9f7 	bl	8006ee8 <siprintf>
	  		ILI9341_Draw_Text(counter_buff, 10, 70, BLACK, 2, WHITE);
 8000afa:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000afe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b02:	9301      	str	r3, [sp, #4]
 8000b04:	2302      	movs	r3, #2
 8000b06:	9300      	str	r3, [sp, #0]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	2246      	movs	r2, #70	; 0x46
 8000b0c:	210a      	movs	r1, #10
 8000b0e:	f001 fcc9 	bl	80024a4 <ILI9341_Draw_Text>
	  		double SPI_utilized_percentage = (MB_PS/(6.25 ))*100;		//50mbits / 8 bits
 8000b12:	ed97 6b32 	vldr	d6, [r7, #200]	; 0xc8
 8000b16:	eeb1 5b09 	vmov.f64	d5, #25	; 0x40c80000  6.250
 8000b1a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b1e:	ed9f 6b24 	vldr	d6, [pc, #144]	; 8000bb0 <main+0x288>
 8000b22:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b26:	ed87 7b30 	vstr	d7, [r7, #192]	; 0xc0
	  		sprintf(counter_buff, "SPI Utilized: %.2f", SPI_utilized_percentage);
 8000b2a:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000b2e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000b32:	4928      	ldr	r1, [pc, #160]	; (8000bd4 <main+0x2ac>)
 8000b34:	f006 f9d8 	bl	8006ee8 <siprintf>
	  		ILI9341_Draw_Text(counter_buff, 10, 90, BLACK, 2, WHITE);
 8000b38:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000b3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b40:	9301      	str	r3, [sp, #4]
 8000b42:	2302      	movs	r3, #2
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	2300      	movs	r3, #0
 8000b48:	225a      	movs	r2, #90	; 0x5a
 8000b4a:	210a      	movs	r1, #10
 8000b4c:	f001 fcaa 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(10000);
 8000b50:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b54:	f002 fce6 	bl	8003524 <HAL_Delay>
	  		static uint16_t y = 0;

	  		char Temp_Buffer_text[40];

	  //----------------------------------------------------------COUNTING MULTIPLE SEGMENTS
	  		ILI9341_Fill_Screen(WHITE);
 8000b58:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000b5c:	f002 f95c 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000b60:	2001      	movs	r0, #1
 8000b62:	f001 ff4f 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Counting multiple segments at once", 10, 10, BLACK, 1, WHITE);
 8000b66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b6a:	9301      	str	r3, [sp, #4]
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	2300      	movs	r3, #0
 8000b72:	220a      	movs	r2, #10
 8000b74:	210a      	movs	r1, #10
 8000b76:	4818      	ldr	r0, [pc, #96]	; (8000bd8 <main+0x2b0>)
 8000b78:	f001 fc94 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 8000b7c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000b80:	f002 fcd0 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8000b84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000b88:	f002 f946 	bl	8002e18 <ILI9341_Fill_Screen>


	  		for(uint16_t i = 0; i <= 10; i++)
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
 8000b92:	e0ab      	b.n	8000cec <main+0x3c4>
 8000b94:	f3af 8000 	nop.w
 8000b98:	00000000 	.word	0x00000000
 8000b9c:	406e0000 	.word	0x406e0000
 8000ba0:	00000000 	.word	0x00000000
 8000ba4:	40740000 	.word	0x40740000
 8000ba8:	00000000 	.word	0x00000000
 8000bac:	412e8480 	.word	0x412e8480
 8000bb0:	00000000 	.word	0x00000000
 8000bb4:	40590000 	.word	0x40590000
 8000bb8:	080090b0 	.word	0x080090b0
 8000bbc:	20000270 	.word	0x20000270
 8000bc0:	080090cc 	.word	0x080090cc
 8000bc4:	469c4000 	.word	0x469c4000
 8000bc8:	080090e8 	.word	0x080090e8
 8000bcc:	080090f8 	.word	0x080090f8
 8000bd0:	08009104 	.word	0x08009104
 8000bd4:	08009110 	.word	0x08009110
 8000bd8:	08009124 	.word	0x08009124
	  		{
	  		sprintf(Temp_Buffer_text, "Counting: %d", i);
 8000bdc:	f8b7 2104 	ldrh.w	r2, [r7, #260]	; 0x104
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	49d9      	ldr	r1, [pc, #868]	; (8000f48 <main+0x620>)
 8000be4:	4618      	mov	r0, r3
 8000be6:	f006 f97f 	bl	8006ee8 <siprintf>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 10, BLACK, 2, WHITE);
 8000bea:	1d38      	adds	r0, r7, #4
 8000bec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	220a      	movs	r2, #10
 8000bfa:	210a      	movs	r1, #10
 8000bfc:	f001 fc52 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 30, BLUE, 2, WHITE);
 8000c00:	1d38      	adds	r0, r7, #4
 8000c02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c06:	9301      	str	r3, [sp, #4]
 8000c08:	2302      	movs	r3, #2
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	231f      	movs	r3, #31
 8000c0e:	221e      	movs	r2, #30
 8000c10:	210a      	movs	r1, #10
 8000c12:	f001 fc47 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 50, RED, 2, WHITE);
 8000c16:	1d38      	adds	r0, r7, #4
 8000c18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c1c:	9301      	str	r3, [sp, #4]
 8000c1e:	2302      	movs	r3, #2
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000c26:	2232      	movs	r2, #50	; 0x32
 8000c28:	210a      	movs	r1, #10
 8000c2a:	f001 fc3b 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 70, GREEN, 2, WHITE);
 8000c2e:	1d38      	adds	r0, r7, #4
 8000c30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c34:	9301      	str	r3, [sp, #4]
 8000c36:	2302      	movs	r3, #2
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000c3e:	2246      	movs	r2, #70	; 0x46
 8000c40:	210a      	movs	r1, #10
 8000c42:	f001 fc2f 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 90, BLACK, 2, WHITE);
 8000c46:	1d38      	adds	r0, r7, #4
 8000c48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c4c:	9301      	str	r3, [sp, #4]
 8000c4e:	2302      	movs	r3, #2
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	2300      	movs	r3, #0
 8000c54:	225a      	movs	r2, #90	; 0x5a
 8000c56:	210a      	movs	r1, #10
 8000c58:	f001 fc24 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 110, BLUE, 2, WHITE);
 8000c5c:	1d38      	adds	r0, r7, #4
 8000c5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c62:	9301      	str	r3, [sp, #4]
 8000c64:	2302      	movs	r3, #2
 8000c66:	9300      	str	r3, [sp, #0]
 8000c68:	231f      	movs	r3, #31
 8000c6a:	226e      	movs	r2, #110	; 0x6e
 8000c6c:	210a      	movs	r1, #10
 8000c6e:	f001 fc19 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 130, RED, 2, WHITE);
 8000c72:	1d38      	adds	r0, r7, #4
 8000c74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c78:	9301      	str	r3, [sp, #4]
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000c82:	2282      	movs	r2, #130	; 0x82
 8000c84:	210a      	movs	r1, #10
 8000c86:	f001 fc0d 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 150, GREEN, 2, WHITE);
 8000c8a:	1d38      	adds	r0, r7, #4
 8000c8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c90:	9301      	str	r3, [sp, #4]
 8000c92:	2302      	movs	r3, #2
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000c9a:	2296      	movs	r2, #150	; 0x96
 8000c9c:	210a      	movs	r1, #10
 8000c9e:	f001 fc01 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 170, WHITE, 2, BLACK);
 8000ca2:	1d38      	adds	r0, r7, #4
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	9301      	str	r3, [sp, #4]
 8000ca8:	2302      	movs	r3, #2
 8000caa:	9300      	str	r3, [sp, #0]
 8000cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cb0:	22aa      	movs	r2, #170	; 0xaa
 8000cb2:	210a      	movs	r1, #10
 8000cb4:	f001 fbf6 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 190, BLUE, 2, BLACK);
 8000cb8:	1d38      	adds	r0, r7, #4
 8000cba:	2300      	movs	r3, #0
 8000cbc:	9301      	str	r3, [sp, #4]
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	9300      	str	r3, [sp, #0]
 8000cc2:	231f      	movs	r3, #31
 8000cc4:	22be      	movs	r2, #190	; 0xbe
 8000cc6:	210a      	movs	r1, #10
 8000cc8:	f001 fbec 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 210, RED, 2, BLACK);
 8000ccc:	1d38      	adds	r0, r7, #4
 8000cce:	2300      	movs	r3, #0
 8000cd0:	9301      	str	r3, [sp, #4]
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	9300      	str	r3, [sp, #0]
 8000cd6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000cda:	22d2      	movs	r2, #210	; 0xd2
 8000cdc:	210a      	movs	r1, #10
 8000cde:	f001 fbe1 	bl	80024a4 <ILI9341_Draw_Text>
	  		for(uint16_t i = 0; i <= 10; i++)
 8000ce2:	f8b7 3104 	ldrh.w	r3, [r7, #260]	; 0x104
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
 8000cec:	f8b7 3104 	ldrh.w	r3, [r7, #260]	; 0x104
 8000cf0:	2b0a      	cmp	r3, #10
 8000cf2:	f67f af73 	bls.w	8000bdc <main+0x2b4>
	  		}

	  		HAL_Delay(1000);
 8000cf6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cfa:	f002 fc13 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------COUNTING SINGLE SEGMENT
	  		ILI9341_Fill_Screen(WHITE);
 8000cfe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d02:	f002 f889 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000d06:	2001      	movs	r0, #1
 8000d08:	f001 fe7c 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Counting single segment", 10, 10, BLACK, 1, WHITE);
 8000d0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	2301      	movs	r3, #1
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	2300      	movs	r3, #0
 8000d18:	220a      	movs	r2, #10
 8000d1a:	210a      	movs	r1, #10
 8000d1c:	488b      	ldr	r0, [pc, #556]	; (8000f4c <main+0x624>)
 8000d1e:	f001 fbc1 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 8000d22:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000d26:	f002 fbfd 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8000d2a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d2e:	f002 f873 	bl	8002e18 <ILI9341_Fill_Screen>

	  		for(uint16_t i = 0; i <= 100; i++)
 8000d32:	2300      	movs	r3, #0
 8000d34:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
 8000d38:	e016      	b.n	8000d68 <main+0x440>
	  		{
	  		sprintf(Temp_Buffer_text, "Counting: %d", i);
 8000d3a:	f8b7 2102 	ldrh.w	r2, [r7, #258]	; 0x102
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	4981      	ldr	r1, [pc, #516]	; (8000f48 <main+0x620>)
 8000d42:	4618      	mov	r0, r3
 8000d44:	f006 f8d0 	bl	8006ee8 <siprintf>
	  		ILI9341_Draw_Text(Temp_Buffer_text, 10, 10, BLACK, 3, WHITE);
 8000d48:	1d38      	adds	r0, r7, #4
 8000d4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	2303      	movs	r3, #3
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	2300      	movs	r3, #0
 8000d56:	220a      	movs	r2, #10
 8000d58:	210a      	movs	r1, #10
 8000d5a:	f001 fba3 	bl	80024a4 <ILI9341_Draw_Text>
	  		for(uint16_t i = 0; i <= 100; i++)
 8000d5e:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 8000d62:	3301      	adds	r3, #1
 8000d64:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
 8000d68:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 8000d6c:	2b64      	cmp	r3, #100	; 0x64
 8000d6e:	d9e4      	bls.n	8000d3a <main+0x412>
	  		}

	  		HAL_Delay(1000);
 8000d70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d74:	f002 fbd6 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------ALIGNMENT TEST
	  		ILI9341_Fill_Screen(WHITE);
 8000d78:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d7c:	f002 f84c 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000d80:	2001      	movs	r0, #1
 8000d82:	f001 fe3f 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Rectangle alignment check", 10, 10, BLACK, 1, WHITE);
 8000d86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d8a:	9301      	str	r3, [sp, #4]
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	2300      	movs	r3, #0
 8000d92:	220a      	movs	r2, #10
 8000d94:	210a      	movs	r1, #10
 8000d96:	486e      	ldr	r0, [pc, #440]	; (8000f50 <main+0x628>)
 8000d98:	f001 fb84 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 8000d9c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000da0:	f002 fbc0 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8000da4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000da8:	f002 f836 	bl	8002e18 <ILI9341_Fill_Screen>

	  		ILI9341_Draw_Hollow_Rectangle_Coord(50, 50, 100, 100, BLACK);
 8000dac:	2300      	movs	r3, #0
 8000dae:	9300      	str	r3, [sp, #0]
 8000db0:	2364      	movs	r3, #100	; 0x64
 8000db2:	2264      	movs	r2, #100	; 0x64
 8000db4:	2132      	movs	r1, #50	; 0x32
 8000db6:	2032      	movs	r0, #50	; 0x32
 8000db8:	f001 f9fb 	bl	80021b2 <ILI9341_Draw_Hollow_Rectangle_Coord>
	  		ILI9341_Draw_Filled_Rectangle_Coord(20, 20, 50, 50, BLACK);
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2332      	movs	r3, #50	; 0x32
 8000dc2:	2232      	movs	r2, #50	; 0x32
 8000dc4:	2114      	movs	r1, #20
 8000dc6:	2014      	movs	r0, #20
 8000dc8:	f001 fa74 	bl	80022b4 <ILI9341_Draw_Filled_Rectangle_Coord>
	  		ILI9341_Draw_Hollow_Rectangle_Coord(10, 10, 19, 19, BLACK);
 8000dcc:	2300      	movs	r3, #0
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	2313      	movs	r3, #19
 8000dd2:	2213      	movs	r2, #19
 8000dd4:	210a      	movs	r1, #10
 8000dd6:	200a      	movs	r0, #10
 8000dd8:	f001 f9eb 	bl	80021b2 <ILI9341_Draw_Hollow_Rectangle_Coord>
	  		HAL_Delay(1000);
 8000ddc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000de0:	f002 fba0 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------LINES EXAMPLE
	  		ILI9341_Fill_Screen(WHITE);
 8000de4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000de8:	f002 f816 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000dec:	2001      	movs	r0, #1
 8000dee:	f001 fe09 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Randomly placed and sized", 10, 10, BLACK, 1, WHITE);
 8000df2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000df6:	9301      	str	r3, [sp, #4]
 8000df8:	2301      	movs	r3, #1
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	220a      	movs	r2, #10
 8000e00:	210a      	movs	r1, #10
 8000e02:	4854      	ldr	r0, [pc, #336]	; (8000f54 <main+0x62c>)
 8000e04:	f001 fb4e 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("Horizontal and Vertical lines", 10, 20, BLACK, 1, WHITE);
 8000e08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e0c:	9301      	str	r3, [sp, #4]
 8000e0e:	2301      	movs	r3, #1
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	2300      	movs	r3, #0
 8000e14:	2214      	movs	r2, #20
 8000e16:	210a      	movs	r1, #10
 8000e18:	484f      	ldr	r0, [pc, #316]	; (8000f58 <main+0x630>)
 8000e1a:	f001 fb43 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 8000e1e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e22:	f002 fb7f 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8000e26:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000e2a:	f001 fff5 	bl	8002e18 <ILI9341_Fill_Screen>

	  		for(uint32_t i = 0; i < 30000; i++)
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000e34:	e054      	b.n	8000ee0 <main+0x5b8>
	  		{
	  			uint32_t random_num = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	67bb      	str	r3, [r7, #120]	; 0x78
	  			uint16_t xr = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	  			uint16_t yr = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	  			uint16_t radiusr = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	  			uint16_t colourr = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000e52:	4842      	ldr	r0, [pc, #264]	; (8000f5c <main+0x634>)
 8000e54:	f004 f823 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000e58:	67b8      	str	r0, [r7, #120]	; 0x78
	  			xr = random_num;
 8000e5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000e5c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000e60:	483e      	ldr	r0, [pc, #248]	; (8000f5c <main+0x634>)
 8000e62:	f004 f81c 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000e66:	67b8      	str	r0, [r7, #120]	; 0x78
	  			yr = random_num;
 8000e68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000e6a:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000e6e:	483b      	ldr	r0, [pc, #236]	; (8000f5c <main+0x634>)
 8000e70:	f004 f815 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000e74:	67b8      	str	r0, [r7, #120]	; 0x78
	  			radiusr = random_num;
 8000e76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000e78:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000e7c:	4837      	ldr	r0, [pc, #220]	; (8000f5c <main+0x634>)
 8000e7e:	f004 f80e 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000e82:	67b8      	str	r0, [r7, #120]	; 0x78
	  			colourr = random_num;
 8000e84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000e86:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

	  			xr &= 0x01FF;
 8000e8a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8000e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e92:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	  			yr &= 0x01FF;
 8000e96:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8000e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e9e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	  			radiusr &= 0x001F;
 8000ea2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000ea6:	f003 031f 	and.w	r3, r3, #31
 8000eaa:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	  			//ili9341_drawpixel(xr, yr, WHITE);
	  			ILI9341_Draw_Horizontal_Line(xr, yr, radiusr, colourr);
 8000eae:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8000eb2:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8000eb6:	f8b7 1074 	ldrh.w	r1, [r7, #116]	; 0x74
 8000eba:	f8b7 0076 	ldrh.w	r0, [r7, #118]	; 0x76
 8000ebe:	f002 f907 	bl	80030d0 <ILI9341_Draw_Horizontal_Line>
	  			ILI9341_Draw_Vertical_Line(xr, yr, radiusr, colourr);
 8000ec2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8000ec6:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8000eca:	f8b7 1074 	ldrh.w	r1, [r7, #116]	; 0x74
 8000ece:	f8b7 0076 	ldrh.w	r0, [r7, #118]	; 0x76
 8000ed2:	f002 f941 	bl	8003158 <ILI9341_Draw_Vertical_Line>
	  		for(uint32_t i = 0; i < 30000; i++)
 8000ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000eda:	3301      	adds	r3, #1
 8000edc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000ee0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000ee4:	f247 522f 	movw	r2, #29999	; 0x752f
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d9a4      	bls.n	8000e36 <main+0x50e>
	  		}

	  		HAL_Delay(1000);
 8000eec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ef0:	f002 fb18 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------HOLLOW CIRCLES EXAMPLE
	  		ILI9341_Fill_Screen(WHITE);
 8000ef4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000ef8:	f001 ff8e 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000efc:	2001      	movs	r0, #1
 8000efe:	f001 fd81 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Randomly placed and sized", 10, 10, BLACK, 1, WHITE);
 8000f02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f06:	9301      	str	r3, [sp, #4]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	220a      	movs	r2, #10
 8000f10:	210a      	movs	r1, #10
 8000f12:	4810      	ldr	r0, [pc, #64]	; (8000f54 <main+0x62c>)
 8000f14:	f001 fac6 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("Circles", 10, 20, BLACK, 1, WHITE);
 8000f18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	2301      	movs	r3, #1
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2300      	movs	r3, #0
 8000f24:	2214      	movs	r2, #20
 8000f26:	210a      	movs	r1, #10
 8000f28:	480d      	ldr	r0, [pc, #52]	; (8000f60 <main+0x638>)
 8000f2a:	f001 fabb 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 8000f2e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f32:	f002 faf7 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8000f36:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000f3a:	f001 ff6d 	bl	8002e18 <ILI9341_Fill_Screen>


	  		for(uint32_t i = 0; i < 3000; i++)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000f44:	e064      	b.n	8001010 <main+0x6e8>
 8000f46:	bf00      	nop
 8000f48:	08009148 	.word	0x08009148
 8000f4c:	08009158 	.word	0x08009158
 8000f50:	08009170 	.word	0x08009170
 8000f54:	0800918c 	.word	0x0800918c
 8000f58:	080091a8 	.word	0x080091a8
 8000f5c:	200001f8 	.word	0x200001f8
 8000f60:	080091c8 	.word	0x080091c8
	  		{
	  			uint32_t random_num = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	  			uint16_t xr = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
	  			uint16_t yr = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	  			uint16_t radiusr = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	  			uint16_t colourr = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000f82:	48cb      	ldr	r0, [pc, #812]	; (80012b0 <main+0x988>)
 8000f84:	f003 ff8b 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000f88:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	  			xr = random_num;
 8000f8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000f90:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000f94:	48c6      	ldr	r0, [pc, #792]	; (80012b0 <main+0x988>)
 8000f96:	f003 ff82 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000f9a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	  			yr = random_num;
 8000f9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000fa2:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000fa6:	48c2      	ldr	r0, [pc, #776]	; (80012b0 <main+0x988>)
 8000fa8:	f003 ff79 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000fac:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	  			radiusr = random_num;
 8000fb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000fb4:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000fb8:	48bd      	ldr	r0, [pc, #756]	; (80012b0 <main+0x988>)
 8000fba:	f003 ff70 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8000fbe:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	  			colourr = random_num;
 8000fc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000fc6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c

	  			xr &= 0x01FF;
 8000fca:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8000fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fd2:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
	  			yr &= 0x01FF;
 8000fd6:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8000fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fde:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	  			radiusr &= 0x001F;
 8000fe2:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8000fe6:	f003 031f 	and.w	r3, r3, #31
 8000fea:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	  			//ili9341_drawpixel(xr, yr, WHITE);
	  			ILI9341_Draw_Hollow_Circle(xr, yr, radiusr*2, colourr);
 8000fee:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8000ffa:	f8b7 1080 	ldrh.w	r1, [r7, #128]	; 0x80
 8000ffe:	f8b7 0082 	ldrh.w	r0, [r7, #130]	; 0x82
 8001002:	f000 ff98 	bl	8001f36 <ILI9341_Draw_Hollow_Circle>
	  		for(uint32_t i = 0; i < 3000; i++)
 8001006:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800100a:	3301      	adds	r3, #1
 800100c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001010:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001014:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001018:	4293      	cmp	r3, r2
 800101a:	d9a3      	bls.n	8000f64 <main+0x63c>
	  		}
	  		HAL_Delay(1000);
 800101c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001020:	f002 fa80 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------FILLED CIRCLES EXAMPLE
	  		ILI9341_Fill_Screen(WHITE);
 8001024:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001028:	f001 fef6 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 800102c:	2001      	movs	r0, #1
 800102e:	f001 fce9 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Randomly placed and sized", 10, 10, BLACK, 1, WHITE);
 8001032:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001036:	9301      	str	r3, [sp, #4]
 8001038:	2301      	movs	r3, #1
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	2300      	movs	r3, #0
 800103e:	220a      	movs	r2, #10
 8001040:	210a      	movs	r1, #10
 8001042:	489c      	ldr	r0, [pc, #624]	; (80012b4 <main+0x98c>)
 8001044:	f001 fa2e 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("Filled Circles", 10, 20, BLACK, 1, WHITE);
 8001048:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	2301      	movs	r3, #1
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2300      	movs	r3, #0
 8001054:	2214      	movs	r2, #20
 8001056:	210a      	movs	r1, #10
 8001058:	4897      	ldr	r0, [pc, #604]	; (80012b8 <main+0x990>)
 800105a:	f001 fa23 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 800105e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001062:	f002 fa5f 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8001066:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800106a:	f001 fed5 	bl	8002e18 <ILI9341_Fill_Screen>

	  		for(uint32_t i = 0; i < 1000; i++)
 800106e:	2300      	movs	r3, #0
 8001070:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001074:	e055      	b.n	8001122 <main+0x7fa>
	  		{
	  			uint32_t random_num = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	  			uint16_t xr = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	  			uint16_t yr = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	  			uint16_t radiusr = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	  			uint16_t colourr = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8001094:	4886      	ldr	r0, [pc, #536]	; (80012b0 <main+0x988>)
 8001096:	f003 ff02 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 800109a:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	  			xr = random_num;
 800109e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80010a2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80010a6:	4882      	ldr	r0, [pc, #520]	; (80012b0 <main+0x988>)
 80010a8:	f003 fef9 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80010ac:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	  			yr = random_num;
 80010b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80010b4:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80010b8:	487d      	ldr	r0, [pc, #500]	; (80012b0 <main+0x988>)
 80010ba:	f003 fef0 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80010be:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	  			radiusr = random_num;
 80010c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80010c6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80010ca:	4879      	ldr	r0, [pc, #484]	; (80012b0 <main+0x988>)
 80010cc:	f003 fee7 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80010d0:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	  			colourr = random_num;
 80010d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80010d8:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

	  			xr &= 0x01FF;
 80010dc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80010e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010e4:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	  			yr &= 0x01FF;
 80010e8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80010ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010f0:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	  			radiusr &= 0x001F;
 80010f4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80010f8:	f003 031f 	and.w	r3, r3, #31
 80010fc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	  			//ili9341_drawpixel(xr, yr, WHITE);
	  			ILI9341_Draw_Filled_Circle(xr, yr, radiusr/2, colourr);
 8001100:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8001104:	085b      	lsrs	r3, r3, #1
 8001106:	b29a      	uxth	r2, r3
 8001108:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800110c:	f8b7 108c 	ldrh.w	r1, [r7, #140]	; 0x8c
 8001110:	f8b7 008e 	ldrh.w	r0, [r7, #142]	; 0x8e
 8001114:	f000 ffc5 	bl	80020a2 <ILI9341_Draw_Filled_Circle>
	  		for(uint32_t i = 0; i < 1000; i++)
 8001118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800111c:	3301      	adds	r3, #1
 800111e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001126:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800112a:	d3a4      	bcc.n	8001076 <main+0x74e>
	  		}
	  		HAL_Delay(1000);
 800112c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001130:	f002 f9f8 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------HOLLOW RECTANGLES EXAMPLE
	  		ILI9341_Fill_Screen(WHITE);
 8001134:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001138:	f001 fe6e 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 800113c:	2001      	movs	r0, #1
 800113e:	f001 fc61 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Randomly placed and sized", 10, 10, BLACK, 1, WHITE);
 8001142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	2301      	movs	r3, #1
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2300      	movs	r3, #0
 800114e:	220a      	movs	r2, #10
 8001150:	210a      	movs	r1, #10
 8001152:	4858      	ldr	r0, [pc, #352]	; (80012b4 <main+0x98c>)
 8001154:	f001 f9a6 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("Rectangles", 10, 20, BLACK, 1, WHITE);
 8001158:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	2301      	movs	r3, #1
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2300      	movs	r3, #0
 8001164:	2214      	movs	r2, #20
 8001166:	210a      	movs	r1, #10
 8001168:	4854      	ldr	r0, [pc, #336]	; (80012bc <main+0x994>)
 800116a:	f001 f99b 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 800116e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001172:	f002 f9d7 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8001176:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800117a:	f001 fe4d 	bl	8002e18 <ILI9341_Fill_Screen>

	  		for(uint32_t i = 0; i < 20000; i++)
 800117e:	2300      	movs	r3, #0
 8001180:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001184:	e060      	b.n	8001248 <main+0x920>
	  		{
	  			uint32_t random_num = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	  			uint16_t xr = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
	  			uint16_t yr = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	  			uint16_t radiusr = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	  			uint16_t colourr = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80011a4:	4842      	ldr	r0, [pc, #264]	; (80012b0 <main+0x988>)
 80011a6:	f003 fe7a 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80011aa:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
	  			xr = random_num;
 80011ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011b2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80011b6:	483e      	ldr	r0, [pc, #248]	; (80012b0 <main+0x988>)
 80011b8:	f003 fe71 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80011bc:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
	  			yr = random_num;
 80011c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011c4:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80011c8:	4839      	ldr	r0, [pc, #228]	; (80012b0 <main+0x988>)
 80011ca:	f003 fe68 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80011ce:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
	  			radiusr = random_num;
 80011d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011d6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80011da:	4835      	ldr	r0, [pc, #212]	; (80012b0 <main+0x988>)
 80011dc:	f003 fe5f 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80011e0:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
	  			colourr = random_num;
 80011e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011e8:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94

	  			xr &= 0x01FF;
 80011ec:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80011f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011f4:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
	  			yr &= 0x01FF;
 80011f8:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80011fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001200:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	  			radiusr &= 0x001F;
 8001204:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001208:	f003 031f 	and.w	r3, r3, #31
 800120c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	  			//ili9341_drawpixel(xr, yr, WHITE);
	  			ILI9341_Draw_Hollow_Rectangle_Coord(xr, yr, xr+radiusr, yr+radiusr, colourr);
 8001210:	f8b7 209a 	ldrh.w	r2, [r7, #154]	; 0x9a
 8001214:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001218:	4413      	add	r3, r2
 800121a:	b29c      	uxth	r4, r3
 800121c:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 8001220:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001224:	4413      	add	r3, r2
 8001226:	b29a      	uxth	r2, r3
 8001228:	f8b7 1098 	ldrh.w	r1, [r7, #152]	; 0x98
 800122c:	f8b7 009a 	ldrh.w	r0, [r7, #154]	; 0x9a
 8001230:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	4613      	mov	r3, r2
 8001238:	4622      	mov	r2, r4
 800123a:	f000 ffba 	bl	80021b2 <ILI9341_Draw_Hollow_Rectangle_Coord>
	  		for(uint32_t i = 0; i < 20000; i++)
 800123e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001242:	3301      	adds	r3, #1
 8001244:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001248:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800124c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001250:	4293      	cmp	r3, r2
 8001252:	d998      	bls.n	8001186 <main+0x85e>
	  		}
	  		HAL_Delay(1000);
 8001254:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001258:	f002 f964 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------FILLED RECTANGLES EXAMPLE
	  		ILI9341_Fill_Screen(WHITE);
 800125c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001260:	f001 fdda 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001264:	2001      	movs	r0, #1
 8001266:	f001 fbcd 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Randomly placed and sized", 10, 10, BLACK, 1, WHITE);
 800126a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2301      	movs	r3, #1
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2300      	movs	r3, #0
 8001276:	220a      	movs	r2, #10
 8001278:	210a      	movs	r1, #10
 800127a:	480e      	ldr	r0, [pc, #56]	; (80012b4 <main+0x98c>)
 800127c:	f001 f912 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("Filled Rectangles", 10, 20, BLACK, 1, WHITE);
 8001280:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001284:	9301      	str	r3, [sp, #4]
 8001286:	2301      	movs	r3, #1
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2300      	movs	r3, #0
 800128c:	2214      	movs	r2, #20
 800128e:	210a      	movs	r1, #10
 8001290:	480b      	ldr	r0, [pc, #44]	; (80012c0 <main+0x998>)
 8001292:	f001 f907 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 8001296:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800129a:	f002 f943 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 800129e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80012a2:	f001 fdb9 	bl	8002e18 <ILI9341_Fill_Screen>

	  		for(uint32_t i = 0; i < 20000; i++)
 80012a6:	2300      	movs	r3, #0
 80012a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80012ac:	e062      	b.n	8001374 <main+0xa4c>
 80012ae:	bf00      	nop
 80012b0:	200001f8 	.word	0x200001f8
 80012b4:	0800918c 	.word	0x0800918c
 80012b8:	080091d0 	.word	0x080091d0
 80012bc:	080091e0 	.word	0x080091e0
 80012c0:	080091ec 	.word	0x080091ec
	  		{
	  			uint32_t random_num = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	  			uint16_t xr = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	  			uint16_t yr = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
	  			uint16_t radiusr = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	  			uint16_t colourr = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80012e2:	48b9      	ldr	r0, [pc, #740]	; (80015c8 <main+0xca0>)
 80012e4:	f003 fddb 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80012e8:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	  			xr = random_num;
 80012ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80012f0:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 80012f4:	48b4      	ldr	r0, [pc, #720]	; (80015c8 <main+0xca0>)
 80012f6:	f003 fdd2 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 80012fa:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	  			yr = random_num;
 80012fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001302:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8001306:	48b0      	ldr	r0, [pc, #704]	; (80015c8 <main+0xca0>)
 8001308:	f003 fdc9 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 800130c:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	  			radiusr = random_num;
 8001310:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001314:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8001318:	48ab      	ldr	r0, [pc, #684]	; (80015c8 <main+0xca0>)
 800131a:	f003 fdc0 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 800131e:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	  			colourr = random_num;
 8001322:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001326:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0

	  			xr &= 0x01FF;
 800132a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800132e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001332:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	  			yr &= 0x01FF;
 8001336:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800133a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800133e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
	  			radiusr &= 0x001F;
 8001342:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8001346:	f003 031f 	and.w	r3, r3, #31
 800134a:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	  			//ili9341_drawpixel(xr, yr, WHITE);
	  			ILI9341_Draw_Rectangle(xr, yr, radiusr, radiusr, colourr);
 800134e:	f8b7 40a2 	ldrh.w	r4, [r7, #162]	; 0xa2
 8001352:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	; 0xa2
 8001356:	f8b7 10a4 	ldrh.w	r1, [r7, #164]	; 0xa4
 800135a:	f8b7 00a6 	ldrh.w	r0, [r7, #166]	; 0xa6
 800135e:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	4623      	mov	r3, r4
 8001366:	f001 fe57 	bl	8003018 <ILI9341_Draw_Rectangle>
	  		for(uint32_t i = 0; i < 20000; i++)
 800136a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800136e:	3301      	adds	r3, #1
 8001370:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001374:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001378:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800137c:	4293      	cmp	r3, r2
 800137e:	d9a1      	bls.n	80012c4 <main+0x99c>
	  		}
	  		HAL_Delay(1000);
 8001380:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001384:	f002 f8ce 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------INDIVIDUAL PIXEL EXAMPLE

	  		ILI9341_Fill_Screen(WHITE);
 8001388:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800138c:	f001 fd44 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001390:	2001      	movs	r0, #1
 8001392:	f001 fb37 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Slow draw by selecting", 10, 10, BLACK, 1, WHITE);
 8001396:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800139a:	9301      	str	r3, [sp, #4]
 800139c:	2301      	movs	r3, #1
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2300      	movs	r3, #0
 80013a2:	220a      	movs	r2, #10
 80013a4:	210a      	movs	r1, #10
 80013a6:	4889      	ldr	r0, [pc, #548]	; (80015cc <main+0xca4>)
 80013a8:	f001 f87c 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("and adressing pixels", 10, 20, BLACK, 1, WHITE);
 80013ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013b0:	9301      	str	r3, [sp, #4]
 80013b2:	2301      	movs	r3, #1
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2300      	movs	r3, #0
 80013b8:	2214      	movs	r2, #20
 80013ba:	210a      	movs	r1, #10
 80013bc:	4884      	ldr	r0, [pc, #528]	; (80015d0 <main+0xca8>)
 80013be:	f001 f871 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 80013c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013c6:	f002 f8ad 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 80013ca:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80013ce:	f001 fd23 	bl	8002e18 <ILI9341_Fill_Screen>


	  		x = 0;
 80013d2:	4b80      	ldr	r3, [pc, #512]	; (80015d4 <main+0xcac>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	801a      	strh	r2, [r3, #0]
	  		y = 0;
 80013d8:	4b7f      	ldr	r3, [pc, #508]	; (80015d8 <main+0xcb0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	801a      	strh	r2, [r3, #0]
	  		while (y < 240)
 80013de:	e026      	b.n	800142e <main+0xb06>
	  		{
	  		while ((x < 320) && (y < 240))
	  		{

	  			if(x % 2)
 80013e0:	4b7c      	ldr	r3, [pc, #496]	; (80015d4 <main+0xcac>)
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d007      	beq.n	80013fe <main+0xad6>
	  			{
	  				ILI9341_Draw_Pixel(x, y, BLACK);
 80013ee:	4b79      	ldr	r3, [pc, #484]	; (80015d4 <main+0xcac>)
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	4a79      	ldr	r2, [pc, #484]	; (80015d8 <main+0xcb0>)
 80013f4:	8811      	ldrh	r1, [r2, #0]
 80013f6:	2200      	movs	r2, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f001 fd33 	bl	8002e64 <ILI9341_Draw_Pixel>
	  			}

	  			x++;
 80013fe:	4b75      	ldr	r3, [pc, #468]	; (80015d4 <main+0xcac>)
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	3301      	adds	r3, #1
 8001404:	b29a      	uxth	r2, r3
 8001406:	4b73      	ldr	r3, [pc, #460]	; (80015d4 <main+0xcac>)
 8001408:	801a      	strh	r2, [r3, #0]
	  		while ((x < 320) && (y < 240))
 800140a:	4b72      	ldr	r3, [pc, #456]	; (80015d4 <main+0xcac>)
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001412:	d203      	bcs.n	800141c <main+0xaf4>
 8001414:	4b70      	ldr	r3, [pc, #448]	; (80015d8 <main+0xcb0>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	2bef      	cmp	r3, #239	; 0xef
 800141a:	d9e1      	bls.n	80013e0 <main+0xab8>
	  		}

	  			y++;
 800141c:	4b6e      	ldr	r3, [pc, #440]	; (80015d8 <main+0xcb0>)
 800141e:	881b      	ldrh	r3, [r3, #0]
 8001420:	3301      	adds	r3, #1
 8001422:	b29a      	uxth	r2, r3
 8001424:	4b6c      	ldr	r3, [pc, #432]	; (80015d8 <main+0xcb0>)
 8001426:	801a      	strh	r2, [r3, #0]
	  			x = 0;
 8001428:	4b6a      	ldr	r3, [pc, #424]	; (80015d4 <main+0xcac>)
 800142a:	2200      	movs	r2, #0
 800142c:	801a      	strh	r2, [r3, #0]
	  		while (y < 240)
 800142e:	4b6a      	ldr	r3, [pc, #424]	; (80015d8 <main+0xcb0>)
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	2bef      	cmp	r3, #239	; 0xef
 8001434:	d9e9      	bls.n	800140a <main+0xae2>
	  		}

	  		x = 0;
 8001436:	4b67      	ldr	r3, [pc, #412]	; (80015d4 <main+0xcac>)
 8001438:	2200      	movs	r2, #0
 800143a:	801a      	strh	r2, [r3, #0]
	  		y = 0;
 800143c:	4b66      	ldr	r3, [pc, #408]	; (80015d8 <main+0xcb0>)
 800143e:	2200      	movs	r2, #0
 8001440:	801a      	strh	r2, [r3, #0]


	  		while (y < 240)
 8001442:	e026      	b.n	8001492 <main+0xb6a>
	  		{
	  		while ((x < 320) && (y < 240))
	  		{

	  			if(y % 2)
 8001444:	4b64      	ldr	r3, [pc, #400]	; (80015d8 <main+0xcb0>)
 8001446:	881b      	ldrh	r3, [r3, #0]
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	b29b      	uxth	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d007      	beq.n	8001462 <main+0xb3a>
	  			{
	  				ILI9341_Draw_Pixel(x, y, BLACK);
 8001452:	4b60      	ldr	r3, [pc, #384]	; (80015d4 <main+0xcac>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	4a60      	ldr	r2, [pc, #384]	; (80015d8 <main+0xcb0>)
 8001458:	8811      	ldrh	r1, [r2, #0]
 800145a:	2200      	movs	r2, #0
 800145c:	4618      	mov	r0, r3
 800145e:	f001 fd01 	bl	8002e64 <ILI9341_Draw_Pixel>
	  			}

	  			x++;
 8001462:	4b5c      	ldr	r3, [pc, #368]	; (80015d4 <main+0xcac>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b5a      	ldr	r3, [pc, #360]	; (80015d4 <main+0xcac>)
 800146c:	801a      	strh	r2, [r3, #0]
	  		while ((x < 320) && (y < 240))
 800146e:	4b59      	ldr	r3, [pc, #356]	; (80015d4 <main+0xcac>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001476:	d203      	bcs.n	8001480 <main+0xb58>
 8001478:	4b57      	ldr	r3, [pc, #348]	; (80015d8 <main+0xcb0>)
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	2bef      	cmp	r3, #239	; 0xef
 800147e:	d9e1      	bls.n	8001444 <main+0xb1c>
	  		}

	  			y++;
 8001480:	4b55      	ldr	r3, [pc, #340]	; (80015d8 <main+0xcb0>)
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	3301      	adds	r3, #1
 8001486:	b29a      	uxth	r2, r3
 8001488:	4b53      	ldr	r3, [pc, #332]	; (80015d8 <main+0xcb0>)
 800148a:	801a      	strh	r2, [r3, #0]
	  			x = 0;
 800148c:	4b51      	ldr	r3, [pc, #324]	; (80015d4 <main+0xcac>)
 800148e:	2200      	movs	r2, #0
 8001490:	801a      	strh	r2, [r3, #0]
	  		while (y < 240)
 8001492:	4b51      	ldr	r3, [pc, #324]	; (80015d8 <main+0xcb0>)
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	2bef      	cmp	r3, #239	; 0xef
 8001498:	d9e9      	bls.n	800146e <main+0xb46>
	  		}
	  		HAL_Delay(2000);
 800149a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800149e:	f002 f841 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------INDIVIDUAL PIXEL EXAMPLE
	  		ILI9341_Fill_Screen(WHITE);
 80014a2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80014a6:	f001 fcb7 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80014aa:	2001      	movs	r0, #1
 80014ac:	f001 faaa 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Random position and colour", 10, 10, BLACK, 1, WHITE);
 80014b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	2301      	movs	r3, #1
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	2300      	movs	r3, #0
 80014bc:	220a      	movs	r2, #10
 80014be:	210a      	movs	r1, #10
 80014c0:	4846      	ldr	r0, [pc, #280]	; (80015dc <main+0xcb4>)
 80014c2:	f000 ffef 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("500000 pixels", 10, 20, BLACK, 1, WHITE);
 80014c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014ca:	9301      	str	r3, [sp, #4]
 80014cc:	2301      	movs	r3, #1
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	2300      	movs	r3, #0
 80014d2:	2214      	movs	r2, #20
 80014d4:	210a      	movs	r1, #10
 80014d6:	4842      	ldr	r0, [pc, #264]	; (80015e0 <main+0xcb8>)
 80014d8:	f000 ffe4 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 80014dc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014e0:	f002 f820 	bl	8003524 <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 80014e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80014e8:	f001 fc96 	bl	8002e18 <ILI9341_Fill_Screen>


	  		for(uint32_t i = 0; i < 500000; i++)
 80014ec:	2300      	movs	r3, #0
 80014ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80014f2:	e03a      	b.n	800156a <main+0xc42>
	  		{
	  			uint32_t random_num = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	  			uint16_t xr = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	  			uint16_t yr = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8001506:	4830      	ldr	r0, [pc, #192]	; (80015c8 <main+0xca0>)
 8001508:	f003 fcc9 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 800150c:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
	  			xr = random_num;
 8001510:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001514:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	  			random_num = HAL_RNG_GetRandomNumber(&hrng);
 8001518:	482b      	ldr	r0, [pc, #172]	; (80015c8 <main+0xca0>)
 800151a:	f003 fcc0 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 800151e:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
	  			yr = random_num;
 8001522:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001526:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
	  			uint16_t color = HAL_RNG_GetRandomNumber(&hrng);
 800152a:	4827      	ldr	r0, [pc, #156]	; (80015c8 <main+0xca0>)
 800152c:	f003 fcb7 	bl	8004e9e <HAL_RNG_GetRandomNumber>
 8001530:	4603      	mov	r3, r0
 8001532:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae

	  			xr &= 0x01FF;
 8001536:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800153a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800153e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	  			yr &= 0x01FF;
 8001542:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8001546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800154a:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
	  			ILI9341_Draw_Pixel(xr, yr, color);
 800154e:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	; 0xae
 8001552:	f8b7 10b0 	ldrh.w	r1, [r7, #176]	; 0xb0
 8001556:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800155a:	4618      	mov	r0, r3
 800155c:	f001 fc82 	bl	8002e64 <ILI9341_Draw_Pixel>
	  		for(uint32_t i = 0; i < 500000; i++)
 8001560:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001564:	3301      	adds	r3, #1
 8001566:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800156a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800156e:	4a1d      	ldr	r2, [pc, #116]	; (80015e4 <main+0xcbc>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d9bf      	bls.n	80014f4 <main+0xbcc>
	  		}
	  		HAL_Delay(2000);
 8001574:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001578:	f001 ffd4 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------565 COLOUR EXAMPLE, Grayscale
	  		ILI9341_Fill_Screen(WHITE);
 800157c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001580:	f001 fc4a 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001584:	2001      	movs	r0, #1
 8001586:	f001 fa3d 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
 800158a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	2301      	movs	r3, #1
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	2300      	movs	r3, #0
 8001596:	220a      	movs	r2, #10
 8001598:	210a      	movs	r1, #10
 800159a:	4813      	ldr	r0, [pc, #76]	; (80015e8 <main+0xcc0>)
 800159c:	f000 ff82 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);
 80015a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015a4:	9301      	str	r3, [sp, #4]
 80015a6:	2301      	movs	r3, #1
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	2300      	movs	r3, #0
 80015ac:	2214      	movs	r2, #20
 80015ae:	210a      	movs	r1, #10
 80015b0:	480e      	ldr	r0, [pc, #56]	; (80015ec <main+0xcc4>)
 80015b2:	f000 ff77 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 80015b6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80015ba:	f001 ffb3 	bl	8003524 <HAL_Delay>


	  		for(uint16_t i = 0; i <= (320); i++)
 80015be:	2300      	movs	r3, #0
 80015c0:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
 80015c4:	e05a      	b.n	800167c <main+0xd54>
 80015c6:	bf00      	nop
 80015c8:	200001f8 	.word	0x200001f8
 80015cc:	08009200 	.word	0x08009200
 80015d0:	08009218 	.word	0x08009218
 80015d4:	200001f4 	.word	0x200001f4
 80015d8:	200001f6 	.word	0x200001f6
 80015dc:	08009230 	.word	0x08009230
 80015e0:	0800924c 	.word	0x0800924c
 80015e4:	0007a11f 	.word	0x0007a11f
 80015e8:	0800925c 	.word	0x0800925c
 80015ec:	0800926c 	.word	0x0800926c
	  		{
	  			uint16_t Red = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
	  			uint16_t Green = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
	  			uint16_t Blue = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba

	  			Red = i/(10);
 8001602:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8001606:	4a7d      	ldr	r2, [pc, #500]	; (80017fc <main+0xed4>)
 8001608:	fba2 2303 	umull	r2, r3, r2, r3
 800160c:	08db      	lsrs	r3, r3, #3
 800160e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
	  			Red <<= 11;
 8001612:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001616:	02db      	lsls	r3, r3, #11
 8001618:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
	  			Green = i/(5);
 800161c:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8001620:	4a76      	ldr	r2, [pc, #472]	; (80017fc <main+0xed4>)
 8001622:	fba2 2303 	umull	r2, r3, r2, r3
 8001626:	089b      	lsrs	r3, r3, #2
 8001628:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
	  			Green <<= 5;
 800162c:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001630:	015b      	lsls	r3, r3, #5
 8001632:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
	  			Blue = i/(10);
 8001636:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 800163a:	4a70      	ldr	r2, [pc, #448]	; (80017fc <main+0xed4>)
 800163c:	fba2 2303 	umull	r2, r3, r2, r3
 8001640:	08db      	lsrs	r3, r3, #3
 8001642:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba



	  			uint16_t RGB_color = Red + Green + Blue;
 8001646:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800164a:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800164e:	4413      	add	r3, r2
 8001650:	b29a      	uxth	r2, r3
 8001652:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8001656:	4413      	add	r3, r2
 8001658:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
	  			ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color);
 800165c:	4b68      	ldr	r3, [pc, #416]	; (8001800 <main+0xed8>)
 800165e:	8819      	ldrh	r1, [r3, #0]
 8001660:	f8b7 00e6 	ldrh.w	r0, [r7, #230]	; 0xe6
 8001664:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	23f0      	movs	r3, #240	; 0xf0
 800166c:	2201      	movs	r2, #1
 800166e:	f001 fcd3 	bl	8003018 <ILI9341_Draw_Rectangle>
	  		for(uint16_t i = 0; i <= (320); i++)
 8001672:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8001676:	3301      	adds	r3, #1
 8001678:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
 800167c:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8001680:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001684:	d9b4      	bls.n	80015f0 <main+0xcc8>

	  		}
	  		HAL_Delay(2000);
 8001686:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800168a:	f001 ff4b 	bl	8003524 <HAL_Delay>

	  //----------------------------------------------------------IMAGE EXAMPLE, Snow Tiger
	  		ILI9341_Fill_Screen(WHITE);
 800168e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001692:	f001 fbc1 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001696:	2001      	movs	r0, #1
 8001698:	f001 f9b4 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("RGB Picture", 10, 10, BLACK, 1, WHITE);
 800169c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	2301      	movs	r3, #1
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	2300      	movs	r3, #0
 80016a8:	220a      	movs	r2, #10
 80016aa:	210a      	movs	r1, #10
 80016ac:	4855      	ldr	r0, [pc, #340]	; (8001804 <main+0xedc>)
 80016ae:	f000 fef9 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("TIGER", 10, 20, BLACK, 1, WHITE);
 80016b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	2301      	movs	r3, #1
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2300      	movs	r3, #0
 80016be:	2214      	movs	r2, #20
 80016c0:	210a      	movs	r1, #10
 80016c2:	4851      	ldr	r0, [pc, #324]	; (8001808 <main+0xee0>)
 80016c4:	f000 feee 	bl	80024a4 <ILI9341_Draw_Text>
	  		HAL_Delay(2000);
 80016c8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80016cc:	f001 ff2a 	bl	8003524 <HAL_Delay>
	  		ILI9341_Draw_Image((const char*)snow_tiger, SCREEN_VERTICAL_2);
 80016d0:	2102      	movs	r1, #2
 80016d2:	484e      	ldr	r0, [pc, #312]	; (800180c <main+0xee4>)
 80016d4:	f000 ff16 	bl	8002504 <ILI9341_Draw_Image>
	  		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80016d8:	2000      	movs	r0, #0
 80016da:	f001 f993 	bl	8002a04 <ILI9341_Set_Rotation>
	  		HAL_Delay(5000);
 80016de:	f241 3088 	movw	r0, #5000	; 0x1388
 80016e2:	f001 ff1f 	bl	8003524 <HAL_Delay>


	  //----------------------------------------------------------TOUCHSCREEN EXAMPLE
	  		ILI9341_Fill_Screen(WHITE);
 80016e6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80016ea:	f001 fb95 	bl	8002e18 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80016ee:	2001      	movs	r0, #1
 80016f0:	f001 f988 	bl	8002a04 <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("Touchscreen", 10, 10, BLACK, 2, WHITE);
 80016f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	2302      	movs	r3, #2
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	2300      	movs	r3, #0
 8001700:	220a      	movs	r2, #10
 8001702:	210a      	movs	r1, #10
 8001704:	4842      	ldr	r0, [pc, #264]	; (8001810 <main+0xee8>)
 8001706:	f000 fecd 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("Touch to draw", 10, 30, BLACK, 2, WHITE);
 800170a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2302      	movs	r3, #2
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	2300      	movs	r3, #0
 8001716:	221e      	movs	r2, #30
 8001718:	210a      	movs	r1, #10
 800171a:	483e      	ldr	r0, [pc, #248]	; (8001814 <main+0xeec>)
 800171c:	f000 fec2 	bl	80024a4 <ILI9341_Draw_Text>
	  		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001720:	2000      	movs	r0, #0
 8001722:	f001 f96f 	bl	8002a04 <ILI9341_Set_Rotation>


	  		while(1)
	  		{
	  			HAL_Delay(20);
 8001726:	2014      	movs	r0, #20
 8001728:	f001 fefc 	bl	8003524 <HAL_Delay>

	  			if(TP_Touchpad_Pressed())
 800172c:	f001 fe7e 	bl	800342c <TP_Touchpad_Pressed>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d05a      	beq.n	80017ec <main+0xec4>
	          {

	  					uint16_t x_pos = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
	  					uint16_t y_pos = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2


	  					HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_SET);
 8001742:	2201      	movs	r2, #1
 8001744:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001748:	4833      	ldr	r0, [pc, #204]	; (8001818 <main+0xef0>)
 800174a:	f002 f9b9 	bl	8003ac0 <HAL_GPIO_WritePin>

	            uint16_t position_array[2];

	  					if(TP_Read_Coordinates(position_array) == TOUCHPAD_DATA_OK)
 800174e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001752:	4618      	mov	r0, r3
 8001754:	f001 fda8 	bl	80032a8 <TP_Read_Coordinates>
 8001758:	4603      	mov	r3, r0
 800175a:	2b01      	cmp	r3, #1
 800175c:	d13d      	bne.n	80017da <main+0xeb2>
	  					{
	  					x_pos = position_array[0];
 800175e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001762:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
	  					y_pos = position_array[1];
 8001766:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800176a:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
	  					ILI9341_Draw_Filled_Circle(x_pos, y_pos, 2, BLACK);
 800176e:	f8b7 10e2 	ldrh.w	r1, [r7, #226]	; 0xe2
 8001772:	f8b7 00e4 	ldrh.w	r0, [r7, #228]	; 0xe4
 8001776:	2300      	movs	r3, #0
 8001778:	2202      	movs	r2, #2
 800177a:	f000 fc92 	bl	80020a2 <ILI9341_Draw_Filled_Circle>

	  					ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 800177e:	2001      	movs	r0, #1
 8001780:	f001 f940 	bl	8002a04 <ILI9341_Set_Rotation>
	  					char counter_buff[30];
	  					sprintf(counter_buff, "POS X: %.3d", x_pos);
 8001784:	f8b7 20e4 	ldrh.w	r2, [r7, #228]	; 0xe4
 8001788:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800178c:	4923      	ldr	r1, [pc, #140]	; (800181c <main+0xef4>)
 800178e:	4618      	mov	r0, r3
 8001790:	f005 fbaa 	bl	8006ee8 <siprintf>
	  					ILI9341_Draw_Text(counter_buff, 10, 80, BLACK, 2, WHITE);
 8001794:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8001798:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	2302      	movs	r3, #2
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2300      	movs	r3, #0
 80017a4:	2250      	movs	r2, #80	; 0x50
 80017a6:	210a      	movs	r1, #10
 80017a8:	f000 fe7c 	bl	80024a4 <ILI9341_Draw_Text>
	  					sprintf(counter_buff, "POS Y: %.3d", y_pos);
 80017ac:	f8b7 20e2 	ldrh.w	r2, [r7, #226]	; 0xe2
 80017b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017b4:	491a      	ldr	r1, [pc, #104]	; (8001820 <main+0xef8>)
 80017b6:	4618      	mov	r0, r3
 80017b8:	f005 fb96 	bl	8006ee8 <siprintf>
	  					ILI9341_Draw_Text(counter_buff, 10, 120, BLACK, 2, WHITE);
 80017bc:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80017c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	2302      	movs	r3, #2
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2300      	movs	r3, #0
 80017cc:	2278      	movs	r2, #120	; 0x78
 80017ce:	210a      	movs	r1, #10
 80017d0:	f000 fe68 	bl	80024a4 <ILI9341_Draw_Text>
	  					ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80017d4:	2000      	movs	r0, #0
 80017d6:	f001 f915 	bl	8002a04 <ILI9341_Set_Rotation>
	  					}

	  					ILI9341_Draw_Pixel(x_pos, y_pos, BLACK);
 80017da:	f8b7 10e2 	ldrh.w	r1, [r7, #226]	; 0xe2
 80017de:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	; 0xe4
 80017e2:	2200      	movs	r2, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f001 fb3d 	bl	8002e64 <ILI9341_Draw_Pixel>
 80017ea:	e79c      	b.n	8001726 <main+0xdfe>

	          }
	  			else
	  			{
	  				HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80017ec:	2200      	movs	r2, #0
 80017ee:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80017f2:	4809      	ldr	r0, [pc, #36]	; (8001818 <main+0xef0>)
 80017f4:	f002 f964 	bl	8003ac0 <HAL_GPIO_WritePin>
	  			HAL_Delay(20);
 80017f8:	e795      	b.n	8001726 <main+0xdfe>
 80017fa:	bf00      	nop
 80017fc:	cccccccd 	.word	0xcccccccd
 8001800:	200001f4 	.word	0x200001f4
 8001804:	08009278 	.word	0x08009278
 8001808:	08009284 	.word	0x08009284
 800180c:	080092c0 	.word	0x080092c0
 8001810:	0800928c 	.word	0x0800928c
 8001814:	08009298 	.word	0x08009298
 8001818:	40020400 	.word	0x40020400
 800181c:	080092a8 	.word	0x080092a8
 8001820:	080092b4 	.word	0x080092b4

08001824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b0b8      	sub	sp, #224	; 0xe0
 8001828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800182a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800182e:	2234      	movs	r2, #52	; 0x34
 8001830:	2100      	movs	r1, #0
 8001832:	4618      	mov	r0, r3
 8001834:	f005 fbbb 	bl	8006fae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001838:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001848:	f107 0308 	add.w	r3, r7, #8
 800184c:	2290      	movs	r2, #144	; 0x90
 800184e:	2100      	movs	r1, #0
 8001850:	4618      	mov	r0, r3
 8001852:	f005 fbac 	bl	8006fae <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001856:	f002 f94d 	bl	8003af4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800185a:	4b3b      	ldr	r3, [pc, #236]	; (8001948 <SystemClock_Config+0x124>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	4a3a      	ldr	r2, [pc, #232]	; (8001948 <SystemClock_Config+0x124>)
 8001860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001864:	6413      	str	r3, [r2, #64]	; 0x40
 8001866:	4b38      	ldr	r3, [pc, #224]	; (8001948 <SystemClock_Config+0x124>)
 8001868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001872:	4b36      	ldr	r3, [pc, #216]	; (800194c <SystemClock_Config+0x128>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a35      	ldr	r2, [pc, #212]	; (800194c <SystemClock_Config+0x128>)
 8001878:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	4b33      	ldr	r3, [pc, #204]	; (800194c <SystemClock_Config+0x128>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800188a:	2301      	movs	r3, #1
 800188c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001890:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001894:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001898:	2302      	movs	r3, #2
 800189a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800189e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018a6:	2304      	movs	r3, #4
 80018a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 200;
 80018ac:	23c8      	movs	r3, #200	; 0xc8
 80018ae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018b2:	2302      	movs	r3, #2
 80018b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80018b8:	2309      	movs	r3, #9
 80018ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 80018be:	2302      	movs	r3, #2
 80018c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80018c8:	4618      	mov	r0, r3
 80018ca:	f002 f973 	bl	8003bb4 <HAL_RCC_OscConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80018d4:	f000 f83e 	bl	8001954 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018d8:	f002 f91c 	bl	8003b14 <HAL_PWREx_EnableOverDrive>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018e2:	f000 f837 	bl	8001954 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e6:	230f      	movs	r3, #15
 80018e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ec:	2302      	movs	r3, #2
 80018ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f2:	2300      	movs	r3, #0
 80018f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001900:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001904:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001908:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800190c:	2106      	movs	r1, #6
 800190e:	4618      	mov	r0, r3
 8001910:	f002 fbfe 	bl	8004110 <HAL_RCC_ClockConfig>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <SystemClock_Config+0xfa>
  {
    Error_Handler();
 800191a:	f000 f81b 	bl	8001954 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 800191e:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <SystemClock_Config+0x12c>)
 8001920:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001922:	2300      	movs	r3, #0
 8001924:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001926:	2300      	movs	r3, #0
 8001928:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800192c:	f107 0308 	add.w	r3, r7, #8
 8001930:	4618      	mov	r0, r3
 8001932:	f002 fe13 	bl	800455c <HAL_RCCEx_PeriphCLKConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 800193c:	f000 f80a 	bl	8001954 <Error_Handler>
  }
}
 8001940:	bf00      	nop
 8001942:	37e0      	adds	r7, #224	; 0xe0
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40023800 	.word	0x40023800
 800194c:	40007000 	.word	0x40007000
 8001950:	00200100 	.word	0x00200100

08001954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001958:	e7fe      	b.n	8001958 <Error_Handler+0x4>
	...

0800195c <MX_RNG_Init>:
/* USER CODE END 0 */

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	/* USER CODE END RNG_Init 0 */

	/* USER CODE BEGIN RNG_Init 1 */

	/* USER CODE END RNG_Init 1 */
	hrng.Instance = RNG;
 8001960:	4b06      	ldr	r3, [pc, #24]	; (800197c <MX_RNG_Init+0x20>)
 8001962:	4a07      	ldr	r2, [pc, #28]	; (8001980 <MX_RNG_Init+0x24>)
 8001964:	601a      	str	r2, [r3, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK) {
 8001966:	4805      	ldr	r0, [pc, #20]	; (800197c <MX_RNG_Init+0x20>)
 8001968:	f003 fa20 	bl	8004dac <HAL_RNG_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_RNG_Init+0x1a>
		Error_Handler();
 8001972:	f7ff ffef 	bl	8001954 <Error_Handler>
	}
	/* USER CODE BEGIN RNG_Init 2 */

	/* USER CODE END RNG_Init 2 */

}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	200001f8 	.word	0x200001f8
 8001980:	50060800 	.word	0x50060800

08001984 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef *rngHandle) {
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]

	if (rngHandle->Instance == RNG) {
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a0a      	ldr	r2, [pc, #40]	; (80019bc <HAL_RNG_MspInit+0x38>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d10b      	bne.n	80019ae <HAL_RNG_MspInit+0x2a>
		/* USER CODE BEGIN RNG_MspInit 0 */

		/* USER CODE END RNG_MspInit 0 */
		/* RNG clock enable */
		__HAL_RCC_RNG_CLK_ENABLE();
 8001996:	4b0a      	ldr	r3, [pc, #40]	; (80019c0 <HAL_RNG_MspInit+0x3c>)
 8001998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199a:	4a09      	ldr	r2, [pc, #36]	; (80019c0 <HAL_RNG_MspInit+0x3c>)
 800199c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019a0:	6353      	str	r3, [r2, #52]	; 0x34
 80019a2:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <HAL_RNG_MspInit+0x3c>)
 80019a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN RNG_MspInit 1 */

		/* USER CODE END RNG_MspInit 1 */
	}
}
 80019ae:	bf00      	nop
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	50060800 	.word	0x50060800
 80019c0:	40023800 	.word	0x40023800

080019c4 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80019c8:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019ca:	4a1c      	ldr	r2, [pc, #112]	; (8001a3c <MX_SPI5_Init+0x78>)
 80019cc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80019ce:	4b1a      	ldr	r3, [pc, #104]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019d4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80019d6:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80019dc:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019de:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80019e2:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019e4:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f6:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <MX_SPI5_Init+0x74>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <MX_SPI5_Init+0x74>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_SPI5_Init+0x74>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <MX_SPI5_Init+0x74>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8001a10:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_SPI5_Init+0x74>)
 8001a12:	2207      	movs	r2, #7
 8001a14:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <MX_SPI5_Init+0x74>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_SPI5_Init+0x74>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_SPI5_Init+0x74>)
 8001a24:	f003 fa50 	bl	8004ec8 <HAL_SPI_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8001a2e:	f7ff ff91 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000208 	.word	0x20000208
 8001a3c:	40015000 	.word	0x40015000

08001a40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	; 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a17      	ldr	r2, [pc, #92]	; (8001abc <HAL_SPI_MspInit+0x7c>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d128      	bne.n	8001ab4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001a62:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <HAL_SPI_MspInit+0x80>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	4a16      	ldr	r2, [pc, #88]	; (8001ac0 <HAL_SPI_MspInit+0x80>)
 8001a68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a6e:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <HAL_SPI_MspInit+0x80>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a7a:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <HAL_SPI_MspInit+0x80>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a10      	ldr	r2, [pc, #64]	; (8001ac0 <HAL_SPI_MspInit+0x80>)
 8001a80:	f043 0320 	orr.w	r3, r3, #32
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <HAL_SPI_MspInit+0x80>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0320 	and.w	r3, r3, #32
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001a92:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001aa4:	2305      	movs	r3, #5
 8001aa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001aa8:	f107 0314 	add.w	r3, r7, #20
 8001aac:	4619      	mov	r1, r3
 8001aae:	4805      	ldr	r0, [pc, #20]	; (8001ac4 <HAL_SPI_MspInit+0x84>)
 8001ab0:	f001 fe42 	bl	8003738 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001ab4:	bf00      	nop
 8001ab6:	3728      	adds	r7, #40	; 0x28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40015000 	.word	0x40015000
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40021400 	.word	0x40021400

08001ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <HAL_MspInit+0x44>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <HAL_MspInit+0x44>)
 8001ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_MspInit+0x44>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae6:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <HAL_MspInit+0x44>)
 8001ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aea:	4a08      	ldr	r2, [pc, #32]	; (8001b0c <HAL_MspInit+0x44>)
 8001aec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001af0:	6453      	str	r3, [r2, #68]	; 0x44
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_MspInit+0x44>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	40023800 	.word	0x40023800

08001b10 <SysTick_Handler>:
/*           Cortex-M7 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001b14:	f001 fce6 	bl	80034e4 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
	return 1;
 8001b20:	2301      	movs	r3, #1
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <_kill>:

int _kill(int pid, int sig) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b36:	f005 fa8d 	bl	8007054 <__errno>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2216      	movs	r2, #22
 8001b3e:	601a      	str	r2, [r3, #0]
	return -1;
 8001b40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <_exit>:

void _exit(int status) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b54:	f04f 31ff 	mov.w	r1, #4294967295
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f7ff ffe7 	bl	8001b2c <_kill>
	while (1) {
 8001b5e:	e7fe      	b.n	8001b5e <_exit+0x12>

08001b60 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	e00a      	b.n	8001b88 <_read+0x28>
		*ptr++ = __io_getchar();
 8001b72:	f3af 8000 	nop.w
 8001b76:	4601      	mov	r1, r0
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	60ba      	str	r2, [r7, #8]
 8001b7e:	b2ca      	uxtb	r2, r1
 8001b80:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	3301      	adds	r3, #1
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	697a      	ldr	r2, [r7, #20]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	dbf0      	blt.n	8001b72 <_read+0x12>
	}

	return len;
 8001b90:	687b      	ldr	r3, [r7, #4]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b086      	sub	sp, #24
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	60f8      	str	r0, [r7, #12]
 8001ba2:	60b9      	str	r1, [r7, #8]
 8001ba4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	e009      	b.n	8001bc0 <_write+0x26>
		__io_putchar(*ptr++);
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	1c5a      	adds	r2, r3, #1
 8001bb0:	60ba      	str	r2, [r7, #8]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	697a      	ldr	r2, [r7, #20]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	dbf1      	blt.n	8001bac <_write+0x12>
	}
	return len;
 8001bc8:	687b      	ldr	r3, [r7, #4]
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <_close>:

int _close(int file) {
 8001bd2:	b480      	push	{r7}
 8001bd4:	b083      	sub	sp, #12
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
	return -1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <_fstat>:

int _fstat(int file, struct stat *st) {
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
 8001bf2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bfa:	605a      	str	r2, [r3, #4]
	return 0;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <_isatty>:

int _isatty(int file) {
 8001c0a:	b480      	push	{r7}
 8001c0c:	b083      	sub	sp, #12
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
	return 1;
 8001c12:	2301      	movs	r3, #1
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
	...

08001c3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c44:	4a14      	ldr	r2, [pc, #80]	; (8001c98 <_sbrk+0x5c>)
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <_sbrk+0x60>)
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c50:	4b13      	ldr	r3, [pc, #76]	; (8001ca0 <_sbrk+0x64>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d102      	bne.n	8001c5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c58:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <_sbrk+0x64>)
 8001c5a:	4a12      	ldr	r2, [pc, #72]	; (8001ca4 <_sbrk+0x68>)
 8001c5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <_sbrk+0x64>)
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d207      	bcs.n	8001c7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c6c:	f005 f9f2 	bl	8007054 <__errno>
 8001c70:	4603      	mov	r3, r0
 8001c72:	220c      	movs	r2, #12
 8001c74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7a:	e009      	b.n	8001c90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <_sbrk+0x64>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c82:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <_sbrk+0x64>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	4a05      	ldr	r2, [pc, #20]	; (8001ca0 <_sbrk+0x64>)
 8001c8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20080000 	.word	0x20080000
 8001c9c:	00000400 	.word	0x00000400
 8001ca0:	2000026c 	.word	0x2000026c
 8001ca4:	20000490 	.word	0x20000490

08001ca8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cac:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <SystemInit+0x5c>)
 8001cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cb2:	4a14      	ldr	r2, [pc, #80]	; (8001d04 <SystemInit+0x5c>)
 8001cb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001cbc:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <SystemInit+0x60>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a11      	ldr	r2, [pc, #68]	; (8001d08 <SystemInit+0x60>)
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cc8:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <SystemInit+0x60>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001cce:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <SystemInit+0x60>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	490d      	ldr	r1, [pc, #52]	; (8001d08 <SystemInit+0x60>)
 8001cd4:	4b0d      	ldr	r3, [pc, #52]	; (8001d0c <SystemInit+0x64>)
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001cda:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <SystemInit+0x60>)
 8001cdc:	4a0c      	ldr	r2, [pc, #48]	; (8001d10 <SystemInit+0x68>)
 8001cde:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001ce0:	4b09      	ldr	r3, [pc, #36]	; (8001d08 <SystemInit+0x60>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a08      	ldr	r2, [pc, #32]	; (8001d08 <SystemInit+0x60>)
 8001ce6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <SystemInit+0x60>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cf2:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <SystemInit+0x5c>)
 8001cf4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cf8:	609a      	str	r2, [r3, #8]
#endif
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	e000ed00 	.word	0xe000ed00
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	fef6ffff 	.word	0xfef6ffff
 8001d10:	24003010 	.word	0x24003010

08001d14 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b088      	sub	sp, #32
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1a:	f107 0310 	add.w	r3, r7, #16
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d32:	4b20      	ldr	r3, [pc, #128]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d34:	4a20      	ldr	r2, [pc, #128]	; (8001db8 <MX_TIM1_Init+0xa4>)
 8001d36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000-1;
 8001d38:	4b1e      	ldr	r3, [pc, #120]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d3a:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d40:	4b1c      	ldr	r3, [pc, #112]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8001d46:	4b1b      	ldr	r3, [pc, #108]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001d4c:	4b19      	ldr	r3, [pc, #100]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d52:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d54:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5a:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d60:	4814      	ldr	r0, [pc, #80]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d62:	f003 fc2b 	bl	80055bc <HAL_TIM_Base_Init>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001d6c:	f7ff fdf2 	bl	8001954 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d74:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d76:	f107 0310 	add.w	r3, r7, #16
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	480d      	ldr	r0, [pc, #52]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d7e:	f003 fd0d 	bl	800579c <HAL_TIM_ConfigClockSource>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001d88:	f7ff fde4 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	; (8001db4 <MX_TIM1_Init+0xa0>)
 8001d9e:	f003 fefd 	bl	8005b9c <HAL_TIMEx_MasterConfigSynchronization>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001da8:	f7ff fdd4 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001dac:	bf00      	nop
 8001dae:	3720      	adds	r7, #32
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000270 	.word	0x20000270
 8001db8:	40010000 	.word	0x40010000

08001dbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0a      	ldr	r2, [pc, #40]	; (8001df4 <HAL_TIM_Base_MspInit+0x38>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d10b      	bne.n	8001de6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dce:	4b0a      	ldr	r3, [pc, #40]	; (8001df8 <HAL_TIM_Base_MspInit+0x3c>)
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd2:	4a09      	ldr	r2, [pc, #36]	; (8001df8 <HAL_TIM_Base_MspInit+0x3c>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dda:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <HAL_TIM_Base_MspInit+0x3c>)
 8001ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001de6:	bf00      	nop
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	40010000 	.word	0x40010000
 8001df8:	40023800 	.word	0x40023800

08001dfc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e00:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e02:	4a15      	ldr	r2, [pc, #84]	; (8001e58 <MX_USART3_UART_Init+0x5c>)
 8001e04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e06:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e0e:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e14:	4b0f      	ldr	r3, [pc, #60]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e22:	220c      	movs	r2, #12
 8001e24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e3e:	4805      	ldr	r0, [pc, #20]	; (8001e54 <MX_USART3_UART_Init+0x58>)
 8001e40:	f003 ff3a 	bl	8005cb8 <HAL_UART_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e4a:	f7ff fd83 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200002bc 	.word	0x200002bc
 8001e58:	40004800 	.word	0x40004800

08001e5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a17      	ldr	r2, [pc, #92]	; (8001ed8 <HAL_UART_MspInit+0x7c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d128      	bne.n	8001ed0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e7e:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_UART_MspInit+0x80>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	4a16      	ldr	r2, [pc, #88]	; (8001edc <HAL_UART_MspInit+0x80>)
 8001e84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e88:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8a:	4b14      	ldr	r3, [pc, #80]	; (8001edc <HAL_UART_MspInit+0x80>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e92:	613b      	str	r3, [r7, #16]
 8001e94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <HAL_UART_MspInit+0x80>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	4a10      	ldr	r2, [pc, #64]	; (8001edc <HAL_UART_MspInit+0x80>)
 8001e9c:	f043 0308 	orr.w	r3, r3, #8
 8001ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <HAL_UART_MspInit+0x80>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	f003 0308 	and.w	r3, r3, #8
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001eae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ec0:	2307      	movs	r3, #7
 8001ec2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4805      	ldr	r0, [pc, #20]	; (8001ee0 <HAL_UART_MspInit+0x84>)
 8001ecc:	f001 fc34 	bl	8003738 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ed0:	bf00      	nop
 8001ed2:	3728      	adds	r7, #40	; 0x28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40004800 	.word	0x40004800
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40020c00 	.word	0x40020c00

08001ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ee4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ee8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001eea:	e003      	b.n	8001ef4 <LoopCopyDataInit>

08001eec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001eec:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001eee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ef0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ef2:	3104      	adds	r1, #4

08001ef4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ef4:	480b      	ldr	r0, [pc, #44]	; (8001f24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ef6:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ef8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001efa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001efc:	d3f6      	bcc.n	8001eec <CopyDataInit>
  ldr  r2, =_sbss
 8001efe:	4a0b      	ldr	r2, [pc, #44]	; (8001f2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f00:	e002      	b.n	8001f08 <LoopFillZerobss>

08001f02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f04:	f842 3b04 	str.w	r3, [r2], #4

08001f08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f08:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f0c:	d3f9      	bcc.n	8001f02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f0e:	f7ff fecb 	bl	8001ca8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f12:	f005 f8a5 	bl	8007060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f16:	f7fe fd07 	bl	8000928 <main>
  bx  lr    
 8001f1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f1c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001f20:	0802f09c 	.word	0x0802f09c
  ldr  r0, =_sdata
 8001f24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f28:	200001d8 	.word	0x200001d8
  ldr  r2, =_sbss
 8001f2c:	200001d8 	.word	0x200001d8
  ldr  r3, = _ebss
 8001f30:	20000490 	.word	0x20000490

08001f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f34:	e7fe      	b.n	8001f34 <ADC_IRQHandler>

08001f36 <ILI9341_Draw_Hollow_Circle>:
#include "5x5_font.h"
#include "spi.h"

/*Draw hollow circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Hollow_Circle(uint16_t X, uint16_t Y, uint16_t Radius,
		uint16_t Colour) {
 8001f36:	b590      	push	{r4, r7, lr}
 8001f38:	b089      	sub	sp, #36	; 0x24
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	4604      	mov	r4, r0
 8001f3e:	4608      	mov	r0, r1
 8001f40:	4611      	mov	r1, r2
 8001f42:	461a      	mov	r2, r3
 8001f44:	4623      	mov	r3, r4
 8001f46:	80fb      	strh	r3, [r7, #6]
 8001f48:	4603      	mov	r3, r0
 8001f4a:	80bb      	strh	r3, [r7, #4]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	807b      	strh	r3, [r7, #2]
 8001f50:	4613      	mov	r3, r2
 8001f52:	803b      	strh	r3, [r7, #0]
	int x = Radius - 1;
 8001f54:	887b      	ldrh	r3, [r7, #2]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
	int y = 0;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	617b      	str	r3, [r7, #20]
	int dy = 1;
 8001f62:	2301      	movs	r3, #1
 8001f64:	613b      	str	r3, [r7, #16]
	int err = dx - (Radius << 1);
 8001f66:	887b      	ldrh	r3, [r7, #2]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	697a      	ldr	r2, [r7, #20]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	60fb      	str	r3, [r7, #12]

	while (x >= y) {
 8001f70:	e08d      	b.n	800208e <ILI9341_Draw_Hollow_Circle+0x158>
		ILI9341_Draw_Pixel(X + x, Y + y, Colour);
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	4413      	add	r3, r2
 8001f7a:	b298      	uxth	r0, r3
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	88bb      	ldrh	r3, [r7, #4]
 8001f82:	4413      	add	r3, r2
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	883a      	ldrh	r2, [r7, #0]
 8001f88:	4619      	mov	r1, r3
 8001f8a:	f000 ff6b 	bl	8002e64 <ILI9341_Draw_Pixel>
		ILI9341_Draw_Pixel(X + y, Y + x, Colour);
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	88fb      	ldrh	r3, [r7, #6]
 8001f94:	4413      	add	r3, r2
 8001f96:	b298      	uxth	r0, r3
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	88bb      	ldrh	r3, [r7, #4]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	883a      	ldrh	r2, [r7, #0]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f000 ff5d 	bl	8002e64 <ILI9341_Draw_Pixel>
		ILI9341_Draw_Pixel(X - y, Y + x, Colour);
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	88fa      	ldrh	r2, [r7, #6]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	b298      	uxth	r0, r3
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	88bb      	ldrh	r3, [r7, #4]
 8001fba:	4413      	add	r3, r2
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	883a      	ldrh	r2, [r7, #0]
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f000 ff4f 	bl	8002e64 <ILI9341_Draw_Pixel>
		ILI9341_Draw_Pixel(X - x, Y + y, Colour);
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	88fa      	ldrh	r2, [r7, #6]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	b298      	uxth	r0, r3
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	88bb      	ldrh	r3, [r7, #4]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	883a      	ldrh	r2, [r7, #0]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f000 ff41 	bl	8002e64 <ILI9341_Draw_Pixel>
		ILI9341_Draw_Pixel(X - x, Y - y, Colour);
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	88fa      	ldrh	r2, [r7, #6]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	b298      	uxth	r0, r3
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	88ba      	ldrh	r2, [r7, #4]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	883a      	ldrh	r2, [r7, #0]
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	f000 ff33 	bl	8002e64 <ILI9341_Draw_Pixel>
		ILI9341_Draw_Pixel(X - y, Y - x, Colour);
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	b29b      	uxth	r3, r3
 8002002:	88fa      	ldrh	r2, [r7, #6]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	b298      	uxth	r0, r3
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	b29b      	uxth	r3, r3
 800200c:	88ba      	ldrh	r2, [r7, #4]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	b29b      	uxth	r3, r3
 8002012:	883a      	ldrh	r2, [r7, #0]
 8002014:	4619      	mov	r1, r3
 8002016:	f000 ff25 	bl	8002e64 <ILI9341_Draw_Pixel>
		ILI9341_Draw_Pixel(X + y, Y - x, Colour);
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	b29a      	uxth	r2, r3
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	4413      	add	r3, r2
 8002022:	b298      	uxth	r0, r3
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	b29b      	uxth	r3, r3
 8002028:	88ba      	ldrh	r2, [r7, #4]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	b29b      	uxth	r3, r3
 800202e:	883a      	ldrh	r2, [r7, #0]
 8002030:	4619      	mov	r1, r3
 8002032:	f000 ff17 	bl	8002e64 <ILI9341_Draw_Pixel>
		ILI9341_Draw_Pixel(X + x, Y - y, Colour);
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	b29a      	uxth	r2, r3
 800203a:	88fb      	ldrh	r3, [r7, #6]
 800203c:	4413      	add	r3, r2
 800203e:	b298      	uxth	r0, r3
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	b29b      	uxth	r3, r3
 8002044:	88ba      	ldrh	r2, [r7, #4]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	b29b      	uxth	r3, r3
 800204a:	883a      	ldrh	r2, [r7, #0]
 800204c:	4619      	mov	r1, r3
 800204e:	f000 ff09 	bl	8002e64 <ILI9341_Draw_Pixel>

		if (err <= 0) {
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2b00      	cmp	r3, #0
 8002056:	dc09      	bgt.n	800206c <ILI9341_Draw_Hollow_Circle+0x136>
			y++;
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	3301      	adds	r3, #1
 800205c:	61bb      	str	r3, [r7, #24]
			err += dy;
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	4413      	add	r3, r2
 8002064:	60fb      	str	r3, [r7, #12]
			dy += 2;
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	3302      	adds	r3, #2
 800206a:	613b      	str	r3, [r7, #16]
		}
		if (err > 0) {
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	dd0d      	ble.n	800208e <ILI9341_Draw_Hollow_Circle+0x158>
			x--;
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	3b01      	subs	r3, #1
 8002076:	61fb      	str	r3, [r7, #28]
			dx += 2;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	3302      	adds	r3, #2
 800207c:	617b      	str	r3, [r7, #20]
			err += (-Radius << 1) + dx;
 800207e:	887b      	ldrh	r3, [r7, #2]
 8002080:	425b      	negs	r3, r3
 8002082:	005a      	lsls	r2, r3, #1
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	4413      	add	r3, r2
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
	while (x >= y) {
 800208e:	69fa      	ldr	r2, [r7, #28]
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	429a      	cmp	r2, r3
 8002094:	f6bf af6d 	bge.w	8001f72 <ILI9341_Draw_Hollow_Circle+0x3c>
		}
	}
}
 8002098:	bf00      	nop
 800209a:	bf00      	nop
 800209c:	3724      	adds	r7, #36	; 0x24
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd90      	pop	{r4, r7, pc}

080020a2 <ILI9341_Draw_Filled_Circle>:

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius,
		uint16_t Colour) {
 80020a2:	b590      	push	{r4, r7, lr}
 80020a4:	b08b      	sub	sp, #44	; 0x2c
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	4604      	mov	r4, r0
 80020aa:	4608      	mov	r0, r1
 80020ac:	4611      	mov	r1, r2
 80020ae:	461a      	mov	r2, r3
 80020b0:	4623      	mov	r3, r4
 80020b2:	80fb      	strh	r3, [r7, #6]
 80020b4:	4603      	mov	r3, r0
 80020b6:	80bb      	strh	r3, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	807b      	strh	r3, [r7, #2]
 80020bc:	4613      	mov	r3, r2
 80020be:	803b      	strh	r3, [r7, #0]

	int x = Radius;
 80020c0:	887b      	ldrh	r3, [r7, #2]
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
	int y = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	623b      	str	r3, [r7, #32]
	int xChange = 1 - (Radius << 1);
 80020c8:	887b      	ldrh	r3, [r7, #2]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	f1c3 0301 	rsb	r3, r3, #1
 80020d0:	61fb      	str	r3, [r7, #28]
	int yChange = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61bb      	str	r3, [r7, #24]
	int radiusError = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]

	while (x >= y) {
 80020da:	e061      	b.n	80021a0 <ILI9341_Draw_Filled_Circle+0xfe>
		for (int i = X - x; i <= X + x; i++) {
 80020dc:	88fa      	ldrh	r2, [r7, #6]
 80020de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	e018      	b.n	8002118 <ILI9341_Draw_Filled_Circle+0x76>
			ILI9341_Draw_Pixel(i, Y + y, Colour);
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	b298      	uxth	r0, r3
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	88bb      	ldrh	r3, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	883a      	ldrh	r2, [r7, #0]
 80020f6:	4619      	mov	r1, r3
 80020f8:	f000 feb4 	bl	8002e64 <ILI9341_Draw_Pixel>
			ILI9341_Draw_Pixel(i, Y - y, Colour);
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	b298      	uxth	r0, r3
 8002100:	6a3b      	ldr	r3, [r7, #32]
 8002102:	b29b      	uxth	r3, r3
 8002104:	88ba      	ldrh	r2, [r7, #4]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	b29b      	uxth	r3, r3
 800210a:	883a      	ldrh	r2, [r7, #0]
 800210c:	4619      	mov	r1, r3
 800210e:	f000 fea9 	bl	8002e64 <ILI9341_Draw_Pixel>
		for (int i = X - x; i <= X + x; i++) {
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	3301      	adds	r3, #1
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	88fa      	ldrh	r2, [r7, #6]
 800211a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211c:	4413      	add	r3, r2
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	429a      	cmp	r2, r3
 8002122:	dde0      	ble.n	80020e6 <ILI9341_Draw_Filled_Circle+0x44>
		}
		for (int i = X - y; i <= X + y; i++) {
 8002124:	88fa      	ldrh	r2, [r7, #6]
 8002126:	6a3b      	ldr	r3, [r7, #32]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	e018      	b.n	8002160 <ILI9341_Draw_Filled_Circle+0xbe>
			ILI9341_Draw_Pixel(i, Y + x, Colour);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	b298      	uxth	r0, r3
 8002132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002134:	b29a      	uxth	r2, r3
 8002136:	88bb      	ldrh	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	b29b      	uxth	r3, r3
 800213c:	883a      	ldrh	r2, [r7, #0]
 800213e:	4619      	mov	r1, r3
 8002140:	f000 fe90 	bl	8002e64 <ILI9341_Draw_Pixel>
			ILI9341_Draw_Pixel(i, Y - x, Colour);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	b298      	uxth	r0, r3
 8002148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214a:	b29b      	uxth	r3, r3
 800214c:	88ba      	ldrh	r2, [r7, #4]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	b29b      	uxth	r3, r3
 8002152:	883a      	ldrh	r2, [r7, #0]
 8002154:	4619      	mov	r1, r3
 8002156:	f000 fe85 	bl	8002e64 <ILI9341_Draw_Pixel>
		for (int i = X - y; i <= X + y; i++) {
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	3301      	adds	r3, #1
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	88fa      	ldrh	r2, [r7, #6]
 8002162:	6a3b      	ldr	r3, [r7, #32]
 8002164:	4413      	add	r3, r2
 8002166:	68fa      	ldr	r2, [r7, #12]
 8002168:	429a      	cmp	r2, r3
 800216a:	dde0      	ble.n	800212e <ILI9341_Draw_Filled_Circle+0x8c>
		}

		y++;
 800216c:	6a3b      	ldr	r3, [r7, #32]
 800216e:	3301      	adds	r3, #1
 8002170:	623b      	str	r3, [r7, #32]
		radiusError += yChange;
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	4413      	add	r3, r2
 8002178:	617b      	str	r3, [r7, #20]
		yChange += 2;
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	3302      	adds	r3, #2
 800217e:	61bb      	str	r3, [r7, #24]
		if (((radiusError << 1) + xChange) > 0) {
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	005a      	lsls	r2, r3, #1
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	4413      	add	r3, r2
 8002188:	2b00      	cmp	r3, #0
 800218a:	dd09      	ble.n	80021a0 <ILI9341_Draw_Filled_Circle+0xfe>
			x--;
 800218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218e:	3b01      	subs	r3, #1
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
			radiusError += xChange;
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	4413      	add	r3, r2
 8002198:	617b      	str	r3, [r7, #20]
			xChange += 2;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	3302      	adds	r3, #2
 800219e:	61fb      	str	r3, [r7, #28]
	while (x >= y) {
 80021a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	da99      	bge.n	80020dc <ILI9341_Draw_Filled_Circle+0x3a>
		}
	}
	//Really slow implementation, will require future overhaul
	//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 80021a8:	bf00      	nop
 80021aa:	bf00      	nop
 80021ac:	372c      	adds	r7, #44	; 0x2c
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd90      	pop	{r4, r7, pc}

080021b2 <ILI9341_Draw_Hollow_Rectangle_Coord>:

/*Draw a hollow rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Hollow_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1,
		uint16_t Y1, uint16_t Colour) {
 80021b2:	b590      	push	{r4, r7, lr}
 80021b4:	b087      	sub	sp, #28
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	4604      	mov	r4, r0
 80021ba:	4608      	mov	r0, r1
 80021bc:	4611      	mov	r1, r2
 80021be:	461a      	mov	r2, r3
 80021c0:	4623      	mov	r3, r4
 80021c2:	80fb      	strh	r3, [r7, #6]
 80021c4:	4603      	mov	r3, r0
 80021c6:	80bb      	strh	r3, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	807b      	strh	r3, [r7, #2]
 80021cc:	4613      	mov	r3, r2
 80021ce:	803b      	strh	r3, [r7, #0]
	uint16_t X_length = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	82fb      	strh	r3, [r7, #22]
	uint16_t Y_length = 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	82bb      	strh	r3, [r7, #20]
	uint8_t Negative_X = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	74fb      	strb	r3, [r7, #19]
	uint8_t Negative_Y = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	74bb      	strb	r3, [r7, #18]
	float Calc_Negative = 0;
 80021e0:	f04f 0300 	mov.w	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]

	Calc_Negative = X1 - X0;
 80021e6:	887a      	ldrh	r2, [r7, #2]
 80021e8:	88fb      	ldrh	r3, [r7, #6]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	ee07 3a90 	vmov	s15, r3
 80021f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021f4:	edc7 7a03 	vstr	s15, [r7, #12]
	if (Calc_Negative < 0)
 80021f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80021fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002204:	d501      	bpl.n	800220a <ILI9341_Draw_Hollow_Rectangle_Coord+0x58>
		Negative_X = 1;
 8002206:	2301      	movs	r3, #1
 8002208:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 800220a:	f04f 0300 	mov.w	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]

	Calc_Negative = Y1 - Y0;
 8002210:	883a      	ldrh	r2, [r7, #0]
 8002212:	88bb      	ldrh	r3, [r7, #4]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	ee07 3a90 	vmov	s15, r3
 800221a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800221e:	edc7 7a03 	vstr	s15, [r7, #12]
	if (Calc_Negative < 0)
 8002222:	edd7 7a03 	vldr	s15, [r7, #12]
 8002226:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800222a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222e:	d501      	bpl.n	8002234 <ILI9341_Draw_Hollow_Rectangle_Coord+0x82>
		Negative_Y = 1;
 8002230:	2301      	movs	r3, #1
 8002232:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if (!Negative_X) {
 8002234:	7cfb      	ldrb	r3, [r7, #19]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d104      	bne.n	8002244 <ILI9341_Draw_Hollow_Rectangle_Coord+0x92>
		X_length = X1 - X0;
 800223a:	887a      	ldrh	r2, [r7, #2]
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	82fb      	strh	r3, [r7, #22]
 8002242:	e003      	b.n	800224c <ILI9341_Draw_Hollow_Rectangle_Coord+0x9a>
	} else {
		X_length = X0 - X1;
 8002244:	88fa      	ldrh	r2, [r7, #6]
 8002246:	887b      	ldrh	r3, [r7, #2]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_Draw_Horizontal_Line(X0, Y0, X_length, Colour);
 800224c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800224e:	8afa      	ldrh	r2, [r7, #22]
 8002250:	88b9      	ldrh	r1, [r7, #4]
 8002252:	88f8      	ldrh	r0, [r7, #6]
 8002254:	f000 ff3c 	bl	80030d0 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Horizontal_Line(X0, Y1, X_length, Colour);
 8002258:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800225a:	8afa      	ldrh	r2, [r7, #22]
 800225c:	8839      	ldrh	r1, [r7, #0]
 800225e:	88f8      	ldrh	r0, [r7, #6]
 8002260:	f000 ff36 	bl	80030d0 <ILI9341_Draw_Horizontal_Line>

	//DRAW VERTICAL!
	if (!Negative_Y) {
 8002264:	7cbb      	ldrb	r3, [r7, #18]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d104      	bne.n	8002274 <ILI9341_Draw_Hollow_Rectangle_Coord+0xc2>
		Y_length = Y1 - Y0;
 800226a:	883a      	ldrh	r2, [r7, #0]
 800226c:	88bb      	ldrh	r3, [r7, #4]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	82bb      	strh	r3, [r7, #20]
 8002272:	e003      	b.n	800227c <ILI9341_Draw_Hollow_Rectangle_Coord+0xca>
	} else {
		Y_length = Y0 - Y1;
 8002274:	88ba      	ldrh	r2, [r7, #4]
 8002276:	883b      	ldrh	r3, [r7, #0]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	82bb      	strh	r3, [r7, #20]
	}
	ILI9341_Draw_Vertical_Line(X0, Y0, Y_length, Colour);
 800227c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800227e:	8aba      	ldrh	r2, [r7, #20]
 8002280:	88b9      	ldrh	r1, [r7, #4]
 8002282:	88f8      	ldrh	r0, [r7, #6]
 8002284:	f000 ff68 	bl	8003158 <ILI9341_Draw_Vertical_Line>
	ILI9341_Draw_Vertical_Line(X1, Y0, Y_length, Colour);
 8002288:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800228a:	8aba      	ldrh	r2, [r7, #20]
 800228c:	88b9      	ldrh	r1, [r7, #4]
 800228e:	8878      	ldrh	r0, [r7, #2]
 8002290:	f000 ff62 	bl	8003158 <ILI9341_Draw_Vertical_Line>

	if ((X_length > 0) || (Y_length > 0)) {
 8002294:	8afb      	ldrh	r3, [r7, #22]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d102      	bne.n	80022a0 <ILI9341_Draw_Hollow_Rectangle_Coord+0xee>
 800229a:	8abb      	ldrh	r3, [r7, #20]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d005      	beq.n	80022ac <ILI9341_Draw_Hollow_Rectangle_Coord+0xfa>
		ILI9341_Draw_Pixel(X1, Y1, Colour);
 80022a0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80022a2:	8839      	ldrh	r1, [r7, #0]
 80022a4:	887b      	ldrh	r3, [r7, #2]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 fddc 	bl	8002e64 <ILI9341_Draw_Pixel>
	}

}
 80022ac:	bf00      	nop
 80022ae:	371c      	adds	r7, #28
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd90      	pop	{r4, r7, pc}

080022b4 <ILI9341_Draw_Filled_Rectangle_Coord>:

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1,
		uint16_t Y1, uint16_t Colour) {
 80022b4:	b590      	push	{r4, r7, lr}
 80022b6:	b089      	sub	sp, #36	; 0x24
 80022b8:	af02      	add	r7, sp, #8
 80022ba:	4604      	mov	r4, r0
 80022bc:	4608      	mov	r0, r1
 80022be:	4611      	mov	r1, r2
 80022c0:	461a      	mov	r2, r3
 80022c2:	4623      	mov	r3, r4
 80022c4:	80fb      	strh	r3, [r7, #6]
 80022c6:	4603      	mov	r3, r0
 80022c8:	80bb      	strh	r3, [r7, #4]
 80022ca:	460b      	mov	r3, r1
 80022cc:	807b      	strh	r3, [r7, #2]
 80022ce:	4613      	mov	r3, r2
 80022d0:	803b      	strh	r3, [r7, #0]
	uint16_t X_length = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	82fb      	strh	r3, [r7, #22]
	uint16_t Y_length = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	82bb      	strh	r3, [r7, #20]
	uint8_t Negative_X = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	74fb      	strb	r3, [r7, #19]
	uint8_t Negative_Y = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	74bb      	strb	r3, [r7, #18]
	int32_t Calc_Negative = 0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	60bb      	str	r3, [r7, #8]

	uint16_t X0_true = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	81fb      	strh	r3, [r7, #14]

	Calc_Negative = X1 - X0;
 80022ee:	887a      	ldrh	r2, [r7, #2]
 80022f0:	88fb      	ldrh	r3, [r7, #6]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	60bb      	str	r3, [r7, #8]
	if (Calc_Negative < 0)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	da01      	bge.n	8002300 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
		Negative_X = 1;
 80022fc:	2301      	movs	r3, #1
 80022fe:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8002300:	2300      	movs	r3, #0
 8002302:	60bb      	str	r3, [r7, #8]

	Calc_Negative = Y1 - Y0;
 8002304:	883a      	ldrh	r2, [r7, #0]
 8002306:	88bb      	ldrh	r3, [r7, #4]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	60bb      	str	r3, [r7, #8]
	if (Calc_Negative < 0)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	2b00      	cmp	r3, #0
 8002310:	da01      	bge.n	8002316 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
		Negative_Y = 1;
 8002312:	2301      	movs	r3, #1
 8002314:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if (!Negative_X) {
 8002316:	7cfb      	ldrb	r3, [r7, #19]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d106      	bne.n	800232a <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
		X_length = X1 - X0;
 800231c:	887a      	ldrh	r2, [r7, #2]
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8002324:	88fb      	ldrh	r3, [r7, #6]
 8002326:	823b      	strh	r3, [r7, #16]
 8002328:	e005      	b.n	8002336 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	} else {
		X_length = X0 - X1;
 800232a:	88fa      	ldrh	r2, [r7, #6]
 800232c:	887b      	ldrh	r3, [r7, #2]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8002332:	887b      	ldrh	r3, [r7, #2]
 8002334:	823b      	strh	r3, [r7, #16]
	}

	//DRAW VERTICAL!
	if (!Negative_Y) {
 8002336:	7cbb      	ldrb	r3, [r7, #18]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d106      	bne.n	800234a <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
		Y_length = Y1 - Y0;
 800233c:	883a      	ldrh	r2, [r7, #0]
 800233e:	88bb      	ldrh	r3, [r7, #4]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;
 8002344:	88bb      	ldrh	r3, [r7, #4]
 8002346:	81fb      	strh	r3, [r7, #14]
 8002348:	e005      	b.n	8002356 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	} else {
		Y_length = Y0 - Y1;
 800234a:	88ba      	ldrh	r2, [r7, #4]
 800234c:	883b      	ldrh	r3, [r7, #0]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;
 8002352:	883b      	ldrh	r3, [r7, #0]
 8002354:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);
 8002356:	8abc      	ldrh	r4, [r7, #20]
 8002358:	8afa      	ldrh	r2, [r7, #22]
 800235a:	89f9      	ldrh	r1, [r7, #14]
 800235c:	8a38      	ldrh	r0, [r7, #16]
 800235e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	4623      	mov	r3, r4
 8002364:	f000 fe58 	bl	8003018 <ILI9341_Draw_Rectangle>
}
 8002368:	bf00      	nop
 800236a:	371c      	adds	r7, #28
 800236c:	46bd      	mov	sp, r7
 800236e:	bd90      	pop	{r4, r7, pc}

08002370 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour,
		uint16_t Size, uint16_t Background_Colour) {
 8002370:	b590      	push	{r4, r7, lr}
 8002372:	b089      	sub	sp, #36	; 0x24
 8002374:	af02      	add	r7, sp, #8
 8002376:	4604      	mov	r4, r0
 8002378:	4608      	mov	r0, r1
 800237a:	4611      	mov	r1, r2
 800237c:	461a      	mov	r2, r3
 800237e:	4623      	mov	r3, r4
 8002380:	71fb      	strb	r3, [r7, #7]
 8002382:	4603      	mov	r3, r0
 8002384:	71bb      	strb	r3, [r7, #6]
 8002386:	460b      	mov	r3, r1
 8002388:	717b      	strb	r3, [r7, #5]
 800238a:	4613      	mov	r3, r2
 800238c:	807b      	strh	r3, [r7, #2]
	uint8_t function_char;
	uint8_t i, j;

	function_char = Character;
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	75fb      	strb	r3, [r7, #23]

	if (function_char < ' ') {
 8002392:	7dfb      	ldrb	r3, [r7, #23]
 8002394:	2b1f      	cmp	r3, #31
 8002396:	d802      	bhi.n	800239e <ILI9341_Draw_Char+0x2e>
		Character = 0;
 8002398:	2300      	movs	r3, #0
 800239a:	71fb      	strb	r3, [r7, #7]
 800239c:	e002      	b.n	80023a4 <ILI9341_Draw_Char+0x34>
	} else {
		function_char -= 32;
 800239e:	7dfb      	ldrb	r3, [r7, #23]
 80023a0:	3b20      	subs	r3, #32
 80023a2:	75fb      	strb	r3, [r7, #23]
	}

	char temp[CHAR_WIDTH];
	for (uint8_t k = 0; k < CHAR_WIDTH; k++) {
 80023a4:	2300      	movs	r3, #0
 80023a6:	753b      	strb	r3, [r7, #20]
 80023a8:	e012      	b.n	80023d0 <ILI9341_Draw_Char+0x60>
		temp[k] = font[function_char][k];
 80023aa:	7dfa      	ldrb	r2, [r7, #23]
 80023ac:	7d38      	ldrb	r0, [r7, #20]
 80023ae:	7d39      	ldrb	r1, [r7, #20]
 80023b0:	4c3b      	ldr	r4, [pc, #236]	; (80024a0 <ILI9341_Draw_Char+0x130>)
 80023b2:	4613      	mov	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	4423      	add	r3, r4
 80023bc:	4403      	add	r3, r0
 80023be:	781a      	ldrb	r2, [r3, #0]
 80023c0:	f101 0318 	add.w	r3, r1, #24
 80023c4:	443b      	add	r3, r7
 80023c6:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for (uint8_t k = 0; k < CHAR_WIDTH; k++) {
 80023ca:	7d3b      	ldrb	r3, [r7, #20]
 80023cc:	3301      	adds	r3, #1
 80023ce:	753b      	strb	r3, [r7, #20]
 80023d0:	7d3b      	ldrb	r3, [r7, #20]
 80023d2:	2b05      	cmp	r3, #5
 80023d4:	d9e9      	bls.n	80023aa <ILI9341_Draw_Char+0x3a>
	}

	// Draw pixels
	ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH * Size, CHAR_HEIGHT * Size,
 80023d6:	79bb      	ldrb	r3, [r7, #6]
 80023d8:	b298      	uxth	r0, r3
 80023da:	797b      	ldrb	r3, [r7, #5]
 80023dc:	b299      	uxth	r1, r3
 80023de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80023e0:	461a      	mov	r2, r3
 80023e2:	0052      	lsls	r2, r2, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	b29c      	uxth	r4, r3
 80023f0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	4623      	mov	r3, r4
 80023f6:	f000 fe0f 	bl	8003018 <ILI9341_Draw_Rectangle>
			Background_Colour);
	for (j = 0; j < CHAR_WIDTH; j++) {
 80023fa:	2300      	movs	r3, #0
 80023fc:	757b      	strb	r3, [r7, #21]
 80023fe:	e047      	b.n	8002490 <ILI9341_Draw_Char+0x120>
		for (i = 0; i < CHAR_HEIGHT; i++) {
 8002400:	2300      	movs	r3, #0
 8002402:	75bb      	strb	r3, [r7, #22]
 8002404:	e03e      	b.n	8002484 <ILI9341_Draw_Char+0x114>
			if (temp[j] & (1 << i)) {
 8002406:	7d7b      	ldrb	r3, [r7, #21]
 8002408:	3318      	adds	r3, #24
 800240a:	443b      	add	r3, r7
 800240c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002410:	461a      	mov	r2, r3
 8002412:	7dbb      	ldrb	r3, [r7, #22]
 8002414:	fa42 f303 	asr.w	r3, r2, r3
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	2b00      	cmp	r3, #0
 800241e:	d02e      	beq.n	800247e <ILI9341_Draw_Char+0x10e>
				if (Size == 1) {
 8002420:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002422:	2b01      	cmp	r3, #1
 8002424:	d110      	bne.n	8002448 <ILI9341_Draw_Char+0xd8>
					ILI9341_Draw_Pixel(X + j, Y + i, Colour);
 8002426:	79bb      	ldrb	r3, [r7, #6]
 8002428:	b29a      	uxth	r2, r3
 800242a:	7d7b      	ldrb	r3, [r7, #21]
 800242c:	b29b      	uxth	r3, r3
 800242e:	4413      	add	r3, r2
 8002430:	b298      	uxth	r0, r3
 8002432:	797b      	ldrb	r3, [r7, #5]
 8002434:	b29a      	uxth	r2, r3
 8002436:	7dbb      	ldrb	r3, [r7, #22]
 8002438:	b29b      	uxth	r3, r3
 800243a:	4413      	add	r3, r2
 800243c:	b29b      	uxth	r3, r3
 800243e:	887a      	ldrh	r2, [r7, #2]
 8002440:	4619      	mov	r1, r3
 8002442:	f000 fd0f 	bl	8002e64 <ILI9341_Draw_Pixel>
 8002446:	e01a      	b.n	800247e <ILI9341_Draw_Char+0x10e>
				} else {
					ILI9341_Draw_Rectangle(X + (j * Size), Y + (i * Size), Size,
 8002448:	79bb      	ldrb	r3, [r7, #6]
 800244a:	b29a      	uxth	r2, r3
 800244c:	7d7b      	ldrb	r3, [r7, #21]
 800244e:	b29b      	uxth	r3, r3
 8002450:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8002452:	fb11 f303 	smulbb	r3, r1, r3
 8002456:	b29b      	uxth	r3, r3
 8002458:	4413      	add	r3, r2
 800245a:	b298      	uxth	r0, r3
 800245c:	797b      	ldrb	r3, [r7, #5]
 800245e:	b29a      	uxth	r2, r3
 8002460:	7dbb      	ldrb	r3, [r7, #22]
 8002462:	b29b      	uxth	r3, r3
 8002464:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8002466:	fb11 f303 	smulbb	r3, r1, r3
 800246a:	b29b      	uxth	r3, r3
 800246c:	4413      	add	r3, r2
 800246e:	b299      	uxth	r1, r3
 8002470:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8002472:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002474:	887b      	ldrh	r3, [r7, #2]
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	4623      	mov	r3, r4
 800247a:	f000 fdcd 	bl	8003018 <ILI9341_Draw_Rectangle>
		for (i = 0; i < CHAR_HEIGHT; i++) {
 800247e:	7dbb      	ldrb	r3, [r7, #22]
 8002480:	3301      	adds	r3, #1
 8002482:	75bb      	strb	r3, [r7, #22]
 8002484:	7dbb      	ldrb	r3, [r7, #22]
 8002486:	2b07      	cmp	r3, #7
 8002488:	d9bd      	bls.n	8002406 <ILI9341_Draw_Char+0x96>
	for (j = 0; j < CHAR_WIDTH; j++) {
 800248a:	7d7b      	ldrb	r3, [r7, #21]
 800248c:	3301      	adds	r3, #1
 800248e:	757b      	strb	r3, [r7, #21]
 8002490:	7d7b      	ldrb	r3, [r7, #21]
 8002492:	2b05      	cmp	r3, #5
 8002494:	d9b4      	bls.n	8002400 <ILI9341_Draw_Char+0x90>
							Size, Colour);
				}
			}
		}
	}
}
 8002496:	bf00      	nop
 8002498:	bf00      	nop
 800249a:	371c      	adds	r7, #28
 800249c:	46bd      	mov	sp, r7
 800249e:	bd90      	pop	{r4, r7, pc}
 80024a0:	0802ead8 	.word	0x0802ead8

080024a4 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char *Text, uint8_t X, uint8_t Y, uint16_t Colour,
		uint16_t Size, uint16_t Background_Colour) {
 80024a4:	b590      	push	{r4, r7, lr}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af02      	add	r7, sp, #8
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	4608      	mov	r0, r1
 80024ae:	4611      	mov	r1, r2
 80024b0:	461a      	mov	r2, r3
 80024b2:	4603      	mov	r3, r0
 80024b4:	70fb      	strb	r3, [r7, #3]
 80024b6:	460b      	mov	r3, r1
 80024b8:	70bb      	strb	r3, [r7, #2]
 80024ba:	4613      	mov	r3, r2
 80024bc:	803b      	strh	r3, [r7, #0]
	while (*Text) {
 80024be:	e017      	b.n	80024f0 <ILI9341_Draw_Text+0x4c>
		ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	7818      	ldrb	r0, [r3, #0]
 80024c8:	883c      	ldrh	r4, [r7, #0]
 80024ca:	78ba      	ldrb	r2, [r7, #2]
 80024cc:	78f9      	ldrb	r1, [r7, #3]
 80024ce:	8bbb      	ldrh	r3, [r7, #28]
 80024d0:	9301      	str	r3, [sp, #4]
 80024d2:	8b3b      	ldrh	r3, [r7, #24]
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	4623      	mov	r3, r4
 80024d8:	f7ff ff4a 	bl	8002370 <ILI9341_Draw_Char>
		X += CHAR_WIDTH * Size;
 80024dc:	8b3b      	ldrh	r3, [r7, #24]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	461a      	mov	r2, r3
 80024e2:	0052      	lsls	r2, r2, #1
 80024e4:	4413      	add	r3, r2
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	78fb      	ldrb	r3, [r7, #3]
 80024ec:	4413      	add	r3, r2
 80024ee:	70fb      	strb	r3, [r7, #3]
	while (*Text) {
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1e3      	bne.n	80024c0 <ILI9341_Draw_Text+0x1c>
	}
}
 80024f8:	bf00      	nop
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd90      	pop	{r4, r7, pc}
	...

08002504 <ILI9341_Draw_Image>:

/*Draws a full screen picture from flash. Image converted from RGB .jpeg/other to C array using online converter*/
//USING CONVERTER: http://www.digole.com/tools/PicturetoC_Hex_converter.php
//65K colour (2Bytes / Pixel)
void ILI9341_Draw_Image(const char *Image_Array, uint8_t Orientation) {
 8002504:	b580      	push	{r7, lr}
 8002506:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 800250a:	af00      	add	r7, sp, #0
 800250c:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002510:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 8002514:	6018      	str	r0, [r3, #0]
 8002516:	460a      	mov	r2, r1
 8002518:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800251c:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 8002520:	701a      	strb	r2, [r3, #0]
	if (Orientation == SCREEN_HORIZONTAL_1) {
 8002522:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002526:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d15e      	bne.n	80025ee <ILI9341_Draw_Image+0xea>
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8002530:	2001      	movs	r0, #1
 8002532:	f000 fa67 	bl	8002a04 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0, 0, ILI9341_SCREEN_WIDTH, ILI9341_SCREEN_HEIGHT);
 8002536:	23f0      	movs	r3, #240	; 0xf0
 8002538:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800253c:	2100      	movs	r1, #0
 800253e:	2000      	movs	r0, #0
 8002540:	f000 f9f6 	bl	8002930 <ILI9341_Set_Address>

		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002544:	2201      	movs	r2, #1
 8002546:	f44f 7100 	mov.w	r1, #512	; 0x200
 800254a:	48c4      	ldr	r0, [pc, #784]	; (800285c <ILI9341_Draw_Image+0x358>)
 800254c:	f001 fab8 	bl	8003ac0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002550:	2200      	movs	r2, #0
 8002552:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002556:	48c1      	ldr	r0, [pc, #772]	; (800285c <ILI9341_Draw_Image+0x358>)
 8002558:	f001 fab2 	bl	8003ac0 <HAL_GPIO_WritePin>

		unsigned char Temp_small_buffer[BURST_MAX_SIZE];
		uint32_t counter = 0;
 800255c:	2300      	movs	r3, #0
 800255e:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		for (uint32_t i = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8002568:	e035      	b.n	80025d6 <ILI9341_Draw_Image+0xd2>
				i
						< ILI9341_SCREEN_WIDTH * ILI9341_SCREEN_HEIGHT * 2
								/ BURST_MAX_SIZE; i++) {
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 800256a:	2300      	movs	r3, #0
 800256c:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 8002570:	e019      	b.n	80025a6 <ILI9341_Draw_Image+0xa2>
				Temp_small_buffer[k] = Image_Array[counter + k];
 8002572:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 8002576:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800257a:	4413      	add	r3, r2
 800257c:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8002580:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 8002584:	6812      	ldr	r2, [r2, #0]
 8002586:	4413      	add	r3, r2
 8002588:	7819      	ldrb	r1, [r3, #0]
 800258a:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800258e:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 8002592:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8002596:	4413      	add	r3, r2
 8002598:	460a      	mov	r2, r1
 800259a:	701a      	strb	r2, [r3, #0]
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 800259c:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80025a0:	3301      	adds	r3, #1
 80025a2:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80025a6:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80025aa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80025ae:	d3e0      	bcc.n	8002572 <ILI9341_Draw_Image+0x6e>
			}
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) Temp_small_buffer,
 80025b0:	f107 010c 	add.w	r1, r7, #12
 80025b4:	230a      	movs	r3, #10
 80025b6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80025ba:	48a9      	ldr	r0, [pc, #676]	; (8002860 <ILI9341_Draw_Image+0x35c>)
 80025bc:	f002 fd2f 	bl	800501e <HAL_SPI_Transmit>
					BURST_MAX_SIZE, 10);
			counter += BURST_MAX_SIZE;
 80025c0:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 80025c4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80025c8:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
								/ BURST_MAX_SIZE; i++) {
 80025cc:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 80025d0:	3301      	adds	r3, #1
 80025d2:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
						< ILI9341_SCREEN_WIDTH * ILI9341_SCREEN_HEIGHT * 2
 80025d6:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 80025da:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80025de:	d9c4      	bls.n	800256a <ILI9341_Draw_Image+0x66>
		}
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80025e0:	2201      	movs	r2, #1
 80025e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025e6:	489d      	ldr	r0, [pc, #628]	; (800285c <ILI9341_Draw_Image+0x358>)
 80025e8:	f001 fa6a 	bl	8003ac0 <HAL_GPIO_WritePin>
					BURST_MAX_SIZE, 10);
			counter += BURST_MAX_SIZE;
		}
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
	}
}
 80025ec:	e130      	b.n	8002850 <ILI9341_Draw_Image+0x34c>
	} else if (Orientation == SCREEN_HORIZONTAL_2) {
 80025ee:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80025f2:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d15e      	bne.n	80026ba <ILI9341_Draw_Image+0x1b6>
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80025fc:	2003      	movs	r0, #3
 80025fe:	f000 fa01 	bl	8002a04 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0, 0, ILI9341_SCREEN_WIDTH, ILI9341_SCREEN_HEIGHT);
 8002602:	23f0      	movs	r3, #240	; 0xf0
 8002604:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002608:	2100      	movs	r1, #0
 800260a:	2000      	movs	r0, #0
 800260c:	f000 f990 	bl	8002930 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002610:	2201      	movs	r2, #1
 8002612:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002616:	4891      	ldr	r0, [pc, #580]	; (800285c <ILI9341_Draw_Image+0x358>)
 8002618:	f001 fa52 	bl	8003ac0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800261c:	2200      	movs	r2, #0
 800261e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002622:	488e      	ldr	r0, [pc, #568]	; (800285c <ILI9341_Draw_Image+0x358>)
 8002624:	f001 fa4c 	bl	8003ac0 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		for (uint32_t i = 0;
 800262e:	2300      	movs	r3, #0
 8002630:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8002634:	e035      	b.n	80026a2 <ILI9341_Draw_Image+0x19e>
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 800263c:	e019      	b.n	8002672 <ILI9341_Draw_Image+0x16e>
				Temp_small_buffer[k] = Image_Array[counter + k];
 800263e:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 8002642:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8002646:	4413      	add	r3, r2
 8002648:	f507 720c 	add.w	r2, r7, #560	; 0x230
 800264c:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	4413      	add	r3, r2
 8002654:	7819      	ldrb	r1, [r3, #0]
 8002656:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800265a:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 800265e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8002662:	4413      	add	r3, r2
 8002664:	460a      	mov	r2, r1
 8002666:	701a      	strb	r2, [r3, #0]
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 8002668:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800266c:	3301      	adds	r3, #1
 800266e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8002672:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8002676:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800267a:	d3e0      	bcc.n	800263e <ILI9341_Draw_Image+0x13a>
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) Temp_small_buffer,
 800267c:	f107 010c 	add.w	r1, r7, #12
 8002680:	230a      	movs	r3, #10
 8002682:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002686:	4876      	ldr	r0, [pc, #472]	; (8002860 <ILI9341_Draw_Image+0x35c>)
 8002688:	f002 fcc9 	bl	800501e <HAL_SPI_Transmit>
			counter += BURST_MAX_SIZE;
 800268c:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8002690:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002694:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
								/ BURST_MAX_SIZE; i++) {
 8002698:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800269c:	3301      	adds	r3, #1
 800269e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
						< ILI9341_SCREEN_WIDTH * ILI9341_SCREEN_HEIGHT * 2
 80026a2:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 80026a6:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80026aa:	d9c4      	bls.n	8002636 <ILI9341_Draw_Image+0x132>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026b2:	486a      	ldr	r0, [pc, #424]	; (800285c <ILI9341_Draw_Image+0x358>)
 80026b4:	f001 fa04 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 80026b8:	e0ca      	b.n	8002850 <ILI9341_Draw_Image+0x34c>
	} else if (Orientation == SCREEN_VERTICAL_2) {
 80026ba:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80026be:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d15e      	bne.n	8002786 <ILI9341_Draw_Image+0x282>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 80026c8:	2002      	movs	r0, #2
 80026ca:	f000 f99b 	bl	8002a04 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0, 0, ILI9341_SCREEN_HEIGHT, ILI9341_SCREEN_WIDTH);
 80026ce:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80026d2:	22f0      	movs	r2, #240	; 0xf0
 80026d4:	2100      	movs	r1, #0
 80026d6:	2000      	movs	r0, #0
 80026d8:	f000 f92a 	bl	8002930 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80026dc:	2201      	movs	r2, #1
 80026de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026e2:	485e      	ldr	r0, [pc, #376]	; (800285c <ILI9341_Draw_Image+0x358>)
 80026e4:	f001 f9ec 	bl	8003ac0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80026e8:	2200      	movs	r2, #0
 80026ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026ee:	485b      	ldr	r0, [pc, #364]	; (800285c <ILI9341_Draw_Image+0x358>)
 80026f0:	f001 f9e6 	bl	8003ac0 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
		for (uint32_t i = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8002700:	e035      	b.n	800276e <ILI9341_Draw_Image+0x26a>
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 8002702:	2300      	movs	r3, #0
 8002704:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8002708:	e019      	b.n	800273e <ILI9341_Draw_Image+0x23a>
				Temp_small_buffer[k] = Image_Array[counter + k];
 800270a:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800270e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8002712:	4413      	add	r3, r2
 8002714:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8002718:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	4413      	add	r3, r2
 8002720:	7819      	ldrb	r1, [r3, #0]
 8002722:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002726:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 800272a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800272e:	4413      	add	r3, r2
 8002730:	460a      	mov	r2, r1
 8002732:	701a      	strb	r2, [r3, #0]
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 8002734:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8002738:	3301      	adds	r3, #1
 800273a:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 800273e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8002742:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002746:	d3e0      	bcc.n	800270a <ILI9341_Draw_Image+0x206>
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) Temp_small_buffer,
 8002748:	f107 010c 	add.w	r1, r7, #12
 800274c:	230a      	movs	r3, #10
 800274e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002752:	4843      	ldr	r0, [pc, #268]	; (8002860 <ILI9341_Draw_Image+0x35c>)
 8002754:	f002 fc63 	bl	800501e <HAL_SPI_Transmit>
			counter += BURST_MAX_SIZE;
 8002758:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800275c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002760:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
								/ BURST_MAX_SIZE; i++) {
 8002764:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002768:	3301      	adds	r3, #1
 800276a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
						< ILI9341_SCREEN_WIDTH * ILI9341_SCREEN_HEIGHT * 2
 800276e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002772:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8002776:	d9c4      	bls.n	8002702 <ILI9341_Draw_Image+0x1fe>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002778:	2201      	movs	r2, #1
 800277a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800277e:	4837      	ldr	r0, [pc, #220]	; (800285c <ILI9341_Draw_Image+0x358>)
 8002780:	f001 f99e 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 8002784:	e064      	b.n	8002850 <ILI9341_Draw_Image+0x34c>
	} else if (Orientation == SCREEN_VERTICAL_1) {
 8002786:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800278a:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d15d      	bne.n	8002850 <ILI9341_Draw_Image+0x34c>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8002794:	2000      	movs	r0, #0
 8002796:	f000 f935 	bl	8002a04 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0, 0, ILI9341_SCREEN_HEIGHT, ILI9341_SCREEN_WIDTH);
 800279a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800279e:	22f0      	movs	r2, #240	; 0xf0
 80027a0:	2100      	movs	r1, #0
 80027a2:	2000      	movs	r0, #0
 80027a4:	f000 f8c4 	bl	8002930 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80027a8:	2201      	movs	r2, #1
 80027aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027ae:	482b      	ldr	r0, [pc, #172]	; (800285c <ILI9341_Draw_Image+0x358>)
 80027b0:	f001 f986 	bl	8003ac0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80027b4:	2200      	movs	r2, #0
 80027b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027ba:	4828      	ldr	r0, [pc, #160]	; (800285c <ILI9341_Draw_Image+0x358>)
 80027bc:	f001 f980 	bl	8003ac0 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
		for (uint32_t i = 0;
 80027c6:	2300      	movs	r3, #0
 80027c8:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 80027cc:	e035      	b.n	800283a <ILI9341_Draw_Image+0x336>
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 80027ce:	2300      	movs	r3, #0
 80027d0:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 80027d4:	e019      	b.n	800280a <ILI9341_Draw_Image+0x306>
				Temp_small_buffer[k] = Image_Array[counter + k];
 80027d6:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 80027da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027de:	4413      	add	r3, r2
 80027e0:	f507 720c 	add.w	r2, r7, #560	; 0x230
 80027e4:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	7819      	ldrb	r1, [r3, #0]
 80027ee:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80027f2:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 80027f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027fa:	4413      	add	r3, r2
 80027fc:	460a      	mov	r2, r1
 80027fe:	701a      	strb	r2, [r3, #0]
			for (uint32_t k = 0; k < BURST_MAX_SIZE; k++) {
 8002800:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002804:	3301      	adds	r3, #1
 8002806:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 800280a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800280e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002812:	d3e0      	bcc.n	80027d6 <ILI9341_Draw_Image+0x2d2>
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) Temp_small_buffer,
 8002814:	f107 010c 	add.w	r1, r7, #12
 8002818:	230a      	movs	r3, #10
 800281a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800281e:	4810      	ldr	r0, [pc, #64]	; (8002860 <ILI9341_Draw_Image+0x35c>)
 8002820:	f002 fbfd 	bl	800501e <HAL_SPI_Transmit>
			counter += BURST_MAX_SIZE;
 8002824:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8002828:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800282c:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
								/ BURST_MAX_SIZE; i++) {
 8002830:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002834:	3301      	adds	r3, #1
 8002836:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
						< ILI9341_SCREEN_WIDTH * ILI9341_SCREEN_HEIGHT * 2
 800283a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800283e:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8002842:	d9c4      	bls.n	80027ce <ILI9341_Draw_Image+0x2ca>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002844:	2201      	movs	r2, #1
 8002846:	f44f 7180 	mov.w	r1, #256	; 0x100
 800284a:	4804      	ldr	r0, [pc, #16]	; (800285c <ILI9341_Draw_Image+0x358>)
 800284c:	f001 f938 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 8002850:	bf00      	nop
 8002852:	f507 770c 	add.w	r7, r7, #560	; 0x230
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40020800 	.word	0x40020800
 8002860:	20000208 	.word	0x20000208

08002864 <ILI9341_SPI_Init>:
/* Global Variables ------------------------------------------------------------------*/
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
	MX_SPI5_Init();													//SPI INIT
 8002868:	f7ff f8ac 	bl	80019c4 <MX_SPI5_Init>
	MX_GPIO_Init();													//GPIO INIT
 800286c:	f7fd febe 	bl	80005ec <MX_GPIO_Init>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8002870:	2200      	movs	r2, #0
 8002872:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002876:	4802      	ldr	r0, [pc, #8]	; (8002880 <ILI9341_SPI_Init+0x1c>)
 8002878:	f001 f922 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 800287c:	bf00      	nop
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40020800 	.word	0x40020800

08002884 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800288e:	1df9      	adds	r1, r7, #7
 8002890:	2301      	movs	r3, #1
 8002892:	2201      	movs	r2, #1
 8002894:	4803      	ldr	r0, [pc, #12]	; (80028a4 <ILI9341_SPI_Send+0x20>)
 8002896:	f002 fbc2 	bl	800501e <HAL_SPI_Transmit>
}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000208 	.word	0x20000208

080028a8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80028b2:	2200      	movs	r2, #0
 80028b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028b8:	480b      	ldr	r0, [pc, #44]	; (80028e8 <ILI9341_Write_Command+0x40>)
 80028ba:	f001 f901 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80028be:	2200      	movs	r2, #0
 80028c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028c4:	4808      	ldr	r0, [pc, #32]	; (80028e8 <ILI9341_Write_Command+0x40>)
 80028c6:	f001 f8fb 	bl	8003ac0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff ffd9 	bl	8002884 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80028d2:	2201      	movs	r2, #1
 80028d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028d8:	4803      	ldr	r0, [pc, #12]	; (80028e8 <ILI9341_Write_Command+0x40>)
 80028da:	f001 f8f1 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40020800 	.word	0x40020800

080028ec <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80028f6:	2201      	movs	r2, #1
 80028f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028fc:	480b      	ldr	r0, [pc, #44]	; (800292c <ILI9341_Write_Data+0x40>)
 80028fe:	f001 f8df 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002902:	2200      	movs	r2, #0
 8002904:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002908:	4808      	ldr	r0, [pc, #32]	; (800292c <ILI9341_Write_Data+0x40>)
 800290a:	f001 f8d9 	bl	8003ac0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ffb7 	bl	8002884 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002916:	2201      	movs	r2, #1
 8002918:	f44f 7180 	mov.w	r1, #256	; 0x100
 800291c:	4803      	ldr	r0, [pc, #12]	; (800292c <ILI9341_Write_Data+0x40>)
 800291e:	f001 f8cf 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 8002922:	bf00      	nop
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40020800 	.word	0x40020800

08002930 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 8002930:	b590      	push	{r4, r7, lr}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	4604      	mov	r4, r0
 8002938:	4608      	mov	r0, r1
 800293a:	4611      	mov	r1, r2
 800293c:	461a      	mov	r2, r3
 800293e:	4623      	mov	r3, r4
 8002940:	80fb      	strh	r3, [r7, #6]
 8002942:	4603      	mov	r3, r0
 8002944:	80bb      	strh	r3, [r7, #4]
 8002946:	460b      	mov	r3, r1
 8002948:	807b      	strh	r3, [r7, #2]
 800294a:	4613      	mov	r3, r2
 800294c:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 800294e:	202a      	movs	r0, #42	; 0x2a
 8002950:	f7ff ffaa 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 8002954:	88fb      	ldrh	r3, [r7, #6]
 8002956:	0a1b      	lsrs	r3, r3, #8
 8002958:	b29b      	uxth	r3, r3
 800295a:	b2db      	uxtb	r3, r3
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff ffc5 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 8002962:	88fb      	ldrh	r3, [r7, #6]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff ffc0 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 800296c:	887b      	ldrh	r3, [r7, #2]
 800296e:	0a1b      	lsrs	r3, r3, #8
 8002970:	b29b      	uxth	r3, r3
 8002972:	b2db      	uxtb	r3, r3
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff ffb9 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 800297a:	887b      	ldrh	r3, [r7, #2]
 800297c:	b2db      	uxtb	r3, r3
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff ffb4 	bl	80028ec <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8002984:	202b      	movs	r0, #43	; 0x2b
 8002986:	f7ff ff8f 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 800298a:	88bb      	ldrh	r3, [r7, #4]
 800298c:	0a1b      	lsrs	r3, r3, #8
 800298e:	b29b      	uxth	r3, r3
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff ffaa 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8002998:	88bb      	ldrh	r3, [r7, #4]
 800299a:	b2db      	uxtb	r3, r3
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff ffa5 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 80029a2:	883b      	ldrh	r3, [r7, #0]
 80029a4:	0a1b      	lsrs	r3, r3, #8
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ff9e 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 80029b0:	883b      	ldrh	r3, [r7, #0]
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff ff99 	bl	80028ec <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 80029ba:	202c      	movs	r0, #44	; 0x2c
 80029bc:	f7ff ff74 	bl	80028a8 <ILI9341_Write_Command>
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd90      	pop	{r4, r7, pc}

080029c8 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80029cc:	2201      	movs	r2, #1
 80029ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029d2:	480b      	ldr	r0, [pc, #44]	; (8002a00 <ILI9341_Reset+0x38>)
 80029d4:	f001 f874 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80029d8:	20c8      	movs	r0, #200	; 0xc8
 80029da:	f000 fda3 	bl	8003524 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80029de:	2200      	movs	r2, #0
 80029e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029e4:	4806      	ldr	r0, [pc, #24]	; (8002a00 <ILI9341_Reset+0x38>)
 80029e6:	f001 f86b 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80029ea:	20c8      	movs	r0, #200	; 0xc8
 80029ec:	f000 fd9a 	bl	8003524 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80029f0:	2201      	movs	r2, #1
 80029f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029f6:	4802      	ldr	r0, [pc, #8]	; (8002a00 <ILI9341_Reset+0x38>)
 80029f8:	f001 f862 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 80029fc:	bf00      	nop
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40020800 	.word	0x40020800

08002a04 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = Rotation;
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	73fb      	strb	r3, [r7, #15]

	ILI9341_Write_Command(0x36);
 8002a12:	2036      	movs	r0, #54	; 0x36
 8002a14:	f7ff ff48 	bl	80028a8 <ILI9341_Write_Command>
	HAL_Delay(1);
 8002a18:	2001      	movs	r0, #1
 8002a1a:	f000 fd83 	bl	8003524 <HAL_Delay>

	switch (screen_rotation) {
 8002a1e:	7bfb      	ldrb	r3, [r7, #15]
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d837      	bhi.n	8002a94 <ILI9341_Set_Rotation+0x90>
 8002a24:	a201      	add	r2, pc, #4	; (adr r2, 8002a2c <ILI9341_Set_Rotation+0x28>)
 8002a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a2a:	bf00      	nop
 8002a2c:	08002a3d 	.word	0x08002a3d
 8002a30:	08002a53 	.word	0x08002a53
 8002a34:	08002a69 	.word	0x08002a69
 8002a38:	08002a7f 	.word	0x08002a7f
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 8002a3c:	2048      	movs	r0, #72	; 0x48
 8002a3e:	f7ff ff55 	bl	80028ec <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8002a42:	4b17      	ldr	r3, [pc, #92]	; (8002aa0 <ILI9341_Set_Rotation+0x9c>)
 8002a44:	22f0      	movs	r2, #240	; 0xf0
 8002a46:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8002a48:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <ILI9341_Set_Rotation+0xa0>)
 8002a4a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a4e:	801a      	strh	r2, [r3, #0]
		break;
 8002a50:	e021      	b.n	8002a96 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_1:
		ILI9341_Write_Data(0x20 | 0x08);
 8002a52:	2028      	movs	r0, #40	; 0x28
 8002a54:	f7ff ff4a 	bl	80028ec <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8002a58:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <ILI9341_Set_Rotation+0x9c>)
 8002a5a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a5e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8002a60:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <ILI9341_Set_Rotation+0xa0>)
 8002a62:	22f0      	movs	r2, #240	; 0xf0
 8002a64:	801a      	strh	r2, [r3, #0]
		break;
 8002a66:	e016      	b.n	8002a96 <ILI9341_Set_Rotation+0x92>
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 8002a68:	2088      	movs	r0, #136	; 0x88
 8002a6a:	f7ff ff3f 	bl	80028ec <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <ILI9341_Set_Rotation+0x9c>)
 8002a70:	22f0      	movs	r2, #240	; 0xf0
 8002a72:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8002a74:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <ILI9341_Set_Rotation+0xa0>)
 8002a76:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a7a:	801a      	strh	r2, [r3, #0]
		break;
 8002a7c:	e00b      	b.n	8002a96 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8002a7e:	20e8      	movs	r0, #232	; 0xe8
 8002a80:	f7ff ff34 	bl	80028ec <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8002a84:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <ILI9341_Set_Rotation+0x9c>)
 8002a86:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a8a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8002a8c:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <ILI9341_Set_Rotation+0xa0>)
 8002a8e:	22f0      	movs	r2, #240	; 0xf0
 8002a90:	801a      	strh	r2, [r3, #0]
		break;
 8002a92:	e000      	b.n	8002a96 <ILI9341_Set_Rotation+0x92>
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
 8002a94:	bf00      	nop
	}
}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000006 	.word	0x20000006
 8002aa4:	20000004 	.word	0x20000004

08002aa8 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002aac:	2201      	movs	r2, #1
 8002aae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ab2:	4802      	ldr	r0, [pc, #8]	; (8002abc <ILI9341_Enable+0x14>)
 8002ab4:	f001 f804 	bl	8003ac0 <HAL_GPIO_WritePin>
}
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40020800 	.word	0x40020800

08002ac0 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void) {
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8002ac4:	f7ff fff0 	bl	8002aa8 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8002ac8:	f7ff fecc 	bl	8002864 <ILI9341_SPI_Init>
	ILI9341_Reset();
 8002acc:	f7ff ff7c 	bl	80029c8 <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	f7ff fee9 	bl	80028a8 <ILI9341_Write_Command>
	HAL_Delay(1000);
 8002ad6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ada:	f000 fd23 	bl	8003524 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8002ade:	20cb      	movs	r0, #203	; 0xcb
 8002ae0:	f7ff fee2 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 8002ae4:	2039      	movs	r0, #57	; 0x39
 8002ae6:	f7ff ff01 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8002aea:	202c      	movs	r0, #44	; 0x2c
 8002aec:	f7ff fefe 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002af0:	2000      	movs	r0, #0
 8002af2:	f7ff fefb 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 8002af6:	2034      	movs	r0, #52	; 0x34
 8002af8:	f7ff fef8 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8002afc:	2002      	movs	r0, #2
 8002afe:	f7ff fef5 	bl	80028ec <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 8002b02:	20cf      	movs	r0, #207	; 0xcf
 8002b04:	f7ff fed0 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002b08:	2000      	movs	r0, #0
 8002b0a:	f7ff feef 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8002b0e:	20c1      	movs	r0, #193	; 0xc1
 8002b10:	f7ff feec 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 8002b14:	2030      	movs	r0, #48	; 0x30
 8002b16:	f7ff fee9 	bl	80028ec <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8002b1a:	20e8      	movs	r0, #232	; 0xe8
 8002b1c:	f7ff fec4 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8002b20:	2085      	movs	r0, #133	; 0x85
 8002b22:	f7ff fee3 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002b26:	2000      	movs	r0, #0
 8002b28:	f7ff fee0 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8002b2c:	2078      	movs	r0, #120	; 0x78
 8002b2e:	f7ff fedd 	bl	80028ec <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8002b32:	20ea      	movs	r0, #234	; 0xea
 8002b34:	f7ff feb8 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002b38:	2000      	movs	r0, #0
 8002b3a:	f7ff fed7 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002b3e:	2000      	movs	r0, #0
 8002b40:	f7ff fed4 	bl	80028ec <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8002b44:	20ed      	movs	r0, #237	; 0xed
 8002b46:	f7ff feaf 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8002b4a:	2064      	movs	r0, #100	; 0x64
 8002b4c:	f7ff fece 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8002b50:	2003      	movs	r0, #3
 8002b52:	f7ff fecb 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8002b56:	2012      	movs	r0, #18
 8002b58:	f7ff fec8 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8002b5c:	2081      	movs	r0, #129	; 0x81
 8002b5e:	f7ff fec5 	bl	80028ec <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8002b62:	20f7      	movs	r0, #247	; 0xf7
 8002b64:	f7ff fea0 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8002b68:	2020      	movs	r0, #32
 8002b6a:	f7ff febf 	bl	80028ec <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8002b6e:	20c0      	movs	r0, #192	; 0xc0
 8002b70:	f7ff fe9a 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8002b74:	2023      	movs	r0, #35	; 0x23
 8002b76:	f7ff feb9 	bl	80028ec <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8002b7a:	20c1      	movs	r0, #193	; 0xc1
 8002b7c:	f7ff fe94 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8002b80:	2010      	movs	r0, #16
 8002b82:	f7ff feb3 	bl	80028ec <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8002b86:	20c5      	movs	r0, #197	; 0xc5
 8002b88:	f7ff fe8e 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8002b8c:	203e      	movs	r0, #62	; 0x3e
 8002b8e:	f7ff fead 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8002b92:	2028      	movs	r0, #40	; 0x28
 8002b94:	f7ff feaa 	bl	80028ec <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8002b98:	20c7      	movs	r0, #199	; 0xc7
 8002b9a:	f7ff fe85 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8002b9e:	2086      	movs	r0, #134	; 0x86
 8002ba0:	f7ff fea4 	bl	80028ec <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8002ba4:	2036      	movs	r0, #54	; 0x36
 8002ba6:	f7ff fe7f 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8002baa:	2048      	movs	r0, #72	; 0x48
 8002bac:	f7ff fe9e 	bl	80028ec <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8002bb0:	203a      	movs	r0, #58	; 0x3a
 8002bb2:	f7ff fe79 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8002bb6:	2055      	movs	r0, #85	; 0x55
 8002bb8:	f7ff fe98 	bl	80028ec <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8002bbc:	20b1      	movs	r0, #177	; 0xb1
 8002bbe:	f7ff fe73 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	f7ff fe92 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8002bc8:	2018      	movs	r0, #24
 8002bca:	f7ff fe8f 	bl	80028ec <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8002bce:	20b6      	movs	r0, #182	; 0xb6
 8002bd0:	f7ff fe6a 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 8002bd4:	2008      	movs	r0, #8
 8002bd6:	f7ff fe89 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8002bda:	2082      	movs	r0, #130	; 0x82
 8002bdc:	f7ff fe86 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8002be0:	2027      	movs	r0, #39	; 0x27
 8002be2:	f7ff fe83 	bl	80028ec <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 8002be6:	20f2      	movs	r0, #242	; 0xf2
 8002be8:	f7ff fe5e 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002bec:	2000      	movs	r0, #0
 8002bee:	f7ff fe7d 	bl	80028ec <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 8002bf2:	2026      	movs	r0, #38	; 0x26
 8002bf4:	f7ff fe58 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8002bf8:	2001      	movs	r0, #1
 8002bfa:	f7ff fe77 	bl	80028ec <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8002bfe:	20e0      	movs	r0, #224	; 0xe0
 8002c00:	f7ff fe52 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 8002c04:	200f      	movs	r0, #15
 8002c06:	f7ff fe71 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8002c0a:	2031      	movs	r0, #49	; 0x31
 8002c0c:	f7ff fe6e 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8002c10:	202b      	movs	r0, #43	; 0x2b
 8002c12:	f7ff fe6b 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8002c16:	200c      	movs	r0, #12
 8002c18:	f7ff fe68 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8002c1c:	200e      	movs	r0, #14
 8002c1e:	f7ff fe65 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8002c22:	2008      	movs	r0, #8
 8002c24:	f7ff fe62 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8002c28:	204e      	movs	r0, #78	; 0x4e
 8002c2a:	f7ff fe5f 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8002c2e:	20f1      	movs	r0, #241	; 0xf1
 8002c30:	f7ff fe5c 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8002c34:	2037      	movs	r0, #55	; 0x37
 8002c36:	f7ff fe59 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8002c3a:	2007      	movs	r0, #7
 8002c3c:	f7ff fe56 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8002c40:	2010      	movs	r0, #16
 8002c42:	f7ff fe53 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8002c46:	2003      	movs	r0, #3
 8002c48:	f7ff fe50 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8002c4c:	200e      	movs	r0, #14
 8002c4e:	f7ff fe4d 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8002c52:	2009      	movs	r0, #9
 8002c54:	f7ff fe4a 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f7ff fe47 	bl	80028ec <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8002c5e:	20e1      	movs	r0, #225	; 0xe1
 8002c60:	f7ff fe22 	bl	80028a8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002c64:	2000      	movs	r0, #0
 8002c66:	f7ff fe41 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8002c6a:	200e      	movs	r0, #14
 8002c6c:	f7ff fe3e 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8002c70:	2014      	movs	r0, #20
 8002c72:	f7ff fe3b 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8002c76:	2003      	movs	r0, #3
 8002c78:	f7ff fe38 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8002c7c:	2011      	movs	r0, #17
 8002c7e:	f7ff fe35 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8002c82:	2007      	movs	r0, #7
 8002c84:	f7ff fe32 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8002c88:	2031      	movs	r0, #49	; 0x31
 8002c8a:	f7ff fe2f 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8002c8e:	20c1      	movs	r0, #193	; 0xc1
 8002c90:	f7ff fe2c 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8002c94:	2048      	movs	r0, #72	; 0x48
 8002c96:	f7ff fe29 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8002c9a:	2008      	movs	r0, #8
 8002c9c:	f7ff fe26 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8002ca0:	200f      	movs	r0, #15
 8002ca2:	f7ff fe23 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8002ca6:	200c      	movs	r0, #12
 8002ca8:	f7ff fe20 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8002cac:	2031      	movs	r0, #49	; 0x31
 8002cae:	f7ff fe1d 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8002cb2:	2036      	movs	r0, #54	; 0x36
 8002cb4:	f7ff fe1a 	bl	80028ec <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8002cb8:	200f      	movs	r0, #15
 8002cba:	f7ff fe17 	bl	80028ec <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8002cbe:	2011      	movs	r0, #17
 8002cc0:	f7ff fdf2 	bl	80028a8 <ILI9341_Write_Command>
	HAL_Delay(120);
 8002cc4:	2078      	movs	r0, #120	; 0x78
 8002cc6:	f000 fc2d 	bl	8003524 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8002cca:	2029      	movs	r0, #41	; 0x29
 8002ccc:	f7ff fdec 	bl	80028a8 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8002cd0:	2000      	movs	r0, #0
 8002cd2:	f7ff fe97 	bl	8002a04 <ILI9341_Set_Rotation>
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8002cdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ce0:	b08d      	sub	sp, #52	; 0x34
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	6039      	str	r1, [r7, #0]
 8002ce8:	80fb      	strh	r3, [r7, #6]
 8002cea:	466b      	mov	r3, sp
 8002cec:	461e      	mov	r6, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((Size * 2) < BURST_MAX_SIZE) {
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cfa:	d202      	bcs.n	8002d02 <ILI9341_Draw_Colour_Burst+0x26>
		Buffer_Size = Size;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d00:	e002      	b.n	8002d08 <ILI9341_Draw_Colour_Burst+0x2c>
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 8002d02:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002d06:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002d08:	2201      	movs	r2, #1
 8002d0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d0e:	4840      	ldr	r0, [pc, #256]	; (8002e10 <ILI9341_Draw_Colour_Burst+0x134>)
 8002d10:	f000 fed6 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002d14:	2200      	movs	r2, #0
 8002d16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d1a:	483d      	ldr	r0, [pc, #244]	; (8002e10 <ILI9341_Draw_Colour_Burst+0x134>)
 8002d1c:	f000 fed0 	bl	8003ac0 <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
 8002d20:	88fb      	ldrh	r3, [r7, #6]
 8002d22:	0a1b      	lsrs	r3, r3, #8
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	;
	unsigned char burst_buffer[Buffer_Size];
 8002d2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	2300      	movs	r3, #0
 8002d34:	4688      	mov	r8, r1
 8002d36:	4699      	mov	r9, r3
 8002d38:	f04f 0200 	mov.w	r2, #0
 8002d3c:	f04f 0300 	mov.w	r3, #0
 8002d40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	460c      	mov	r4, r1
 8002d50:	461d      	mov	r5, r3
 8002d52:	f04f 0200 	mov.w	r2, #0
 8002d56:	f04f 0300 	mov.w	r3, #0
 8002d5a:	00eb      	lsls	r3, r5, #3
 8002d5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d60:	00e2      	lsls	r2, r4, #3
 8002d62:	1dcb      	adds	r3, r1, #7
 8002d64:	08db      	lsrs	r3, r3, #3
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	ebad 0d03 	sub.w	sp, sp, r3
 8002d6c:	466b      	mov	r3, sp
 8002d6e:	3300      	adds	r3, #0
 8002d70:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8002d72:	2300      	movs	r3, #0
 8002d74:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d76:	e00e      	b.n	8002d96 <ILI9341_Draw_Colour_Burst+0xba>
		burst_buffer[j] = chifted;
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002d82:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = Colour;
 8002d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d86:	3301      	adds	r3, #1
 8002d88:	88fa      	ldrh	r2, [r7, #6]
 8002d8a:	b2d1      	uxtb	r1, r2
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8002d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d92:	3302      	adds	r3, #2
 8002d94:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d3ec      	bcc.n	8002d78 <ILI9341_Draw_Colour_Burst+0x9c>
	}

	uint32_t Sending_Size = Size * 2;
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dac:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002db2:	fbb3 f2f2 	udiv	r2, r3, r2
 8002db6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002db8:	fb01 f202 	mul.w	r2, r1, r2
 8002dbc:	1a9b      	subs	r3, r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0) {
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d010      	beq.n	8002de8 <ILI9341_Draw_Colour_Burst+0x10c>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dca:	e009      	b.n	8002de0 <ILI9341_Draw_Colour_Burst+0x104>
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 8002dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	230a      	movs	r3, #10
 8002dd2:	69b9      	ldr	r1, [r7, #24]
 8002dd4:	480f      	ldr	r0, [pc, #60]	; (8002e14 <ILI9341_Draw_Colour_Burst+0x138>)
 8002dd6:	f002 f922 	bl	800501e <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8002dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ddc:	3301      	adds	r3, #1
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
 8002de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d3f1      	bcc.n	8002dcc <ILI9341_Draw_Colour_Burst+0xf0>
					Buffer_Size, 10);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	230a      	movs	r3, #10
 8002dee:	69b9      	ldr	r1, [r7, #24]
 8002df0:	4808      	ldr	r0, [pc, #32]	; (8002e14 <ILI9341_Draw_Colour_Burst+0x138>)
 8002df2:	f002 f914 	bl	800501e <HAL_SPI_Transmit>
			Remainder_from_block, 10);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002df6:	2201      	movs	r2, #1
 8002df8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002dfc:	4804      	ldr	r0, [pc, #16]	; (8002e10 <ILI9341_Draw_Colour_Burst+0x134>)
 8002dfe:	f000 fe5f 	bl	8003ac0 <HAL_GPIO_WritePin>
 8002e02:	46b5      	mov	sp, r6
}
 8002e04:	bf00      	nop
 8002e06:	3734      	adds	r7, #52	; 0x34
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e0e:	bf00      	nop
 8002e10:	40020800 	.word	0x40020800
 8002e14:	20000208 	.word	0x20000208

08002e18 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8002e22:	4b0e      	ldr	r3, [pc, #56]	; (8002e5c <ILI9341_Fill_Screen+0x44>)
 8002e24:	881b      	ldrh	r3, [r3, #0]
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	4b0d      	ldr	r3, [pc, #52]	; (8002e60 <ILI9341_Fill_Screen+0x48>)
 8002e2a:	881b      	ldrh	r3, [r3, #0]
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2100      	movs	r1, #0
 8002e30:	2000      	movs	r0, #0
 8002e32:	f7ff fd7d 	bl	8002930 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8002e36:	4b09      	ldr	r3, [pc, #36]	; (8002e5c <ILI9341_Fill_Screen+0x44>)
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4b08      	ldr	r3, [pc, #32]	; (8002e60 <ILI9341_Fill_Screen+0x48>)
 8002e40:	881b      	ldrh	r3, [r3, #0]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	fb02 f303 	mul.w	r3, r2, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	88fb      	ldrh	r3, [r7, #6]
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff ff44 	bl	8002cdc <ILI9341_Draw_Colour_Burst>
}
 8002e54:	bf00      	nop
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000006 	.word	0x20000006
 8002e60:	20000004 	.word	0x20000004

08002e64 <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	80fb      	strh	r3, [r7, #6]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	80bb      	strh	r3, [r7, #4]
 8002e72:	4613      	mov	r3, r2
 8002e74:	807b      	strh	r3, [r7, #2]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8002e76:	4b64      	ldr	r3, [pc, #400]	; (8003008 <ILI9341_Draw_Pixel+0x1a4>)
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	88fa      	ldrh	r2, [r7, #6]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	f080 80be 	bcs.w	8003000 <ILI9341_Draw_Pixel+0x19c>
 8002e84:	4b61      	ldr	r3, [pc, #388]	; (800300c <ILI9341_Draw_Pixel+0x1a8>)
 8002e86:	881b      	ldrh	r3, [r3, #0]
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	88ba      	ldrh	r2, [r7, #4]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	f080 80b7 	bcs.w	8003000 <ILI9341_Draw_Pixel+0x19c>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8002e92:	2200      	movs	r2, #0
 8002e94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e98:	485d      	ldr	r0, [pc, #372]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002e9a:	f000 fe11 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ea4:	485a      	ldr	r0, [pc, #360]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002ea6:	f000 fe0b 	bl	8003ac0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8002eaa:	202a      	movs	r0, #42	; 0x2a
 8002eac:	f7ff fcea 	bl	8002884 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002eb6:	4856      	ldr	r0, [pc, #344]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002eb8:	f000 fe02 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ec2:	4853      	ldr	r0, [pc, #332]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002ec4:	f000 fdfc 	bl	8003ac0 <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ece:	4850      	ldr	r0, [pc, #320]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002ed0:	f000 fdf6 	bl	8003ac0 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8002ed4:	88fb      	ldrh	r3, [r7, #6]
 8002ed6:	0a1b      	lsrs	r3, r3, #8
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	753b      	strb	r3, [r7, #20]
 8002ede:	88fb      	ldrh	r3, [r7, #6]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	757b      	strb	r3, [r7, #21]
 8002ee4:	88fb      	ldrh	r3, [r7, #6]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	121b      	asrs	r3, r3, #8
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	75bb      	strb	r3, [r7, #22]
 8002eee:	88fb      	ldrh	r3, [r7, #6]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8002ef8:	f107 0114 	add.w	r1, r7, #20
 8002efc:	2301      	movs	r3, #1
 8002efe:	2204      	movs	r2, #4
 8002f00:	4844      	ldr	r0, [pc, #272]	; (8003014 <ILI9341_Draw_Pixel+0x1b0>)
 8002f02:	f002 f88c 	bl	800501e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002f06:	2201      	movs	r2, #1
 8002f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f0c:	4840      	ldr	r0, [pc, #256]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f0e:	f000 fdd7 	bl	8003ac0 <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8002f12:	2200      	movs	r2, #0
 8002f14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f18:	483d      	ldr	r0, [pc, #244]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f1a:	f000 fdd1 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f24:	483a      	ldr	r0, [pc, #232]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f26:	f000 fdcb 	bl	8003ac0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 8002f2a:	202b      	movs	r0, #43	; 0x2b
 8002f2c:	f7ff fcaa 	bl	8002884 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002f30:	2201      	movs	r2, #1
 8002f32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f36:	4836      	ldr	r0, [pc, #216]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f38:	f000 fdc2 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f42:	4833      	ldr	r0, [pc, #204]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f44:	f000 fdbc 	bl	8003ac0 <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f4e:	4830      	ldr	r0, [pc, #192]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f50:	f000 fdb6 	bl	8003ac0 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8002f54:	88bb      	ldrh	r3, [r7, #4]
 8002f56:	0a1b      	lsrs	r3, r3, #8
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	743b      	strb	r3, [r7, #16]
 8002f5e:	88bb      	ldrh	r3, [r7, #4]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	747b      	strb	r3, [r7, #17]
 8002f64:	88bb      	ldrh	r3, [r7, #4]
 8002f66:	3301      	adds	r3, #1
 8002f68:	121b      	asrs	r3, r3, #8
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	74bb      	strb	r3, [r7, #18]
 8002f6e:	88bb      	ldrh	r3, [r7, #4]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	3301      	adds	r3, #1
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	74fb      	strb	r3, [r7, #19]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8002f78:	f107 0110 	add.w	r1, r7, #16
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	2204      	movs	r2, #4
 8002f80:	4824      	ldr	r0, [pc, #144]	; (8003014 <ILI9341_Draw_Pixel+0x1b0>)
 8002f82:	f002 f84c 	bl	800501e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002f86:	2201      	movs	r2, #1
 8002f88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f8c:	4820      	ldr	r0, [pc, #128]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f8e:	f000 fd97 	bl	8003ac0 <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8002f92:	2200      	movs	r2, #0
 8002f94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f98:	481d      	ldr	r0, [pc, #116]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002f9a:	f000 fd91 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fa4:	481a      	ldr	r0, [pc, #104]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002fa6:	f000 fd8b 	bl	8003ac0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8002faa:	202c      	movs	r0, #44	; 0x2c
 8002fac:	f7ff fc6a 	bl	8002884 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fb6:	4816      	ldr	r0, [pc, #88]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002fb8:	f000 fd82 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fc2:	4813      	ldr	r0, [pc, #76]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002fc4:	f000 fd7c 	bl	8003ac0 <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fce:	4810      	ldr	r0, [pc, #64]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002fd0:	f000 fd76 	bl	8003ac0 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8002fd4:	887b      	ldrh	r3, [r7, #2]
 8002fd6:	0a1b      	lsrs	r3, r3, #8
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	733b      	strb	r3, [r7, #12]
 8002fde:	887b      	ldrh	r3, [r7, #2]
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8002fe4:	f107 010c 	add.w	r1, r7, #12
 8002fe8:	2301      	movs	r3, #1
 8002fea:	2202      	movs	r2, #2
 8002fec:	4809      	ldr	r0, [pc, #36]	; (8003014 <ILI9341_Draw_Pixel+0x1b0>)
 8002fee:	f002 f816 	bl	800501e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ff8:	4805      	ldr	r0, [pc, #20]	; (8003010 <ILI9341_Draw_Pixel+0x1ac>)
 8002ffa:	f000 fd61 	bl	8003ac0 <HAL_GPIO_WritePin>
 8002ffe:	e000      	b.n	8003002 <ILI9341_Draw_Pixel+0x19e>
		return;	//OUT OF BOUNDS!
 8003000:	bf00      	nop

}
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000006 	.word	0x20000006
 800300c:	20000004 	.word	0x20000004
 8003010:	40020800 	.word	0x40020800
 8003014:	20000208 	.word	0x20000208

08003018 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 8003018:	b590      	push	{r4, r7, lr}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	4604      	mov	r4, r0
 8003020:	4608      	mov	r0, r1
 8003022:	4611      	mov	r1, r2
 8003024:	461a      	mov	r2, r3
 8003026:	4623      	mov	r3, r4
 8003028:	80fb      	strh	r3, [r7, #6]
 800302a:	4603      	mov	r3, r0
 800302c:	80bb      	strh	r3, [r7, #4]
 800302e:	460b      	mov	r3, r1
 8003030:	807b      	strh	r3, [r7, #2]
 8003032:	4613      	mov	r3, r2
 8003034:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003036:	4b24      	ldr	r3, [pc, #144]	; (80030c8 <ILI9341_Draw_Rectangle+0xb0>)
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	b29b      	uxth	r3, r3
 800303c:	88fa      	ldrh	r2, [r7, #6]
 800303e:	429a      	cmp	r2, r3
 8003040:	d23d      	bcs.n	80030be <ILI9341_Draw_Rectangle+0xa6>
 8003042:	4b22      	ldr	r3, [pc, #136]	; (80030cc <ILI9341_Draw_Rectangle+0xb4>)
 8003044:	881b      	ldrh	r3, [r3, #0]
 8003046:	b29b      	uxth	r3, r3
 8003048:	88ba      	ldrh	r2, [r7, #4]
 800304a:	429a      	cmp	r2, r3
 800304c:	d237      	bcs.n	80030be <ILI9341_Draw_Rectangle+0xa6>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 800304e:	88fa      	ldrh	r2, [r7, #6]
 8003050:	887b      	ldrh	r3, [r7, #2]
 8003052:	4413      	add	r3, r2
 8003054:	4a1c      	ldr	r2, [pc, #112]	; (80030c8 <ILI9341_Draw_Rectangle+0xb0>)
 8003056:	8812      	ldrh	r2, [r2, #0]
 8003058:	b292      	uxth	r2, r2
 800305a:	4293      	cmp	r3, r2
 800305c:	dd05      	ble.n	800306a <ILI9341_Draw_Rectangle+0x52>
		Width = LCD_WIDTH - X;
 800305e:	4b1a      	ldr	r3, [pc, #104]	; (80030c8 <ILI9341_Draw_Rectangle+0xb0>)
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	b29a      	uxth	r2, r3
 8003064:	88fb      	ldrh	r3, [r7, #6]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	807b      	strh	r3, [r7, #2]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 800306a:	88ba      	ldrh	r2, [r7, #4]
 800306c:	883b      	ldrh	r3, [r7, #0]
 800306e:	4413      	add	r3, r2
 8003070:	4a16      	ldr	r2, [pc, #88]	; (80030cc <ILI9341_Draw_Rectangle+0xb4>)
 8003072:	8812      	ldrh	r2, [r2, #0]
 8003074:	b292      	uxth	r2, r2
 8003076:	4293      	cmp	r3, r2
 8003078:	dd05      	ble.n	8003086 <ILI9341_Draw_Rectangle+0x6e>
		Height = LCD_HEIGHT - Y;
 800307a:	4b14      	ldr	r3, [pc, #80]	; (80030cc <ILI9341_Draw_Rectangle+0xb4>)
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	b29a      	uxth	r2, r3
 8003080:	88bb      	ldrh	r3, [r7, #4]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	803b      	strh	r3, [r7, #0]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8003086:	88fa      	ldrh	r2, [r7, #6]
 8003088:	887b      	ldrh	r3, [r7, #2]
 800308a:	4413      	add	r3, r2
 800308c:	b29b      	uxth	r3, r3
 800308e:	3b01      	subs	r3, #1
 8003090:	b29c      	uxth	r4, r3
 8003092:	88ba      	ldrh	r2, [r7, #4]
 8003094:	883b      	ldrh	r3, [r7, #0]
 8003096:	4413      	add	r3, r2
 8003098:	b29b      	uxth	r3, r3
 800309a:	3b01      	subs	r3, #1
 800309c:	b29b      	uxth	r3, r3
 800309e:	88b9      	ldrh	r1, [r7, #4]
 80030a0:	88f8      	ldrh	r0, [r7, #6]
 80030a2:	4622      	mov	r2, r4
 80030a4:	f7ff fc44 	bl	8002930 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 80030a8:	883b      	ldrh	r3, [r7, #0]
 80030aa:	887a      	ldrh	r2, [r7, #2]
 80030ac:	fb02 f303 	mul.w	r3, r2, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	8b3b      	ldrh	r3, [r7, #24]
 80030b4:	4611      	mov	r1, r2
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fe10 	bl	8002cdc <ILI9341_Draw_Colour_Burst>
 80030bc:	e000      	b.n	80030c0 <ILI9341_Draw_Rectangle+0xa8>
		return;
 80030be:	bf00      	nop
}
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd90      	pop	{r4, r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20000006 	.word	0x20000006
 80030cc:	20000004 	.word	0x20000004

080030d0 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Colour) {
 80030d0:	b590      	push	{r4, r7, lr}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4604      	mov	r4, r0
 80030d8:	4608      	mov	r0, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	461a      	mov	r2, r3
 80030de:	4623      	mov	r3, r4
 80030e0:	80fb      	strh	r3, [r7, #6]
 80030e2:	4603      	mov	r3, r0
 80030e4:	80bb      	strh	r3, [r7, #4]
 80030e6:	460b      	mov	r3, r1
 80030e8:	807b      	strh	r3, [r7, #2]
 80030ea:	4613      	mov	r3, r2
 80030ec:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 80030ee:	4b18      	ldr	r3, [pc, #96]	; (8003150 <ILI9341_Draw_Horizontal_Line+0x80>)
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	88fa      	ldrh	r2, [r7, #6]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d225      	bcs.n	8003146 <ILI9341_Draw_Horizontal_Line+0x76>
 80030fa:	4b16      	ldr	r3, [pc, #88]	; (8003154 <ILI9341_Draw_Horizontal_Line+0x84>)
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	b29b      	uxth	r3, r3
 8003100:	88ba      	ldrh	r2, [r7, #4]
 8003102:	429a      	cmp	r2, r3
 8003104:	d21f      	bcs.n	8003146 <ILI9341_Draw_Horizontal_Line+0x76>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8003106:	88fa      	ldrh	r2, [r7, #6]
 8003108:	887b      	ldrh	r3, [r7, #2]
 800310a:	4413      	add	r3, r2
 800310c:	4a10      	ldr	r2, [pc, #64]	; (8003150 <ILI9341_Draw_Horizontal_Line+0x80>)
 800310e:	8812      	ldrh	r2, [r2, #0]
 8003110:	b292      	uxth	r2, r2
 8003112:	4293      	cmp	r3, r2
 8003114:	dd05      	ble.n	8003122 <ILI9341_Draw_Horizontal_Line+0x52>
		Width = LCD_WIDTH - X;
 8003116:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <ILI9341_Draw_Horizontal_Line+0x80>)
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	b29a      	uxth	r2, r3
 800311c:	88fb      	ldrh	r3, [r7, #6]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y);
 8003122:	88fa      	ldrh	r2, [r7, #6]
 8003124:	887b      	ldrh	r3, [r7, #2]
 8003126:	4413      	add	r3, r2
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	88bb      	ldrh	r3, [r7, #4]
 8003130:	88b9      	ldrh	r1, [r7, #4]
 8003132:	88f8      	ldrh	r0, [r7, #6]
 8003134:	f7ff fbfc 	bl	8002930 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Width);
 8003138:	887a      	ldrh	r2, [r7, #2]
 800313a:	883b      	ldrh	r3, [r7, #0]
 800313c:	4611      	mov	r1, r2
 800313e:	4618      	mov	r0, r3
 8003140:	f7ff fdcc 	bl	8002cdc <ILI9341_Draw_Colour_Burst>
 8003144:	e000      	b.n	8003148 <ILI9341_Draw_Horizontal_Line+0x78>
		return;
 8003146:	bf00      	nop
}
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bd90      	pop	{r4, r7, pc}
 800314e:	bf00      	nop
 8003150:	20000006 	.word	0x20000006
 8003154:	20000004 	.word	0x20000004

08003158 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height,
		uint16_t Colour) {
 8003158:	b590      	push	{r4, r7, lr}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4604      	mov	r4, r0
 8003160:	4608      	mov	r0, r1
 8003162:	4611      	mov	r1, r2
 8003164:	461a      	mov	r2, r3
 8003166:	4623      	mov	r3, r4
 8003168:	80fb      	strh	r3, [r7, #6]
 800316a:	4603      	mov	r3, r0
 800316c:	80bb      	strh	r3, [r7, #4]
 800316e:	460b      	mov	r3, r1
 8003170:	807b      	strh	r3, [r7, #2]
 8003172:	4613      	mov	r3, r2
 8003174:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003176:	4b18      	ldr	r3, [pc, #96]	; (80031d8 <ILI9341_Draw_Vertical_Line+0x80>)
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	b29b      	uxth	r3, r3
 800317c:	88fa      	ldrh	r2, [r7, #6]
 800317e:	429a      	cmp	r2, r3
 8003180:	d225      	bcs.n	80031ce <ILI9341_Draw_Vertical_Line+0x76>
 8003182:	4b16      	ldr	r3, [pc, #88]	; (80031dc <ILI9341_Draw_Vertical_Line+0x84>)
 8003184:	881b      	ldrh	r3, [r3, #0]
 8003186:	b29b      	uxth	r3, r3
 8003188:	88ba      	ldrh	r2, [r7, #4]
 800318a:	429a      	cmp	r2, r3
 800318c:	d21f      	bcs.n	80031ce <ILI9341_Draw_Vertical_Line+0x76>
		return;
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 800318e:	88ba      	ldrh	r2, [r7, #4]
 8003190:	887b      	ldrh	r3, [r7, #2]
 8003192:	4413      	add	r3, r2
 8003194:	4a11      	ldr	r2, [pc, #68]	; (80031dc <ILI9341_Draw_Vertical_Line+0x84>)
 8003196:	8812      	ldrh	r2, [r2, #0]
 8003198:	b292      	uxth	r2, r2
 800319a:	4293      	cmp	r3, r2
 800319c:	dd05      	ble.n	80031aa <ILI9341_Draw_Vertical_Line+0x52>
		Height = LCD_HEIGHT - Y;
 800319e:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <ILI9341_Draw_Vertical_Line+0x84>)
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	88bb      	ldrh	r3, [r7, #4]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X, Y + Height - 1);
 80031aa:	88ba      	ldrh	r2, [r7, #4]
 80031ac:	887b      	ldrh	r3, [r7, #2]
 80031ae:	4413      	add	r3, r2
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	88fa      	ldrh	r2, [r7, #6]
 80031b8:	88b9      	ldrh	r1, [r7, #4]
 80031ba:	88f8      	ldrh	r0, [r7, #6]
 80031bc:	f7ff fbb8 	bl	8002930 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height);
 80031c0:	887a      	ldrh	r2, [r7, #2]
 80031c2:	883b      	ldrh	r3, [r7, #0]
 80031c4:	4611      	mov	r1, r2
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff fd88 	bl	8002cdc <ILI9341_Draw_Colour_Burst>
 80031cc:	e000      	b.n	80031d0 <ILI9341_Draw_Vertical_Line+0x78>
		return;
 80031ce:	bf00      	nop
}
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd90      	pop	{r4, r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000006 	.word	0x20000006
 80031dc:	20000004 	.word	0x20000004

080031e0 <TP_Read>:

#include "ILI9341_Touchscreen.h"
#include "stm32f7xx_hal.h"

//Internal Touchpad command, do not call directly
uint16_t TP_Read(void) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
	uint8_t i = 16;
 80031e6:	2310      	movs	r3, #16
 80031e8:	71fb      	strb	r3, [r7, #7]
	uint16_t value = 0;
 80031ea:	2300      	movs	r3, #0
 80031ec:	80bb      	strh	r3, [r7, #4]

	while (i > 0x00) {
 80031ee:	e019      	b.n	8003224 <TP_Read+0x44>
		value <<= 1;
 80031f0:	88bb      	ldrh	r3, [r7, #4]
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	80bb      	strh	r3, [r7, #4]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 80031f6:	2201      	movs	r2, #1
 80031f8:	2108      	movs	r1, #8
 80031fa:	480e      	ldr	r0, [pc, #56]	; (8003234 <TP_Read+0x54>)
 80031fc:	f000 fc60 	bl	8003ac0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8003200:	2200      	movs	r2, #0
 8003202:	2108      	movs	r1, #8
 8003204:	480b      	ldr	r0, [pc, #44]	; (8003234 <TP_Read+0x54>)
 8003206:	f000 fc5b 	bl	8003ac0 <HAL_GPIO_WritePin>

		if (HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN) != 0) {
 800320a:	2110      	movs	r1, #16
 800320c:	4809      	ldr	r0, [pc, #36]	; (8003234 <TP_Read+0x54>)
 800320e:	f000 fc3f 	bl	8003a90 <HAL_GPIO_ReadPin>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <TP_Read+0x3e>
			value++;
 8003218:	88bb      	ldrh	r3, [r7, #4]
 800321a:	3301      	adds	r3, #1
 800321c:	80bb      	strh	r3, [r7, #4]
		}

		i--;
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	3b01      	subs	r3, #1
 8003222:	71fb      	strb	r3, [r7, #7]
	while (i > 0x00) {
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1e2      	bne.n	80031f0 <TP_Read+0x10>
	};

	return value;
 800322a:	88bb      	ldrh	r3, [r7, #4]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40021000 	.word	0x40021000

08003238 <TP_Write>:

//Internal Touchpad command, do not call directly
void TP_Write(uint8_t value) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0x08;
 8003242:	2308      	movs	r3, #8
 8003244:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8003246:	2200      	movs	r2, #0
 8003248:	2108      	movs	r1, #8
 800324a:	4815      	ldr	r0, [pc, #84]	; (80032a0 <TP_Write+0x68>)
 800324c:	f000 fc38 	bl	8003ac0 <HAL_GPIO_WritePin>

	while (i > 0) {
 8003250:	e01e      	b.n	8003290 <TP_Write+0x58>
		if ((value & 0x80) != 0x00) {
 8003252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003256:	2b00      	cmp	r3, #0
 8003258:	da05      	bge.n	8003266 <TP_Write+0x2e>
			HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 800325a:	2201      	movs	r2, #1
 800325c:	2120      	movs	r1, #32
 800325e:	4810      	ldr	r0, [pc, #64]	; (80032a0 <TP_Write+0x68>)
 8003260:	f000 fc2e 	bl	8003ac0 <HAL_GPIO_WritePin>
 8003264:	e004      	b.n	8003270 <TP_Write+0x38>
		} else {
			HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_RESET);
 8003266:	2200      	movs	r2, #0
 8003268:	2120      	movs	r1, #32
 800326a:	480d      	ldr	r0, [pc, #52]	; (80032a0 <TP_Write+0x68>)
 800326c:	f000 fc28 	bl	8003ac0 <HAL_GPIO_WritePin>
		}

		value <<= 1;
 8003270:	79fb      	ldrb	r3, [r7, #7]
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8003276:	2201      	movs	r2, #1
 8003278:	2108      	movs	r1, #8
 800327a:	4809      	ldr	r0, [pc, #36]	; (80032a0 <TP_Write+0x68>)
 800327c:	f000 fc20 	bl	8003ac0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8003280:	2200      	movs	r2, #0
 8003282:	2108      	movs	r1, #8
 8003284:	4806      	ldr	r0, [pc, #24]	; (80032a0 <TP_Write+0x68>)
 8003286:	f000 fc1b 	bl	8003ac0 <HAL_GPIO_WritePin>
		i--;
 800328a:	7bfb      	ldrb	r3, [r7, #15]
 800328c:	3b01      	subs	r3, #1
 800328e:	73fb      	strb	r3, [r7, #15]
	while (i > 0) {
 8003290:	7bfb      	ldrb	r3, [r7, #15]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1dd      	bne.n	8003252 <TP_Write+0x1a>
	};
}
 8003296:	bf00      	nop
 8003298:	bf00      	nop
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40021000 	.word	0x40021000
 80032a4:	00000000 	.word	0x00000000

080032a8 <TP_Read_Coordinates>:

//Read coordinates of touchscreen press. Position[0] = X, Position[1] = Y
uint8_t TP_Read_Coordinates(uint16_t Coordinates[2]) {
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08a      	sub	sp, #40	; 0x28
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 80032b0:	2201      	movs	r2, #1
 80032b2:	2108      	movs	r1, #8
 80032b4:	485a      	ldr	r0, [pc, #360]	; (8003420 <TP_Read_Coordinates+0x178>)
 80032b6:	f000 fc03 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 80032ba:	2201      	movs	r2, #1
 80032bc:	2120      	movs	r1, #32
 80032be:	4858      	ldr	r0, [pc, #352]	; (8003420 <TP_Read_Coordinates+0x178>)
 80032c0:	f000 fbfe 	bl	8003ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 80032c4:	2201      	movs	r2, #1
 80032c6:	2140      	movs	r1, #64	; 0x40
 80032c8:	4855      	ldr	r0, [pc, #340]	; (8003420 <TP_Read_Coordinates+0x178>)
 80032ca:	f000 fbf9 	bl	8003ac0 <HAL_GPIO_WritePin>

	uint32_t avg_x, avg_y = 0;
 80032ce:	2300      	movs	r3, #0
 80032d0:	623b      	str	r3, [r7, #32]
	uint16_t rawx, rawy = 0;
 80032d2:	2300      	movs	r3, #0
 80032d4:	81fb      	strh	r3, [r7, #14]
	uint32_t calculating_x, calculating_y = 0;
 80032d6:	2300      	movs	r3, #0
 80032d8:	61bb      	str	r3, [r7, #24]

	uint32_t samples = NO_OF_POSITION_SAMPLES;
 80032da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032de:	617b      	str	r3, [r7, #20]
	uint32_t counted_samples = 0;
 80032e0:	2300      	movs	r3, #0
 80032e2:	613b      	str	r3, [r7, #16]

	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET);
 80032e4:	2200      	movs	r2, #0
 80032e6:	2140      	movs	r1, #64	; 0x40
 80032e8:	484d      	ldr	r0, [pc, #308]	; (8003420 <TP_Read_Coordinates+0x178>)
 80032ea:	f000 fbe9 	bl	8003ac0 <HAL_GPIO_WritePin>

	while ((samples > 0) && (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)) {
 80032ee:	e023      	b.n	8003338 <TP_Read_Coordinates+0x90>
		TP_Write(CMD_RDY);
 80032f0:	2090      	movs	r0, #144	; 0x90
 80032f2:	f7ff ffa1 	bl	8003238 <TP_Write>

		rawy = TP_Read();
 80032f6:	f7ff ff73 	bl	80031e0 <TP_Read>
 80032fa:	4603      	mov	r3, r0
 80032fc:	81fb      	strh	r3, [r7, #14]
		avg_y += rawy;
 80032fe:	89fb      	ldrh	r3, [r7, #14]
 8003300:	6a3a      	ldr	r2, [r7, #32]
 8003302:	4413      	add	r3, r2
 8003304:	623b      	str	r3, [r7, #32]
		calculating_y += rawy;
 8003306:	89fb      	ldrh	r3, [r7, #14]
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4413      	add	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]

		TP_Write(CMD_RDX);
 800330e:	20d0      	movs	r0, #208	; 0xd0
 8003310:	f7ff ff92 	bl	8003238 <TP_Write>
		rawx = TP_Read();
 8003314:	f7ff ff64 	bl	80031e0 <TP_Read>
 8003318:	4603      	mov	r3, r0
 800331a:	81bb      	strh	r3, [r7, #12]
		avg_x += rawx;
 800331c:	89bb      	ldrh	r3, [r7, #12]
 800331e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003320:	4413      	add	r3, r2
 8003322:	627b      	str	r3, [r7, #36]	; 0x24
		calculating_x += rawx;
 8003324:	89bb      	ldrh	r3, [r7, #12]
 8003326:	69fa      	ldr	r2, [r7, #28]
 8003328:	4413      	add	r3, r2
 800332a:	61fb      	str	r3, [r7, #28]
		samples--;
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	3b01      	subs	r3, #1
 8003330:	617b      	str	r3, [r7, #20]
		counted_samples++;
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	3301      	adds	r3, #1
 8003336:	613b      	str	r3, [r7, #16]
	while ((samples > 0) && (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)) {
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d006      	beq.n	800334c <TP_Read_Coordinates+0xa4>
 800333e:	2104      	movs	r1, #4
 8003340:	4837      	ldr	r0, [pc, #220]	; (8003420 <TP_Read_Coordinates+0x178>)
 8003342:	f000 fba5 	bl	8003a90 <HAL_GPIO_ReadPin>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d0d1      	beq.n	80032f0 <TP_Read_Coordinates+0x48>
	};

	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 800334c:	2201      	movs	r2, #1
 800334e:	2140      	movs	r1, #64	; 0x40
 8003350:	4833      	ldr	r0, [pc, #204]	; (8003420 <TP_Read_Coordinates+0x178>)
 8003352:	f000 fbb5 	bl	8003ac0 <HAL_GPIO_WritePin>

	if ((counted_samples == NO_OF_POSITION_SAMPLES)
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800335c:	d14d      	bne.n	80033fa <TP_Read_Coordinates+0x152>
			&& (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)) {
 800335e:	2104      	movs	r1, #4
 8003360:	482f      	ldr	r0, [pc, #188]	; (8003420 <TP_Read_Coordinates+0x178>)
 8003362:	f000 fb95 	bl	8003a90 <HAL_GPIO_ReadPin>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d146      	bne.n	80033fa <TP_Read_Coordinates+0x152>

		calculating_x /= counted_samples;
 800336c:	69fa      	ldr	r2, [r7, #28]
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	fbb2 f3f3 	udiv	r3, r2, r3
 8003374:	61fb      	str	r3, [r7, #28]
		calculating_y /= counted_samples;
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	fbb2 f3f3 	udiv	r3, r2, r3
 800337e:	61bb      	str	r3, [r7, #24]

		rawx = calculating_x;
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	81bb      	strh	r3, [r7, #12]
		rawy = calculating_y;
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	81fb      	strh	r3, [r7, #14]

		rawx *= -1;
 8003388:	89bb      	ldrh	r3, [r7, #12]
 800338a:	425b      	negs	r3, r3
 800338c:	81bb      	strh	r3, [r7, #12]
		rawy *= -1;
 800338e:	89fb      	ldrh	r3, [r7, #14]
 8003390:	425b      	negs	r3, r3
 8003392:	81fb      	strh	r3, [r7, #14]

		//CONVERTING 16bit Value to Screen coordinates
		// 65535/273 = 240!
		// 65535/204 = 320!
		Coordinates[0] = ((240 - (rawx / X_TRANSLATION)) - X_OFFSET)
 8003394:	89ba      	ldrh	r2, [r7, #12]
 8003396:	4b23      	ldr	r3, [pc, #140]	; (8003424 <TP_Read_Coordinates+0x17c>)
 8003398:	fba3 1302 	umull	r1, r3, r3, r2
 800339c:	1ad2      	subs	r2, r2, r3
 800339e:	0852      	lsrs	r2, r2, #1
 80033a0:	4413      	add	r3, r2
 80033a2:	0a1b      	lsrs	r3, r3, #8
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	f1c3 03e3 	rsb	r3, r3, #227	; 0xe3
				* X_MAGNITUDE;
 80033aa:	ee07 3a90 	vmov	s15, r3
 80033ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80033b2:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8003418 <TP_Read_Coordinates+0x170>
 80033b6:	ee27 7b06 	vmul.f64	d7, d7, d6
		Coordinates[0] = ((240 - (rawx / X_TRANSLATION)) - X_OFFSET)
 80033ba:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80033be:	ee17 3a90 	vmov	r3, s15
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	801a      	strh	r2, [r3, #0]
		Coordinates[1] = ((rawy / Y_TRANSLATION) - Y_OFFSET) * Y_MAGNITUDE;
 80033c8:	89fb      	ldrh	r3, [r7, #14]
 80033ca:	4a17      	ldr	r2, [pc, #92]	; (8003428 <TP_Read_Coordinates+0x180>)
 80033cc:	fba2 2303 	umull	r2, r3, r2, r3
 80033d0:	09db      	lsrs	r3, r3, #7
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	3b0f      	subs	r3, #15
 80033d6:	ee07 3a90 	vmov	s15, r3
 80033da:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80033de:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8003418 <TP_Read_Coordinates+0x170>
 80033e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	3302      	adds	r3, #2
 80033ea:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80033ee:	ee17 2a90 	vmov	r2, s15
 80033f2:	b292      	uxth	r2, r2
 80033f4:	801a      	strh	r2, [r3, #0]

		return TOUCHPAD_DATA_OK;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e007      	b.n	800340a <TP_Read_Coordinates+0x162>
	} else {
		Coordinates[0] = 0;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	801a      	strh	r2, [r3, #0]
		Coordinates[1] = 0;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3302      	adds	r3, #2
 8003404:	2200      	movs	r2, #0
 8003406:	801a      	strh	r2, [r3, #0]
		return TOUCHPAD_DATA_NOISY;
 8003408:	2300      	movs	r3, #0
	}
}
 800340a:	4618      	mov	r0, r3
 800340c:	3728      	adds	r7, #40	; 0x28
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	f3af 8000 	nop.w
 8003418:	28f5c28f 	.word	0x28f5c28f
 800341c:	3ff28f5c 	.word	0x3ff28f5c
 8003420:	40021000 	.word	0x40021000
 8003424:	e01e01e1 	.word	0xe01e01e1
 8003428:	a0a0a0a1 	.word	0xa0a0a0a1

0800342c <TP_Touchpad_Pressed>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void) {
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0) {
 8003430:	2104      	movs	r1, #4
 8003432:	4805      	ldr	r0, [pc, #20]	; (8003448 <TP_Touchpad_Pressed+0x1c>)
 8003434:	f000 fb2c 	bl	8003a90 <HAL_GPIO_ReadPin>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <TP_Touchpad_Pressed+0x16>
		return TOUCHPAD_PRESSED;
 800343e:	2301      	movs	r3, #1
 8003440:	e000      	b.n	8003444 <TP_Touchpad_Pressed+0x18>
	} else {
		return TOUCHPAD_NOT_PRESSED;
 8003442:	2300      	movs	r3, #0
	}
}
 8003444:	4618      	mov	r0, r3
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40021000 	.word	0x40021000

0800344c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8003450:	4b0b      	ldr	r3, [pc, #44]	; (8003480 <HAL_Init+0x34>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a0a      	ldr	r2, [pc, #40]	; (8003480 <HAL_Init+0x34>)
 8003456:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800345a:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800345c:	4b08      	ldr	r3, [pc, #32]	; (8003480 <HAL_Init+0x34>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a07      	ldr	r2, [pc, #28]	; (8003480 <HAL_Init+0x34>)
 8003462:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003466:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003468:	2003      	movs	r0, #3
 800346a:	f000 f931 	bl	80036d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800346e:	2000      	movs	r0, #0
 8003470:	f000 f808 	bl	8003484 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003474:	f7fe fb28 	bl	8001ac8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40023c00 	.word	0x40023c00

08003484 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800348c:	4b12      	ldr	r3, [pc, #72]	; (80034d8 <HAL_InitTick+0x54>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4b12      	ldr	r3, [pc, #72]	; (80034dc <HAL_InitTick+0x58>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	4619      	mov	r1, r3
 8003496:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800349a:	fbb3 f3f1 	udiv	r3, r3, r1
 800349e:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 f93b 	bl	800371e <HAL_SYSTICK_Config>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e00e      	b.n	80034d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b0f      	cmp	r3, #15
 80034b6:	d80a      	bhi.n	80034ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034b8:	2200      	movs	r2, #0
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	f04f 30ff 	mov.w	r0, #4294967295
 80034c0:	f000 f911 	bl	80036e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034c4:	4a06      	ldr	r2, [pc, #24]	; (80034e0 <HAL_InitTick+0x5c>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
 80034cc:	e000      	b.n	80034d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	20000000 	.word	0x20000000
 80034dc:	2000000c 	.word	0x2000000c
 80034e0:	20000008 	.word	0x20000008

080034e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034e8:	4b06      	ldr	r3, [pc, #24]	; (8003504 <HAL_IncTick+0x20>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	461a      	mov	r2, r3
 80034ee:	4b06      	ldr	r3, [pc, #24]	; (8003508 <HAL_IncTick+0x24>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4413      	add	r3, r2
 80034f4:	4a04      	ldr	r2, [pc, #16]	; (8003508 <HAL_IncTick+0x24>)
 80034f6:	6013      	str	r3, [r2, #0]
}
 80034f8:	bf00      	nop
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	2000000c 	.word	0x2000000c
 8003508:	20000340 	.word	0x20000340

0800350c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  return uwTick;
 8003510:	4b03      	ldr	r3, [pc, #12]	; (8003520 <HAL_GetTick+0x14>)
 8003512:	681b      	ldr	r3, [r3, #0]
}
 8003514:	4618      	mov	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20000340 	.word	0x20000340

08003524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800352c:	f7ff ffee 	bl	800350c <HAL_GetTick>
 8003530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800353c:	d005      	beq.n	800354a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800353e:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <HAL_Delay+0x44>)
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	461a      	mov	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4413      	add	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800354a:	bf00      	nop
 800354c:	f7ff ffde 	bl	800350c <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	429a      	cmp	r2, r3
 800355a:	d8f7      	bhi.n	800354c <HAL_Delay+0x28>
  {
  }
}
 800355c:	bf00      	nop
 800355e:	bf00      	nop
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	2000000c 	.word	0x2000000c

0800356c <__NVIC_SetPriorityGrouping>:
	__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	60fb      	str	r3, [r7, #12]
		reg_value = SCB->AIRCR; /* read old register configuration    */
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <__NVIC_SetPriorityGrouping+0x40>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	60bb      	str	r3, [r7, #8]
		reg_value &= ~((uint32_t) (SCB_AIRCR_VECTKEY_Msk
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003588:	4013      	ands	r3, r2
 800358a:	60bb      	str	r3, [r7, #8]
				| (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)); /* Insert write key and priority group */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	021a      	lsls	r2, r3, #8
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	431a      	orrs	r2, r3
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
 8003594:	4b06      	ldr	r3, [pc, #24]	; (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 8003596:	4313      	orrs	r3, r2
 8003598:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 800359a:	4a04      	ldr	r2, [pc, #16]	; (80035ac <__NVIC_SetPriorityGrouping+0x40>)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	60d3      	str	r3, [r2, #12]
	}
 80035a0:	bf00      	nop
 80035a2:	3714      	adds	r7, #20
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000ed00 	.word	0xe000ed00
 80035b0:	05fa0000 	.word	0x05fa0000

080035b4 <__NVIC_GetPriorityGrouping>:
	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
		return ((uint32_t) ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk)
 80035b8:	4b04      	ldr	r3, [pc, #16]	; (80035cc <__NVIC_GetPriorityGrouping+0x18>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	f003 0307 	and.w	r3, r3, #7
	}
 80035c2:	4618      	mov	r0, r3
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <__NVIC_SetPriority>:
	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	6039      	str	r1, [r7, #0]
 80035da:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 80035dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	db0a      	blt.n	80035fa <__NVIC_SetPriority+0x2a>
			NVIC->IP[((uint32_t) IRQn)] = (uint8_t) ((priority
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	490c      	ldr	r1, [pc, #48]	; (800361c <__NVIC_SetPriority+0x4c>)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	0112      	lsls	r2, r2, #4
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	440b      	add	r3, r1
 80035f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
 80035f8:	e00a      	b.n	8003610 <__NVIC_SetPriority+0x40>
			SCB->SHPR[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	4908      	ldr	r1, [pc, #32]	; (8003620 <__NVIC_SetPriority+0x50>)
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	3b04      	subs	r3, #4
 8003608:	0112      	lsls	r2, r2, #4
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	440b      	add	r3, r1
 800360e:	761a      	strb	r2, [r3, #24]
	}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	e000e100 	.word	0xe000e100
 8003620:	e000ed00 	.word	0xe000ed00

08003624 <NVIC_EncodePriority>:
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8003624:	b480      	push	{r7}
 8003626:	b089      	sub	sp, #36	; 0x24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	61fb      	str	r3, [r7, #28]
				((7UL - PriorityGroupTmp) > (uint32_t) (__NVIC_PRIO_BITS)) ?
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 800363e:	2b04      	cmp	r3, #4
 8003640:	bf28      	it	cs
 8003642:	2304      	movcs	r3, #4
 8003644:	61bb      	str	r3, [r7, #24]
				((PriorityGroupTmp + (uint32_t) (__NVIC_PRIO_BITS))
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	3304      	adds	r3, #4
						(uint32_t) 0UL :
 800364a:	2b06      	cmp	r3, #6
 800364c:	d902      	bls.n	8003654 <NVIC_EncodePriority+0x30>
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3b03      	subs	r3, #3
 8003652:	e000      	b.n	8003656 <NVIC_EncodePriority+0x32>
 8003654:	2300      	movs	r3, #0
		SubPriorityBits =
 8003656:	617b      	str	r3, [r7, #20]
				& (uint32_t) ((1UL << (PreemptPriorityBits)) - 1UL))
 8003658:	f04f 32ff 	mov.w	r2, #4294967295
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	43da      	mvns	r2, r3
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	409a      	lsls	r2, r3
				| ((SubPriority & (uint32_t) ((1UL << (SubPriorityBits)) - 1UL))));
 800366c:	f04f 31ff 	mov.w	r1, #4294967295
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	fa01 f303 	lsl.w	r3, r1, r3
 8003676:	43d9      	mvns	r1, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	400b      	ands	r3, r1
 800367c:	4313      	orrs	r3, r2
	}
 800367e:	4618      	mov	r0, r3
 8003680:	3724      	adds	r7, #36	; 0x24
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
	...

0800368c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3b01      	subs	r3, #1
 8003698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800369c:	d301      	bcc.n	80036a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800369e:	2301      	movs	r3, #1
 80036a0:	e00f      	b.n	80036c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036a2:	4a0a      	ldr	r2, [pc, #40]	; (80036cc <SysTick_Config+0x40>)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	3b01      	subs	r3, #1
 80036a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036aa:	210f      	movs	r1, #15
 80036ac:	f04f 30ff 	mov.w	r0, #4294967295
 80036b0:	f7ff ff8e 	bl	80035d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036b4:	4b05      	ldr	r3, [pc, #20]	; (80036cc <SysTick_Config+0x40>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ba:	4b04      	ldr	r3, [pc, #16]	; (80036cc <SysTick_Config+0x40>)
 80036bc:	2207      	movs	r2, #7
 80036be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	e000e010 	.word	0xe000e010

080036d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f7ff ff47 	bl	800356c <__NVIC_SetPriorityGrouping>
}
 80036de:	bf00      	nop
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b086      	sub	sp, #24
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	4603      	mov	r3, r0
 80036ee:	60b9      	str	r1, [r7, #8]
 80036f0:	607a      	str	r2, [r7, #4]
 80036f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036f8:	f7ff ff5c 	bl	80035b4 <__NVIC_GetPriorityGrouping>
 80036fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	68b9      	ldr	r1, [r7, #8]
 8003702:	6978      	ldr	r0, [r7, #20]
 8003704:	f7ff ff8e 	bl	8003624 <NVIC_EncodePriority>
 8003708:	4602      	mov	r2, r0
 800370a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800370e:	4611      	mov	r1, r2
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff ff5d 	bl	80035d0 <__NVIC_SetPriority>
}
 8003716:	bf00      	nop
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7ff ffb0 	bl	800368c <SysTick_Config>
 800372c:	4603      	mov	r3, r0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	; 0x24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003742:	2300      	movs	r3, #0
 8003744:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800374a:	2300      	movs	r3, #0
 800374c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800374e:	2300      	movs	r3, #0
 8003750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003752:	2300      	movs	r3, #0
 8003754:	61fb      	str	r3, [r7, #28]
 8003756:	e175      	b.n	8003a44 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003758:	2201      	movs	r2, #1
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	4013      	ands	r3, r2
 800376a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	429a      	cmp	r2, r3
 8003772:	f040 8164 	bne.w	8003a3e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d00b      	beq.n	8003796 <HAL_GPIO_Init+0x5e>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d007      	beq.n	8003796 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800378a:	2b11      	cmp	r3, #17
 800378c:	d003      	beq.n	8003796 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b12      	cmp	r3, #18
 8003794:	d130      	bne.n	80037f8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	2203      	movs	r2, #3
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	43db      	mvns	r3, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4013      	ands	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4313      	orrs	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037cc:	2201      	movs	r2, #1
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	43db      	mvns	r3, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4013      	ands	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	091b      	lsrs	r3, r3, #4
 80037e2:	f003 0201 	and.w	r2, r3, #1
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	2203      	movs	r2, #3
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b02      	cmp	r3, #2
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x100>
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	2b12      	cmp	r3, #18
 8003836:	d123      	bne.n	8003880 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	08da      	lsrs	r2, r3, #3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3208      	adds	r2, #8
 8003840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	220f      	movs	r2, #15
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	43db      	mvns	r3, r3
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	4013      	ands	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4313      	orrs	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	08da      	lsrs	r2, r3, #3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3208      	adds	r2, #8
 800387a:	69b9      	ldr	r1, [r7, #24]
 800387c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	2203      	movs	r2, #3
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	43db      	mvns	r3, r3
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4013      	ands	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 0203 	and.w	r2, r3, #3
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 80be 	beq.w	8003a3e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038c2:	4b66      	ldr	r3, [pc, #408]	; (8003a5c <HAL_GPIO_Init+0x324>)
 80038c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c6:	4a65      	ldr	r2, [pc, #404]	; (8003a5c <HAL_GPIO_Init+0x324>)
 80038c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038cc:	6453      	str	r3, [r2, #68]	; 0x44
 80038ce:	4b63      	ldr	r3, [pc, #396]	; (8003a5c <HAL_GPIO_Init+0x324>)
 80038d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80038da:	4a61      	ldr	r2, [pc, #388]	; (8003a60 <HAL_GPIO_Init+0x328>)
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	089b      	lsrs	r3, r3, #2
 80038e0:	3302      	adds	r3, #2
 80038e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	f003 0303 	and.w	r3, r3, #3
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	220f      	movs	r2, #15
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	43db      	mvns	r3, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4013      	ands	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a58      	ldr	r2, [pc, #352]	; (8003a64 <HAL_GPIO_Init+0x32c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d037      	beq.n	8003976 <HAL_GPIO_Init+0x23e>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a57      	ldr	r2, [pc, #348]	; (8003a68 <HAL_GPIO_Init+0x330>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d031      	beq.n	8003972 <HAL_GPIO_Init+0x23a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a56      	ldr	r2, [pc, #344]	; (8003a6c <HAL_GPIO_Init+0x334>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d02b      	beq.n	800396e <HAL_GPIO_Init+0x236>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a55      	ldr	r2, [pc, #340]	; (8003a70 <HAL_GPIO_Init+0x338>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d025      	beq.n	800396a <HAL_GPIO_Init+0x232>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a54      	ldr	r2, [pc, #336]	; (8003a74 <HAL_GPIO_Init+0x33c>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d01f      	beq.n	8003966 <HAL_GPIO_Init+0x22e>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a53      	ldr	r2, [pc, #332]	; (8003a78 <HAL_GPIO_Init+0x340>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d019      	beq.n	8003962 <HAL_GPIO_Init+0x22a>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a52      	ldr	r2, [pc, #328]	; (8003a7c <HAL_GPIO_Init+0x344>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d013      	beq.n	800395e <HAL_GPIO_Init+0x226>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a51      	ldr	r2, [pc, #324]	; (8003a80 <HAL_GPIO_Init+0x348>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00d      	beq.n	800395a <HAL_GPIO_Init+0x222>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a50      	ldr	r2, [pc, #320]	; (8003a84 <HAL_GPIO_Init+0x34c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d007      	beq.n	8003956 <HAL_GPIO_Init+0x21e>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a4f      	ldr	r2, [pc, #316]	; (8003a88 <HAL_GPIO_Init+0x350>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d101      	bne.n	8003952 <HAL_GPIO_Init+0x21a>
 800394e:	2309      	movs	r3, #9
 8003950:	e012      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003952:	230a      	movs	r3, #10
 8003954:	e010      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003956:	2308      	movs	r3, #8
 8003958:	e00e      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800395a:	2307      	movs	r3, #7
 800395c:	e00c      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800395e:	2306      	movs	r3, #6
 8003960:	e00a      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003962:	2305      	movs	r3, #5
 8003964:	e008      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003966:	2304      	movs	r3, #4
 8003968:	e006      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800396a:	2303      	movs	r3, #3
 800396c:	e004      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800396e:	2302      	movs	r3, #2
 8003970:	e002      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003976:	2300      	movs	r3, #0
 8003978:	69fa      	ldr	r2, [r7, #28]
 800397a:	f002 0203 	and.w	r2, r2, #3
 800397e:	0092      	lsls	r2, r2, #2
 8003980:	4093      	lsls	r3, r2
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	4313      	orrs	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003988:	4935      	ldr	r1, [pc, #212]	; (8003a60 <HAL_GPIO_Init+0x328>)
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	089b      	lsrs	r3, r3, #2
 800398e:	3302      	adds	r3, #2
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003996:	4b3d      	ldr	r3, [pc, #244]	; (8003a8c <HAL_GPIO_Init+0x354>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	43db      	mvns	r3, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039ba:	4a34      	ldr	r2, [pc, #208]	; (8003a8c <HAL_GPIO_Init+0x354>)
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039c0:	4b32      	ldr	r3, [pc, #200]	; (8003a8c <HAL_GPIO_Init+0x354>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	43db      	mvns	r3, r3
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	4013      	ands	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d003      	beq.n	80039e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039e4:	4a29      	ldr	r2, [pc, #164]	; (8003a8c <HAL_GPIO_Init+0x354>)
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ea:	4b28      	ldr	r3, [pc, #160]	; (8003a8c <HAL_GPIO_Init+0x354>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a0e:	4a1f      	ldr	r2, [pc, #124]	; (8003a8c <HAL_GPIO_Init+0x354>)
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a14:	4b1d      	ldr	r3, [pc, #116]	; (8003a8c <HAL_GPIO_Init+0x354>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4013      	ands	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a38:	4a14      	ldr	r2, [pc, #80]	; (8003a8c <HAL_GPIO_Init+0x354>)
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	3301      	adds	r3, #1
 8003a42:	61fb      	str	r3, [r7, #28]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	2b0f      	cmp	r3, #15
 8003a48:	f67f ae86 	bls.w	8003758 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	3724      	adds	r7, #36	; 0x24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	40013800 	.word	0x40013800
 8003a64:	40020000 	.word	0x40020000
 8003a68:	40020400 	.word	0x40020400
 8003a6c:	40020800 	.word	0x40020800
 8003a70:	40020c00 	.word	0x40020c00
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40021400 	.word	0x40021400
 8003a7c:	40021800 	.word	0x40021800
 8003a80:	40021c00 	.word	0x40021c00
 8003a84:	40022000 	.word	0x40022000
 8003a88:	40022400 	.word	0x40022400
 8003a8c:	40013c00 	.word	0x40013c00

08003a90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	691a      	ldr	r2, [r3, #16]
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d002      	beq.n	8003aae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	73fb      	strb	r3, [r7, #15]
 8003aac:	e001      	b.n	8003ab2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	460b      	mov	r3, r1
 8003aca:	807b      	strh	r3, [r7, #2]
 8003acc:	4613      	mov	r3, r2
 8003ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ad0:	787b      	ldrb	r3, [r7, #1]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ad6:	887a      	ldrh	r2, [r7, #2]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003adc:	e003      	b.n	8003ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ade:	887b      	ldrh	r3, [r7, #2]
 8003ae0:	041a      	lsls	r2, r3, #16
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	619a      	str	r2, [r3, #24]
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
	...

08003af4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003af8:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a04      	ldr	r2, [pc, #16]	; (8003b10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b02:	6013      	str	r3, [r2, #0]
}
 8003b04:	bf00      	nop
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	40007000 	.word	0x40007000

08003b14 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b1e:	4b23      	ldr	r3, [pc, #140]	; (8003bac <HAL_PWREx_EnableOverDrive+0x98>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	4a22      	ldr	r2, [pc, #136]	; (8003bac <HAL_PWREx_EnableOverDrive+0x98>)
 8003b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b28:	6413      	str	r3, [r2, #64]	; 0x40
 8003b2a:	4b20      	ldr	r3, [pc, #128]	; (8003bac <HAL_PWREx_EnableOverDrive+0x98>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b32:	603b      	str	r3, [r7, #0]
 8003b34:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b36:	4b1e      	ldr	r3, [pc, #120]	; (8003bb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a1d      	ldr	r2, [pc, #116]	; (8003bb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b40:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b42:	f7ff fce3 	bl	800350c <HAL_GetTick>
 8003b46:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b48:	e009      	b.n	8003b5e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b4a:	f7ff fcdf 	bl	800350c <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b58:	d901      	bls.n	8003b5e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e022      	b.n	8003ba4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b5e:	4b14      	ldr	r3, [pc, #80]	; (8003bb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b6a:	d1ee      	bne.n	8003b4a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003b6c:	4b10      	ldr	r3, [pc, #64]	; (8003bb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a0f      	ldr	r2, [pc, #60]	; (8003bb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b76:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b78:	f7ff fcc8 	bl	800350c <HAL_GetTick>
 8003b7c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b7e:	e009      	b.n	8003b94 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b80:	f7ff fcc4 	bl	800350c <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b8e:	d901      	bls.n	8003b94 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e007      	b.n	8003ba4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b94:	4b06      	ldr	r3, [pc, #24]	; (8003bb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ba0:	d1ee      	bne.n	8003b80 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	40007000 	.word	0x40007000

08003bb4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e29b      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 8087 	beq.w	8003ce6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bd8:	4b96      	ldr	r3, [pc, #600]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f003 030c 	and.w	r3, r3, #12
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d00c      	beq.n	8003bfe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003be4:	4b93      	ldr	r3, [pc, #588]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 030c 	and.w	r3, r3, #12
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d112      	bne.n	8003c16 <HAL_RCC_OscConfig+0x62>
 8003bf0:	4b90      	ldr	r3, [pc, #576]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bf8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bfc:	d10b      	bne.n	8003c16 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bfe:	4b8d      	ldr	r3, [pc, #564]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d06c      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x130>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d168      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e275      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c1e:	d106      	bne.n	8003c2e <HAL_RCC_OscConfig+0x7a>
 8003c20:	4b84      	ldr	r3, [pc, #528]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a83      	ldr	r2, [pc, #524]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c2a:	6013      	str	r3, [r2, #0]
 8003c2c:	e02e      	b.n	8003c8c <HAL_RCC_OscConfig+0xd8>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10c      	bne.n	8003c50 <HAL_RCC_OscConfig+0x9c>
 8003c36:	4b7f      	ldr	r3, [pc, #508]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a7e      	ldr	r2, [pc, #504]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	4b7c      	ldr	r3, [pc, #496]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a7b      	ldr	r2, [pc, #492]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	e01d      	b.n	8003c8c <HAL_RCC_OscConfig+0xd8>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c58:	d10c      	bne.n	8003c74 <HAL_RCC_OscConfig+0xc0>
 8003c5a:	4b76      	ldr	r3, [pc, #472]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a75      	ldr	r2, [pc, #468]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	4b73      	ldr	r3, [pc, #460]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a72      	ldr	r2, [pc, #456]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	e00b      	b.n	8003c8c <HAL_RCC_OscConfig+0xd8>
 8003c74:	4b6f      	ldr	r3, [pc, #444]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a6e      	ldr	r2, [pc, #440]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c7e:	6013      	str	r3, [r2, #0]
 8003c80:	4b6c      	ldr	r3, [pc, #432]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a6b      	ldr	r2, [pc, #428]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003c86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d013      	beq.n	8003cbc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c94:	f7ff fc3a 	bl	800350c <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c9c:	f7ff fc36 	bl	800350c <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b64      	cmp	r3, #100	; 0x64
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e229      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cae:	4b61      	ldr	r3, [pc, #388]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0f0      	beq.n	8003c9c <HAL_RCC_OscConfig+0xe8>
 8003cba:	e014      	b.n	8003ce6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbc:	f7ff fc26 	bl	800350c <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cc4:	f7ff fc22 	bl	800350c <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b64      	cmp	r3, #100	; 0x64
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e215      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cd6:	4b57      	ldr	r3, [pc, #348]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x110>
 8003ce2:	e000      	b.n	8003ce6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d069      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cf2:	4b50      	ldr	r3, [pc, #320]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 030c 	and.w	r3, r3, #12
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cfe:	4b4d      	ldr	r3, [pc, #308]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 030c 	and.w	r3, r3, #12
 8003d06:	2b08      	cmp	r3, #8
 8003d08:	d11c      	bne.n	8003d44 <HAL_RCC_OscConfig+0x190>
 8003d0a:	4b4a      	ldr	r3, [pc, #296]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d116      	bne.n	8003d44 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d16:	4b47      	ldr	r3, [pc, #284]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_RCC_OscConfig+0x17a>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d001      	beq.n	8003d2e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e1e9      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d2e:	4b41      	ldr	r3, [pc, #260]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	493d      	ldr	r1, [pc, #244]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d42:	e040      	b.n	8003dc6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d023      	beq.n	8003d94 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d4c:	4b39      	ldr	r3, [pc, #228]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a38      	ldr	r2, [pc, #224]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d52:	f043 0301 	orr.w	r3, r3, #1
 8003d56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d58:	f7ff fbd8 	bl	800350c <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d60:	f7ff fbd4 	bl	800350c <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e1c7      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d72:	4b30      	ldr	r3, [pc, #192]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0f0      	beq.n	8003d60 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d7e:	4b2d      	ldr	r3, [pc, #180]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	4929      	ldr	r1, [pc, #164]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]
 8003d92:	e018      	b.n	8003dc6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d94:	4b27      	ldr	r3, [pc, #156]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a26      	ldr	r2, [pc, #152]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003d9a:	f023 0301 	bic.w	r3, r3, #1
 8003d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da0:	f7ff fbb4 	bl	800350c <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003da8:	f7ff fbb0 	bl	800350c <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e1a3      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dba:	4b1e      	ldr	r3, [pc, #120]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1f0      	bne.n	8003da8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d038      	beq.n	8003e44 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d019      	beq.n	8003e0e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dda:	4b16      	ldr	r3, [pc, #88]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dde:	4a15      	ldr	r2, [pc, #84]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003de0:	f043 0301 	orr.w	r3, r3, #1
 8003de4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de6:	f7ff fb91 	bl	800350c <HAL_GetTick>
 8003dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dec:	e008      	b.n	8003e00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dee:	f7ff fb8d 	bl	800350c <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e180      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e00:	4b0c      	ldr	r3, [pc, #48]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003e02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d0f0      	beq.n	8003dee <HAL_RCC_OscConfig+0x23a>
 8003e0c:	e01a      	b.n	8003e44 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e0e:	4b09      	ldr	r3, [pc, #36]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003e10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e12:	4a08      	ldr	r2, [pc, #32]	; (8003e34 <HAL_RCC_OscConfig+0x280>)
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1a:	f7ff fb77 	bl	800350c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e20:	e00a      	b.n	8003e38 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e22:	f7ff fb73 	bl	800350c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d903      	bls.n	8003e38 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e166      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
 8003e34:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e38:	4b92      	ldr	r3, [pc, #584]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003e3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1ee      	bne.n	8003e22 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0304 	and.w	r3, r3, #4
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80a4 	beq.w	8003f9a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e52:	4b8c      	ldr	r3, [pc, #560]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10d      	bne.n	8003e7a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e5e:	4b89      	ldr	r3, [pc, #548]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	4a88      	ldr	r2, [pc, #544]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e68:	6413      	str	r3, [r2, #64]	; 0x40
 8003e6a:	4b86      	ldr	r3, [pc, #536]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e72:	60bb      	str	r3, [r7, #8]
 8003e74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e76:	2301      	movs	r3, #1
 8003e78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e7a:	4b83      	ldr	r3, [pc, #524]	; (8004088 <HAL_RCC_OscConfig+0x4d4>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d118      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003e86:	4b80      	ldr	r3, [pc, #512]	; (8004088 <HAL_RCC_OscConfig+0x4d4>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a7f      	ldr	r2, [pc, #508]	; (8004088 <HAL_RCC_OscConfig+0x4d4>)
 8003e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e92:	f7ff fb3b 	bl	800350c <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e9a:	f7ff fb37 	bl	800350c <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b64      	cmp	r3, #100	; 0x64
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e12a      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eac:	4b76      	ldr	r3, [pc, #472]	; (8004088 <HAL_RCC_OscConfig+0x4d4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d0f0      	beq.n	8003e9a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d106      	bne.n	8003ece <HAL_RCC_OscConfig+0x31a>
 8003ec0:	4b70      	ldr	r3, [pc, #448]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec4:	4a6f      	ldr	r2, [pc, #444]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003ec6:	f043 0301 	orr.w	r3, r3, #1
 8003eca:	6713      	str	r3, [r2, #112]	; 0x70
 8003ecc:	e02d      	b.n	8003f2a <HAL_RCC_OscConfig+0x376>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x33c>
 8003ed6:	4b6b      	ldr	r3, [pc, #428]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eda:	4a6a      	ldr	r2, [pc, #424]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003edc:	f023 0301 	bic.w	r3, r3, #1
 8003ee0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ee2:	4b68      	ldr	r3, [pc, #416]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee6:	4a67      	ldr	r2, [pc, #412]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003ee8:	f023 0304 	bic.w	r3, r3, #4
 8003eec:	6713      	str	r3, [r2, #112]	; 0x70
 8003eee:	e01c      	b.n	8003f2a <HAL_RCC_OscConfig+0x376>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	2b05      	cmp	r3, #5
 8003ef6:	d10c      	bne.n	8003f12 <HAL_RCC_OscConfig+0x35e>
 8003ef8:	4b62      	ldr	r3, [pc, #392]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003efc:	4a61      	ldr	r2, [pc, #388]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003efe:	f043 0304 	orr.w	r3, r3, #4
 8003f02:	6713      	str	r3, [r2, #112]	; 0x70
 8003f04:	4b5f      	ldr	r3, [pc, #380]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f08:	4a5e      	ldr	r2, [pc, #376]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f10:	e00b      	b.n	8003f2a <HAL_RCC_OscConfig+0x376>
 8003f12:	4b5c      	ldr	r3, [pc, #368]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f16:	4a5b      	ldr	r2, [pc, #364]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f18:	f023 0301 	bic.w	r3, r3, #1
 8003f1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f1e:	4b59      	ldr	r3, [pc, #356]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f22:	4a58      	ldr	r2, [pc, #352]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f24:	f023 0304 	bic.w	r3, r3, #4
 8003f28:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d015      	beq.n	8003f5e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f32:	f7ff faeb 	bl	800350c <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f38:	e00a      	b.n	8003f50 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f3a:	f7ff fae7 	bl	800350c <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e0d8      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f50:	4b4c      	ldr	r3, [pc, #304]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d0ee      	beq.n	8003f3a <HAL_RCC_OscConfig+0x386>
 8003f5c:	e014      	b.n	8003f88 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5e:	f7ff fad5 	bl	800350c <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f64:	e00a      	b.n	8003f7c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f66:	f7ff fad1 	bl	800350c <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e0c2      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f7c:	4b41      	ldr	r3, [pc, #260]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1ee      	bne.n	8003f66 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f88:	7dfb      	ldrb	r3, [r7, #23]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d105      	bne.n	8003f9a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f8e:	4b3d      	ldr	r3, [pc, #244]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	4a3c      	ldr	r2, [pc, #240]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003f94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f98:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 80ae 	beq.w	8004100 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fa4:	4b37      	ldr	r3, [pc, #220]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 030c 	and.w	r3, r3, #12
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d06d      	beq.n	800408c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d14b      	bne.n	8004050 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb8:	4b32      	ldr	r3, [pc, #200]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a31      	ldr	r2, [pc, #196]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc4:	f7ff faa2 	bl	800350c <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fcc:	f7ff fa9e 	bl	800350c <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e091      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fde:	4b29      	ldr	r3, [pc, #164]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1f0      	bne.n	8003fcc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69da      	ldr	r2, [r3, #28]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	431a      	orrs	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff8:	019b      	lsls	r3, r3, #6
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	085b      	lsrs	r3, r3, #1
 8004002:	3b01      	subs	r3, #1
 8004004:	041b      	lsls	r3, r3, #16
 8004006:	431a      	orrs	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400c:	061b      	lsls	r3, r3, #24
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	071b      	lsls	r3, r3, #28
 8004016:	491b      	ldr	r1, [pc, #108]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8004018:	4313      	orrs	r3, r2
 800401a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800401c:	4b19      	ldr	r3, [pc, #100]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a18      	ldr	r2, [pc, #96]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8004022:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004028:	f7ff fa70 	bl	800350c <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004030:	f7ff fa6c 	bl	800350c <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e05f      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004042:	4b10      	ldr	r3, [pc, #64]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f0      	beq.n	8004030 <HAL_RCC_OscConfig+0x47c>
 800404e:	e057      	b.n	8004100 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004050:	4b0c      	ldr	r3, [pc, #48]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a0b      	ldr	r2, [pc, #44]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8004056:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800405a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405c:	f7ff fa56 	bl	800350c <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004064:	f7ff fa52 	bl	800350c <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e045      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004076:	4b03      	ldr	r3, [pc, #12]	; (8004084 <HAL_RCC_OscConfig+0x4d0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x4b0>
 8004082:	e03d      	b.n	8004100 <HAL_RCC_OscConfig+0x54c>
 8004084:	40023800 	.word	0x40023800
 8004088:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800408c:	4b1f      	ldr	r3, [pc, #124]	; (800410c <HAL_RCC_OscConfig+0x558>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d030      	beq.n	80040fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d129      	bne.n	80040fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d122      	bne.n	80040fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040bc:	4013      	ands	r3, r2
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d119      	bne.n	80040fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d2:	085b      	lsrs	r3, r3, #1
 80040d4:	3b01      	subs	r3, #1
 80040d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040d8:	429a      	cmp	r2, r3
 80040da:	d10f      	bne.n	80040fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d107      	bne.n	80040fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d001      	beq.n	8004100 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e000      	b.n	8004102 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3718      	adds	r7, #24
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	40023800 	.word	0x40023800

08004110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e0d0      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004128:	4b6a      	ldr	r3, [pc, #424]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 030f 	and.w	r3, r3, #15
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	429a      	cmp	r2, r3
 8004134:	d910      	bls.n	8004158 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004136:	4b67      	ldr	r3, [pc, #412]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f023 020f 	bic.w	r2, r3, #15
 800413e:	4965      	ldr	r1, [pc, #404]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	4313      	orrs	r3, r2
 8004144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004146:	4b63      	ldr	r3, [pc, #396]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	683a      	ldr	r2, [r7, #0]
 8004150:	429a      	cmp	r2, r3
 8004152:	d001      	beq.n	8004158 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e0b8      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d020      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d005      	beq.n	800417c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004170:	4b59      	ldr	r3, [pc, #356]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	4a58      	ldr	r2, [pc, #352]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 8004176:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800417a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0308 	and.w	r3, r3, #8
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004188:	4b53      	ldr	r3, [pc, #332]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	4a52      	ldr	r2, [pc, #328]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 800418e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004192:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004194:	4b50      	ldr	r3, [pc, #320]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	494d      	ldr	r1, [pc, #308]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d040      	beq.n	8004234 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d107      	bne.n	80041ca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ba:	4b47      	ldr	r3, [pc, #284]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d115      	bne.n	80041f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e07f      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d107      	bne.n	80041e2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d2:	4b41      	ldr	r3, [pc, #260]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d109      	bne.n	80041f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e073      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041e2:	4b3d      	ldr	r3, [pc, #244]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e06b      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041f2:	4b39      	ldr	r3, [pc, #228]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f023 0203 	bic.w	r2, r3, #3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	4936      	ldr	r1, [pc, #216]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 8004200:	4313      	orrs	r3, r2
 8004202:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004204:	f7ff f982 	bl	800350c <HAL_GetTick>
 8004208:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800420a:	e00a      	b.n	8004222 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800420c:	f7ff f97e 	bl	800350c <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	f241 3288 	movw	r2, #5000	; 0x1388
 800421a:	4293      	cmp	r3, r2
 800421c:	d901      	bls.n	8004222 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e053      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004222:	4b2d      	ldr	r3, [pc, #180]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f003 020c 	and.w	r2, r3, #12
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	429a      	cmp	r2, r3
 8004232:	d1eb      	bne.n	800420c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004234:	4b27      	ldr	r3, [pc, #156]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 030f 	and.w	r3, r3, #15
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	429a      	cmp	r2, r3
 8004240:	d210      	bcs.n	8004264 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004242:	4b24      	ldr	r3, [pc, #144]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f023 020f 	bic.w	r2, r3, #15
 800424a:	4922      	ldr	r1, [pc, #136]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	4313      	orrs	r3, r2
 8004250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004252:	4b20      	ldr	r3, [pc, #128]	; (80042d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 030f 	and.w	r3, r3, #15
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d001      	beq.n	8004264 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e032      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0304 	and.w	r3, r3, #4
 800426c:	2b00      	cmp	r3, #0
 800426e:	d008      	beq.n	8004282 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004270:	4b19      	ldr	r3, [pc, #100]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	4916      	ldr	r1, [pc, #88]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 800427e:	4313      	orrs	r3, r2
 8004280:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b00      	cmp	r3, #0
 800428c:	d009      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800428e:	4b12      	ldr	r3, [pc, #72]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	490e      	ldr	r1, [pc, #56]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042a2:	f000 f821 	bl	80042e8 <HAL_RCC_GetSysClockFreq>
 80042a6:	4602      	mov	r2, r0
 80042a8:	4b0b      	ldr	r3, [pc, #44]	; (80042d8 <HAL_RCC_ClockConfig+0x1c8>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	091b      	lsrs	r3, r3, #4
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	490a      	ldr	r1, [pc, #40]	; (80042dc <HAL_RCC_ClockConfig+0x1cc>)
 80042b4:	5ccb      	ldrb	r3, [r1, r3]
 80042b6:	fa22 f303 	lsr.w	r3, r2, r3
 80042ba:	4a09      	ldr	r2, [pc, #36]	; (80042e0 <HAL_RCC_ClockConfig+0x1d0>)
 80042bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80042be:	4b09      	ldr	r3, [pc, #36]	; (80042e4 <HAL_RCC_ClockConfig+0x1d4>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7ff f8de 	bl	8003484 <HAL_InitTick>

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40023c00 	.word	0x40023c00
 80042d8:	40023800 	.word	0x40023800
 80042dc:	0802eac0 	.word	0x0802eac0
 80042e0:	20000000 	.word	0x20000000
 80042e4:	20000008 	.word	0x20000008

080042e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042ec:	b094      	sub	sp, #80	; 0x50
 80042ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80042f0:	2300      	movs	r3, #0
 80042f2:	647b      	str	r3, [r7, #68]	; 0x44
 80042f4:	2300      	movs	r3, #0
 80042f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042f8:	2300      	movs	r3, #0
 80042fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80042fc:	2300      	movs	r3, #0
 80042fe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004300:	4b79      	ldr	r3, [pc, #484]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f003 030c 	and.w	r3, r3, #12
 8004308:	2b08      	cmp	r3, #8
 800430a:	d00d      	beq.n	8004328 <HAL_RCC_GetSysClockFreq+0x40>
 800430c:	2b08      	cmp	r3, #8
 800430e:	f200 80e1 	bhi.w	80044d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <HAL_RCC_GetSysClockFreq+0x34>
 8004316:	2b04      	cmp	r3, #4
 8004318:	d003      	beq.n	8004322 <HAL_RCC_GetSysClockFreq+0x3a>
 800431a:	e0db      	b.n	80044d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800431c:	4b73      	ldr	r3, [pc, #460]	; (80044ec <HAL_RCC_GetSysClockFreq+0x204>)
 800431e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004320:	e0db      	b.n	80044da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004322:	4b73      	ldr	r3, [pc, #460]	; (80044f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004324:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004326:	e0d8      	b.n	80044da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004328:	4b6f      	ldr	r3, [pc, #444]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004330:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004332:	4b6d      	ldr	r3, [pc, #436]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d063      	beq.n	8004406 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800433e:	4b6a      	ldr	r3, [pc, #424]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	099b      	lsrs	r3, r3, #6
 8004344:	2200      	movs	r2, #0
 8004346:	63bb      	str	r3, [r7, #56]	; 0x38
 8004348:	63fa      	str	r2, [r7, #60]	; 0x3c
 800434a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800434c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004350:	633b      	str	r3, [r7, #48]	; 0x30
 8004352:	2300      	movs	r3, #0
 8004354:	637b      	str	r3, [r7, #52]	; 0x34
 8004356:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800435a:	4622      	mov	r2, r4
 800435c:	462b      	mov	r3, r5
 800435e:	f04f 0000 	mov.w	r0, #0
 8004362:	f04f 0100 	mov.w	r1, #0
 8004366:	0159      	lsls	r1, r3, #5
 8004368:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800436c:	0150      	lsls	r0, r2, #5
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	4621      	mov	r1, r4
 8004374:	1a51      	subs	r1, r2, r1
 8004376:	6139      	str	r1, [r7, #16]
 8004378:	4629      	mov	r1, r5
 800437a:	eb63 0301 	sbc.w	r3, r3, r1
 800437e:	617b      	str	r3, [r7, #20]
 8004380:	f04f 0200 	mov.w	r2, #0
 8004384:	f04f 0300 	mov.w	r3, #0
 8004388:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800438c:	4659      	mov	r1, fp
 800438e:	018b      	lsls	r3, r1, #6
 8004390:	4651      	mov	r1, sl
 8004392:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004396:	4651      	mov	r1, sl
 8004398:	018a      	lsls	r2, r1, #6
 800439a:	4651      	mov	r1, sl
 800439c:	ebb2 0801 	subs.w	r8, r2, r1
 80043a0:	4659      	mov	r1, fp
 80043a2:	eb63 0901 	sbc.w	r9, r3, r1
 80043a6:	f04f 0200 	mov.w	r2, #0
 80043aa:	f04f 0300 	mov.w	r3, #0
 80043ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043ba:	4690      	mov	r8, r2
 80043bc:	4699      	mov	r9, r3
 80043be:	4623      	mov	r3, r4
 80043c0:	eb18 0303 	adds.w	r3, r8, r3
 80043c4:	60bb      	str	r3, [r7, #8]
 80043c6:	462b      	mov	r3, r5
 80043c8:	eb49 0303 	adc.w	r3, r9, r3
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	f04f 0200 	mov.w	r2, #0
 80043d2:	f04f 0300 	mov.w	r3, #0
 80043d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043da:	4629      	mov	r1, r5
 80043dc:	024b      	lsls	r3, r1, #9
 80043de:	4621      	mov	r1, r4
 80043e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043e4:	4621      	mov	r1, r4
 80043e6:	024a      	lsls	r2, r1, #9
 80043e8:	4610      	mov	r0, r2
 80043ea:	4619      	mov	r1, r3
 80043ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043ee:	2200      	movs	r2, #0
 80043f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80043f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043f8:	f7fb ff7a 	bl	80002f0 <__aeabi_uldivmod>
 80043fc:	4602      	mov	r2, r0
 80043fe:	460b      	mov	r3, r1
 8004400:	4613      	mov	r3, r2
 8004402:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004404:	e058      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004406:	4b38      	ldr	r3, [pc, #224]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	099b      	lsrs	r3, r3, #6
 800440c:	2200      	movs	r2, #0
 800440e:	4618      	mov	r0, r3
 8004410:	4611      	mov	r1, r2
 8004412:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004416:	623b      	str	r3, [r7, #32]
 8004418:	2300      	movs	r3, #0
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
 800441c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004420:	4642      	mov	r2, r8
 8004422:	464b      	mov	r3, r9
 8004424:	f04f 0000 	mov.w	r0, #0
 8004428:	f04f 0100 	mov.w	r1, #0
 800442c:	0159      	lsls	r1, r3, #5
 800442e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004432:	0150      	lsls	r0, r2, #5
 8004434:	4602      	mov	r2, r0
 8004436:	460b      	mov	r3, r1
 8004438:	4641      	mov	r1, r8
 800443a:	ebb2 0a01 	subs.w	sl, r2, r1
 800443e:	4649      	mov	r1, r9
 8004440:	eb63 0b01 	sbc.w	fp, r3, r1
 8004444:	f04f 0200 	mov.w	r2, #0
 8004448:	f04f 0300 	mov.w	r3, #0
 800444c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004450:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004454:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004458:	ebb2 040a 	subs.w	r4, r2, sl
 800445c:	eb63 050b 	sbc.w	r5, r3, fp
 8004460:	f04f 0200 	mov.w	r2, #0
 8004464:	f04f 0300 	mov.w	r3, #0
 8004468:	00eb      	lsls	r3, r5, #3
 800446a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800446e:	00e2      	lsls	r2, r4, #3
 8004470:	4614      	mov	r4, r2
 8004472:	461d      	mov	r5, r3
 8004474:	4643      	mov	r3, r8
 8004476:	18e3      	adds	r3, r4, r3
 8004478:	603b      	str	r3, [r7, #0]
 800447a:	464b      	mov	r3, r9
 800447c:	eb45 0303 	adc.w	r3, r5, r3
 8004480:	607b      	str	r3, [r7, #4]
 8004482:	f04f 0200 	mov.w	r2, #0
 8004486:	f04f 0300 	mov.w	r3, #0
 800448a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800448e:	4629      	mov	r1, r5
 8004490:	028b      	lsls	r3, r1, #10
 8004492:	4621      	mov	r1, r4
 8004494:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004498:	4621      	mov	r1, r4
 800449a:	028a      	lsls	r2, r1, #10
 800449c:	4610      	mov	r0, r2
 800449e:	4619      	mov	r1, r3
 80044a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044a2:	2200      	movs	r2, #0
 80044a4:	61bb      	str	r3, [r7, #24]
 80044a6:	61fa      	str	r2, [r7, #28]
 80044a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044ac:	f7fb ff20 	bl	80002f0 <__aeabi_uldivmod>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4613      	mov	r3, r2
 80044b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80044b8:	4b0b      	ldr	r3, [pc, #44]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	0c1b      	lsrs	r3, r3, #16
 80044be:	f003 0303 	and.w	r3, r3, #3
 80044c2:	3301      	adds	r3, #1
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80044c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044d2:	e002      	b.n	80044da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044d4:	4b05      	ldr	r3, [pc, #20]	; (80044ec <HAL_RCC_GetSysClockFreq+0x204>)
 80044d6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3750      	adds	r7, #80	; 0x50
 80044e0:	46bd      	mov	sp, r7
 80044e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044e6:	bf00      	nop
 80044e8:	40023800 	.word	0x40023800
 80044ec:	00f42400 	.word	0x00f42400
 80044f0:	007a1200 	.word	0x007a1200

080044f4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044f8:	4b03      	ldr	r3, [pc, #12]	; (8004508 <HAL_RCC_GetHCLKFreq+0x14>)
 80044fa:	681b      	ldr	r3, [r3, #0]
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	20000000 	.word	0x20000000

0800450c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004510:	f7ff fff0 	bl	80044f4 <HAL_RCC_GetHCLKFreq>
 8004514:	4602      	mov	r2, r0
 8004516:	4b05      	ldr	r3, [pc, #20]	; (800452c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	0a9b      	lsrs	r3, r3, #10
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	4903      	ldr	r1, [pc, #12]	; (8004530 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004522:	5ccb      	ldrb	r3, [r1, r3]
 8004524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004528:	4618      	mov	r0, r3
 800452a:	bd80      	pop	{r7, pc}
 800452c:	40023800 	.word	0x40023800
 8004530:	0802ead0 	.word	0x0802ead0

08004534 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004538:	f7ff ffdc 	bl	80044f4 <HAL_RCC_GetHCLKFreq>
 800453c:	4602      	mov	r2, r0
 800453e:	4b05      	ldr	r3, [pc, #20]	; (8004554 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	0b5b      	lsrs	r3, r3, #13
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	4903      	ldr	r1, [pc, #12]	; (8004558 <HAL_RCC_GetPCLK2Freq+0x24>)
 800454a:	5ccb      	ldrb	r3, [r1, r3]
 800454c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004550:	4618      	mov	r0, r3
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40023800 	.word	0x40023800
 8004558:	0802ead0 	.word	0x0802ead0

0800455c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b088      	sub	sp, #32
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004568:	2300      	movs	r3, #0
 800456a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004570:	2300      	movs	r3, #0
 8004572:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004574:	2300      	movs	r3, #0
 8004576:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d012      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004584:	4b69      	ldr	r3, [pc, #420]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	4a68      	ldr	r2, [pc, #416]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800458a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800458e:	6093      	str	r3, [r2, #8]
 8004590:	4b66      	ldr	r3, [pc, #408]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004598:	4964      	ldr	r1, [pc, #400]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800459a:	4313      	orrs	r3, r2
 800459c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80045a6:	2301      	movs	r3, #1
 80045a8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d017      	beq.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045b6:	4b5d      	ldr	r3, [pc, #372]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c4:	4959      	ldr	r1, [pc, #356]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045d4:	d101      	bne.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80045d6:	2301      	movs	r3, #1
 80045d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80045e2:	2301      	movs	r3, #1
 80045e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d017      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80045f2:	4b4e      	ldr	r3, [pc, #312]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004600:	494a      	ldr	r1, [pc, #296]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004602:	4313      	orrs	r3, r2
 8004604:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004610:	d101      	bne.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004612:	2301      	movs	r3, #1
 8004614:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800461e:	2301      	movs	r3, #1
 8004620:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800462e:	2301      	movs	r3, #1
 8004630:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0320 	and.w	r3, r3, #32
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 808b 	beq.w	8004756 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004640:	4b3a      	ldr	r3, [pc, #232]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004644:	4a39      	ldr	r2, [pc, #228]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800464a:	6413      	str	r3, [r2, #64]	; 0x40
 800464c:	4b37      	ldr	r3, [pc, #220]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800464e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004654:	60bb      	str	r3, [r7, #8]
 8004656:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004658:	4b35      	ldr	r3, [pc, #212]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a34      	ldr	r2, [pc, #208]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800465e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004662:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004664:	f7fe ff52 	bl	800350c <HAL_GetTick>
 8004668:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800466a:	e008      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800466c:	f7fe ff4e 	bl	800350c <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b64      	cmp	r3, #100	; 0x64
 8004678:	d901      	bls.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e38f      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800467e:	4b2c      	ldr	r3, [pc, #176]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f0      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800468a:	4b28      	ldr	r3, [pc, #160]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800468c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800468e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004692:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d035      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d02e      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046a8:	4b20      	ldr	r3, [pc, #128]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046b0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046b2:	4b1e      	ldr	r3, [pc, #120]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b6:	4a1d      	ldr	r2, [pc, #116]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046bc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046be:	4b1b      	ldr	r3, [pc, #108]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c2:	4a1a      	ldr	r2, [pc, #104]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046c8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80046ca:	4a18      	ldr	r2, [pc, #96]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80046d0:	4b16      	ldr	r3, [pc, #88]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d114      	bne.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046dc:	f7fe ff16 	bl	800350c <HAL_GetTick>
 80046e0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e2:	e00a      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046e4:	f7fe ff12 	bl	800350c <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e351      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fa:	4b0c      	ldr	r3, [pc, #48]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0ee      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800470e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004712:	d111      	bne.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004714:	4b05      	ldr	r3, [pc, #20]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004720:	4b04      	ldr	r3, [pc, #16]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004722:	400b      	ands	r3, r1
 8004724:	4901      	ldr	r1, [pc, #4]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004726:	4313      	orrs	r3, r2
 8004728:	608b      	str	r3, [r1, #8]
 800472a:	e00b      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800472c:	40023800 	.word	0x40023800
 8004730:	40007000 	.word	0x40007000
 8004734:	0ffffcff 	.word	0x0ffffcff
 8004738:	4bac      	ldr	r3, [pc, #688]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	4aab      	ldr	r2, [pc, #684]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800473e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004742:	6093      	str	r3, [r2, #8]
 8004744:	4ba9      	ldr	r3, [pc, #676]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004746:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004750:	49a6      	ldr	r1, [pc, #664]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004752:	4313      	orrs	r3, r2
 8004754:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0310 	and.w	r3, r3, #16
 800475e:	2b00      	cmp	r3, #0
 8004760:	d010      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004762:	4ba2      	ldr	r3, [pc, #648]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004768:	4aa0      	ldr	r2, [pc, #640]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800476a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800476e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004772:	4b9e      	ldr	r3, [pc, #632]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004774:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477c:	499b      	ldr	r1, [pc, #620]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800477e:	4313      	orrs	r3, r2
 8004780:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00a      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004790:	4b96      	ldr	r3, [pc, #600]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004796:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800479e:	4993      	ldr	r1, [pc, #588]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00a      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047b2:	4b8e      	ldr	r3, [pc, #568]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047c0:	498a      	ldr	r1, [pc, #552]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00a      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80047d4:	4b85      	ldr	r3, [pc, #532]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047e2:	4982      	ldr	r1, [pc, #520]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00a      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80047f6:	4b7d      	ldr	r3, [pc, #500]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047fc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004804:	4979      	ldr	r1, [pc, #484]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004806:	4313      	orrs	r3, r2
 8004808:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00a      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004818:	4b74      	ldr	r3, [pc, #464]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800481e:	f023 0203 	bic.w	r2, r3, #3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004826:	4971      	ldr	r1, [pc, #452]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004828:	4313      	orrs	r3, r2
 800482a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00a      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800483a:	4b6c      	ldr	r3, [pc, #432]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800483c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004840:	f023 020c 	bic.w	r2, r3, #12
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004848:	4968      	ldr	r1, [pc, #416]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800484a:	4313      	orrs	r3, r2
 800484c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00a      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800485c:	4b63      	ldr	r3, [pc, #396]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800485e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004862:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486a:	4960      	ldr	r1, [pc, #384]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800486c:	4313      	orrs	r3, r2
 800486e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00a      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800487e:	4b5b      	ldr	r3, [pc, #364]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004884:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800488c:	4957      	ldr	r1, [pc, #348]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800488e:	4313      	orrs	r3, r2
 8004890:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00a      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048a0:	4b52      	ldr	r3, [pc, #328]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ae:	494f      	ldr	r1, [pc, #316]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00a      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80048c2:	4b4a      	ldr	r3, [pc, #296]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048d0:	4946      	ldr	r1, [pc, #280]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00a      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80048e4:	4b41      	ldr	r3, [pc, #260]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048f2:	493e      	ldr	r1, [pc, #248]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00a      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004906:	4b39      	ldr	r3, [pc, #228]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800490c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004914:	4935      	ldr	r1, [pc, #212]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004916:	4313      	orrs	r3, r2
 8004918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00a      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004928:	4b30      	ldr	r3, [pc, #192]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004936:	492d      	ldr	r1, [pc, #180]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004938:	4313      	orrs	r3, r2
 800493a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d011      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800494a:	4b28      	ldr	r3, [pc, #160]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004950:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004958:	4924      	ldr	r1, [pc, #144]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800495a:	4313      	orrs	r3, r2
 800495c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004964:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004968:	d101      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800496a:	2301      	movs	r3, #1
 800496c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0308 	and.w	r3, r3, #8
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800497a:	2301      	movs	r3, #1
 800497c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800498a:	4b18      	ldr	r3, [pc, #96]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800498c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004990:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004998:	4914      	ldr	r1, [pc, #80]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00b      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80049ac:	4b0f      	ldr	r3, [pc, #60]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049bc:	490b      	ldr	r1, [pc, #44]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00f      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80049d0:	4b06      	ldr	r3, [pc, #24]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049e0:	4902      	ldr	r1, [pc, #8]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80049e8:	e002      	b.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80049ea:	bf00      	nop
 80049ec:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00b      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80049fc:	4b8a      	ldr	r3, [pc, #552]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80049fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a02:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0c:	4986      	ldr	r1, [pc, #536]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00b      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004a20:	4b81      	ldr	r3, [pc, #516]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a26:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a30:	497d      	ldr	r1, [pc, #500]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d006      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	f000 80d6 	beq.w	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a4c:	4b76      	ldr	r3, [pc, #472]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a75      	ldr	r2, [pc, #468]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a58:	f7fe fd58 	bl	800350c <HAL_GetTick>
 8004a5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a60:	f7fe fd54 	bl	800350c <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b64      	cmp	r3, #100	; 0x64
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e195      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a72:	4b6d      	ldr	r3, [pc, #436]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1f0      	bne.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d021      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d11d      	bne.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004a92:	4b65      	ldr	r3, [pc, #404]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a98:	0c1b      	lsrs	r3, r3, #16
 8004a9a:	f003 0303 	and.w	r3, r3, #3
 8004a9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004aa0:	4b61      	ldr	r3, [pc, #388]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004aa6:	0e1b      	lsrs	r3, r3, #24
 8004aa8:	f003 030f 	and.w	r3, r3, #15
 8004aac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	019a      	lsls	r2, r3, #6
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	041b      	lsls	r3, r3, #16
 8004ab8:	431a      	orrs	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	061b      	lsls	r3, r3, #24
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	071b      	lsls	r3, r3, #28
 8004ac6:	4958      	ldr	r1, [pc, #352]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d004      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ade:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ae2:	d00a      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d02e      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004af8:	d129      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004afa:	4b4b      	ldr	r3, [pc, #300]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004afc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b00:	0c1b      	lsrs	r3, r3, #16
 8004b02:	f003 0303 	and.w	r3, r3, #3
 8004b06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b08:	4b47      	ldr	r3, [pc, #284]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b0e:	0f1b      	lsrs	r3, r3, #28
 8004b10:	f003 0307 	and.w	r3, r3, #7
 8004b14:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	019a      	lsls	r2, r3, #6
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	041b      	lsls	r3, r3, #16
 8004b20:	431a      	orrs	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	061b      	lsls	r3, r3, #24
 8004b28:	431a      	orrs	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	071b      	lsls	r3, r3, #28
 8004b2e:	493e      	ldr	r1, [pc, #248]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b30:	4313      	orrs	r3, r2
 8004b32:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b36:	4b3c      	ldr	r3, [pc, #240]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b3c:	f023 021f 	bic.w	r2, r3, #31
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	3b01      	subs	r3, #1
 8004b46:	4938      	ldr	r1, [pc, #224]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d01d      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004b5a:	4b33      	ldr	r3, [pc, #204]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b60:	0e1b      	lsrs	r3, r3, #24
 8004b62:	f003 030f 	and.w	r3, r3, #15
 8004b66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b68:	4b2f      	ldr	r3, [pc, #188]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b6e:	0f1b      	lsrs	r3, r3, #28
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	019a      	lsls	r2, r3, #6
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	041b      	lsls	r3, r3, #16
 8004b82:	431a      	orrs	r2, r3
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	061b      	lsls	r3, r3, #24
 8004b88:	431a      	orrs	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	071b      	lsls	r3, r3, #28
 8004b8e:	4926      	ldr	r1, [pc, #152]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d011      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	019a      	lsls	r2, r3, #6
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	041b      	lsls	r3, r3, #16
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	061b      	lsls	r3, r3, #24
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	071b      	lsls	r3, r3, #28
 8004bbe:	491a      	ldr	r1, [pc, #104]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004bc6:	4b18      	ldr	r3, [pc, #96]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a17      	ldr	r2, [pc, #92]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bcc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004bd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bd2:	f7fe fc9b 	bl	800350c <HAL_GetTick>
 8004bd6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bd8:	e008      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004bda:	f7fe fc97 	bl	800350c <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b64      	cmp	r3, #100	; 0x64
 8004be6:	d901      	bls.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e0d8      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bec:	4b0e      	ldr	r3, [pc, #56]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0f0      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	f040 80ce 	bne.w	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004c00:	4b09      	ldr	r3, [pc, #36]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a08      	ldr	r2, [pc, #32]	; (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c0c:	f7fe fc7e 	bl	800350c <HAL_GetTick>
 8004c10:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c12:	e00b      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c14:	f7fe fc7a 	bl	800350c <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b64      	cmp	r3, #100	; 0x64
 8004c20:	d904      	bls.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e0bb      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004c26:	bf00      	nop
 8004c28:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c2c:	4b5e      	ldr	r3, [pc, #376]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c38:	d0ec      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d009      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d02e      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d12a      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004c62:	4b51      	ldr	r3, [pc, #324]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c68:	0c1b      	lsrs	r3, r3, #16
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c70:	4b4d      	ldr	r3, [pc, #308]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c76:	0f1b      	lsrs	r3, r3, #28
 8004c78:	f003 0307 	and.w	r3, r3, #7
 8004c7c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	019a      	lsls	r2, r3, #6
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	041b      	lsls	r3, r3, #16
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	061b      	lsls	r3, r3, #24
 8004c90:	431a      	orrs	r2, r3
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	071b      	lsls	r3, r3, #28
 8004c96:	4944      	ldr	r1, [pc, #272]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004c9e:	4b42      	ldr	r3, [pc, #264]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ca4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cac:	3b01      	subs	r3, #1
 8004cae:	021b      	lsls	r3, r3, #8
 8004cb0:	493d      	ldr	r1, [pc, #244]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d022      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cc8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ccc:	d11d      	bne.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004cce:	4b36      	ldr	r3, [pc, #216]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd4:	0e1b      	lsrs	r3, r3, #24
 8004cd6:	f003 030f 	and.w	r3, r3, #15
 8004cda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004cdc:	4b32      	ldr	r3, [pc, #200]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce2:	0f1b      	lsrs	r3, r3, #28
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	019a      	lsls	r2, r3, #6
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	041b      	lsls	r3, r3, #16
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	061b      	lsls	r3, r3, #24
 8004cfc:	431a      	orrs	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	071b      	lsls	r3, r3, #28
 8004d02:	4929      	ldr	r1, [pc, #164]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0308 	and.w	r3, r3, #8
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d028      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d16:	4b24      	ldr	r3, [pc, #144]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d1c:	0e1b      	lsrs	r3, r3, #24
 8004d1e:	f003 030f 	and.w	r3, r3, #15
 8004d22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004d24:	4b20      	ldr	r3, [pc, #128]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d2a:	0c1b      	lsrs	r3, r3, #16
 8004d2c:	f003 0303 	and.w	r3, r3, #3
 8004d30:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	019a      	lsls	r2, r3, #6
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	041b      	lsls	r3, r3, #16
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	061b      	lsls	r3, r3, #24
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	69db      	ldr	r3, [r3, #28]
 8004d48:	071b      	lsls	r3, r3, #28
 8004d4a:	4917      	ldr	r1, [pc, #92]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004d52:	4b15      	ldr	r3, [pc, #84]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d58:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d60:	4911      	ldr	r1, [pc, #68]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004d68:	4b0f      	ldr	r3, [pc, #60]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a0e      	ldr	r2, [pc, #56]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d74:	f7fe fbca 	bl	800350c <HAL_GetTick>
 8004d78:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004d7c:	f7fe fbc6 	bl	800350c <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b64      	cmp	r3, #100	; 0x64
 8004d88:	d901      	bls.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e007      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d8e:	4b06      	ldr	r3, [pc, #24]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d9a:	d1ef      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3720      	adds	r7, #32
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40023800 	.word	0x40023800

08004dac <HAL_RNG_Init>:
 * @brief  Initializes the RNG peripheral and creates the associated handle.
 * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
 *                the configuration information for RNG.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng) {
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
	/* Check the RNG handle allocation */
	if (hrng == NULL) {
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_RNG_Init+0x12>
		return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e01c      	b.n	8004df8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
	if (hrng->State == HAL_RNG_STATE_RESET) {
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	795b      	ldrb	r3, [r3, #5]
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d105      	bne.n	8004dd4 <HAL_RNG_Init+0x28>
		/* Allocate lock resource and initialize it */
		hrng->Lock = HAL_UNLOCKED;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	711a      	strb	r2, [r3, #4]

		/* Init the low level hardware */
		HAL_RNG_MspInit(hrng);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7fc fdd8 	bl	8001984 <HAL_RNG_MspInit>
	}
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

	/* Change RNG peripheral state */
	hrng->State = HAL_RNG_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	715a      	strb	r2, [r3, #5]

	/* Enable the RNG Peripheral */
	__HAL_RNG_ENABLE(hrng);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f042 0204 	orr.w	r2, r2, #4
 8004de8:	601a      	str	r2, [r3, #0]

	/* Initialize the RNG state */
	hrng->State = HAL_RNG_STATE_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	715a      	strb	r2, [r3, #5]

	/* Initialise the error code */
	hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	609a      	str	r2, [r3, #8]

	/* Return function status */
	return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3708      	adds	r7, #8
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_RNG_GenerateRandomNumber>:
 * @param  random32bit pointer to generated random number variable if successful.
 * @retval HAL status
 */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng,
		uint32_t *random32bit) {
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;
	HAL_StatusTypeDef status = HAL_OK;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	73fb      	strb	r3, [r7, #15]

	/* Process Locked */
	__HAL_LOCK(hrng);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	791b      	ldrb	r3, [r3, #4]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <HAL_RNG_GenerateRandomNumber+0x1a>
 8004e16:	2302      	movs	r3, #2
 8004e18:	e03d      	b.n	8004e96 <HAL_RNG_GenerateRandomNumber+0x96>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	711a      	strb	r2, [r3, #4]

	/* Check RNG peripheral state */
	if (hrng->State == HAL_RNG_STATE_READY) {
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	795b      	ldrb	r3, [r3, #5]
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d12c      	bne.n	8004e84 <HAL_RNG_GenerateRandomNumber+0x84>
		/* Change RNG peripheral state */
		hrng->State = HAL_RNG_STATE_BUSY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	715a      	strb	r2, [r3, #5]

		/* Get tick */
		tickstart = HAL_GetTick();
 8004e30:	f7fe fb6c 	bl	800350c <HAL_GetTick>
 8004e34:	60b8      	str	r0, [r7, #8]

		/* Check if data register contains valid random data */
		while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET) {
 8004e36:	e011      	b.n	8004e5c <HAL_RNG_GenerateRandomNumber+0x5c>
			if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE) {
 8004e38:	f7fe fb68 	bl	800350c <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d90a      	bls.n	8004e5c <HAL_RNG_GenerateRandomNumber+0x5c>
				hrng->State = HAL_RNG_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	715a      	strb	r2, [r3, #5]
				hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	609a      	str	r2, [r3, #8]
				/* Process Unlocked */
				__HAL_UNLOCK(hrng);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	711a      	strb	r2, [r3, #4]
				return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e01c      	b.n	8004e96 <HAL_RNG_GenerateRandomNumber+0x96>
		while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET) {
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d1e6      	bne.n	8004e38 <HAL_RNG_GenerateRandomNumber+0x38>
			}
		}

		/* Get a 32bit Random number */
		hrng->RandomNumber = hrng->Instance->DR;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689a      	ldr	r2, [r3, #8]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	60da      	str	r2, [r3, #12]
		*random32bit = hrng->RandomNumber;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	601a      	str	r2, [r3, #0]

		hrng->State = HAL_RNG_STATE_READY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	715a      	strb	r2, [r3, #5]
 8004e82:	e004      	b.n	8004e8e <HAL_RNG_GenerateRandomNumber+0x8e>
	} else {
		hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2204      	movs	r2, #4
 8004e88:	609a      	str	r2, [r3, #8]
		status = HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	73fb      	strb	r3, [r7, #15]
	}

	/* Process Unlocked */
	__HAL_UNLOCK(hrng);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	711a      	strb	r2, [r3, #4]

	return status;
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_RNG_GetRandomNumber>:
 *         Use HAL_RNG_GenerateRandomNumber() API instead.
 * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
 *                the configuration information for RNG.
 * @retval Random value
 */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng) {
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b082      	sub	sp, #8
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
	if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK) {
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	330c      	adds	r3, #12
 8004eaa:	4619      	mov	r1, r3
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f7ff ffa7 	bl	8004e00 <HAL_RNG_GenerateRandomNumber>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d102      	bne.n	8004ebe <HAL_RNG_GetRandomNumber+0x20>
		return hrng->RandomNumber;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	e000      	b.n	8004ec0 <HAL_RNG_GetRandomNumber+0x22>
	} else {
		return 0U;
 8004ebe:	2300      	movs	r3, #0
	}
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e09d      	b.n	8005016 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d108      	bne.n	8004ef4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eea:	d009      	beq.n	8004f00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	61da      	str	r2, [r3, #28]
 8004ef2:	e005      	b.n	8004f00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d106      	bne.n	8004f20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fc fd90 	bl	8001a40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2202      	movs	r2, #2
 8004f24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f36:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f40:	d902      	bls.n	8004f48 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f42:	2300      	movs	r3, #0
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	e002      	b.n	8004f4e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f4c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004f56:	d007      	beq.n	8004f68 <HAL_SPI_Init+0xa0>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f60:	d002      	beq.n	8004f68 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f96:	431a      	orrs	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	69db      	ldr	r3, [r3, #28]
 8004f9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004faa:	ea42 0103 	orr.w	r1, r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	0c1b      	lsrs	r3, r3, #16
 8004fc4:	f003 0204 	and.w	r2, r3, #4
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fcc:	f003 0310 	and.w	r3, r3, #16
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd6:	f003 0308 	and.w	r3, r3, #8
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004fe4:	ea42 0103 	orr.w	r1, r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	69da      	ldr	r2, [r3, #28]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005004:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3710      	adds	r7, #16
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}

0800501e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800501e:	b580      	push	{r7, lr}
 8005020:	b088      	sub	sp, #32
 8005022:	af00      	add	r7, sp, #0
 8005024:	60f8      	str	r0, [r7, #12]
 8005026:	60b9      	str	r1, [r7, #8]
 8005028:	603b      	str	r3, [r7, #0]
 800502a:	4613      	mov	r3, r2
 800502c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005038:	2b01      	cmp	r3, #1
 800503a:	d101      	bne.n	8005040 <HAL_SPI_Transmit+0x22>
 800503c:	2302      	movs	r3, #2
 800503e:	e158      	b.n	80052f2 <HAL_SPI_Transmit+0x2d4>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005048:	f7fe fa60 	bl	800350c <HAL_GetTick>
 800504c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800504e:	88fb      	ldrh	r3, [r7, #6]
 8005050:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b01      	cmp	r3, #1
 800505c:	d002      	beq.n	8005064 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800505e:	2302      	movs	r3, #2
 8005060:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005062:	e13d      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <HAL_SPI_Transmit+0x52>
 800506a:	88fb      	ldrh	r3, [r7, #6]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005074:	e134      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2203      	movs	r2, #3
 800507a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	68ba      	ldr	r2, [r7, #8]
 8005088:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	88fa      	ldrh	r2, [r7, #6]
 800508e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	88fa      	ldrh	r2, [r7, #6]
 8005094:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050c0:	d10f      	bne.n	80050e2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ec:	2b40      	cmp	r3, #64	; 0x40
 80050ee:	d007      	beq.n	8005100 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005108:	d94b      	bls.n	80051a2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <HAL_SPI_Transmit+0xfa>
 8005112:	8afb      	ldrh	r3, [r7, #22]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d13e      	bne.n	8005196 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511c:	881a      	ldrh	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005128:	1c9a      	adds	r2, r3, #2
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005132:	b29b      	uxth	r3, r3
 8005134:	3b01      	subs	r3, #1
 8005136:	b29a      	uxth	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800513c:	e02b      	b.n	8005196 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b02      	cmp	r3, #2
 800514a:	d112      	bne.n	8005172 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005150:	881a      	ldrh	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515c:	1c9a      	adds	r2, r3, #2
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005166:	b29b      	uxth	r3, r3
 8005168:	3b01      	subs	r3, #1
 800516a:	b29a      	uxth	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005170:	e011      	b.n	8005196 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005172:	f7fe f9cb 	bl	800350c <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d803      	bhi.n	800518a <HAL_SPI_Transmit+0x16c>
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005188:	d102      	bne.n	8005190 <HAL_SPI_Transmit+0x172>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d102      	bne.n	8005196 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005194:	e0a4      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1ce      	bne.n	800513e <HAL_SPI_Transmit+0x120>
 80051a0:	e07c      	b.n	800529c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d002      	beq.n	80051b0 <HAL_SPI_Transmit+0x192>
 80051aa:	8afb      	ldrh	r3, [r7, #22]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d170      	bne.n	8005292 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d912      	bls.n	80051e0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051be:	881a      	ldrh	r2, [r3, #0]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ca:	1c9a      	adds	r2, r3, #2
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	3b02      	subs	r3, #2
 80051d8:	b29a      	uxth	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051de:	e058      	b.n	8005292 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	330c      	adds	r3, #12
 80051ea:	7812      	ldrb	r2, [r2, #0]
 80051ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f2:	1c5a      	adds	r2, r3, #1
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29a      	uxth	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005206:	e044      	b.n	8005292 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b02      	cmp	r3, #2
 8005214:	d12b      	bne.n	800526e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800521a:	b29b      	uxth	r3, r3
 800521c:	2b01      	cmp	r3, #1
 800521e:	d912      	bls.n	8005246 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005224:	881a      	ldrh	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005230:	1c9a      	adds	r2, r3, #2
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523a:	b29b      	uxth	r3, r3
 800523c:	3b02      	subs	r3, #2
 800523e:	b29a      	uxth	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005244:	e025      	b.n	8005292 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	330c      	adds	r3, #12
 8005250:	7812      	ldrb	r2, [r2, #0]
 8005252:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005262:	b29b      	uxth	r3, r3
 8005264:	3b01      	subs	r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800526c:	e011      	b.n	8005292 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800526e:	f7fe f94d 	bl	800350c <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	429a      	cmp	r2, r3
 800527c:	d803      	bhi.n	8005286 <HAL_SPI_Transmit+0x268>
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005284:	d102      	bne.n	800528c <HAL_SPI_Transmit+0x26e>
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d102      	bne.n	8005292 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005290:	e026      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005296:	b29b      	uxth	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1b5      	bne.n	8005208 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800529c:	69ba      	ldr	r2, [r7, #24]
 800529e:	6839      	ldr	r1, [r7, #0]
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 f945 	bl	8005530 <SPI_EndRxTxTransaction>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2220      	movs	r2, #32
 80052b0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10a      	bne.n	80052d0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ba:	2300      	movs	r3, #0
 80052bc:	613b      	str	r3, [r7, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	613b      	str	r3, [r7, #16]
 80052ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	77fb      	strb	r3, [r7, #31]
 80052dc:	e000      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80052de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80052f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3720      	adds	r7, #32
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	603b      	str	r3, [r7, #0]
 8005308:	4613      	mov	r3, r2
 800530a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800530c:	f7fe f8fe 	bl	800350c <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005314:	1a9b      	subs	r3, r3, r2
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	4413      	add	r3, r2
 800531a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800531c:	f7fe f8f6 	bl	800350c <HAL_GetTick>
 8005320:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005322:	4b39      	ldr	r3, [pc, #228]	; (8005408 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	015b      	lsls	r3, r3, #5
 8005328:	0d1b      	lsrs	r3, r3, #20
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	fb02 f303 	mul.w	r3, r2, r3
 8005330:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005332:	e054      	b.n	80053de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800533a:	d050      	beq.n	80053de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800533c:	f7fe f8e6 	bl	800350c <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	69fa      	ldr	r2, [r7, #28]
 8005348:	429a      	cmp	r2, r3
 800534a:	d902      	bls.n	8005352 <SPI_WaitFlagStateUntilTimeout+0x56>
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d13d      	bne.n	80053ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005360:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800536a:	d111      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0x94>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005374:	d004      	beq.n	8005380 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800537e:	d107      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800538e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005394:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005398:	d10f      	bne.n	80053ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e017      	b.n	80053fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d101      	bne.n	80053d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	3b01      	subs	r3, #1
 80053dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	4013      	ands	r3, r2
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	bf0c      	ite	eq
 80053ee:	2301      	moveq	r3, #1
 80053f0:	2300      	movne	r3, #0
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	461a      	mov	r2, r3
 80053f6:	79fb      	ldrb	r3, [r7, #7]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d19b      	bne.n	8005334 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3720      	adds	r7, #32
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20000000 	.word	0x20000000

0800540c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b088      	sub	sp, #32
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
 8005418:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800541a:	f7fe f877 	bl	800350c <HAL_GetTick>
 800541e:	4602      	mov	r2, r0
 8005420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005422:	1a9b      	subs	r3, r3, r2
 8005424:	683a      	ldr	r2, [r7, #0]
 8005426:	4413      	add	r3, r2
 8005428:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800542a:	f7fe f86f 	bl	800350c <HAL_GetTick>
 800542e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005430:	4b3e      	ldr	r3, [pc, #248]	; (800552c <SPI_WaitFifoStateUntilTimeout+0x120>)
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	4613      	mov	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	00da      	lsls	r2, r3, #3
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	0d1b      	lsrs	r3, r3, #20
 8005440:	69fa      	ldr	r2, [r7, #28]
 8005442:	fb02 f303 	mul.w	r3, r2, r3
 8005446:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005448:	e062      	b.n	8005510 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005450:	d109      	bne.n	8005466 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d106      	bne.n	8005466 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	330c      	adds	r3, #12
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	b2db      	uxtb	r3, r3
 8005462:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005464:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800546c:	d050      	beq.n	8005510 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800546e:	f7fe f84d 	bl	800350c <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	69fa      	ldr	r2, [r7, #28]
 800547a:	429a      	cmp	r2, r3
 800547c:	d902      	bls.n	8005484 <SPI_WaitFifoStateUntilTimeout+0x78>
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d13d      	bne.n	8005500 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005492:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800549c:	d111      	bne.n	80054c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054a6:	d004      	beq.n	80054b2 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054b0:	d107      	bne.n	80054c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ca:	d10f      	bne.n	80054ec <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e010      	b.n	8005522 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	3b01      	subs	r3, #1
 800550e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	4013      	ands	r3, r2
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	429a      	cmp	r2, r3
 800551e:	d194      	bne.n	800544a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3720      	adds	r7, #32
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	20000000 	.word	0x20000000

08005530 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af02      	add	r7, sp, #8
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	2200      	movs	r2, #0
 8005544:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f7ff ff5f 	bl	800540c <SPI_WaitFifoStateUntilTimeout>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d007      	beq.n	8005564 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005558:	f043 0220 	orr.w	r2, r3, #32
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e027      	b.n	80055b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	2200      	movs	r2, #0
 800556c:	2180      	movs	r1, #128	; 0x80
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f7ff fec4 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d007      	beq.n	800558a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800557e:	f043 0220 	orr.w	r2, r3, #32
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e014      	b.n	80055b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2200      	movs	r2, #0
 8005592:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f7ff ff38 	bl	800540c <SPI_WaitFifoStateUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d007      	beq.n	80055b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055a6:	f043 0220 	orr.w	r2, r3, #32
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e000      	b.n	80055b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_TIM_Base_Init>:
 *         due to DIR bit readonly in center aligned mode.
 *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e049      	b.n	8005662 <HAL_TIM_Base_Init+0xa6>
	assert_param(IS_TIM_INSTANCE(htim->Instance));
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
	assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

	if (htim->State == HAL_TIM_STATE_RESET) {
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d106      	bne.n	80055e8 <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fc fbea 	bl	8001dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	3304      	adds	r3, #4
 80055f8:	4619      	mov	r1, r3
 80055fa:	4610      	mov	r0, r2
 80055fc:	f000 f994 	bl	8005928 <TIM_Base_SetConfig>

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

	/* Initialize the TIM channels state */
	TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
	...

0800566c <HAL_TIM_Base_Start>:
/**
 * @brief  Starts the TIM Base generation.
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim) {
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]

	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Check the TIM state */
	if (htim->State != HAL_TIM_STATE_READY) {
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b01      	cmp	r3, #1
 800567e:	d001      	beq.n	8005684 <HAL_TIM_Base_Start+0x18>
		return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e04c      	b.n	800571e <HAL_TIM_Base_Start+0xb2>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a26      	ldr	r2, [pc, #152]	; (800572c <HAL_TIM_Base_Start+0xc0>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d022      	beq.n	80056dc <HAL_TIM_Base_Start+0x70>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800569e:	d01d      	beq.n	80056dc <HAL_TIM_Base_Start+0x70>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a22      	ldr	r2, [pc, #136]	; (8005730 <HAL_TIM_Base_Start+0xc4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d018      	beq.n	80056dc <HAL_TIM_Base_Start+0x70>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a21      	ldr	r2, [pc, #132]	; (8005734 <HAL_TIM_Base_Start+0xc8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d013      	beq.n	80056dc <HAL_TIM_Base_Start+0x70>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a1f      	ldr	r2, [pc, #124]	; (8005738 <HAL_TIM_Base_Start+0xcc>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00e      	beq.n	80056dc <HAL_TIM_Base_Start+0x70>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a1e      	ldr	r2, [pc, #120]	; (800573c <HAL_TIM_Base_Start+0xd0>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d009      	beq.n	80056dc <HAL_TIM_Base_Start+0x70>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a1c      	ldr	r2, [pc, #112]	; (8005740 <HAL_TIM_Base_Start+0xd4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d004      	beq.n	80056dc <HAL_TIM_Base_Start+0x70>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a1b      	ldr	r2, [pc, #108]	; (8005744 <HAL_TIM_Base_Start+0xd8>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d115      	bne.n	8005708 <HAL_TIM_Base_Start+0x9c>
		tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689a      	ldr	r2, [r3, #8]
 80056e2:	4b19      	ldr	r3, [pc, #100]	; (8005748 <HAL_TIM_Base_Start+0xdc>)
 80056e4:	4013      	ands	r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b06      	cmp	r3, #6
 80056ec:	d015      	beq.n	800571a <HAL_TIM_Base_Start+0xae>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f4:	d011      	beq.n	800571a <HAL_TIM_Base_Start+0xae>
			__HAL_TIM_ENABLE(htim);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f042 0201 	orr.w	r2, r2, #1
 8005704:	601a      	str	r2, [r3, #0]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 8005706:	e008      	b.n	800571a <HAL_TIM_Base_Start+0xae>
		}
	} else {
		__HAL_TIM_ENABLE(htim);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	601a      	str	r2, [r3, #0]
 8005718:	e000      	b.n	800571c <HAL_TIM_Base_Start+0xb0>
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 800571a:	bf00      	nop
	}

	/* Return function status */
	return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40010000 	.word	0x40010000
 8005730:	40000400 	.word	0x40000400
 8005734:	40000800 	.word	0x40000800
 8005738:	40000c00 	.word	0x40000c00
 800573c:	40010400 	.word	0x40010400
 8005740:	40014000 	.word	0x40014000
 8005744:	40001800 	.word	0x40001800
 8005748:	00010007 	.word	0x00010007

0800574c <HAL_TIM_Base_Stop>:
/**
 * @brief  Stops the TIM Base generation.
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim) {
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Disable the Peripheral */
	__HAL_TIM_DISABLE(htim);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6a1a      	ldr	r2, [r3, #32]
 800575a:	f241 1311 	movw	r3, #4369	; 0x1111
 800575e:	4013      	ands	r3, r2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d10f      	bne.n	8005784 <HAL_TIM_Base_Stop+0x38>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6a1a      	ldr	r2, [r3, #32]
 800576a:	f240 4344 	movw	r3, #1092	; 0x444
 800576e:	4013      	ands	r3, r2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d107      	bne.n	8005784 <HAL_TIM_Base_Stop+0x38>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f022 0201 	bic.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Return function status */
	return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	370c      	adds	r7, #12
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
	...

0800579c <HAL_TIM_ConfigClockSource>:
 * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
 *         contains the clock source information for the TIM peripheral.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim,
		TIM_ClockConfigTypeDef *sClockSourceConfig) {
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
	uint32_t tmpsmcr;

	/* Process Locked */
	__HAL_LOCK(htim);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d101      	bne.n	80057b4 <HAL_TIM_ConfigClockSource+0x18>
 80057b0:	2302      	movs	r3, #2
 80057b2:	e0b3      	b.n	800591c <HAL_TIM_ConfigClockSource+0x180>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	htim->State = HAL_TIM_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Check the parameters */
	assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

	/* Reset the SMS, TS, ECE, ETPS and ETRF bits */
	tmpsmcr = htim->Instance->SMCR;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	60fb      	str	r3, [r7, #12]
	tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	4b55      	ldr	r3, [pc, #340]	; (8005924 <HAL_TIM_ConfigClockSource+0x188>)
 80057d0:	4013      	ands	r3, r2
 80057d2:	60fb      	str	r3, [r7, #12]
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057da:	60fb      	str	r3, [r7, #12]
	htim->Instance->SMCR = tmpsmcr;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	609a      	str	r2, [r3, #8]

	switch (sClockSourceConfig->ClockSource) {
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057ec:	d03e      	beq.n	800586c <HAL_TIM_ConfigClockSource+0xd0>
 80057ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057f2:	f200 8087 	bhi.w	8005904 <HAL_TIM_ConfigClockSource+0x168>
 80057f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057fa:	f000 8085 	beq.w	8005908 <HAL_TIM_ConfigClockSource+0x16c>
 80057fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005802:	d87f      	bhi.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
 8005804:	2b70      	cmp	r3, #112	; 0x70
 8005806:	d01a      	beq.n	800583e <HAL_TIM_ConfigClockSource+0xa2>
 8005808:	2b70      	cmp	r3, #112	; 0x70
 800580a:	d87b      	bhi.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
 800580c:	2b60      	cmp	r3, #96	; 0x60
 800580e:	d050      	beq.n	80058b2 <HAL_TIM_ConfigClockSource+0x116>
 8005810:	2b60      	cmp	r3, #96	; 0x60
 8005812:	d877      	bhi.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
 8005814:	2b50      	cmp	r3, #80	; 0x50
 8005816:	d03c      	beq.n	8005892 <HAL_TIM_ConfigClockSource+0xf6>
 8005818:	2b50      	cmp	r3, #80	; 0x50
 800581a:	d873      	bhi.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
 800581c:	2b40      	cmp	r3, #64	; 0x40
 800581e:	d058      	beq.n	80058d2 <HAL_TIM_ConfigClockSource+0x136>
 8005820:	2b40      	cmp	r3, #64	; 0x40
 8005822:	d86f      	bhi.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
 8005824:	2b30      	cmp	r3, #48	; 0x30
 8005826:	d064      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0x156>
 8005828:	2b30      	cmp	r3, #48	; 0x30
 800582a:	d86b      	bhi.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
 800582c:	2b20      	cmp	r3, #32
 800582e:	d060      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0x156>
 8005830:	2b20      	cmp	r3, #32
 8005832:	d867      	bhi.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
 8005834:	2b00      	cmp	r3, #0
 8005836:	d05c      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0x156>
 8005838:	2b10      	cmp	r3, #16
 800583a:	d05a      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0x156>
		TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
		break;
	}

	default:
		break;
 800583c:	e062      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x168>
		TIM_ETR_SetConfig(htim->Instance, sClockSourceConfig->ClockPrescaler,
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6818      	ldr	r0, [r3, #0]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	6899      	ldr	r1, [r3, #8]
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	f000 f985 	bl	8005b5c <TIM_ETR_SetConfig>
		tmpsmcr = htim->Instance->SMCR;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	60fb      	str	r3, [r7, #12]
		tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005860:	60fb      	str	r3, [r7, #12]
		htim->Instance->SMCR = tmpsmcr;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	609a      	str	r2, [r3, #8]
		break;
 800586a:	e04e      	b.n	800590a <HAL_TIM_ConfigClockSource+0x16e>
		TIM_ETR_SetConfig(htim->Instance, sClockSourceConfig->ClockPrescaler,
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6818      	ldr	r0, [r3, #0]
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	6899      	ldr	r1, [r3, #8]
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685a      	ldr	r2, [r3, #4]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f000 f96e 	bl	8005b5c <TIM_ETR_SetConfig>
		htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689a      	ldr	r2, [r3, #8]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800588e:	609a      	str	r2, [r3, #8]
		break;
 8005890:	e03b      	b.n	800590a <HAL_TIM_ConfigClockSource+0x16e>
		TIM_TI1_ConfigInputStage(htim->Instance,
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	6859      	ldr	r1, [r3, #4]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	461a      	mov	r2, r3
 80058a0:	f000 f8e2 	bl	8005a68 <TIM_TI1_ConfigInputStage>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2150      	movs	r1, #80	; 0x50
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 f93b 	bl	8005b26 <TIM_ITRx_SetConfig>
		break;
 80058b0:	e02b      	b.n	800590a <HAL_TIM_ConfigClockSource+0x16e>
		TIM_TI2_ConfigInputStage(htim->Instance,
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6818      	ldr	r0, [r3, #0]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	6859      	ldr	r1, [r3, #4]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	461a      	mov	r2, r3
 80058c0:	f000 f901 	bl	8005ac6 <TIM_TI2_ConfigInputStage>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2160      	movs	r1, #96	; 0x60
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 f92b 	bl	8005b26 <TIM_ITRx_SetConfig>
		break;
 80058d0:	e01b      	b.n	800590a <HAL_TIM_ConfigClockSource+0x16e>
		TIM_TI1_ConfigInputStage(htim->Instance,
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6818      	ldr	r0, [r3, #0]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	6859      	ldr	r1, [r3, #4]
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	461a      	mov	r2, r3
 80058e0:	f000 f8c2 	bl	8005a68 <TIM_TI1_ConfigInputStage>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2140      	movs	r1, #64	; 0x40
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 f91b 	bl	8005b26 <TIM_ITRx_SetConfig>
		break;
 80058f0:	e00b      	b.n	800590a <HAL_TIM_ConfigClockSource+0x16e>
		TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4619      	mov	r1, r3
 80058fc:	4610      	mov	r0, r2
 80058fe:	f000 f912 	bl	8005b26 <TIM_ITRx_SetConfig>
		break;
 8005902:	e002      	b.n	800590a <HAL_TIM_ConfigClockSource+0x16e>
		break;
 8005904:	bf00      	nop
 8005906:	e000      	b.n	800590a <HAL_TIM_ConfigClockSource+0x16e>
		break;
 8005908:	bf00      	nop
	}
	htim->State = HAL_TIM_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	__HAL_UNLOCK(htim);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	fffeff88 	.word	0xfffeff88

08005928 <TIM_Base_SetConfig>:
 * @brief  Time Base configuration
 * @param  TIMx TIM peripheral
 * @param  Structure TIM Base configuration structure
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) {
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1;
	tmpcr1 = TIMx->CR1;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) {
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a40      	ldr	r2, [pc, #256]	; (8005a3c <TIM_Base_SetConfig+0x114>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d013      	beq.n	8005968 <TIM_Base_SetConfig+0x40>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005946:	d00f      	beq.n	8005968 <TIM_Base_SetConfig+0x40>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a3d      	ldr	r2, [pc, #244]	; (8005a40 <TIM_Base_SetConfig+0x118>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d00b      	beq.n	8005968 <TIM_Base_SetConfig+0x40>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a3c      	ldr	r2, [pc, #240]	; (8005a44 <TIM_Base_SetConfig+0x11c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d007      	beq.n	8005968 <TIM_Base_SetConfig+0x40>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a3b      	ldr	r2, [pc, #236]	; (8005a48 <TIM_Base_SetConfig+0x120>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d003      	beq.n	8005968 <TIM_Base_SetConfig+0x40>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a3a      	ldr	r2, [pc, #232]	; (8005a4c <TIM_Base_SetConfig+0x124>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d108      	bne.n	800597a <TIM_Base_SetConfig+0x52>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800596e:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	4313      	orrs	r3, r2
 8005978:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) {
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a2f      	ldr	r2, [pc, #188]	; (8005a3c <TIM_Base_SetConfig+0x114>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d02b      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005988:	d027      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a2c      	ldr	r2, [pc, #176]	; (8005a40 <TIM_Base_SetConfig+0x118>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d023      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a2b      	ldr	r2, [pc, #172]	; (8005a44 <TIM_Base_SetConfig+0x11c>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d01f      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a2a      	ldr	r2, [pc, #168]	; (8005a48 <TIM_Base_SetConfig+0x120>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d01b      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a29      	ldr	r2, [pc, #164]	; (8005a4c <TIM_Base_SetConfig+0x124>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d017      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a28      	ldr	r2, [pc, #160]	; (8005a50 <TIM_Base_SetConfig+0x128>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d013      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a27      	ldr	r2, [pc, #156]	; (8005a54 <TIM_Base_SetConfig+0x12c>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d00f      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a26      	ldr	r2, [pc, #152]	; (8005a58 <TIM_Base_SetConfig+0x130>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d00b      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a25      	ldr	r2, [pc, #148]	; (8005a5c <TIM_Base_SetConfig+0x134>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d007      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a24      	ldr	r2, [pc, #144]	; (8005a60 <TIM_Base_SetConfig+0x138>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d003      	beq.n	80059da <TIM_Base_SetConfig+0xb2>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a23      	ldr	r2, [pc, #140]	; (8005a64 <TIM_Base_SetConfig+0x13c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d108      	bne.n	80059ec <TIM_Base_SetConfig+0xc4>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059e0:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	60fb      	str	r3, [r7, #12]
	}

	/* Set the auto-reload preload */
	MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]

	TIMx->CR1 = tmpcr1;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	601a      	str	r2, [r3, #0]

	/* Set the Autoreload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = Structure->Prescaler;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) {
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a0a      	ldr	r2, [pc, #40]	; (8005a3c <TIM_Base_SetConfig+0x114>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d003      	beq.n	8005a20 <TIM_Base_SetConfig+0xf8>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a0c      	ldr	r2, [pc, #48]	; (8005a4c <TIM_Base_SetConfig+0x124>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d103      	bne.n	8005a28 <TIM_Base_SetConfig+0x100>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	691a      	ldr	r2, [r3, #16]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler
	 and the repetition counter (only for advanced timer) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	615a      	str	r2, [r3, #20]
}
 8005a2e:	bf00      	nop
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	40010000 	.word	0x40010000
 8005a40:	40000400 	.word	0x40000400
 8005a44:	40000800 	.word	0x40000800
 8005a48:	40000c00 	.word	0x40000c00
 8005a4c:	40010400 	.word	0x40010400
 8005a50:	40014000 	.word	0x40014000
 8005a54:	40014400 	.word	0x40014400
 8005a58:	40014800 	.word	0x40014800
 8005a5c:	40001800 	.word	0x40001800
 8005a60:	40001c00 	.word	0x40001c00
 8005a64:	40002000 	.word	0x40002000

08005a68 <TIM_TI1_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity,
		uint32_t TIM_ICFilter) {
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Disable the Channel 1: Reset the CC1E Bit */
	tmpccer = TIMx->CCER;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	617b      	str	r3, [r7, #20]
	TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	f023 0201 	bic.w	r2, r3, #1
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	621a      	str	r2, [r3, #32]
	tmpccmr1 = TIMx->CCMR1;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	699b      	ldr	r3, [r3, #24]
 8005a8a:	613b      	str	r3, [r7, #16]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a92:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	011b      	lsls	r3, r3, #4
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]

	/* Select the Polarity and set the CC1E Bit */
	tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f023 030a 	bic.w	r3, r3, #10
 8005aa4:	617b      	str	r3, [r7, #20]
	tmpccer |= TIM_ICPolarity;
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	619a      	str	r2, [r3, #24]
	TIMx->CCER = tmpccer;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	697a      	ldr	r2, [r7, #20]
 8005ab8:	621a      	str	r2, [r3, #32]
}
 8005aba:	bf00      	nop
 8005abc:	371c      	adds	r7, #28
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <TIM_TI2_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity,
		uint32_t TIM_ICFilter) {
 8005ac6:	b480      	push	{r7}
 8005ac8:	b087      	sub	sp, #28
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	60f8      	str	r0, [r7, #12]
 8005ace:	60b9      	str	r1, [r7, #8]
 8005ad0:	607a      	str	r2, [r7, #4]
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Disable the Channel 2: Reset the CC2E Bit */
	TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	f023 0210 	bic.w	r2, r3, #16
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	621a      	str	r2, [r3, #32]
	tmpccmr1 = TIMx->CCMR1;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	617b      	str	r3, [r7, #20]
	tmpccer = TIMx->CCER;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6a1b      	ldr	r3, [r3, #32]
 8005ae8:	613b      	str	r3, [r7, #16]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005af0:	617b      	str	r3, [r7, #20]
	tmpccmr1 |= (TIM_ICFilter << 12U);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	031b      	lsls	r3, r3, #12
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	617b      	str	r3, [r7, #20]

	/* Select the Polarity and set the CC2E Bit */
	tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b02:	613b      	str	r3, [r7, #16]
	tmpccer |= (TIM_ICPolarity << 4U);
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	697a      	ldr	r2, [r7, #20]
 8005b12:	619a      	str	r2, [r3, #24]
	TIMx->CCER = tmpccer;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	621a      	str	r2, [r3, #32]
}
 8005b1a:	bf00      	nop
 8005b1c:	371c      	adds	r7, #28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <TIM_ITRx_SetConfig>:
 *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
 *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
 *            @arg TIM_TS_ETRF: External Trigger input
 * @retval None
 */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource) {
 8005b26:	b480      	push	{r7}
 8005b28:	b085      	sub	sp, #20
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
 8005b2e:	6039      	str	r1, [r7, #0]
	uint32_t tmpsmcr;

	/* Get the TIMx SMCR register value */
	tmpsmcr = TIMx->SMCR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	60fb      	str	r3, [r7, #12]
	/* Reset the TS Bits */
	tmpsmcr &= ~TIM_SMCR_TS;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b3c:	60fb      	str	r3, [r7, #12]
	/* Set the Input Trigger source and the slave mode*/
	tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	f043 0307 	orr.w	r3, r3, #7
 8005b48:	60fb      	str	r3, [r7, #12]
	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	609a      	str	r2, [r3, #8]
}
 8005b50:	bf00      	nop
 8005b52:	3714      	adds	r7, #20
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <TIM_ETR_SetConfig>:
 * @param  ExtTRGFilter External Trigger Filter.
 *          This parameter must be a value between 0x00 and 0x0F
 * @retval None
 */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
		uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter) {
 8005b5c:	b480      	push	{r7}
 8005b5e:	b087      	sub	sp, #28
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
 8005b68:	603b      	str	r3, [r7, #0]
	uint32_t tmpsmcr;

	tmpsmcr = TIMx->SMCR;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	617b      	str	r3, [r7, #20]

	/* Reset the ETR Bits */
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b76:	617b      	str	r3, [r7, #20]

	/* Set the Prescaler, the Filter value and the Polarity */
	tmpsmcr |= (uint32_t) (TIM_ExtTRGPrescaler
			| (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	021a      	lsls	r2, r3, #8
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	4313      	orrs	r3, r2
	tmpsmcr |= (uint32_t) (TIM_ExtTRGPrescaler
 8005b84:	697a      	ldr	r2, [r7, #20]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]

	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	609a      	str	r2, [r3, #8]
}
 8005b90:	bf00      	nop
 8005b92:	371c      	adds	r7, #28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_TIMEx_MasterConfigSynchronization>:
 *         contains the selected trigger output (TRGO) and the Master/Slave
 *         mode.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
		TIM_MasterConfigTypeDef *sMasterConfig) {
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
	assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
	assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
	assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

	/* Check input state */
	__HAL_LOCK(htim);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e06d      	b.n	8005c90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	/* Change the handler state */
	htim->State = HAL_TIM_STATE_BUSY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Get the TIMx CR2 register value */
	tmpcr2 = htim->Instance->CR2;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	60fb      	str	r3, [r7, #12]

	/* Get the TIMx SMCR register value */
	tmpsmcr = htim->Instance->SMCR;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	60bb      	str	r3, [r7, #8]

	/* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
	if (IS_TIM_TRGO2_INSTANCE(htim->Instance)) {
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a30      	ldr	r2, [pc, #192]	; (8005c9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d004      	beq.n	8005be8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a2f      	ldr	r2, [pc, #188]	; (8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d108      	bne.n	8005bfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
		/* Check the parameters */
		assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

		/* Clear the MMS2 bits */
		tmpcr2 &= ~TIM_CR2_MMS2;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005bee:	60fb      	str	r3, [r7, #12]
		/* Select the TRGO2 source*/
		tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]
	}

	/* Reset the MMS Bits */
	tmpcr2 &= ~TIM_CR2_MMS;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c00:	60fb      	str	r3, [r7, #12]
	/* Select the TRGO source */
	tmpcr2 |= sMasterConfig->MasterOutputTrigger;
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60fb      	str	r3, [r7, #12]

	/* Update TIMx CR2 */
	htim->Instance->CR2 = tmpcr2;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	605a      	str	r2, [r3, #4]

	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a20      	ldr	r2, [pc, #128]	; (8005c9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d022      	beq.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c26:	d01d      	beq.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a1d      	ldr	r2, [pc, #116]	; (8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d018      	beq.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a1c      	ldr	r2, [pc, #112]	; (8005ca8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d013      	beq.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a1a      	ldr	r2, [pc, #104]	; (8005cac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d00e      	beq.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a15      	ldr	r2, [pc, #84]	; (8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d009      	beq.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a16      	ldr	r2, [pc, #88]	; (8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d004      	beq.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a15      	ldr	r2, [pc, #84]	; (8005cb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d10c      	bne.n	8005c7e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
		/* Reset the MSM Bit */
		tmpsmcr &= ~TIM_SMCR_MSM;
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c6a:	60bb      	str	r3, [r7, #8]
		/* Set master mode */
		tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	60bb      	str	r3, [r7, #8]

		/* Update TIMx SMCR */
		htim->Instance->SMCR = tmpsmcr;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	609a      	str	r2, [r3, #8]
	}

	/* Change the htim state */
	htim->State = HAL_TIM_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2201      	movs	r2, #1
 8005c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	__HAL_UNLOCK(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr
 8005c9c:	40010000 	.word	0x40010000
 8005ca0:	40010400 	.word	0x40010400
 8005ca4:	40000400 	.word	0x40000400
 8005ca8:	40000800 	.word	0x40000800
 8005cac:	40000c00 	.word	0x40000c00
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40001800 	.word	0x40001800

08005cb8 <HAL_UART_Init>:
 * @brief Initialize the UART mode according to the specified
 *        parameters in the UART_InitTypeDef and initialize the associated handle.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_UART_Init+0x12>
		return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e040      	b.n	8005d4c <HAL_UART_Init+0x94>
	} else {
		/* Check the parameters */
		assert_param(IS_UART_INSTANCE(huart->Instance));
	}

	if (huart->gState == HAL_UART_STATE_RESET) {
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d106      	bne.n	8005ce0 <HAL_UART_Init+0x28>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
		/* Init the low level hardware : GPIO, CLOCK */
		HAL_UART_MspInit(huart);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7fc f8be 	bl	8001e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
	}

	huart->gState = HAL_UART_STATE_BUSY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2224      	movs	r2, #36	; 0x24
 8005ce4:	679a      	str	r2, [r3, #120]	; 0x78

	__HAL_UART_DISABLE(huart);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0201 	bic.w	r2, r2, #1
 8005cf4:	601a      	str	r2, [r3, #0]

	/* Set the UART Communication parameters */
	if (UART_SetConfig(huart) == HAL_ERROR) {
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f82c 	bl	8005d54 <UART_SetConfig>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d101      	bne.n	8005d06 <HAL_UART_Init+0x4e>
		return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e022      	b.n	8005d4c <HAL_UART_Init+0x94>
	}

	if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) {
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d002      	beq.n	8005d14 <HAL_UART_Init+0x5c>
		UART_AdvFeatureConfig(huart);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 fa84 	bl	800621c <UART_AdvFeatureConfig>
	}

	/* In asynchronous mode, the following bits must be kept cleared:
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685a      	ldr	r2, [r3, #4]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d22:	605a      	str	r2, [r3, #4]
	CLEAR_BIT(huart->Instance->CR3,
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689a      	ldr	r2, [r3, #8]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d32:	609a      	str	r2, [r3, #8]
			(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

	__HAL_UART_ENABLE(huart);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f042 0201 	orr.w	r2, r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

	/* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
	return (UART_CheckIdleState(huart));
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 fb0b 	bl	8006360 <UART_CheckIdleState>
 8005d4a:	4603      	mov	r3, r0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <UART_SetConfig>:
/**
 * @brief Configure the UART peripheral.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart) {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg;
	uint16_t brrtemp;
	UART_ClockSourceTypeDef clocksource;
	uint32_t usartdiv;
	HAL_StatusTypeDef ret = HAL_OK;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	77bb      	strb	r3, [r7, #30]
	 *  the UART Word Length, Parity, Mode and oversampling:
	 *  set the M bits according to huart->Init.WordLength value
	 *  set PCE and PS bits according to huart->Init.Parity value
	 *  set TE and RE bits according to huart->Init.Mode value
	 *  set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	69db      	ldr	r3, [r3, #28]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8005d74:	4313      	orrs	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]
	MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	4ba6      	ldr	r3, [pc, #664]	; (8006018 <UART_SetConfig+0x2c4>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6812      	ldr	r2, [r2, #0]
 8005d86:	6979      	ldr	r1, [r7, #20]
 8005d88:	430b      	orrs	r3, r1
 8005d8a:	6013      	str	r3, [r2, #0]

	/*-------------------------- USART CR2 Configuration -----------------------*/
	/* Configure the UART Stop Bits: Set STOP[13:12] bits according
	 * to huart->Init.StopBits value */
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	605a      	str	r2, [r3, #4]
	/* Configure
	 * - UART HardWare Flow Control: set CTSE and RTSE bits according
	 *   to huart->Init.HwFlowCtl value
	 * - one-bit sampling method versus three samples' majority rule according
	 *   to huart->Init.OneBitSampling (not applicable to LPUART) */
	tmpreg = (uint32_t) huart->Init.HwFlowCtl;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	617b      	str	r3, [r7, #20]

	tmpreg |= huart->Init.OneBitSampling;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a1b      	ldr	r3, [r3, #32]
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	617b      	str	r3, [r7, #20]
	MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	609a      	str	r2, [r3, #8]

	/*-------------------------- USART BRR Configuration -----------------------*/
	UART_GETCLOCKSOURCE(huart, clocksource);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a94      	ldr	r2, [pc, #592]	; (800601c <UART_SetConfig+0x2c8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d120      	bne.n	8005e12 <UART_SetConfig+0xbe>
 8005dd0:	4b93      	ldr	r3, [pc, #588]	; (8006020 <UART_SetConfig+0x2cc>)
 8005dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dd6:	f003 0303 	and.w	r3, r3, #3
 8005dda:	2b03      	cmp	r3, #3
 8005ddc:	d816      	bhi.n	8005e0c <UART_SetConfig+0xb8>
 8005dde:	a201      	add	r2, pc, #4	; (adr r2, 8005de4 <UART_SetConfig+0x90>)
 8005de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de4:	08005df5 	.word	0x08005df5
 8005de8:	08005e01 	.word	0x08005e01
 8005dec:	08005dfb 	.word	0x08005dfb
 8005df0:	08005e07 	.word	0x08005e07
 8005df4:	2301      	movs	r3, #1
 8005df6:	77fb      	strb	r3, [r7, #31]
 8005df8:	e150      	b.n	800609c <UART_SetConfig+0x348>
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	77fb      	strb	r3, [r7, #31]
 8005dfe:	e14d      	b.n	800609c <UART_SetConfig+0x348>
 8005e00:	2304      	movs	r3, #4
 8005e02:	77fb      	strb	r3, [r7, #31]
 8005e04:	e14a      	b.n	800609c <UART_SetConfig+0x348>
 8005e06:	2308      	movs	r3, #8
 8005e08:	77fb      	strb	r3, [r7, #31]
 8005e0a:	e147      	b.n	800609c <UART_SetConfig+0x348>
 8005e0c:	2310      	movs	r3, #16
 8005e0e:	77fb      	strb	r3, [r7, #31]
 8005e10:	e144      	b.n	800609c <UART_SetConfig+0x348>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a83      	ldr	r2, [pc, #524]	; (8006024 <UART_SetConfig+0x2d0>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d132      	bne.n	8005e82 <UART_SetConfig+0x12e>
 8005e1c:	4b80      	ldr	r3, [pc, #512]	; (8006020 <UART_SetConfig+0x2cc>)
 8005e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e22:	f003 030c 	and.w	r3, r3, #12
 8005e26:	2b0c      	cmp	r3, #12
 8005e28:	d828      	bhi.n	8005e7c <UART_SetConfig+0x128>
 8005e2a:	a201      	add	r2, pc, #4	; (adr r2, 8005e30 <UART_SetConfig+0xdc>)
 8005e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e30:	08005e65 	.word	0x08005e65
 8005e34:	08005e7d 	.word	0x08005e7d
 8005e38:	08005e7d 	.word	0x08005e7d
 8005e3c:	08005e7d 	.word	0x08005e7d
 8005e40:	08005e71 	.word	0x08005e71
 8005e44:	08005e7d 	.word	0x08005e7d
 8005e48:	08005e7d 	.word	0x08005e7d
 8005e4c:	08005e7d 	.word	0x08005e7d
 8005e50:	08005e6b 	.word	0x08005e6b
 8005e54:	08005e7d 	.word	0x08005e7d
 8005e58:	08005e7d 	.word	0x08005e7d
 8005e5c:	08005e7d 	.word	0x08005e7d
 8005e60:	08005e77 	.word	0x08005e77
 8005e64:	2300      	movs	r3, #0
 8005e66:	77fb      	strb	r3, [r7, #31]
 8005e68:	e118      	b.n	800609c <UART_SetConfig+0x348>
 8005e6a:	2302      	movs	r3, #2
 8005e6c:	77fb      	strb	r3, [r7, #31]
 8005e6e:	e115      	b.n	800609c <UART_SetConfig+0x348>
 8005e70:	2304      	movs	r3, #4
 8005e72:	77fb      	strb	r3, [r7, #31]
 8005e74:	e112      	b.n	800609c <UART_SetConfig+0x348>
 8005e76:	2308      	movs	r3, #8
 8005e78:	77fb      	strb	r3, [r7, #31]
 8005e7a:	e10f      	b.n	800609c <UART_SetConfig+0x348>
 8005e7c:	2310      	movs	r3, #16
 8005e7e:	77fb      	strb	r3, [r7, #31]
 8005e80:	e10c      	b.n	800609c <UART_SetConfig+0x348>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a68      	ldr	r2, [pc, #416]	; (8006028 <UART_SetConfig+0x2d4>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d120      	bne.n	8005ece <UART_SetConfig+0x17a>
 8005e8c:	4b64      	ldr	r3, [pc, #400]	; (8006020 <UART_SetConfig+0x2cc>)
 8005e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e92:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005e96:	2b30      	cmp	r3, #48	; 0x30
 8005e98:	d013      	beq.n	8005ec2 <UART_SetConfig+0x16e>
 8005e9a:	2b30      	cmp	r3, #48	; 0x30
 8005e9c:	d814      	bhi.n	8005ec8 <UART_SetConfig+0x174>
 8005e9e:	2b20      	cmp	r3, #32
 8005ea0:	d009      	beq.n	8005eb6 <UART_SetConfig+0x162>
 8005ea2:	2b20      	cmp	r3, #32
 8005ea4:	d810      	bhi.n	8005ec8 <UART_SetConfig+0x174>
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d002      	beq.n	8005eb0 <UART_SetConfig+0x15c>
 8005eaa:	2b10      	cmp	r3, #16
 8005eac:	d006      	beq.n	8005ebc <UART_SetConfig+0x168>
 8005eae:	e00b      	b.n	8005ec8 <UART_SetConfig+0x174>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	77fb      	strb	r3, [r7, #31]
 8005eb4:	e0f2      	b.n	800609c <UART_SetConfig+0x348>
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	77fb      	strb	r3, [r7, #31]
 8005eba:	e0ef      	b.n	800609c <UART_SetConfig+0x348>
 8005ebc:	2304      	movs	r3, #4
 8005ebe:	77fb      	strb	r3, [r7, #31]
 8005ec0:	e0ec      	b.n	800609c <UART_SetConfig+0x348>
 8005ec2:	2308      	movs	r3, #8
 8005ec4:	77fb      	strb	r3, [r7, #31]
 8005ec6:	e0e9      	b.n	800609c <UART_SetConfig+0x348>
 8005ec8:	2310      	movs	r3, #16
 8005eca:	77fb      	strb	r3, [r7, #31]
 8005ecc:	e0e6      	b.n	800609c <UART_SetConfig+0x348>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a56      	ldr	r2, [pc, #344]	; (800602c <UART_SetConfig+0x2d8>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d120      	bne.n	8005f1a <UART_SetConfig+0x1c6>
 8005ed8:	4b51      	ldr	r3, [pc, #324]	; (8006020 <UART_SetConfig+0x2cc>)
 8005eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ede:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005ee2:	2bc0      	cmp	r3, #192	; 0xc0
 8005ee4:	d013      	beq.n	8005f0e <UART_SetConfig+0x1ba>
 8005ee6:	2bc0      	cmp	r3, #192	; 0xc0
 8005ee8:	d814      	bhi.n	8005f14 <UART_SetConfig+0x1c0>
 8005eea:	2b80      	cmp	r3, #128	; 0x80
 8005eec:	d009      	beq.n	8005f02 <UART_SetConfig+0x1ae>
 8005eee:	2b80      	cmp	r3, #128	; 0x80
 8005ef0:	d810      	bhi.n	8005f14 <UART_SetConfig+0x1c0>
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d002      	beq.n	8005efc <UART_SetConfig+0x1a8>
 8005ef6:	2b40      	cmp	r3, #64	; 0x40
 8005ef8:	d006      	beq.n	8005f08 <UART_SetConfig+0x1b4>
 8005efa:	e00b      	b.n	8005f14 <UART_SetConfig+0x1c0>
 8005efc:	2300      	movs	r3, #0
 8005efe:	77fb      	strb	r3, [r7, #31]
 8005f00:	e0cc      	b.n	800609c <UART_SetConfig+0x348>
 8005f02:	2302      	movs	r3, #2
 8005f04:	77fb      	strb	r3, [r7, #31]
 8005f06:	e0c9      	b.n	800609c <UART_SetConfig+0x348>
 8005f08:	2304      	movs	r3, #4
 8005f0a:	77fb      	strb	r3, [r7, #31]
 8005f0c:	e0c6      	b.n	800609c <UART_SetConfig+0x348>
 8005f0e:	2308      	movs	r3, #8
 8005f10:	77fb      	strb	r3, [r7, #31]
 8005f12:	e0c3      	b.n	800609c <UART_SetConfig+0x348>
 8005f14:	2310      	movs	r3, #16
 8005f16:	77fb      	strb	r3, [r7, #31]
 8005f18:	e0c0      	b.n	800609c <UART_SetConfig+0x348>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a44      	ldr	r2, [pc, #272]	; (8006030 <UART_SetConfig+0x2dc>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d125      	bne.n	8005f70 <UART_SetConfig+0x21c>
 8005f24:	4b3e      	ldr	r3, [pc, #248]	; (8006020 <UART_SetConfig+0x2cc>)
 8005f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f32:	d017      	beq.n	8005f64 <UART_SetConfig+0x210>
 8005f34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f38:	d817      	bhi.n	8005f6a <UART_SetConfig+0x216>
 8005f3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f3e:	d00b      	beq.n	8005f58 <UART_SetConfig+0x204>
 8005f40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f44:	d811      	bhi.n	8005f6a <UART_SetConfig+0x216>
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d003      	beq.n	8005f52 <UART_SetConfig+0x1fe>
 8005f4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f4e:	d006      	beq.n	8005f5e <UART_SetConfig+0x20a>
 8005f50:	e00b      	b.n	8005f6a <UART_SetConfig+0x216>
 8005f52:	2300      	movs	r3, #0
 8005f54:	77fb      	strb	r3, [r7, #31]
 8005f56:	e0a1      	b.n	800609c <UART_SetConfig+0x348>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	77fb      	strb	r3, [r7, #31]
 8005f5c:	e09e      	b.n	800609c <UART_SetConfig+0x348>
 8005f5e:	2304      	movs	r3, #4
 8005f60:	77fb      	strb	r3, [r7, #31]
 8005f62:	e09b      	b.n	800609c <UART_SetConfig+0x348>
 8005f64:	2308      	movs	r3, #8
 8005f66:	77fb      	strb	r3, [r7, #31]
 8005f68:	e098      	b.n	800609c <UART_SetConfig+0x348>
 8005f6a:	2310      	movs	r3, #16
 8005f6c:	77fb      	strb	r3, [r7, #31]
 8005f6e:	e095      	b.n	800609c <UART_SetConfig+0x348>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a2f      	ldr	r2, [pc, #188]	; (8006034 <UART_SetConfig+0x2e0>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d125      	bne.n	8005fc6 <UART_SetConfig+0x272>
 8005f7a:	4b29      	ldr	r3, [pc, #164]	; (8006020 <UART_SetConfig+0x2cc>)
 8005f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f80:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f88:	d017      	beq.n	8005fba <UART_SetConfig+0x266>
 8005f8a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f8e:	d817      	bhi.n	8005fc0 <UART_SetConfig+0x26c>
 8005f90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f94:	d00b      	beq.n	8005fae <UART_SetConfig+0x25a>
 8005f96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f9a:	d811      	bhi.n	8005fc0 <UART_SetConfig+0x26c>
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d003      	beq.n	8005fa8 <UART_SetConfig+0x254>
 8005fa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fa4:	d006      	beq.n	8005fb4 <UART_SetConfig+0x260>
 8005fa6:	e00b      	b.n	8005fc0 <UART_SetConfig+0x26c>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	77fb      	strb	r3, [r7, #31]
 8005fac:	e076      	b.n	800609c <UART_SetConfig+0x348>
 8005fae:	2302      	movs	r3, #2
 8005fb0:	77fb      	strb	r3, [r7, #31]
 8005fb2:	e073      	b.n	800609c <UART_SetConfig+0x348>
 8005fb4:	2304      	movs	r3, #4
 8005fb6:	77fb      	strb	r3, [r7, #31]
 8005fb8:	e070      	b.n	800609c <UART_SetConfig+0x348>
 8005fba:	2308      	movs	r3, #8
 8005fbc:	77fb      	strb	r3, [r7, #31]
 8005fbe:	e06d      	b.n	800609c <UART_SetConfig+0x348>
 8005fc0:	2310      	movs	r3, #16
 8005fc2:	77fb      	strb	r3, [r7, #31]
 8005fc4:	e06a      	b.n	800609c <UART_SetConfig+0x348>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1b      	ldr	r2, [pc, #108]	; (8006038 <UART_SetConfig+0x2e4>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d138      	bne.n	8006042 <UART_SetConfig+0x2ee>
 8005fd0:	4b13      	ldr	r3, [pc, #76]	; (8006020 <UART_SetConfig+0x2cc>)
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005fda:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005fde:	d017      	beq.n	8006010 <UART_SetConfig+0x2bc>
 8005fe0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005fe4:	d82a      	bhi.n	800603c <UART_SetConfig+0x2e8>
 8005fe6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fea:	d00b      	beq.n	8006004 <UART_SetConfig+0x2b0>
 8005fec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ff0:	d824      	bhi.n	800603c <UART_SetConfig+0x2e8>
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d003      	beq.n	8005ffe <UART_SetConfig+0x2aa>
 8005ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ffa:	d006      	beq.n	800600a <UART_SetConfig+0x2b6>
 8005ffc:	e01e      	b.n	800603c <UART_SetConfig+0x2e8>
 8005ffe:	2300      	movs	r3, #0
 8006000:	77fb      	strb	r3, [r7, #31]
 8006002:	e04b      	b.n	800609c <UART_SetConfig+0x348>
 8006004:	2302      	movs	r3, #2
 8006006:	77fb      	strb	r3, [r7, #31]
 8006008:	e048      	b.n	800609c <UART_SetConfig+0x348>
 800600a:	2304      	movs	r3, #4
 800600c:	77fb      	strb	r3, [r7, #31]
 800600e:	e045      	b.n	800609c <UART_SetConfig+0x348>
 8006010:	2308      	movs	r3, #8
 8006012:	77fb      	strb	r3, [r7, #31]
 8006014:	e042      	b.n	800609c <UART_SetConfig+0x348>
 8006016:	bf00      	nop
 8006018:	efff69f3 	.word	0xefff69f3
 800601c:	40011000 	.word	0x40011000
 8006020:	40023800 	.word	0x40023800
 8006024:	40004400 	.word	0x40004400
 8006028:	40004800 	.word	0x40004800
 800602c:	40004c00 	.word	0x40004c00
 8006030:	40005000 	.word	0x40005000
 8006034:	40011400 	.word	0x40011400
 8006038:	40007800 	.word	0x40007800
 800603c:	2310      	movs	r3, #16
 800603e:	77fb      	strb	r3, [r7, #31]
 8006040:	e02c      	b.n	800609c <UART_SetConfig+0x348>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a72      	ldr	r2, [pc, #456]	; (8006210 <UART_SetConfig+0x4bc>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d125      	bne.n	8006098 <UART_SetConfig+0x344>
 800604c:	4b71      	ldr	r3, [pc, #452]	; (8006214 <UART_SetConfig+0x4c0>)
 800604e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006052:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006056:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800605a:	d017      	beq.n	800608c <UART_SetConfig+0x338>
 800605c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006060:	d817      	bhi.n	8006092 <UART_SetConfig+0x33e>
 8006062:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006066:	d00b      	beq.n	8006080 <UART_SetConfig+0x32c>
 8006068:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800606c:	d811      	bhi.n	8006092 <UART_SetConfig+0x33e>
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <UART_SetConfig+0x326>
 8006072:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006076:	d006      	beq.n	8006086 <UART_SetConfig+0x332>
 8006078:	e00b      	b.n	8006092 <UART_SetConfig+0x33e>
 800607a:	2300      	movs	r3, #0
 800607c:	77fb      	strb	r3, [r7, #31]
 800607e:	e00d      	b.n	800609c <UART_SetConfig+0x348>
 8006080:	2302      	movs	r3, #2
 8006082:	77fb      	strb	r3, [r7, #31]
 8006084:	e00a      	b.n	800609c <UART_SetConfig+0x348>
 8006086:	2304      	movs	r3, #4
 8006088:	77fb      	strb	r3, [r7, #31]
 800608a:	e007      	b.n	800609c <UART_SetConfig+0x348>
 800608c:	2308      	movs	r3, #8
 800608e:	77fb      	strb	r3, [r7, #31]
 8006090:	e004      	b.n	800609c <UART_SetConfig+0x348>
 8006092:	2310      	movs	r3, #16
 8006094:	77fb      	strb	r3, [r7, #31]
 8006096:	e001      	b.n	800609c <UART_SetConfig+0x348>
 8006098:	2310      	movs	r3, #16
 800609a:	77fb      	strb	r3, [r7, #31]

	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	69db      	ldr	r3, [r3, #28]
 80060a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060a4:	d15c      	bne.n	8006160 <UART_SetConfig+0x40c>
		switch (clocksource) {
 80060a6:	7ffb      	ldrb	r3, [r7, #31]
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d828      	bhi.n	80060fe <UART_SetConfig+0x3aa>
 80060ac:	a201      	add	r2, pc, #4	; (adr r2, 80060b4 <UART_SetConfig+0x360>)
 80060ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b2:	bf00      	nop
 80060b4:	080060d9 	.word	0x080060d9
 80060b8:	080060e1 	.word	0x080060e1
 80060bc:	080060e9 	.word	0x080060e9
 80060c0:	080060ff 	.word	0x080060ff
 80060c4:	080060ef 	.word	0x080060ef
 80060c8:	080060ff 	.word	0x080060ff
 80060cc:	080060ff 	.word	0x080060ff
 80060d0:	080060ff 	.word	0x080060ff
 80060d4:	080060f7 	.word	0x080060f7
		case UART_CLOCKSOURCE_PCLK1:
			pclk = HAL_RCC_GetPCLK1Freq();
 80060d8:	f7fe fa18 	bl	800450c <HAL_RCC_GetPCLK1Freq>
 80060dc:	61b8      	str	r0, [r7, #24]
			break;
 80060de:	e013      	b.n	8006108 <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_PCLK2:
			pclk = HAL_RCC_GetPCLK2Freq();
 80060e0:	f7fe fa28 	bl	8004534 <HAL_RCC_GetPCLK2Freq>
 80060e4:	61b8      	str	r0, [r7, #24]
			break;
 80060e6:	e00f      	b.n	8006108 <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_HSI:
			pclk = (uint32_t) HSI_VALUE;
 80060e8:	4b4b      	ldr	r3, [pc, #300]	; (8006218 <UART_SetConfig+0x4c4>)
 80060ea:	61bb      	str	r3, [r7, #24]
			break;
 80060ec:	e00c      	b.n	8006108 <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_SYSCLK:
			pclk = HAL_RCC_GetSysClockFreq();
 80060ee:	f7fe f8fb 	bl	80042e8 <HAL_RCC_GetSysClockFreq>
 80060f2:	61b8      	str	r0, [r7, #24]
			break;
 80060f4:	e008      	b.n	8006108 <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_LSE:
			pclk = (uint32_t) LSE_VALUE;
 80060f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060fa:	61bb      	str	r3, [r7, #24]
			break;
 80060fc:	e004      	b.n	8006108 <UART_SetConfig+0x3b4>
		default:
			pclk = 0U;
 80060fe:	2300      	movs	r3, #0
 8006100:	61bb      	str	r3, [r7, #24]
			ret = HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	77bb      	strb	r3, [r7, #30]
			break;
 8006106:	bf00      	nop
		}

		/* USARTDIV must be greater than or equal to 0d16 */
		if (pclk != 0U) {
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d074      	beq.n	80061f8 <UART_SetConfig+0x4a4>
			usartdiv = (uint16_t) (UART_DIV_SAMPLING8(pclk,
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	005a      	lsls	r2, r3, #1
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	085b      	lsrs	r3, r3, #1
 8006118:	441a      	add	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006122:	b29b      	uxth	r3, r3
 8006124:	613b      	str	r3, [r7, #16]
					huart->Init.BaudRate));
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	2b0f      	cmp	r3, #15
 800612a:	d916      	bls.n	800615a <UART_SetConfig+0x406>
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006132:	d212      	bcs.n	800615a <UART_SetConfig+0x406>
				brrtemp = (uint16_t) (usartdiv & 0xFFF0U);
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	b29b      	uxth	r3, r3
 8006138:	f023 030f 	bic.w	r3, r3, #15
 800613c:	81fb      	strh	r3, [r7, #14]
				brrtemp |= (uint16_t) ((usartdiv & (uint16_t) 0x000FU) >> 1U);
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	085b      	lsrs	r3, r3, #1
 8006142:	b29b      	uxth	r3, r3
 8006144:	f003 0307 	and.w	r3, r3, #7
 8006148:	b29a      	uxth	r2, r3
 800614a:	89fb      	ldrh	r3, [r7, #14]
 800614c:	4313      	orrs	r3, r2
 800614e:	81fb      	strh	r3, [r7, #14]
				huart->Instance->BRR = brrtemp;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	89fa      	ldrh	r2, [r7, #14]
 8006156:	60da      	str	r2, [r3, #12]
 8006158:	e04e      	b.n	80061f8 <UART_SetConfig+0x4a4>
			} else {
				ret = HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	77bb      	strb	r3, [r7, #30]
 800615e:	e04b      	b.n	80061f8 <UART_SetConfig+0x4a4>
			}
		}
	} else {
		switch (clocksource) {
 8006160:	7ffb      	ldrb	r3, [r7, #31]
 8006162:	2b08      	cmp	r3, #8
 8006164:	d827      	bhi.n	80061b6 <UART_SetConfig+0x462>
 8006166:	a201      	add	r2, pc, #4	; (adr r2, 800616c <UART_SetConfig+0x418>)
 8006168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800616c:	08006191 	.word	0x08006191
 8006170:	08006199 	.word	0x08006199
 8006174:	080061a1 	.word	0x080061a1
 8006178:	080061b7 	.word	0x080061b7
 800617c:	080061a7 	.word	0x080061a7
 8006180:	080061b7 	.word	0x080061b7
 8006184:	080061b7 	.word	0x080061b7
 8006188:	080061b7 	.word	0x080061b7
 800618c:	080061af 	.word	0x080061af
		case UART_CLOCKSOURCE_PCLK1:
			pclk = HAL_RCC_GetPCLK1Freq();
 8006190:	f7fe f9bc 	bl	800450c <HAL_RCC_GetPCLK1Freq>
 8006194:	61b8      	str	r0, [r7, #24]
			break;
 8006196:	e013      	b.n	80061c0 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_PCLK2:
			pclk = HAL_RCC_GetPCLK2Freq();
 8006198:	f7fe f9cc 	bl	8004534 <HAL_RCC_GetPCLK2Freq>
 800619c:	61b8      	str	r0, [r7, #24]
			break;
 800619e:	e00f      	b.n	80061c0 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_HSI:
			pclk = (uint32_t) HSI_VALUE;
 80061a0:	4b1d      	ldr	r3, [pc, #116]	; (8006218 <UART_SetConfig+0x4c4>)
 80061a2:	61bb      	str	r3, [r7, #24]
			break;
 80061a4:	e00c      	b.n	80061c0 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_SYSCLK:
			pclk = HAL_RCC_GetSysClockFreq();
 80061a6:	f7fe f89f 	bl	80042e8 <HAL_RCC_GetSysClockFreq>
 80061aa:	61b8      	str	r0, [r7, #24]
			break;
 80061ac:	e008      	b.n	80061c0 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_LSE:
			pclk = (uint32_t) LSE_VALUE;
 80061ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061b2:	61bb      	str	r3, [r7, #24]
			break;
 80061b4:	e004      	b.n	80061c0 <UART_SetConfig+0x46c>
		default:
			pclk = 0U;
 80061b6:	2300      	movs	r3, #0
 80061b8:	61bb      	str	r3, [r7, #24]
			ret = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	77bb      	strb	r3, [r7, #30]
			break;
 80061be:	bf00      	nop
		}

		if (pclk != 0U) {
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d018      	beq.n	80061f8 <UART_SetConfig+0x4a4>
			/* USARTDIV must be greater than or equal to 0d16 */
			usartdiv = (uint16_t) (UART_DIV_SAMPLING16(pclk,
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	085a      	lsrs	r2, r3, #1
 80061cc:	69bb      	ldr	r3, [r7, #24]
 80061ce:	441a      	add	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d8:	b29b      	uxth	r3, r3
 80061da:	613b      	str	r3, [r7, #16]
					huart->Init.BaudRate));
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	2b0f      	cmp	r3, #15
 80061e0:	d908      	bls.n	80061f4 <UART_SetConfig+0x4a0>
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061e8:	d204      	bcs.n	80061f4 <UART_SetConfig+0x4a0>
				huart->Instance->BRR = usartdiv;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	693a      	ldr	r2, [r7, #16]
 80061f0:	60da      	str	r2, [r3, #12]
 80061f2:	e001      	b.n	80061f8 <UART_SetConfig+0x4a4>
			} else {
				ret = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	77bb      	strb	r3, [r7, #30]
			}
		}
	}

	/* Clear ISR function pointers */
	huart->RxISR = NULL;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	665a      	str	r2, [r3, #100]	; 0x64
	huart->TxISR = NULL;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	669a      	str	r2, [r3, #104]	; 0x68

	return ret;
 8006204:	7fbb      	ldrb	r3, [r7, #30]
}
 8006206:	4618      	mov	r0, r3
 8006208:	3720      	adds	r7, #32
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	40007c00 	.word	0x40007c00
 8006214:	40023800 	.word	0x40023800
 8006218:	00f42400 	.word	0x00f42400

0800621c <UART_AdvFeatureConfig>:
/**
 * @brief Configure the UART peripheral advanced features.
 * @param huart UART handle.
 * @retval None
 */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart) {
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
	/* Check whether the set of advanced features to configure is properly set */
	assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

	/* if required, configure TX pin active level inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006228:	f003 0301 	and.w	r3, r3, #1
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00a      	beq.n	8006246 <UART_AdvFeatureConfig+0x2a>
			UART_ADVFEATURE_TXINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV,
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	430a      	orrs	r2, r1
 8006244:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.TxPinLevelInvert);
	}

	/* if required, configure RX pin active level inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00a      	beq.n	8006268 <UART_AdvFeatureConfig+0x4c>
			UART_ADVFEATURE_RXINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV,
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	430a      	orrs	r2, r1
 8006266:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.RxPinLevelInvert);
	}

	/* if required, configure data inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626c:	f003 0304 	and.w	r3, r3, #4
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00a      	beq.n	800628a <UART_AdvFeatureConfig+0x6e>
			UART_ADVFEATURE_DATAINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV,
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	430a      	orrs	r2, r1
 8006288:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.DataInvert);
	}

	/* if required, configure RX/TX pins swap */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b00      	cmp	r3, #0
 8006294:	d00a      	beq.n	80062ac <UART_AdvFeatureConfig+0x90>
			UART_ADVFEATURE_SWAP_INIT)) {
		assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP,
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	430a      	orrs	r2, r1
 80062aa:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.Swap);
	}

	/* if required, configure RX overrun detection disabling */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b0:	f003 0310 	and.w	r3, r3, #16
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00a      	beq.n	80062ce <UART_AdvFeatureConfig+0xb2>
			UART_ADVFEATURE_RXOVERRUNDISABLE_INIT)) {
		assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
		MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS,
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	609a      	str	r2, [r3, #8]
				huart->AdvancedInit.OverrunDisable);
	}

	/* if required, configure DMA disabling on reception error */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d2:	f003 0320 	and.w	r3, r3, #32
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00a      	beq.n	80062f0 <UART_AdvFeatureConfig+0xd4>
			UART_ADVFEATURE_DMADISABLEONERROR_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
		MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE,
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	430a      	orrs	r2, r1
 80062ee:	609a      	str	r2, [r3, #8]
				huart->AdvancedInit.DMADisableonRxError);
	}

	/* if required, configure auto Baud rate detection scheme */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d01a      	beq.n	8006332 <UART_AdvFeatureConfig+0x116>
			UART_ADVFEATURE_AUTOBAUDRATE_INIT)) {
		assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
		assert_param(
				IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN,
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	430a      	orrs	r2, r1
 8006310:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.AutoBaudRateEnable);
		/* set auto Baudrate detection parameters if detection is enabled */
		if (huart->AdvancedInit.AutoBaudRateEnable
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006316:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800631a:	d10a      	bne.n	8006332 <UART_AdvFeatureConfig+0x116>
				== UART_ADVFEATURE_AUTOBAUDRATE_ENABLE) {
			assert_param(
					IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
			MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE,
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	430a      	orrs	r2, r1
 8006330:	605a      	str	r2, [r3, #4]
					huart->AdvancedInit.AutoBaudRateMode);
		}
	}

	/* if required, configure MSB first on communication line */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00a      	beq.n	8006354 <UART_AdvFeatureConfig+0x138>
			UART_ADVFEATURE_MSBFIRST_INIT)) {
		assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST,
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	430a      	orrs	r2, r1
 8006352:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.MSBFirst);
	}
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <UART_CheckIdleState>:
/**
 * @brief Check the UART Idle State.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart) {
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af02      	add	r7, sp, #8
 8006366:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;

	/* Initialize the UART ErrorCode */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	/* Init tickstart for timeout management */
	tickstart = HAL_GetTick();
 8006370:	f7fd f8cc 	bl	800350c <HAL_GetTick>
 8006374:	60f8      	str	r0, [r7, #12]

	/* Check if the Transmitter is enabled */
	if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) {
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 0308 	and.w	r3, r3, #8
 8006380:	2b08      	cmp	r3, #8
 8006382:	d10e      	bne.n	80063a2 <UART_CheckIdleState+0x42>
		/* Wait until TEACK flag is set */
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET,
 8006384:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006388:	9300      	str	r3, [sp, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f82d 	bl	80063f2 <UART_WaitOnFlagUntilTimeout>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d001      	beq.n	80063a2 <UART_CheckIdleState+0x42>
				tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) {
			/* Timeout occurred */
			return HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	e023      	b.n	80063ea <UART_CheckIdleState+0x8a>
		}
	}
#if defined(USART_ISR_REACK)

	/* Check if the Receiver is enabled */
	if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) {
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b04      	cmp	r3, #4
 80063ae:	d10e      	bne.n	80063ce <UART_CheckIdleState+0x6e>
		/* Wait until REACK flag is set */
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,
 80063b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80063b4:	9300      	str	r3, [sp, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f817 	bl	80063f2 <UART_WaitOnFlagUntilTimeout>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d001      	beq.n	80063ce <UART_CheckIdleState+0x6e>
				tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) {
			/* Timeout occurred */
			return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e00d      	b.n	80063ea <UART_CheckIdleState+0x8a>
		}
	}
#endif

	/* Initialize the UART State */
	huart->gState = HAL_UART_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2220      	movs	r2, #32
 80063d2:	679a      	str	r2, [r3, #120]	; 0x78
	huart->RxState = HAL_UART_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2220      	movs	r2, #32
 80063d8:	67da      	str	r2, [r3, #124]	; 0x7c
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	661a      	str	r2, [r3, #96]	; 0x60

	__HAL_UNLOCK(huart);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

	return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <UART_WaitOnFlagUntilTimeout>:
 * @param Tickstart Tick start value
 * @param Timeout   Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart,
		uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) {
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b084      	sub	sp, #16
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	60f8      	str	r0, [r7, #12]
 80063fa:	60b9      	str	r1, [r7, #8]
 80063fc:	603b      	str	r3, [r7, #0]
 80063fe:	4613      	mov	r3, r2
 8006400:	71fb      	strb	r3, [r7, #7]
	/* Wait until flag is set */
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 8006402:	e05e      	b.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd0>
		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800640a:	d05a      	beq.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd0>
			if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 800640c:	f7fd f87e 	bl	800350c <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	69ba      	ldr	r2, [r7, #24]
 8006418:	429a      	cmp	r2, r3
 800641a:	d302      	bcc.n	8006422 <UART_WaitOnFlagUntilTimeout+0x30>
 800641c:	69bb      	ldr	r3, [r7, #24]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d11b      	bne.n	800645a <UART_WaitOnFlagUntilTimeout+0x68>
				/* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
				 interrupts for the interrupt process */
				CLEAR_BIT(huart->Instance->CR1,
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006430:	601a      	str	r2, [r3, #0]
						(USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
				CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689a      	ldr	r2, [r3, #8]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f022 0201 	bic.w	r2, r2, #1
 8006440:	609a      	str	r2, [r3, #8]

				huart->gState = HAL_UART_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2220      	movs	r2, #32
 8006446:	679a      	str	r2, [r3, #120]	; 0x78
				huart->RxState = HAL_UART_STATE_READY;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2220      	movs	r2, #32
 800644c:	67da      	str	r2, [r3, #124]	; 0x7c

				__HAL_UNLOCK(huart);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

				return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e043      	b.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xf0>
			}

			if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) {
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0304 	and.w	r3, r3, #4
 8006464:	2b00      	cmp	r3, #0
 8006466:	d02c      	beq.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd0>
				if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET) {
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	69db      	ldr	r3, [r3, #28]
 800646e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006472:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006476:	d124      	bne.n	80064c2 <UART_WaitOnFlagUntilTimeout+0xd0>
					/* Clear Receiver Timeout flag*/
					__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006480:	621a      	str	r2, [r3, #32]

					/* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
					 interrupts for the interrupt process */
					CLEAR_BIT(huart->Instance->CR1,
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006490:	601a      	str	r2, [r3, #0]
							(USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
					CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689a      	ldr	r2, [r3, #8]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f022 0201 	bic.w	r2, r2, #1
 80064a0:	609a      	str	r2, [r3, #8]

					huart->gState = HAL_UART_STATE_READY;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2220      	movs	r2, #32
 80064a6:	679a      	str	r2, [r3, #120]	; 0x78
					huart->RxState = HAL_UART_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2220      	movs	r2, #32
 80064ac:	67da      	str	r2, [r3, #124]	; 0x7c
					huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2220      	movs	r2, #32
 80064b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

					/* Process Unlocked */
					__HAL_UNLOCK(huart);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

					return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e00f      	b.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xf0>
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	69da      	ldr	r2, [r3, #28]
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	4013      	ands	r3, r2
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	bf0c      	ite	eq
 80064d2:	2301      	moveq	r3, #1
 80064d4:	2300      	movne	r3, #0
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	461a      	mov	r2, r3
 80064da:	79fb      	ldrb	r3, [r7, #7]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d091      	beq.n	8006404 <UART_WaitOnFlagUntilTimeout+0x12>
				}
			}
		}
	}
	return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <__cvt>:
 80064ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064ec:	ed2d 8b02 	vpush	{d8}
 80064f0:	eeb0 8b40 	vmov.f64	d8, d0
 80064f4:	b085      	sub	sp, #20
 80064f6:	4617      	mov	r7, r2
 80064f8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80064fa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80064fc:	ee18 2a90 	vmov	r2, s17
 8006500:	f025 0520 	bic.w	r5, r5, #32
 8006504:	2a00      	cmp	r2, #0
 8006506:	bfb6      	itet	lt
 8006508:	222d      	movlt	r2, #45	; 0x2d
 800650a:	2200      	movge	r2, #0
 800650c:	eeb1 8b40 	vneglt.f64	d8, d0
 8006510:	2d46      	cmp	r5, #70	; 0x46
 8006512:	460c      	mov	r4, r1
 8006514:	701a      	strb	r2, [r3, #0]
 8006516:	d004      	beq.n	8006522 <__cvt+0x38>
 8006518:	2d45      	cmp	r5, #69	; 0x45
 800651a:	d100      	bne.n	800651e <__cvt+0x34>
 800651c:	3401      	adds	r4, #1
 800651e:	2102      	movs	r1, #2
 8006520:	e000      	b.n	8006524 <__cvt+0x3a>
 8006522:	2103      	movs	r1, #3
 8006524:	ab03      	add	r3, sp, #12
 8006526:	9301      	str	r3, [sp, #4]
 8006528:	ab02      	add	r3, sp, #8
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	4622      	mov	r2, r4
 800652e:	4633      	mov	r3, r6
 8006530:	eeb0 0b48 	vmov.f64	d0, d8
 8006534:	f000 fe44 	bl	80071c0 <_dtoa_r>
 8006538:	2d47      	cmp	r5, #71	; 0x47
 800653a:	d101      	bne.n	8006540 <__cvt+0x56>
 800653c:	07fb      	lsls	r3, r7, #31
 800653e:	d51a      	bpl.n	8006576 <__cvt+0x8c>
 8006540:	2d46      	cmp	r5, #70	; 0x46
 8006542:	eb00 0204 	add.w	r2, r0, r4
 8006546:	d10c      	bne.n	8006562 <__cvt+0x78>
 8006548:	7803      	ldrb	r3, [r0, #0]
 800654a:	2b30      	cmp	r3, #48	; 0x30
 800654c:	d107      	bne.n	800655e <__cvt+0x74>
 800654e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006556:	bf1c      	itt	ne
 8006558:	f1c4 0401 	rsbne	r4, r4, #1
 800655c:	6034      	strne	r4, [r6, #0]
 800655e:	6833      	ldr	r3, [r6, #0]
 8006560:	441a      	add	r2, r3
 8006562:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800656a:	bf08      	it	eq
 800656c:	9203      	streq	r2, [sp, #12]
 800656e:	2130      	movs	r1, #48	; 0x30
 8006570:	9b03      	ldr	r3, [sp, #12]
 8006572:	4293      	cmp	r3, r2
 8006574:	d307      	bcc.n	8006586 <__cvt+0x9c>
 8006576:	9b03      	ldr	r3, [sp, #12]
 8006578:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800657a:	1a1b      	subs	r3, r3, r0
 800657c:	6013      	str	r3, [r2, #0]
 800657e:	b005      	add	sp, #20
 8006580:	ecbd 8b02 	vpop	{d8}
 8006584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006586:	1c5c      	adds	r4, r3, #1
 8006588:	9403      	str	r4, [sp, #12]
 800658a:	7019      	strb	r1, [r3, #0]
 800658c:	e7f0      	b.n	8006570 <__cvt+0x86>

0800658e <__exponent>:
 800658e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006590:	4603      	mov	r3, r0
 8006592:	2900      	cmp	r1, #0
 8006594:	bfb8      	it	lt
 8006596:	4249      	neglt	r1, r1
 8006598:	f803 2b02 	strb.w	r2, [r3], #2
 800659c:	bfb4      	ite	lt
 800659e:	222d      	movlt	r2, #45	; 0x2d
 80065a0:	222b      	movge	r2, #43	; 0x2b
 80065a2:	2909      	cmp	r1, #9
 80065a4:	7042      	strb	r2, [r0, #1]
 80065a6:	dd2a      	ble.n	80065fe <__exponent+0x70>
 80065a8:	f10d 0207 	add.w	r2, sp, #7
 80065ac:	4617      	mov	r7, r2
 80065ae:	260a      	movs	r6, #10
 80065b0:	4694      	mov	ip, r2
 80065b2:	fb91 f5f6 	sdiv	r5, r1, r6
 80065b6:	fb06 1415 	mls	r4, r6, r5, r1
 80065ba:	3430      	adds	r4, #48	; 0x30
 80065bc:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80065c0:	460c      	mov	r4, r1
 80065c2:	2c63      	cmp	r4, #99	; 0x63
 80065c4:	f102 32ff 	add.w	r2, r2, #4294967295
 80065c8:	4629      	mov	r1, r5
 80065ca:	dcf1      	bgt.n	80065b0 <__exponent+0x22>
 80065cc:	3130      	adds	r1, #48	; 0x30
 80065ce:	f1ac 0402 	sub.w	r4, ip, #2
 80065d2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80065d6:	1c41      	adds	r1, r0, #1
 80065d8:	4622      	mov	r2, r4
 80065da:	42ba      	cmp	r2, r7
 80065dc:	d30a      	bcc.n	80065f4 <__exponent+0x66>
 80065de:	f10d 0209 	add.w	r2, sp, #9
 80065e2:	eba2 020c 	sub.w	r2, r2, ip
 80065e6:	42bc      	cmp	r4, r7
 80065e8:	bf88      	it	hi
 80065ea:	2200      	movhi	r2, #0
 80065ec:	4413      	add	r3, r2
 80065ee:	1a18      	subs	r0, r3, r0
 80065f0:	b003      	add	sp, #12
 80065f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065f4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80065f8:	f801 5f01 	strb.w	r5, [r1, #1]!
 80065fc:	e7ed      	b.n	80065da <__exponent+0x4c>
 80065fe:	2330      	movs	r3, #48	; 0x30
 8006600:	3130      	adds	r1, #48	; 0x30
 8006602:	7083      	strb	r3, [r0, #2]
 8006604:	70c1      	strb	r1, [r0, #3]
 8006606:	1d03      	adds	r3, r0, #4
 8006608:	e7f1      	b.n	80065ee <__exponent+0x60>
 800660a:	0000      	movs	r0, r0
 800660c:	0000      	movs	r0, r0
	...

08006610 <_printf_float>:
 8006610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006614:	b08b      	sub	sp, #44	; 0x2c
 8006616:	460c      	mov	r4, r1
 8006618:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800661c:	4616      	mov	r6, r2
 800661e:	461f      	mov	r7, r3
 8006620:	4605      	mov	r5, r0
 8006622:	f000 fccd 	bl	8006fc0 <_localeconv_r>
 8006626:	f8d0 b000 	ldr.w	fp, [r0]
 800662a:	4658      	mov	r0, fp
 800662c:	f7f9 fe58 	bl	80002e0 <strlen>
 8006630:	2300      	movs	r3, #0
 8006632:	9308      	str	r3, [sp, #32]
 8006634:	f8d8 3000 	ldr.w	r3, [r8]
 8006638:	f894 9018 	ldrb.w	r9, [r4, #24]
 800663c:	6822      	ldr	r2, [r4, #0]
 800663e:	3307      	adds	r3, #7
 8006640:	f023 0307 	bic.w	r3, r3, #7
 8006644:	f103 0108 	add.w	r1, r3, #8
 8006648:	f8c8 1000 	str.w	r1, [r8]
 800664c:	ed93 0b00 	vldr	d0, [r3]
 8006650:	ed9f 6b97 	vldr	d6, [pc, #604]	; 80068b0 <_printf_float+0x2a0>
 8006654:	eeb0 7bc0 	vabs.f64	d7, d0
 8006658:	eeb4 7b46 	vcmp.f64	d7, d6
 800665c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006660:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8006664:	4682      	mov	sl, r0
 8006666:	dd24      	ble.n	80066b2 <_printf_float+0xa2>
 8006668:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800666c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006670:	d502      	bpl.n	8006678 <_printf_float+0x68>
 8006672:	232d      	movs	r3, #45	; 0x2d
 8006674:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006678:	498f      	ldr	r1, [pc, #572]	; (80068b8 <_printf_float+0x2a8>)
 800667a:	4b90      	ldr	r3, [pc, #576]	; (80068bc <_printf_float+0x2ac>)
 800667c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006680:	bf94      	ite	ls
 8006682:	4688      	movls	r8, r1
 8006684:	4698      	movhi	r8, r3
 8006686:	2303      	movs	r3, #3
 8006688:	6123      	str	r3, [r4, #16]
 800668a:	f022 0204 	bic.w	r2, r2, #4
 800668e:	2300      	movs	r3, #0
 8006690:	6022      	str	r2, [r4, #0]
 8006692:	9304      	str	r3, [sp, #16]
 8006694:	9700      	str	r7, [sp, #0]
 8006696:	4633      	mov	r3, r6
 8006698:	aa09      	add	r2, sp, #36	; 0x24
 800669a:	4621      	mov	r1, r4
 800669c:	4628      	mov	r0, r5
 800669e:	f000 f9d1 	bl	8006a44 <_printf_common>
 80066a2:	3001      	adds	r0, #1
 80066a4:	f040 808a 	bne.w	80067bc <_printf_float+0x1ac>
 80066a8:	f04f 30ff 	mov.w	r0, #4294967295
 80066ac:	b00b      	add	sp, #44	; 0x2c
 80066ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b2:	eeb4 0b40 	vcmp.f64	d0, d0
 80066b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066ba:	d709      	bvc.n	80066d0 <_printf_float+0xc0>
 80066bc:	ee10 3a90 	vmov	r3, s1
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	bfbc      	itt	lt
 80066c4:	232d      	movlt	r3, #45	; 0x2d
 80066c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80066ca:	497d      	ldr	r1, [pc, #500]	; (80068c0 <_printf_float+0x2b0>)
 80066cc:	4b7d      	ldr	r3, [pc, #500]	; (80068c4 <_printf_float+0x2b4>)
 80066ce:	e7d5      	b.n	800667c <_printf_float+0x6c>
 80066d0:	6863      	ldr	r3, [r4, #4]
 80066d2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80066d6:	9104      	str	r1, [sp, #16]
 80066d8:	1c59      	adds	r1, r3, #1
 80066da:	d13c      	bne.n	8006756 <_printf_float+0x146>
 80066dc:	2306      	movs	r3, #6
 80066de:	6063      	str	r3, [r4, #4]
 80066e0:	2300      	movs	r3, #0
 80066e2:	9303      	str	r3, [sp, #12]
 80066e4:	ab08      	add	r3, sp, #32
 80066e6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80066ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066ee:	ab07      	add	r3, sp, #28
 80066f0:	6861      	ldr	r1, [r4, #4]
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	6022      	str	r2, [r4, #0]
 80066f6:	f10d 031b 	add.w	r3, sp, #27
 80066fa:	4628      	mov	r0, r5
 80066fc:	f7ff fef5 	bl	80064ea <__cvt>
 8006700:	9b04      	ldr	r3, [sp, #16]
 8006702:	9907      	ldr	r1, [sp, #28]
 8006704:	2b47      	cmp	r3, #71	; 0x47
 8006706:	4680      	mov	r8, r0
 8006708:	d108      	bne.n	800671c <_printf_float+0x10c>
 800670a:	1cc8      	adds	r0, r1, #3
 800670c:	db02      	blt.n	8006714 <_printf_float+0x104>
 800670e:	6863      	ldr	r3, [r4, #4]
 8006710:	4299      	cmp	r1, r3
 8006712:	dd41      	ble.n	8006798 <_printf_float+0x188>
 8006714:	f1a9 0902 	sub.w	r9, r9, #2
 8006718:	fa5f f989 	uxtb.w	r9, r9
 800671c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006720:	d820      	bhi.n	8006764 <_printf_float+0x154>
 8006722:	3901      	subs	r1, #1
 8006724:	464a      	mov	r2, r9
 8006726:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800672a:	9107      	str	r1, [sp, #28]
 800672c:	f7ff ff2f 	bl	800658e <__exponent>
 8006730:	9a08      	ldr	r2, [sp, #32]
 8006732:	9004      	str	r0, [sp, #16]
 8006734:	1813      	adds	r3, r2, r0
 8006736:	2a01      	cmp	r2, #1
 8006738:	6123      	str	r3, [r4, #16]
 800673a:	dc02      	bgt.n	8006742 <_printf_float+0x132>
 800673c:	6822      	ldr	r2, [r4, #0]
 800673e:	07d2      	lsls	r2, r2, #31
 8006740:	d501      	bpl.n	8006746 <_printf_float+0x136>
 8006742:	3301      	adds	r3, #1
 8006744:	6123      	str	r3, [r4, #16]
 8006746:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d0a2      	beq.n	8006694 <_printf_float+0x84>
 800674e:	232d      	movs	r3, #45	; 0x2d
 8006750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006754:	e79e      	b.n	8006694 <_printf_float+0x84>
 8006756:	9904      	ldr	r1, [sp, #16]
 8006758:	2947      	cmp	r1, #71	; 0x47
 800675a:	d1c1      	bne.n	80066e0 <_printf_float+0xd0>
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1bf      	bne.n	80066e0 <_printf_float+0xd0>
 8006760:	2301      	movs	r3, #1
 8006762:	e7bc      	b.n	80066de <_printf_float+0xce>
 8006764:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006768:	d118      	bne.n	800679c <_printf_float+0x18c>
 800676a:	2900      	cmp	r1, #0
 800676c:	6863      	ldr	r3, [r4, #4]
 800676e:	dd0b      	ble.n	8006788 <_printf_float+0x178>
 8006770:	6121      	str	r1, [r4, #16]
 8006772:	b913      	cbnz	r3, 800677a <_printf_float+0x16a>
 8006774:	6822      	ldr	r2, [r4, #0]
 8006776:	07d0      	lsls	r0, r2, #31
 8006778:	d502      	bpl.n	8006780 <_printf_float+0x170>
 800677a:	3301      	adds	r3, #1
 800677c:	440b      	add	r3, r1
 800677e:	6123      	str	r3, [r4, #16]
 8006780:	2300      	movs	r3, #0
 8006782:	65a1      	str	r1, [r4, #88]	; 0x58
 8006784:	9304      	str	r3, [sp, #16]
 8006786:	e7de      	b.n	8006746 <_printf_float+0x136>
 8006788:	b913      	cbnz	r3, 8006790 <_printf_float+0x180>
 800678a:	6822      	ldr	r2, [r4, #0]
 800678c:	07d2      	lsls	r2, r2, #31
 800678e:	d501      	bpl.n	8006794 <_printf_float+0x184>
 8006790:	3302      	adds	r3, #2
 8006792:	e7f4      	b.n	800677e <_printf_float+0x16e>
 8006794:	2301      	movs	r3, #1
 8006796:	e7f2      	b.n	800677e <_printf_float+0x16e>
 8006798:	f04f 0967 	mov.w	r9, #103	; 0x67
 800679c:	9b08      	ldr	r3, [sp, #32]
 800679e:	4299      	cmp	r1, r3
 80067a0:	db05      	blt.n	80067ae <_printf_float+0x19e>
 80067a2:	6823      	ldr	r3, [r4, #0]
 80067a4:	6121      	str	r1, [r4, #16]
 80067a6:	07d8      	lsls	r0, r3, #31
 80067a8:	d5ea      	bpl.n	8006780 <_printf_float+0x170>
 80067aa:	1c4b      	adds	r3, r1, #1
 80067ac:	e7e7      	b.n	800677e <_printf_float+0x16e>
 80067ae:	2900      	cmp	r1, #0
 80067b0:	bfd4      	ite	le
 80067b2:	f1c1 0202 	rsble	r2, r1, #2
 80067b6:	2201      	movgt	r2, #1
 80067b8:	4413      	add	r3, r2
 80067ba:	e7e0      	b.n	800677e <_printf_float+0x16e>
 80067bc:	6823      	ldr	r3, [r4, #0]
 80067be:	055a      	lsls	r2, r3, #21
 80067c0:	d407      	bmi.n	80067d2 <_printf_float+0x1c2>
 80067c2:	6923      	ldr	r3, [r4, #16]
 80067c4:	4642      	mov	r2, r8
 80067c6:	4631      	mov	r1, r6
 80067c8:	4628      	mov	r0, r5
 80067ca:	47b8      	blx	r7
 80067cc:	3001      	adds	r0, #1
 80067ce:	d12a      	bne.n	8006826 <_printf_float+0x216>
 80067d0:	e76a      	b.n	80066a8 <_printf_float+0x98>
 80067d2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80067d6:	f240 80e0 	bls.w	800699a <_printf_float+0x38a>
 80067da:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80067de:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80067e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067e6:	d133      	bne.n	8006850 <_printf_float+0x240>
 80067e8:	4a37      	ldr	r2, [pc, #220]	; (80068c8 <_printf_float+0x2b8>)
 80067ea:	2301      	movs	r3, #1
 80067ec:	4631      	mov	r1, r6
 80067ee:	4628      	mov	r0, r5
 80067f0:	47b8      	blx	r7
 80067f2:	3001      	adds	r0, #1
 80067f4:	f43f af58 	beq.w	80066a8 <_printf_float+0x98>
 80067f8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	db02      	blt.n	8006806 <_printf_float+0x1f6>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	07d8      	lsls	r0, r3, #31
 8006804:	d50f      	bpl.n	8006826 <_printf_float+0x216>
 8006806:	4653      	mov	r3, sl
 8006808:	465a      	mov	r2, fp
 800680a:	4631      	mov	r1, r6
 800680c:	4628      	mov	r0, r5
 800680e:	47b8      	blx	r7
 8006810:	3001      	adds	r0, #1
 8006812:	f43f af49 	beq.w	80066a8 <_printf_float+0x98>
 8006816:	f04f 0800 	mov.w	r8, #0
 800681a:	f104 091a 	add.w	r9, r4, #26
 800681e:	9b08      	ldr	r3, [sp, #32]
 8006820:	3b01      	subs	r3, #1
 8006822:	4543      	cmp	r3, r8
 8006824:	dc09      	bgt.n	800683a <_printf_float+0x22a>
 8006826:	6823      	ldr	r3, [r4, #0]
 8006828:	079b      	lsls	r3, r3, #30
 800682a:	f100 8106 	bmi.w	8006a3a <_printf_float+0x42a>
 800682e:	68e0      	ldr	r0, [r4, #12]
 8006830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006832:	4298      	cmp	r0, r3
 8006834:	bfb8      	it	lt
 8006836:	4618      	movlt	r0, r3
 8006838:	e738      	b.n	80066ac <_printf_float+0x9c>
 800683a:	2301      	movs	r3, #1
 800683c:	464a      	mov	r2, r9
 800683e:	4631      	mov	r1, r6
 8006840:	4628      	mov	r0, r5
 8006842:	47b8      	blx	r7
 8006844:	3001      	adds	r0, #1
 8006846:	f43f af2f 	beq.w	80066a8 <_printf_float+0x98>
 800684a:	f108 0801 	add.w	r8, r8, #1
 800684e:	e7e6      	b.n	800681e <_printf_float+0x20e>
 8006850:	9b07      	ldr	r3, [sp, #28]
 8006852:	2b00      	cmp	r3, #0
 8006854:	dc3a      	bgt.n	80068cc <_printf_float+0x2bc>
 8006856:	4a1c      	ldr	r2, [pc, #112]	; (80068c8 <_printf_float+0x2b8>)
 8006858:	2301      	movs	r3, #1
 800685a:	4631      	mov	r1, r6
 800685c:	4628      	mov	r0, r5
 800685e:	47b8      	blx	r7
 8006860:	3001      	adds	r0, #1
 8006862:	f43f af21 	beq.w	80066a8 <_printf_float+0x98>
 8006866:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800686a:	4313      	orrs	r3, r2
 800686c:	d102      	bne.n	8006874 <_printf_float+0x264>
 800686e:	6823      	ldr	r3, [r4, #0]
 8006870:	07d9      	lsls	r1, r3, #31
 8006872:	d5d8      	bpl.n	8006826 <_printf_float+0x216>
 8006874:	4653      	mov	r3, sl
 8006876:	465a      	mov	r2, fp
 8006878:	4631      	mov	r1, r6
 800687a:	4628      	mov	r0, r5
 800687c:	47b8      	blx	r7
 800687e:	3001      	adds	r0, #1
 8006880:	f43f af12 	beq.w	80066a8 <_printf_float+0x98>
 8006884:	f04f 0900 	mov.w	r9, #0
 8006888:	f104 0a1a 	add.w	sl, r4, #26
 800688c:	9b07      	ldr	r3, [sp, #28]
 800688e:	425b      	negs	r3, r3
 8006890:	454b      	cmp	r3, r9
 8006892:	dc01      	bgt.n	8006898 <_printf_float+0x288>
 8006894:	9b08      	ldr	r3, [sp, #32]
 8006896:	e795      	b.n	80067c4 <_printf_float+0x1b4>
 8006898:	2301      	movs	r3, #1
 800689a:	4652      	mov	r2, sl
 800689c:	4631      	mov	r1, r6
 800689e:	4628      	mov	r0, r5
 80068a0:	47b8      	blx	r7
 80068a2:	3001      	adds	r0, #1
 80068a4:	f43f af00 	beq.w	80066a8 <_printf_float+0x98>
 80068a8:	f109 0901 	add.w	r9, r9, #1
 80068ac:	e7ee      	b.n	800688c <_printf_float+0x27c>
 80068ae:	bf00      	nop
 80068b0:	ffffffff 	.word	0xffffffff
 80068b4:	7fefffff 	.word	0x7fefffff
 80068b8:	0802ed18 	.word	0x0802ed18
 80068bc:	0802ed1c 	.word	0x0802ed1c
 80068c0:	0802ed20 	.word	0x0802ed20
 80068c4:	0802ed24 	.word	0x0802ed24
 80068c8:	0802ed28 	.word	0x0802ed28
 80068cc:	9a08      	ldr	r2, [sp, #32]
 80068ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068d0:	429a      	cmp	r2, r3
 80068d2:	bfa8      	it	ge
 80068d4:	461a      	movge	r2, r3
 80068d6:	2a00      	cmp	r2, #0
 80068d8:	4691      	mov	r9, r2
 80068da:	dc38      	bgt.n	800694e <_printf_float+0x33e>
 80068dc:	2300      	movs	r3, #0
 80068de:	9305      	str	r3, [sp, #20]
 80068e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068e4:	f104 021a 	add.w	r2, r4, #26
 80068e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068ea:	9905      	ldr	r1, [sp, #20]
 80068ec:	9304      	str	r3, [sp, #16]
 80068ee:	eba3 0309 	sub.w	r3, r3, r9
 80068f2:	428b      	cmp	r3, r1
 80068f4:	dc33      	bgt.n	800695e <_printf_float+0x34e>
 80068f6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	db3c      	blt.n	8006978 <_printf_float+0x368>
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	07da      	lsls	r2, r3, #31
 8006902:	d439      	bmi.n	8006978 <_printf_float+0x368>
 8006904:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006908:	eba2 0903 	sub.w	r9, r2, r3
 800690c:	9b04      	ldr	r3, [sp, #16]
 800690e:	1ad2      	subs	r2, r2, r3
 8006910:	4591      	cmp	r9, r2
 8006912:	bfa8      	it	ge
 8006914:	4691      	movge	r9, r2
 8006916:	f1b9 0f00 	cmp.w	r9, #0
 800691a:	dc35      	bgt.n	8006988 <_printf_float+0x378>
 800691c:	f04f 0800 	mov.w	r8, #0
 8006920:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006924:	f104 0a1a 	add.w	sl, r4, #26
 8006928:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800692c:	1a9b      	subs	r3, r3, r2
 800692e:	eba3 0309 	sub.w	r3, r3, r9
 8006932:	4543      	cmp	r3, r8
 8006934:	f77f af77 	ble.w	8006826 <_printf_float+0x216>
 8006938:	2301      	movs	r3, #1
 800693a:	4652      	mov	r2, sl
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	47b8      	blx	r7
 8006942:	3001      	adds	r0, #1
 8006944:	f43f aeb0 	beq.w	80066a8 <_printf_float+0x98>
 8006948:	f108 0801 	add.w	r8, r8, #1
 800694c:	e7ec      	b.n	8006928 <_printf_float+0x318>
 800694e:	4613      	mov	r3, r2
 8006950:	4631      	mov	r1, r6
 8006952:	4642      	mov	r2, r8
 8006954:	4628      	mov	r0, r5
 8006956:	47b8      	blx	r7
 8006958:	3001      	adds	r0, #1
 800695a:	d1bf      	bne.n	80068dc <_printf_float+0x2cc>
 800695c:	e6a4      	b.n	80066a8 <_printf_float+0x98>
 800695e:	2301      	movs	r3, #1
 8006960:	4631      	mov	r1, r6
 8006962:	4628      	mov	r0, r5
 8006964:	9204      	str	r2, [sp, #16]
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f ae9d 	beq.w	80066a8 <_printf_float+0x98>
 800696e:	9b05      	ldr	r3, [sp, #20]
 8006970:	9a04      	ldr	r2, [sp, #16]
 8006972:	3301      	adds	r3, #1
 8006974:	9305      	str	r3, [sp, #20]
 8006976:	e7b7      	b.n	80068e8 <_printf_float+0x2d8>
 8006978:	4653      	mov	r3, sl
 800697a:	465a      	mov	r2, fp
 800697c:	4631      	mov	r1, r6
 800697e:	4628      	mov	r0, r5
 8006980:	47b8      	blx	r7
 8006982:	3001      	adds	r0, #1
 8006984:	d1be      	bne.n	8006904 <_printf_float+0x2f4>
 8006986:	e68f      	b.n	80066a8 <_printf_float+0x98>
 8006988:	9a04      	ldr	r2, [sp, #16]
 800698a:	464b      	mov	r3, r9
 800698c:	4442      	add	r2, r8
 800698e:	4631      	mov	r1, r6
 8006990:	4628      	mov	r0, r5
 8006992:	47b8      	blx	r7
 8006994:	3001      	adds	r0, #1
 8006996:	d1c1      	bne.n	800691c <_printf_float+0x30c>
 8006998:	e686      	b.n	80066a8 <_printf_float+0x98>
 800699a:	9a08      	ldr	r2, [sp, #32]
 800699c:	2a01      	cmp	r2, #1
 800699e:	dc01      	bgt.n	80069a4 <_printf_float+0x394>
 80069a0:	07db      	lsls	r3, r3, #31
 80069a2:	d537      	bpl.n	8006a14 <_printf_float+0x404>
 80069a4:	2301      	movs	r3, #1
 80069a6:	4642      	mov	r2, r8
 80069a8:	4631      	mov	r1, r6
 80069aa:	4628      	mov	r0, r5
 80069ac:	47b8      	blx	r7
 80069ae:	3001      	adds	r0, #1
 80069b0:	f43f ae7a 	beq.w	80066a8 <_printf_float+0x98>
 80069b4:	4653      	mov	r3, sl
 80069b6:	465a      	mov	r2, fp
 80069b8:	4631      	mov	r1, r6
 80069ba:	4628      	mov	r0, r5
 80069bc:	47b8      	blx	r7
 80069be:	3001      	adds	r0, #1
 80069c0:	f43f ae72 	beq.w	80066a8 <_printf_float+0x98>
 80069c4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80069c8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80069cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069d0:	9b08      	ldr	r3, [sp, #32]
 80069d2:	d01a      	beq.n	8006a0a <_printf_float+0x3fa>
 80069d4:	3b01      	subs	r3, #1
 80069d6:	f108 0201 	add.w	r2, r8, #1
 80069da:	4631      	mov	r1, r6
 80069dc:	4628      	mov	r0, r5
 80069de:	47b8      	blx	r7
 80069e0:	3001      	adds	r0, #1
 80069e2:	d10e      	bne.n	8006a02 <_printf_float+0x3f2>
 80069e4:	e660      	b.n	80066a8 <_printf_float+0x98>
 80069e6:	2301      	movs	r3, #1
 80069e8:	464a      	mov	r2, r9
 80069ea:	4631      	mov	r1, r6
 80069ec:	4628      	mov	r0, r5
 80069ee:	47b8      	blx	r7
 80069f0:	3001      	adds	r0, #1
 80069f2:	f43f ae59 	beq.w	80066a8 <_printf_float+0x98>
 80069f6:	f108 0801 	add.w	r8, r8, #1
 80069fa:	9b08      	ldr	r3, [sp, #32]
 80069fc:	3b01      	subs	r3, #1
 80069fe:	4543      	cmp	r3, r8
 8006a00:	dcf1      	bgt.n	80069e6 <_printf_float+0x3d6>
 8006a02:	9b04      	ldr	r3, [sp, #16]
 8006a04:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a08:	e6dd      	b.n	80067c6 <_printf_float+0x1b6>
 8006a0a:	f04f 0800 	mov.w	r8, #0
 8006a0e:	f104 091a 	add.w	r9, r4, #26
 8006a12:	e7f2      	b.n	80069fa <_printf_float+0x3ea>
 8006a14:	2301      	movs	r3, #1
 8006a16:	4642      	mov	r2, r8
 8006a18:	e7df      	b.n	80069da <_printf_float+0x3ca>
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	464a      	mov	r2, r9
 8006a1e:	4631      	mov	r1, r6
 8006a20:	4628      	mov	r0, r5
 8006a22:	47b8      	blx	r7
 8006a24:	3001      	adds	r0, #1
 8006a26:	f43f ae3f 	beq.w	80066a8 <_printf_float+0x98>
 8006a2a:	f108 0801 	add.w	r8, r8, #1
 8006a2e:	68e3      	ldr	r3, [r4, #12]
 8006a30:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a32:	1a5b      	subs	r3, r3, r1
 8006a34:	4543      	cmp	r3, r8
 8006a36:	dcf0      	bgt.n	8006a1a <_printf_float+0x40a>
 8006a38:	e6f9      	b.n	800682e <_printf_float+0x21e>
 8006a3a:	f04f 0800 	mov.w	r8, #0
 8006a3e:	f104 0919 	add.w	r9, r4, #25
 8006a42:	e7f4      	b.n	8006a2e <_printf_float+0x41e>

08006a44 <_printf_common>:
 8006a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a48:	4616      	mov	r6, r2
 8006a4a:	4699      	mov	r9, r3
 8006a4c:	688a      	ldr	r2, [r1, #8]
 8006a4e:	690b      	ldr	r3, [r1, #16]
 8006a50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a54:	4293      	cmp	r3, r2
 8006a56:	bfb8      	it	lt
 8006a58:	4613      	movlt	r3, r2
 8006a5a:	6033      	str	r3, [r6, #0]
 8006a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a60:	4607      	mov	r7, r0
 8006a62:	460c      	mov	r4, r1
 8006a64:	b10a      	cbz	r2, 8006a6a <_printf_common+0x26>
 8006a66:	3301      	adds	r3, #1
 8006a68:	6033      	str	r3, [r6, #0]
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	0699      	lsls	r1, r3, #26
 8006a6e:	bf42      	ittt	mi
 8006a70:	6833      	ldrmi	r3, [r6, #0]
 8006a72:	3302      	addmi	r3, #2
 8006a74:	6033      	strmi	r3, [r6, #0]
 8006a76:	6825      	ldr	r5, [r4, #0]
 8006a78:	f015 0506 	ands.w	r5, r5, #6
 8006a7c:	d106      	bne.n	8006a8c <_printf_common+0x48>
 8006a7e:	f104 0a19 	add.w	sl, r4, #25
 8006a82:	68e3      	ldr	r3, [r4, #12]
 8006a84:	6832      	ldr	r2, [r6, #0]
 8006a86:	1a9b      	subs	r3, r3, r2
 8006a88:	42ab      	cmp	r3, r5
 8006a8a:	dc26      	bgt.n	8006ada <_printf_common+0x96>
 8006a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a90:	1e13      	subs	r3, r2, #0
 8006a92:	6822      	ldr	r2, [r4, #0]
 8006a94:	bf18      	it	ne
 8006a96:	2301      	movne	r3, #1
 8006a98:	0692      	lsls	r2, r2, #26
 8006a9a:	d42b      	bmi.n	8006af4 <_printf_common+0xb0>
 8006a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006aa0:	4649      	mov	r1, r9
 8006aa2:	4638      	mov	r0, r7
 8006aa4:	47c0      	blx	r8
 8006aa6:	3001      	adds	r0, #1
 8006aa8:	d01e      	beq.n	8006ae8 <_printf_common+0xa4>
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	6922      	ldr	r2, [r4, #16]
 8006aae:	f003 0306 	and.w	r3, r3, #6
 8006ab2:	2b04      	cmp	r3, #4
 8006ab4:	bf02      	ittt	eq
 8006ab6:	68e5      	ldreq	r5, [r4, #12]
 8006ab8:	6833      	ldreq	r3, [r6, #0]
 8006aba:	1aed      	subeq	r5, r5, r3
 8006abc:	68a3      	ldr	r3, [r4, #8]
 8006abe:	bf0c      	ite	eq
 8006ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ac4:	2500      	movne	r5, #0
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	bfc4      	itt	gt
 8006aca:	1a9b      	subgt	r3, r3, r2
 8006acc:	18ed      	addgt	r5, r5, r3
 8006ace:	2600      	movs	r6, #0
 8006ad0:	341a      	adds	r4, #26
 8006ad2:	42b5      	cmp	r5, r6
 8006ad4:	d11a      	bne.n	8006b0c <_printf_common+0xc8>
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	e008      	b.n	8006aec <_printf_common+0xa8>
 8006ada:	2301      	movs	r3, #1
 8006adc:	4652      	mov	r2, sl
 8006ade:	4649      	mov	r1, r9
 8006ae0:	4638      	mov	r0, r7
 8006ae2:	47c0      	blx	r8
 8006ae4:	3001      	adds	r0, #1
 8006ae6:	d103      	bne.n	8006af0 <_printf_common+0xac>
 8006ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8006aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006af0:	3501      	adds	r5, #1
 8006af2:	e7c6      	b.n	8006a82 <_printf_common+0x3e>
 8006af4:	18e1      	adds	r1, r4, r3
 8006af6:	1c5a      	adds	r2, r3, #1
 8006af8:	2030      	movs	r0, #48	; 0x30
 8006afa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006afe:	4422      	add	r2, r4
 8006b00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b08:	3302      	adds	r3, #2
 8006b0a:	e7c7      	b.n	8006a9c <_printf_common+0x58>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	4622      	mov	r2, r4
 8006b10:	4649      	mov	r1, r9
 8006b12:	4638      	mov	r0, r7
 8006b14:	47c0      	blx	r8
 8006b16:	3001      	adds	r0, #1
 8006b18:	d0e6      	beq.n	8006ae8 <_printf_common+0xa4>
 8006b1a:	3601      	adds	r6, #1
 8006b1c:	e7d9      	b.n	8006ad2 <_printf_common+0x8e>
	...

08006b20 <_printf_i>:
 8006b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b24:	7e0f      	ldrb	r7, [r1, #24]
 8006b26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b28:	2f78      	cmp	r7, #120	; 0x78
 8006b2a:	4691      	mov	r9, r2
 8006b2c:	4680      	mov	r8, r0
 8006b2e:	460c      	mov	r4, r1
 8006b30:	469a      	mov	sl, r3
 8006b32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b36:	d807      	bhi.n	8006b48 <_printf_i+0x28>
 8006b38:	2f62      	cmp	r7, #98	; 0x62
 8006b3a:	d80a      	bhi.n	8006b52 <_printf_i+0x32>
 8006b3c:	2f00      	cmp	r7, #0
 8006b3e:	f000 80d4 	beq.w	8006cea <_printf_i+0x1ca>
 8006b42:	2f58      	cmp	r7, #88	; 0x58
 8006b44:	f000 80c0 	beq.w	8006cc8 <_printf_i+0x1a8>
 8006b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b50:	e03a      	b.n	8006bc8 <_printf_i+0xa8>
 8006b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b56:	2b15      	cmp	r3, #21
 8006b58:	d8f6      	bhi.n	8006b48 <_printf_i+0x28>
 8006b5a:	a101      	add	r1, pc, #4	; (adr r1, 8006b60 <_printf_i+0x40>)
 8006b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b60:	08006bb9 	.word	0x08006bb9
 8006b64:	08006bcd 	.word	0x08006bcd
 8006b68:	08006b49 	.word	0x08006b49
 8006b6c:	08006b49 	.word	0x08006b49
 8006b70:	08006b49 	.word	0x08006b49
 8006b74:	08006b49 	.word	0x08006b49
 8006b78:	08006bcd 	.word	0x08006bcd
 8006b7c:	08006b49 	.word	0x08006b49
 8006b80:	08006b49 	.word	0x08006b49
 8006b84:	08006b49 	.word	0x08006b49
 8006b88:	08006b49 	.word	0x08006b49
 8006b8c:	08006cd1 	.word	0x08006cd1
 8006b90:	08006bf9 	.word	0x08006bf9
 8006b94:	08006c8b 	.word	0x08006c8b
 8006b98:	08006b49 	.word	0x08006b49
 8006b9c:	08006b49 	.word	0x08006b49
 8006ba0:	08006cf3 	.word	0x08006cf3
 8006ba4:	08006b49 	.word	0x08006b49
 8006ba8:	08006bf9 	.word	0x08006bf9
 8006bac:	08006b49 	.word	0x08006b49
 8006bb0:	08006b49 	.word	0x08006b49
 8006bb4:	08006c93 	.word	0x08006c93
 8006bb8:	682b      	ldr	r3, [r5, #0]
 8006bba:	1d1a      	adds	r2, r3, #4
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	602a      	str	r2, [r5, #0]
 8006bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e09f      	b.n	8006d0c <_printf_i+0x1ec>
 8006bcc:	6820      	ldr	r0, [r4, #0]
 8006bce:	682b      	ldr	r3, [r5, #0]
 8006bd0:	0607      	lsls	r7, r0, #24
 8006bd2:	f103 0104 	add.w	r1, r3, #4
 8006bd6:	6029      	str	r1, [r5, #0]
 8006bd8:	d501      	bpl.n	8006bde <_printf_i+0xbe>
 8006bda:	681e      	ldr	r6, [r3, #0]
 8006bdc:	e003      	b.n	8006be6 <_printf_i+0xc6>
 8006bde:	0646      	lsls	r6, r0, #25
 8006be0:	d5fb      	bpl.n	8006bda <_printf_i+0xba>
 8006be2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006be6:	2e00      	cmp	r6, #0
 8006be8:	da03      	bge.n	8006bf2 <_printf_i+0xd2>
 8006bea:	232d      	movs	r3, #45	; 0x2d
 8006bec:	4276      	negs	r6, r6
 8006bee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bf2:	485a      	ldr	r0, [pc, #360]	; (8006d5c <_printf_i+0x23c>)
 8006bf4:	230a      	movs	r3, #10
 8006bf6:	e012      	b.n	8006c1e <_printf_i+0xfe>
 8006bf8:	682b      	ldr	r3, [r5, #0]
 8006bfa:	6820      	ldr	r0, [r4, #0]
 8006bfc:	1d19      	adds	r1, r3, #4
 8006bfe:	6029      	str	r1, [r5, #0]
 8006c00:	0605      	lsls	r5, r0, #24
 8006c02:	d501      	bpl.n	8006c08 <_printf_i+0xe8>
 8006c04:	681e      	ldr	r6, [r3, #0]
 8006c06:	e002      	b.n	8006c0e <_printf_i+0xee>
 8006c08:	0641      	lsls	r1, r0, #25
 8006c0a:	d5fb      	bpl.n	8006c04 <_printf_i+0xe4>
 8006c0c:	881e      	ldrh	r6, [r3, #0]
 8006c0e:	4853      	ldr	r0, [pc, #332]	; (8006d5c <_printf_i+0x23c>)
 8006c10:	2f6f      	cmp	r7, #111	; 0x6f
 8006c12:	bf0c      	ite	eq
 8006c14:	2308      	moveq	r3, #8
 8006c16:	230a      	movne	r3, #10
 8006c18:	2100      	movs	r1, #0
 8006c1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c1e:	6865      	ldr	r5, [r4, #4]
 8006c20:	60a5      	str	r5, [r4, #8]
 8006c22:	2d00      	cmp	r5, #0
 8006c24:	bfa2      	ittt	ge
 8006c26:	6821      	ldrge	r1, [r4, #0]
 8006c28:	f021 0104 	bicge.w	r1, r1, #4
 8006c2c:	6021      	strge	r1, [r4, #0]
 8006c2e:	b90e      	cbnz	r6, 8006c34 <_printf_i+0x114>
 8006c30:	2d00      	cmp	r5, #0
 8006c32:	d04b      	beq.n	8006ccc <_printf_i+0x1ac>
 8006c34:	4615      	mov	r5, r2
 8006c36:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c3a:	fb03 6711 	mls	r7, r3, r1, r6
 8006c3e:	5dc7      	ldrb	r7, [r0, r7]
 8006c40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c44:	4637      	mov	r7, r6
 8006c46:	42bb      	cmp	r3, r7
 8006c48:	460e      	mov	r6, r1
 8006c4a:	d9f4      	bls.n	8006c36 <_printf_i+0x116>
 8006c4c:	2b08      	cmp	r3, #8
 8006c4e:	d10b      	bne.n	8006c68 <_printf_i+0x148>
 8006c50:	6823      	ldr	r3, [r4, #0]
 8006c52:	07de      	lsls	r6, r3, #31
 8006c54:	d508      	bpl.n	8006c68 <_printf_i+0x148>
 8006c56:	6923      	ldr	r3, [r4, #16]
 8006c58:	6861      	ldr	r1, [r4, #4]
 8006c5a:	4299      	cmp	r1, r3
 8006c5c:	bfde      	ittt	le
 8006c5e:	2330      	movle	r3, #48	; 0x30
 8006c60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c64:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006c68:	1b52      	subs	r2, r2, r5
 8006c6a:	6122      	str	r2, [r4, #16]
 8006c6c:	f8cd a000 	str.w	sl, [sp]
 8006c70:	464b      	mov	r3, r9
 8006c72:	aa03      	add	r2, sp, #12
 8006c74:	4621      	mov	r1, r4
 8006c76:	4640      	mov	r0, r8
 8006c78:	f7ff fee4 	bl	8006a44 <_printf_common>
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d14a      	bne.n	8006d16 <_printf_i+0x1f6>
 8006c80:	f04f 30ff 	mov.w	r0, #4294967295
 8006c84:	b004      	add	sp, #16
 8006c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c8a:	6823      	ldr	r3, [r4, #0]
 8006c8c:	f043 0320 	orr.w	r3, r3, #32
 8006c90:	6023      	str	r3, [r4, #0]
 8006c92:	4833      	ldr	r0, [pc, #204]	; (8006d60 <_printf_i+0x240>)
 8006c94:	2778      	movs	r7, #120	; 0x78
 8006c96:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c9a:	6823      	ldr	r3, [r4, #0]
 8006c9c:	6829      	ldr	r1, [r5, #0]
 8006c9e:	061f      	lsls	r7, r3, #24
 8006ca0:	f851 6b04 	ldr.w	r6, [r1], #4
 8006ca4:	d402      	bmi.n	8006cac <_printf_i+0x18c>
 8006ca6:	065f      	lsls	r7, r3, #25
 8006ca8:	bf48      	it	mi
 8006caa:	b2b6      	uxthmi	r6, r6
 8006cac:	07df      	lsls	r7, r3, #31
 8006cae:	bf48      	it	mi
 8006cb0:	f043 0320 	orrmi.w	r3, r3, #32
 8006cb4:	6029      	str	r1, [r5, #0]
 8006cb6:	bf48      	it	mi
 8006cb8:	6023      	strmi	r3, [r4, #0]
 8006cba:	b91e      	cbnz	r6, 8006cc4 <_printf_i+0x1a4>
 8006cbc:	6823      	ldr	r3, [r4, #0]
 8006cbe:	f023 0320 	bic.w	r3, r3, #32
 8006cc2:	6023      	str	r3, [r4, #0]
 8006cc4:	2310      	movs	r3, #16
 8006cc6:	e7a7      	b.n	8006c18 <_printf_i+0xf8>
 8006cc8:	4824      	ldr	r0, [pc, #144]	; (8006d5c <_printf_i+0x23c>)
 8006cca:	e7e4      	b.n	8006c96 <_printf_i+0x176>
 8006ccc:	4615      	mov	r5, r2
 8006cce:	e7bd      	b.n	8006c4c <_printf_i+0x12c>
 8006cd0:	682b      	ldr	r3, [r5, #0]
 8006cd2:	6826      	ldr	r6, [r4, #0]
 8006cd4:	6961      	ldr	r1, [r4, #20]
 8006cd6:	1d18      	adds	r0, r3, #4
 8006cd8:	6028      	str	r0, [r5, #0]
 8006cda:	0635      	lsls	r5, r6, #24
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	d501      	bpl.n	8006ce4 <_printf_i+0x1c4>
 8006ce0:	6019      	str	r1, [r3, #0]
 8006ce2:	e002      	b.n	8006cea <_printf_i+0x1ca>
 8006ce4:	0670      	lsls	r0, r6, #25
 8006ce6:	d5fb      	bpl.n	8006ce0 <_printf_i+0x1c0>
 8006ce8:	8019      	strh	r1, [r3, #0]
 8006cea:	2300      	movs	r3, #0
 8006cec:	6123      	str	r3, [r4, #16]
 8006cee:	4615      	mov	r5, r2
 8006cf0:	e7bc      	b.n	8006c6c <_printf_i+0x14c>
 8006cf2:	682b      	ldr	r3, [r5, #0]
 8006cf4:	1d1a      	adds	r2, r3, #4
 8006cf6:	602a      	str	r2, [r5, #0]
 8006cf8:	681d      	ldr	r5, [r3, #0]
 8006cfa:	6862      	ldr	r2, [r4, #4]
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f7f9 fa9e 	bl	8000240 <memchr>
 8006d04:	b108      	cbz	r0, 8006d0a <_printf_i+0x1ea>
 8006d06:	1b40      	subs	r0, r0, r5
 8006d08:	6060      	str	r0, [r4, #4]
 8006d0a:	6863      	ldr	r3, [r4, #4]
 8006d0c:	6123      	str	r3, [r4, #16]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d14:	e7aa      	b.n	8006c6c <_printf_i+0x14c>
 8006d16:	6923      	ldr	r3, [r4, #16]
 8006d18:	462a      	mov	r2, r5
 8006d1a:	4649      	mov	r1, r9
 8006d1c:	4640      	mov	r0, r8
 8006d1e:	47d0      	blx	sl
 8006d20:	3001      	adds	r0, #1
 8006d22:	d0ad      	beq.n	8006c80 <_printf_i+0x160>
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	079b      	lsls	r3, r3, #30
 8006d28:	d413      	bmi.n	8006d52 <_printf_i+0x232>
 8006d2a:	68e0      	ldr	r0, [r4, #12]
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	4298      	cmp	r0, r3
 8006d30:	bfb8      	it	lt
 8006d32:	4618      	movlt	r0, r3
 8006d34:	e7a6      	b.n	8006c84 <_printf_i+0x164>
 8006d36:	2301      	movs	r3, #1
 8006d38:	4632      	mov	r2, r6
 8006d3a:	4649      	mov	r1, r9
 8006d3c:	4640      	mov	r0, r8
 8006d3e:	47d0      	blx	sl
 8006d40:	3001      	adds	r0, #1
 8006d42:	d09d      	beq.n	8006c80 <_printf_i+0x160>
 8006d44:	3501      	adds	r5, #1
 8006d46:	68e3      	ldr	r3, [r4, #12]
 8006d48:	9903      	ldr	r1, [sp, #12]
 8006d4a:	1a5b      	subs	r3, r3, r1
 8006d4c:	42ab      	cmp	r3, r5
 8006d4e:	dcf2      	bgt.n	8006d36 <_printf_i+0x216>
 8006d50:	e7eb      	b.n	8006d2a <_printf_i+0x20a>
 8006d52:	2500      	movs	r5, #0
 8006d54:	f104 0619 	add.w	r6, r4, #25
 8006d58:	e7f5      	b.n	8006d46 <_printf_i+0x226>
 8006d5a:	bf00      	nop
 8006d5c:	0802ed2a 	.word	0x0802ed2a
 8006d60:	0802ed3b 	.word	0x0802ed3b

08006d64 <std>:
 8006d64:	2300      	movs	r3, #0
 8006d66:	b510      	push	{r4, lr}
 8006d68:	4604      	mov	r4, r0
 8006d6a:	e9c0 3300 	strd	r3, r3, [r0]
 8006d6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d72:	6083      	str	r3, [r0, #8]
 8006d74:	8181      	strh	r1, [r0, #12]
 8006d76:	6643      	str	r3, [r0, #100]	; 0x64
 8006d78:	81c2      	strh	r2, [r0, #14]
 8006d7a:	6183      	str	r3, [r0, #24]
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	2208      	movs	r2, #8
 8006d80:	305c      	adds	r0, #92	; 0x5c
 8006d82:	f000 f914 	bl	8006fae <memset>
 8006d86:	4b0d      	ldr	r3, [pc, #52]	; (8006dbc <std+0x58>)
 8006d88:	6263      	str	r3, [r4, #36]	; 0x24
 8006d8a:	4b0d      	ldr	r3, [pc, #52]	; (8006dc0 <std+0x5c>)
 8006d8c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d8e:	4b0d      	ldr	r3, [pc, #52]	; (8006dc4 <std+0x60>)
 8006d90:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d92:	4b0d      	ldr	r3, [pc, #52]	; (8006dc8 <std+0x64>)
 8006d94:	6323      	str	r3, [r4, #48]	; 0x30
 8006d96:	4b0d      	ldr	r3, [pc, #52]	; (8006dcc <std+0x68>)
 8006d98:	6224      	str	r4, [r4, #32]
 8006d9a:	429c      	cmp	r4, r3
 8006d9c:	d006      	beq.n	8006dac <std+0x48>
 8006d9e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006da2:	4294      	cmp	r4, r2
 8006da4:	d002      	beq.n	8006dac <std+0x48>
 8006da6:	33d0      	adds	r3, #208	; 0xd0
 8006da8:	429c      	cmp	r4, r3
 8006daa:	d105      	bne.n	8006db8 <std+0x54>
 8006dac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db4:	f000 b978 	b.w	80070a8 <__retarget_lock_init_recursive>
 8006db8:	bd10      	pop	{r4, pc}
 8006dba:	bf00      	nop
 8006dbc:	08006f29 	.word	0x08006f29
 8006dc0:	08006f4b 	.word	0x08006f4b
 8006dc4:	08006f83 	.word	0x08006f83
 8006dc8:	08006fa7 	.word	0x08006fa7
 8006dcc:	20000344 	.word	0x20000344

08006dd0 <stdio_exit_handler>:
 8006dd0:	4a02      	ldr	r2, [pc, #8]	; (8006ddc <stdio_exit_handler+0xc>)
 8006dd2:	4903      	ldr	r1, [pc, #12]	; (8006de0 <stdio_exit_handler+0x10>)
 8006dd4:	4803      	ldr	r0, [pc, #12]	; (8006de4 <stdio_exit_handler+0x14>)
 8006dd6:	f000 b869 	b.w	8006eac <_fwalk_sglue>
 8006dda:	bf00      	nop
 8006ddc:	20000010 	.word	0x20000010
 8006de0:	0800894d 	.word	0x0800894d
 8006de4:	2000001c 	.word	0x2000001c

08006de8 <cleanup_stdio>:
 8006de8:	6841      	ldr	r1, [r0, #4]
 8006dea:	4b0c      	ldr	r3, [pc, #48]	; (8006e1c <cleanup_stdio+0x34>)
 8006dec:	4299      	cmp	r1, r3
 8006dee:	b510      	push	{r4, lr}
 8006df0:	4604      	mov	r4, r0
 8006df2:	d001      	beq.n	8006df8 <cleanup_stdio+0x10>
 8006df4:	f001 fdaa 	bl	800894c <_fflush_r>
 8006df8:	68a1      	ldr	r1, [r4, #8]
 8006dfa:	4b09      	ldr	r3, [pc, #36]	; (8006e20 <cleanup_stdio+0x38>)
 8006dfc:	4299      	cmp	r1, r3
 8006dfe:	d002      	beq.n	8006e06 <cleanup_stdio+0x1e>
 8006e00:	4620      	mov	r0, r4
 8006e02:	f001 fda3 	bl	800894c <_fflush_r>
 8006e06:	68e1      	ldr	r1, [r4, #12]
 8006e08:	4b06      	ldr	r3, [pc, #24]	; (8006e24 <cleanup_stdio+0x3c>)
 8006e0a:	4299      	cmp	r1, r3
 8006e0c:	d004      	beq.n	8006e18 <cleanup_stdio+0x30>
 8006e0e:	4620      	mov	r0, r4
 8006e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e14:	f001 bd9a 	b.w	800894c <_fflush_r>
 8006e18:	bd10      	pop	{r4, pc}
 8006e1a:	bf00      	nop
 8006e1c:	20000344 	.word	0x20000344
 8006e20:	200003ac 	.word	0x200003ac
 8006e24:	20000414 	.word	0x20000414

08006e28 <global_stdio_init.part.0>:
 8006e28:	b510      	push	{r4, lr}
 8006e2a:	4b0b      	ldr	r3, [pc, #44]	; (8006e58 <global_stdio_init.part.0+0x30>)
 8006e2c:	4c0b      	ldr	r4, [pc, #44]	; (8006e5c <global_stdio_init.part.0+0x34>)
 8006e2e:	4a0c      	ldr	r2, [pc, #48]	; (8006e60 <global_stdio_init.part.0+0x38>)
 8006e30:	601a      	str	r2, [r3, #0]
 8006e32:	4620      	mov	r0, r4
 8006e34:	2200      	movs	r2, #0
 8006e36:	2104      	movs	r1, #4
 8006e38:	f7ff ff94 	bl	8006d64 <std>
 8006e3c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006e40:	2201      	movs	r2, #1
 8006e42:	2109      	movs	r1, #9
 8006e44:	f7ff ff8e 	bl	8006d64 <std>
 8006e48:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006e4c:	2202      	movs	r2, #2
 8006e4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e52:	2112      	movs	r1, #18
 8006e54:	f7ff bf86 	b.w	8006d64 <std>
 8006e58:	2000047c 	.word	0x2000047c
 8006e5c:	20000344 	.word	0x20000344
 8006e60:	08006dd1 	.word	0x08006dd1

08006e64 <__sfp_lock_acquire>:
 8006e64:	4801      	ldr	r0, [pc, #4]	; (8006e6c <__sfp_lock_acquire+0x8>)
 8006e66:	f000 b920 	b.w	80070aa <__retarget_lock_acquire_recursive>
 8006e6a:	bf00      	nop
 8006e6c:	20000485 	.word	0x20000485

08006e70 <__sfp_lock_release>:
 8006e70:	4801      	ldr	r0, [pc, #4]	; (8006e78 <__sfp_lock_release+0x8>)
 8006e72:	f000 b91b 	b.w	80070ac <__retarget_lock_release_recursive>
 8006e76:	bf00      	nop
 8006e78:	20000485 	.word	0x20000485

08006e7c <__sinit>:
 8006e7c:	b510      	push	{r4, lr}
 8006e7e:	4604      	mov	r4, r0
 8006e80:	f7ff fff0 	bl	8006e64 <__sfp_lock_acquire>
 8006e84:	6a23      	ldr	r3, [r4, #32]
 8006e86:	b11b      	cbz	r3, 8006e90 <__sinit+0x14>
 8006e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e8c:	f7ff bff0 	b.w	8006e70 <__sfp_lock_release>
 8006e90:	4b04      	ldr	r3, [pc, #16]	; (8006ea4 <__sinit+0x28>)
 8006e92:	6223      	str	r3, [r4, #32]
 8006e94:	4b04      	ldr	r3, [pc, #16]	; (8006ea8 <__sinit+0x2c>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1f5      	bne.n	8006e88 <__sinit+0xc>
 8006e9c:	f7ff ffc4 	bl	8006e28 <global_stdio_init.part.0>
 8006ea0:	e7f2      	b.n	8006e88 <__sinit+0xc>
 8006ea2:	bf00      	nop
 8006ea4:	08006de9 	.word	0x08006de9
 8006ea8:	2000047c 	.word	0x2000047c

08006eac <_fwalk_sglue>:
 8006eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	4688      	mov	r8, r1
 8006eb4:	4614      	mov	r4, r2
 8006eb6:	2600      	movs	r6, #0
 8006eb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ebc:	f1b9 0901 	subs.w	r9, r9, #1
 8006ec0:	d505      	bpl.n	8006ece <_fwalk_sglue+0x22>
 8006ec2:	6824      	ldr	r4, [r4, #0]
 8006ec4:	2c00      	cmp	r4, #0
 8006ec6:	d1f7      	bne.n	8006eb8 <_fwalk_sglue+0xc>
 8006ec8:	4630      	mov	r0, r6
 8006eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ece:	89ab      	ldrh	r3, [r5, #12]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d907      	bls.n	8006ee4 <_fwalk_sglue+0x38>
 8006ed4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	d003      	beq.n	8006ee4 <_fwalk_sglue+0x38>
 8006edc:	4629      	mov	r1, r5
 8006ede:	4638      	mov	r0, r7
 8006ee0:	47c0      	blx	r8
 8006ee2:	4306      	orrs	r6, r0
 8006ee4:	3568      	adds	r5, #104	; 0x68
 8006ee6:	e7e9      	b.n	8006ebc <_fwalk_sglue+0x10>

08006ee8 <siprintf>:
 8006ee8:	b40e      	push	{r1, r2, r3}
 8006eea:	b500      	push	{lr}
 8006eec:	b09c      	sub	sp, #112	; 0x70
 8006eee:	ab1d      	add	r3, sp, #116	; 0x74
 8006ef0:	9002      	str	r0, [sp, #8]
 8006ef2:	9006      	str	r0, [sp, #24]
 8006ef4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ef8:	4809      	ldr	r0, [pc, #36]	; (8006f20 <siprintf+0x38>)
 8006efa:	9107      	str	r1, [sp, #28]
 8006efc:	9104      	str	r1, [sp, #16]
 8006efe:	4909      	ldr	r1, [pc, #36]	; (8006f24 <siprintf+0x3c>)
 8006f00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f04:	9105      	str	r1, [sp, #20]
 8006f06:	6800      	ldr	r0, [r0, #0]
 8006f08:	9301      	str	r3, [sp, #4]
 8006f0a:	a902      	add	r1, sp, #8
 8006f0c:	f001 fb9a 	bl	8008644 <_svfiprintf_r>
 8006f10:	9b02      	ldr	r3, [sp, #8]
 8006f12:	2200      	movs	r2, #0
 8006f14:	701a      	strb	r2, [r3, #0]
 8006f16:	b01c      	add	sp, #112	; 0x70
 8006f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f1c:	b003      	add	sp, #12
 8006f1e:	4770      	bx	lr
 8006f20:	20000068 	.word	0x20000068
 8006f24:	ffff0208 	.word	0xffff0208

08006f28 <__sread>:
 8006f28:	b510      	push	{r4, lr}
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f30:	f000 f86c 	bl	800700c <_read_r>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	bfab      	itete	ge
 8006f38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f3c:	181b      	addge	r3, r3, r0
 8006f3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f42:	bfac      	ite	ge
 8006f44:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f46:	81a3      	strhlt	r3, [r4, #12]
 8006f48:	bd10      	pop	{r4, pc}

08006f4a <__swrite>:
 8006f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4e:	461f      	mov	r7, r3
 8006f50:	898b      	ldrh	r3, [r1, #12]
 8006f52:	05db      	lsls	r3, r3, #23
 8006f54:	4605      	mov	r5, r0
 8006f56:	460c      	mov	r4, r1
 8006f58:	4616      	mov	r6, r2
 8006f5a:	d505      	bpl.n	8006f68 <__swrite+0x1e>
 8006f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f60:	2302      	movs	r3, #2
 8006f62:	2200      	movs	r2, #0
 8006f64:	f000 f840 	bl	8006fe8 <_lseek_r>
 8006f68:	89a3      	ldrh	r3, [r4, #12]
 8006f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f72:	81a3      	strh	r3, [r4, #12]
 8006f74:	4632      	mov	r2, r6
 8006f76:	463b      	mov	r3, r7
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f7e:	f000 b857 	b.w	8007030 <_write_r>

08006f82 <__sseek>:
 8006f82:	b510      	push	{r4, lr}
 8006f84:	460c      	mov	r4, r1
 8006f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f8a:	f000 f82d 	bl	8006fe8 <_lseek_r>
 8006f8e:	1c43      	adds	r3, r0, #1
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	bf15      	itete	ne
 8006f94:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f9e:	81a3      	strheq	r3, [r4, #12]
 8006fa0:	bf18      	it	ne
 8006fa2:	81a3      	strhne	r3, [r4, #12]
 8006fa4:	bd10      	pop	{r4, pc}

08006fa6 <__sclose>:
 8006fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006faa:	f000 b80d 	b.w	8006fc8 <_close_r>

08006fae <memset>:
 8006fae:	4402      	add	r2, r0
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d100      	bne.n	8006fb8 <memset+0xa>
 8006fb6:	4770      	bx	lr
 8006fb8:	f803 1b01 	strb.w	r1, [r3], #1
 8006fbc:	e7f9      	b.n	8006fb2 <memset+0x4>
	...

08006fc0 <_localeconv_r>:
 8006fc0:	4800      	ldr	r0, [pc, #0]	; (8006fc4 <_localeconv_r+0x4>)
 8006fc2:	4770      	bx	lr
 8006fc4:	2000015c 	.word	0x2000015c

08006fc8 <_close_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4d06      	ldr	r5, [pc, #24]	; (8006fe4 <_close_r+0x1c>)
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4604      	mov	r4, r0
 8006fd0:	4608      	mov	r0, r1
 8006fd2:	602b      	str	r3, [r5, #0]
 8006fd4:	f7fa fdfd 	bl	8001bd2 <_close>
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	d102      	bne.n	8006fe2 <_close_r+0x1a>
 8006fdc:	682b      	ldr	r3, [r5, #0]
 8006fde:	b103      	cbz	r3, 8006fe2 <_close_r+0x1a>
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	bd38      	pop	{r3, r4, r5, pc}
 8006fe4:	20000480 	.word	0x20000480

08006fe8 <_lseek_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4d07      	ldr	r5, [pc, #28]	; (8007008 <_lseek_r+0x20>)
 8006fec:	4604      	mov	r4, r0
 8006fee:	4608      	mov	r0, r1
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	602a      	str	r2, [r5, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f7fa fe12 	bl	8001c20 <_lseek>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_lseek_r+0x1e>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_lseek_r+0x1e>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	20000480 	.word	0x20000480

0800700c <_read_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d07      	ldr	r5, [pc, #28]	; (800702c <_read_r+0x20>)
 8007010:	4604      	mov	r4, r0
 8007012:	4608      	mov	r0, r1
 8007014:	4611      	mov	r1, r2
 8007016:	2200      	movs	r2, #0
 8007018:	602a      	str	r2, [r5, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	f7fa fda0 	bl	8001b60 <_read>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_read_r+0x1e>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_read_r+0x1e>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	20000480 	.word	0x20000480

08007030 <_write_r>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	4d07      	ldr	r5, [pc, #28]	; (8007050 <_write_r+0x20>)
 8007034:	4604      	mov	r4, r0
 8007036:	4608      	mov	r0, r1
 8007038:	4611      	mov	r1, r2
 800703a:	2200      	movs	r2, #0
 800703c:	602a      	str	r2, [r5, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	f7fa fdab 	bl	8001b9a <_write>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_write_r+0x1e>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_write_r+0x1e>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	20000480 	.word	0x20000480

08007054 <__errno>:
 8007054:	4b01      	ldr	r3, [pc, #4]	; (800705c <__errno+0x8>)
 8007056:	6818      	ldr	r0, [r3, #0]
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	20000068 	.word	0x20000068

08007060 <__libc_init_array>:
 8007060:	b570      	push	{r4, r5, r6, lr}
 8007062:	4d0d      	ldr	r5, [pc, #52]	; (8007098 <__libc_init_array+0x38>)
 8007064:	4c0d      	ldr	r4, [pc, #52]	; (800709c <__libc_init_array+0x3c>)
 8007066:	1b64      	subs	r4, r4, r5
 8007068:	10a4      	asrs	r4, r4, #2
 800706a:	2600      	movs	r6, #0
 800706c:	42a6      	cmp	r6, r4
 800706e:	d109      	bne.n	8007084 <__libc_init_array+0x24>
 8007070:	4d0b      	ldr	r5, [pc, #44]	; (80070a0 <__libc_init_array+0x40>)
 8007072:	4c0c      	ldr	r4, [pc, #48]	; (80070a4 <__libc_init_array+0x44>)
 8007074:	f002 f80e 	bl	8009094 <_init>
 8007078:	1b64      	subs	r4, r4, r5
 800707a:	10a4      	asrs	r4, r4, #2
 800707c:	2600      	movs	r6, #0
 800707e:	42a6      	cmp	r6, r4
 8007080:	d105      	bne.n	800708e <__libc_init_array+0x2e>
 8007082:	bd70      	pop	{r4, r5, r6, pc}
 8007084:	f855 3b04 	ldr.w	r3, [r5], #4
 8007088:	4798      	blx	r3
 800708a:	3601      	adds	r6, #1
 800708c:	e7ee      	b.n	800706c <__libc_init_array+0xc>
 800708e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007092:	4798      	blx	r3
 8007094:	3601      	adds	r6, #1
 8007096:	e7f2      	b.n	800707e <__libc_init_array+0x1e>
 8007098:	0802f094 	.word	0x0802f094
 800709c:	0802f094 	.word	0x0802f094
 80070a0:	0802f094 	.word	0x0802f094
 80070a4:	0802f098 	.word	0x0802f098

080070a8 <__retarget_lock_init_recursive>:
 80070a8:	4770      	bx	lr

080070aa <__retarget_lock_acquire_recursive>:
 80070aa:	4770      	bx	lr

080070ac <__retarget_lock_release_recursive>:
 80070ac:	4770      	bx	lr

080070ae <quorem>:
 80070ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b2:	6903      	ldr	r3, [r0, #16]
 80070b4:	690c      	ldr	r4, [r1, #16]
 80070b6:	42a3      	cmp	r3, r4
 80070b8:	4607      	mov	r7, r0
 80070ba:	db7e      	blt.n	80071ba <quorem+0x10c>
 80070bc:	3c01      	subs	r4, #1
 80070be:	f101 0814 	add.w	r8, r1, #20
 80070c2:	f100 0514 	add.w	r5, r0, #20
 80070c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070ca:	9301      	str	r3, [sp, #4]
 80070cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070d4:	3301      	adds	r3, #1
 80070d6:	429a      	cmp	r2, r3
 80070d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80070e4:	d331      	bcc.n	800714a <quorem+0x9c>
 80070e6:	f04f 0e00 	mov.w	lr, #0
 80070ea:	4640      	mov	r0, r8
 80070ec:	46ac      	mov	ip, r5
 80070ee:	46f2      	mov	sl, lr
 80070f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80070f4:	b293      	uxth	r3, r2
 80070f6:	fb06 e303 	mla	r3, r6, r3, lr
 80070fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070fe:	0c1a      	lsrs	r2, r3, #16
 8007100:	b29b      	uxth	r3, r3
 8007102:	ebaa 0303 	sub.w	r3, sl, r3
 8007106:	f8dc a000 	ldr.w	sl, [ip]
 800710a:	fa13 f38a 	uxtah	r3, r3, sl
 800710e:	fb06 220e 	mla	r2, r6, lr, r2
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	9b00      	ldr	r3, [sp, #0]
 8007116:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800711a:	b292      	uxth	r2, r2
 800711c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007120:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007124:	f8bd 3000 	ldrh.w	r3, [sp]
 8007128:	4581      	cmp	r9, r0
 800712a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800712e:	f84c 3b04 	str.w	r3, [ip], #4
 8007132:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007136:	d2db      	bcs.n	80070f0 <quorem+0x42>
 8007138:	f855 300b 	ldr.w	r3, [r5, fp]
 800713c:	b92b      	cbnz	r3, 800714a <quorem+0x9c>
 800713e:	9b01      	ldr	r3, [sp, #4]
 8007140:	3b04      	subs	r3, #4
 8007142:	429d      	cmp	r5, r3
 8007144:	461a      	mov	r2, r3
 8007146:	d32c      	bcc.n	80071a2 <quorem+0xf4>
 8007148:	613c      	str	r4, [r7, #16]
 800714a:	4638      	mov	r0, r7
 800714c:	f001 f920 	bl	8008390 <__mcmp>
 8007150:	2800      	cmp	r0, #0
 8007152:	db22      	blt.n	800719a <quorem+0xec>
 8007154:	3601      	adds	r6, #1
 8007156:	4629      	mov	r1, r5
 8007158:	2000      	movs	r0, #0
 800715a:	f858 2b04 	ldr.w	r2, [r8], #4
 800715e:	f8d1 c000 	ldr.w	ip, [r1]
 8007162:	b293      	uxth	r3, r2
 8007164:	1ac3      	subs	r3, r0, r3
 8007166:	0c12      	lsrs	r2, r2, #16
 8007168:	fa13 f38c 	uxtah	r3, r3, ip
 800716c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007170:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007174:	b29b      	uxth	r3, r3
 8007176:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800717a:	45c1      	cmp	r9, r8
 800717c:	f841 3b04 	str.w	r3, [r1], #4
 8007180:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007184:	d2e9      	bcs.n	800715a <quorem+0xac>
 8007186:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800718a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800718e:	b922      	cbnz	r2, 800719a <quorem+0xec>
 8007190:	3b04      	subs	r3, #4
 8007192:	429d      	cmp	r5, r3
 8007194:	461a      	mov	r2, r3
 8007196:	d30a      	bcc.n	80071ae <quorem+0x100>
 8007198:	613c      	str	r4, [r7, #16]
 800719a:	4630      	mov	r0, r6
 800719c:	b003      	add	sp, #12
 800719e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a2:	6812      	ldr	r2, [r2, #0]
 80071a4:	3b04      	subs	r3, #4
 80071a6:	2a00      	cmp	r2, #0
 80071a8:	d1ce      	bne.n	8007148 <quorem+0x9a>
 80071aa:	3c01      	subs	r4, #1
 80071ac:	e7c9      	b.n	8007142 <quorem+0x94>
 80071ae:	6812      	ldr	r2, [r2, #0]
 80071b0:	3b04      	subs	r3, #4
 80071b2:	2a00      	cmp	r2, #0
 80071b4:	d1f0      	bne.n	8007198 <quorem+0xea>
 80071b6:	3c01      	subs	r4, #1
 80071b8:	e7eb      	b.n	8007192 <quorem+0xe4>
 80071ba:	2000      	movs	r0, #0
 80071bc:	e7ee      	b.n	800719c <quorem+0xee>
	...

080071c0 <_dtoa_r>:
 80071c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c4:	ed2d 8b02 	vpush	{d8}
 80071c8:	69c5      	ldr	r5, [r0, #28]
 80071ca:	b091      	sub	sp, #68	; 0x44
 80071cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80071d0:	ec59 8b10 	vmov	r8, r9, d0
 80071d4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80071d6:	9106      	str	r1, [sp, #24]
 80071d8:	4606      	mov	r6, r0
 80071da:	9208      	str	r2, [sp, #32]
 80071dc:	930c      	str	r3, [sp, #48]	; 0x30
 80071de:	b975      	cbnz	r5, 80071fe <_dtoa_r+0x3e>
 80071e0:	2010      	movs	r0, #16
 80071e2:	f000 fda5 	bl	8007d30 <malloc>
 80071e6:	4602      	mov	r2, r0
 80071e8:	61f0      	str	r0, [r6, #28]
 80071ea:	b920      	cbnz	r0, 80071f6 <_dtoa_r+0x36>
 80071ec:	4ba6      	ldr	r3, [pc, #664]	; (8007488 <_dtoa_r+0x2c8>)
 80071ee:	21ef      	movs	r1, #239	; 0xef
 80071f0:	48a6      	ldr	r0, [pc, #664]	; (800748c <_dtoa_r+0x2cc>)
 80071f2:	f001 fc0b 	bl	8008a0c <__assert_func>
 80071f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071fa:	6005      	str	r5, [r0, #0]
 80071fc:	60c5      	str	r5, [r0, #12]
 80071fe:	69f3      	ldr	r3, [r6, #28]
 8007200:	6819      	ldr	r1, [r3, #0]
 8007202:	b151      	cbz	r1, 800721a <_dtoa_r+0x5a>
 8007204:	685a      	ldr	r2, [r3, #4]
 8007206:	604a      	str	r2, [r1, #4]
 8007208:	2301      	movs	r3, #1
 800720a:	4093      	lsls	r3, r2
 800720c:	608b      	str	r3, [r1, #8]
 800720e:	4630      	mov	r0, r6
 8007210:	f000 fe82 	bl	8007f18 <_Bfree>
 8007214:	69f3      	ldr	r3, [r6, #28]
 8007216:	2200      	movs	r2, #0
 8007218:	601a      	str	r2, [r3, #0]
 800721a:	f1b9 0300 	subs.w	r3, r9, #0
 800721e:	bfbb      	ittet	lt
 8007220:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007224:	9303      	strlt	r3, [sp, #12]
 8007226:	2300      	movge	r3, #0
 8007228:	2201      	movlt	r2, #1
 800722a:	bfac      	ite	ge
 800722c:	6023      	strge	r3, [r4, #0]
 800722e:	6022      	strlt	r2, [r4, #0]
 8007230:	4b97      	ldr	r3, [pc, #604]	; (8007490 <_dtoa_r+0x2d0>)
 8007232:	9c03      	ldr	r4, [sp, #12]
 8007234:	43a3      	bics	r3, r4
 8007236:	d11c      	bne.n	8007272 <_dtoa_r+0xb2>
 8007238:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800723a:	f242 730f 	movw	r3, #9999	; 0x270f
 800723e:	6013      	str	r3, [r2, #0]
 8007240:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007244:	ea53 0308 	orrs.w	r3, r3, r8
 8007248:	f000 84fb 	beq.w	8007c42 <_dtoa_r+0xa82>
 800724c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800724e:	b963      	cbnz	r3, 800726a <_dtoa_r+0xaa>
 8007250:	4b90      	ldr	r3, [pc, #576]	; (8007494 <_dtoa_r+0x2d4>)
 8007252:	e020      	b.n	8007296 <_dtoa_r+0xd6>
 8007254:	4b90      	ldr	r3, [pc, #576]	; (8007498 <_dtoa_r+0x2d8>)
 8007256:	9301      	str	r3, [sp, #4]
 8007258:	3308      	adds	r3, #8
 800725a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	9801      	ldr	r0, [sp, #4]
 8007260:	b011      	add	sp, #68	; 0x44
 8007262:	ecbd 8b02 	vpop	{d8}
 8007266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800726a:	4b8a      	ldr	r3, [pc, #552]	; (8007494 <_dtoa_r+0x2d4>)
 800726c:	9301      	str	r3, [sp, #4]
 800726e:	3303      	adds	r3, #3
 8007270:	e7f3      	b.n	800725a <_dtoa_r+0x9a>
 8007272:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007276:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800727a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800727e:	d10c      	bne.n	800729a <_dtoa_r+0xda>
 8007280:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007282:	2301      	movs	r3, #1
 8007284:	6013      	str	r3, [r2, #0]
 8007286:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007288:	2b00      	cmp	r3, #0
 800728a:	f000 84d7 	beq.w	8007c3c <_dtoa_r+0xa7c>
 800728e:	4b83      	ldr	r3, [pc, #524]	; (800749c <_dtoa_r+0x2dc>)
 8007290:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	3b01      	subs	r3, #1
 8007296:	9301      	str	r3, [sp, #4]
 8007298:	e7e1      	b.n	800725e <_dtoa_r+0x9e>
 800729a:	aa0e      	add	r2, sp, #56	; 0x38
 800729c:	a90f      	add	r1, sp, #60	; 0x3c
 800729e:	4630      	mov	r0, r6
 80072a0:	eeb0 0b48 	vmov.f64	d0, d8
 80072a4:	f001 f91a 	bl	80084dc <__d2b>
 80072a8:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80072ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072ae:	4605      	mov	r5, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d046      	beq.n	8007342 <_dtoa_r+0x182>
 80072b4:	eeb0 7b48 	vmov.f64	d7, d8
 80072b8:	ee18 1a90 	vmov	r1, s17
 80072bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80072c0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80072c4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80072c8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80072cc:	2000      	movs	r0, #0
 80072ce:	ee07 1a90 	vmov	s15, r1
 80072d2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 80072d6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8007470 <_dtoa_r+0x2b0>
 80072da:	ee37 7b46 	vsub.f64	d7, d7, d6
 80072de:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8007478 <_dtoa_r+0x2b8>
 80072e2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80072e6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8007480 <_dtoa_r+0x2c0>
 80072ea:	ee07 3a90 	vmov	s15, r3
 80072ee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80072f2:	eeb0 7b46 	vmov.f64	d7, d6
 80072f6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80072fa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80072fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007306:	ee16 ba90 	vmov	fp, s13
 800730a:	9009      	str	r0, [sp, #36]	; 0x24
 800730c:	d508      	bpl.n	8007320 <_dtoa_r+0x160>
 800730e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007312:	eeb4 6b47 	vcmp.f64	d6, d7
 8007316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800731a:	bf18      	it	ne
 800731c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8007320:	f1bb 0f16 	cmp.w	fp, #22
 8007324:	d82b      	bhi.n	800737e <_dtoa_r+0x1be>
 8007326:	495e      	ldr	r1, [pc, #376]	; (80074a0 <_dtoa_r+0x2e0>)
 8007328:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800732c:	ed91 7b00 	vldr	d7, [r1]
 8007330:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007338:	d501      	bpl.n	800733e <_dtoa_r+0x17e>
 800733a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800733e:	2100      	movs	r1, #0
 8007340:	e01e      	b.n	8007380 <_dtoa_r+0x1c0>
 8007342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007344:	4413      	add	r3, r2
 8007346:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800734a:	2920      	cmp	r1, #32
 800734c:	bfc1      	itttt	gt
 800734e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8007352:	408c      	lslgt	r4, r1
 8007354:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8007358:	fa28 f101 	lsrgt.w	r1, r8, r1
 800735c:	bfd6      	itet	le
 800735e:	f1c1 0120 	rsble	r1, r1, #32
 8007362:	4321      	orrgt	r1, r4
 8007364:	fa08 f101 	lslle.w	r1, r8, r1
 8007368:	ee07 1a90 	vmov	s15, r1
 800736c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007370:	3b01      	subs	r3, #1
 8007372:	ee17 1a90 	vmov	r1, s15
 8007376:	2001      	movs	r0, #1
 8007378:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800737c:	e7a7      	b.n	80072ce <_dtoa_r+0x10e>
 800737e:	2101      	movs	r1, #1
 8007380:	1ad2      	subs	r2, r2, r3
 8007382:	1e53      	subs	r3, r2, #1
 8007384:	9305      	str	r3, [sp, #20]
 8007386:	bf45      	ittet	mi
 8007388:	f1c2 0301 	rsbmi	r3, r2, #1
 800738c:	9304      	strmi	r3, [sp, #16]
 800738e:	2300      	movpl	r3, #0
 8007390:	2300      	movmi	r3, #0
 8007392:	bf4c      	ite	mi
 8007394:	9305      	strmi	r3, [sp, #20]
 8007396:	9304      	strpl	r3, [sp, #16]
 8007398:	f1bb 0f00 	cmp.w	fp, #0
 800739c:	910b      	str	r1, [sp, #44]	; 0x2c
 800739e:	db18      	blt.n	80073d2 <_dtoa_r+0x212>
 80073a0:	9b05      	ldr	r3, [sp, #20]
 80073a2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80073a6:	445b      	add	r3, fp
 80073a8:	9305      	str	r3, [sp, #20]
 80073aa:	2300      	movs	r3, #0
 80073ac:	9a06      	ldr	r2, [sp, #24]
 80073ae:	2a09      	cmp	r2, #9
 80073b0:	d848      	bhi.n	8007444 <_dtoa_r+0x284>
 80073b2:	2a05      	cmp	r2, #5
 80073b4:	bfc4      	itt	gt
 80073b6:	3a04      	subgt	r2, #4
 80073b8:	9206      	strgt	r2, [sp, #24]
 80073ba:	9a06      	ldr	r2, [sp, #24]
 80073bc:	f1a2 0202 	sub.w	r2, r2, #2
 80073c0:	bfcc      	ite	gt
 80073c2:	2400      	movgt	r4, #0
 80073c4:	2401      	movle	r4, #1
 80073c6:	2a03      	cmp	r2, #3
 80073c8:	d847      	bhi.n	800745a <_dtoa_r+0x29a>
 80073ca:	e8df f002 	tbb	[pc, r2]
 80073ce:	2d0b      	.short	0x2d0b
 80073d0:	392b      	.short	0x392b
 80073d2:	9b04      	ldr	r3, [sp, #16]
 80073d4:	2200      	movs	r2, #0
 80073d6:	eba3 030b 	sub.w	r3, r3, fp
 80073da:	9304      	str	r3, [sp, #16]
 80073dc:	920a      	str	r2, [sp, #40]	; 0x28
 80073de:	f1cb 0300 	rsb	r3, fp, #0
 80073e2:	e7e3      	b.n	80073ac <_dtoa_r+0x1ec>
 80073e4:	2200      	movs	r2, #0
 80073e6:	9207      	str	r2, [sp, #28]
 80073e8:	9a08      	ldr	r2, [sp, #32]
 80073ea:	2a00      	cmp	r2, #0
 80073ec:	dc38      	bgt.n	8007460 <_dtoa_r+0x2a0>
 80073ee:	f04f 0a01 	mov.w	sl, #1
 80073f2:	46d1      	mov	r9, sl
 80073f4:	4652      	mov	r2, sl
 80073f6:	f8cd a020 	str.w	sl, [sp, #32]
 80073fa:	69f7      	ldr	r7, [r6, #28]
 80073fc:	2100      	movs	r1, #0
 80073fe:	2004      	movs	r0, #4
 8007400:	f100 0c14 	add.w	ip, r0, #20
 8007404:	4594      	cmp	ip, r2
 8007406:	d930      	bls.n	800746a <_dtoa_r+0x2aa>
 8007408:	6079      	str	r1, [r7, #4]
 800740a:	4630      	mov	r0, r6
 800740c:	930d      	str	r3, [sp, #52]	; 0x34
 800740e:	f000 fd43 	bl	8007e98 <_Balloc>
 8007412:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007414:	9001      	str	r0, [sp, #4]
 8007416:	4602      	mov	r2, r0
 8007418:	2800      	cmp	r0, #0
 800741a:	d145      	bne.n	80074a8 <_dtoa_r+0x2e8>
 800741c:	4b21      	ldr	r3, [pc, #132]	; (80074a4 <_dtoa_r+0x2e4>)
 800741e:	f240 11af 	movw	r1, #431	; 0x1af
 8007422:	e6e5      	b.n	80071f0 <_dtoa_r+0x30>
 8007424:	2201      	movs	r2, #1
 8007426:	e7de      	b.n	80073e6 <_dtoa_r+0x226>
 8007428:	2200      	movs	r2, #0
 800742a:	9207      	str	r2, [sp, #28]
 800742c:	9a08      	ldr	r2, [sp, #32]
 800742e:	eb0b 0a02 	add.w	sl, fp, r2
 8007432:	f10a 0901 	add.w	r9, sl, #1
 8007436:	464a      	mov	r2, r9
 8007438:	2a01      	cmp	r2, #1
 800743a:	bfb8      	it	lt
 800743c:	2201      	movlt	r2, #1
 800743e:	e7dc      	b.n	80073fa <_dtoa_r+0x23a>
 8007440:	2201      	movs	r2, #1
 8007442:	e7f2      	b.n	800742a <_dtoa_r+0x26a>
 8007444:	2401      	movs	r4, #1
 8007446:	2200      	movs	r2, #0
 8007448:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800744c:	f04f 3aff 	mov.w	sl, #4294967295
 8007450:	2100      	movs	r1, #0
 8007452:	46d1      	mov	r9, sl
 8007454:	2212      	movs	r2, #18
 8007456:	9108      	str	r1, [sp, #32]
 8007458:	e7cf      	b.n	80073fa <_dtoa_r+0x23a>
 800745a:	2201      	movs	r2, #1
 800745c:	9207      	str	r2, [sp, #28]
 800745e:	e7f5      	b.n	800744c <_dtoa_r+0x28c>
 8007460:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007464:	46d1      	mov	r9, sl
 8007466:	4652      	mov	r2, sl
 8007468:	e7c7      	b.n	80073fa <_dtoa_r+0x23a>
 800746a:	3101      	adds	r1, #1
 800746c:	0040      	lsls	r0, r0, #1
 800746e:	e7c7      	b.n	8007400 <_dtoa_r+0x240>
 8007470:	636f4361 	.word	0x636f4361
 8007474:	3fd287a7 	.word	0x3fd287a7
 8007478:	8b60c8b3 	.word	0x8b60c8b3
 800747c:	3fc68a28 	.word	0x3fc68a28
 8007480:	509f79fb 	.word	0x509f79fb
 8007484:	3fd34413 	.word	0x3fd34413
 8007488:	0802ed59 	.word	0x0802ed59
 800748c:	0802ed70 	.word	0x0802ed70
 8007490:	7ff00000 	.word	0x7ff00000
 8007494:	0802ed55 	.word	0x0802ed55
 8007498:	0802ed4c 	.word	0x0802ed4c
 800749c:	0802ed29 	.word	0x0802ed29
 80074a0:	0802ee60 	.word	0x0802ee60
 80074a4:	0802edc8 	.word	0x0802edc8
 80074a8:	69f2      	ldr	r2, [r6, #28]
 80074aa:	9901      	ldr	r1, [sp, #4]
 80074ac:	6011      	str	r1, [r2, #0]
 80074ae:	f1b9 0f0e 	cmp.w	r9, #14
 80074b2:	d86c      	bhi.n	800758e <_dtoa_r+0x3ce>
 80074b4:	2c00      	cmp	r4, #0
 80074b6:	d06a      	beq.n	800758e <_dtoa_r+0x3ce>
 80074b8:	f1bb 0f00 	cmp.w	fp, #0
 80074bc:	f340 80a0 	ble.w	8007600 <_dtoa_r+0x440>
 80074c0:	4ac1      	ldr	r2, [pc, #772]	; (80077c8 <_dtoa_r+0x608>)
 80074c2:	f00b 010f 	and.w	r1, fp, #15
 80074c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80074ca:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80074ce:	ed92 7b00 	vldr	d7, [r2]
 80074d2:	ea4f 122b 	mov.w	r2, fp, asr #4
 80074d6:	f000 8087 	beq.w	80075e8 <_dtoa_r+0x428>
 80074da:	49bc      	ldr	r1, [pc, #752]	; (80077cc <_dtoa_r+0x60c>)
 80074dc:	ed91 6b08 	vldr	d6, [r1, #32]
 80074e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80074e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80074e8:	f002 020f 	and.w	r2, r2, #15
 80074ec:	2103      	movs	r1, #3
 80074ee:	48b7      	ldr	r0, [pc, #732]	; (80077cc <_dtoa_r+0x60c>)
 80074f0:	2a00      	cmp	r2, #0
 80074f2:	d17b      	bne.n	80075ec <_dtoa_r+0x42c>
 80074f4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80074f8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80074fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007500:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007502:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007506:	2a00      	cmp	r2, #0
 8007508:	f000 80a0 	beq.w	800764c <_dtoa_r+0x48c>
 800750c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8007510:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007518:	f140 8098 	bpl.w	800764c <_dtoa_r+0x48c>
 800751c:	f1b9 0f00 	cmp.w	r9, #0
 8007520:	f000 8094 	beq.w	800764c <_dtoa_r+0x48c>
 8007524:	f1ba 0f00 	cmp.w	sl, #0
 8007528:	dd2f      	ble.n	800758a <_dtoa_r+0x3ca>
 800752a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800752e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007532:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007536:	f10b 32ff 	add.w	r2, fp, #4294967295
 800753a:	3101      	adds	r1, #1
 800753c:	4654      	mov	r4, sl
 800753e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007542:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007546:	ee07 1a90 	vmov	s15, r1
 800754a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800754e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007552:	ee15 7a90 	vmov	r7, s11
 8007556:	ec51 0b15 	vmov	r0, r1, d5
 800755a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800755e:	2c00      	cmp	r4, #0
 8007560:	d177      	bne.n	8007652 <_dtoa_r+0x492>
 8007562:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007566:	ee36 6b47 	vsub.f64	d6, d6, d7
 800756a:	ec41 0b17 	vmov	d7, r0, r1
 800756e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007576:	f300 826a 	bgt.w	8007a4e <_dtoa_r+0x88e>
 800757a:	eeb1 7b47 	vneg.f64	d7, d7
 800757e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007586:	f100 8260 	bmi.w	8007a4a <_dtoa_r+0x88a>
 800758a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800758e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007590:	2a00      	cmp	r2, #0
 8007592:	f2c0 811d 	blt.w	80077d0 <_dtoa_r+0x610>
 8007596:	f1bb 0f0e 	cmp.w	fp, #14
 800759a:	f300 8119 	bgt.w	80077d0 <_dtoa_r+0x610>
 800759e:	4b8a      	ldr	r3, [pc, #552]	; (80077c8 <_dtoa_r+0x608>)
 80075a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80075a4:	ed93 6b00 	vldr	d6, [r3]
 80075a8:	9b08      	ldr	r3, [sp, #32]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f280 80b7 	bge.w	800771e <_dtoa_r+0x55e>
 80075b0:	f1b9 0f00 	cmp.w	r9, #0
 80075b4:	f300 80b3 	bgt.w	800771e <_dtoa_r+0x55e>
 80075b8:	f040 8246 	bne.w	8007a48 <_dtoa_r+0x888>
 80075bc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80075c0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80075c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80075cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075d0:	464c      	mov	r4, r9
 80075d2:	464f      	mov	r7, r9
 80075d4:	f280 821c 	bge.w	8007a10 <_dtoa_r+0x850>
 80075d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80075dc:	2331      	movs	r3, #49	; 0x31
 80075de:	f808 3b01 	strb.w	r3, [r8], #1
 80075e2:	f10b 0b01 	add.w	fp, fp, #1
 80075e6:	e218      	b.n	8007a1a <_dtoa_r+0x85a>
 80075e8:	2102      	movs	r1, #2
 80075ea:	e780      	b.n	80074ee <_dtoa_r+0x32e>
 80075ec:	07d4      	lsls	r4, r2, #31
 80075ee:	d504      	bpl.n	80075fa <_dtoa_r+0x43a>
 80075f0:	ed90 6b00 	vldr	d6, [r0]
 80075f4:	3101      	adds	r1, #1
 80075f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80075fa:	1052      	asrs	r2, r2, #1
 80075fc:	3008      	adds	r0, #8
 80075fe:	e777      	b.n	80074f0 <_dtoa_r+0x330>
 8007600:	d022      	beq.n	8007648 <_dtoa_r+0x488>
 8007602:	f1cb 0200 	rsb	r2, fp, #0
 8007606:	4970      	ldr	r1, [pc, #448]	; (80077c8 <_dtoa_r+0x608>)
 8007608:	f002 000f 	and.w	r0, r2, #15
 800760c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007610:	ed91 7b00 	vldr	d7, [r1]
 8007614:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007618:	ed8d 7b02 	vstr	d7, [sp, #8]
 800761c:	486b      	ldr	r0, [pc, #428]	; (80077cc <_dtoa_r+0x60c>)
 800761e:	1112      	asrs	r2, r2, #4
 8007620:	2400      	movs	r4, #0
 8007622:	2102      	movs	r1, #2
 8007624:	b92a      	cbnz	r2, 8007632 <_dtoa_r+0x472>
 8007626:	2c00      	cmp	r4, #0
 8007628:	f43f af6a 	beq.w	8007500 <_dtoa_r+0x340>
 800762c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007630:	e766      	b.n	8007500 <_dtoa_r+0x340>
 8007632:	07d7      	lsls	r7, r2, #31
 8007634:	d505      	bpl.n	8007642 <_dtoa_r+0x482>
 8007636:	ed90 6b00 	vldr	d6, [r0]
 800763a:	3101      	adds	r1, #1
 800763c:	2401      	movs	r4, #1
 800763e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007642:	1052      	asrs	r2, r2, #1
 8007644:	3008      	adds	r0, #8
 8007646:	e7ed      	b.n	8007624 <_dtoa_r+0x464>
 8007648:	2102      	movs	r1, #2
 800764a:	e759      	b.n	8007500 <_dtoa_r+0x340>
 800764c:	465a      	mov	r2, fp
 800764e:	464c      	mov	r4, r9
 8007650:	e775      	b.n	800753e <_dtoa_r+0x37e>
 8007652:	ec41 0b17 	vmov	d7, r0, r1
 8007656:	495c      	ldr	r1, [pc, #368]	; (80077c8 <_dtoa_r+0x608>)
 8007658:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800765c:	ed11 4b02 	vldr	d4, [r1, #-8]
 8007660:	9901      	ldr	r1, [sp, #4]
 8007662:	440c      	add	r4, r1
 8007664:	9907      	ldr	r1, [sp, #28]
 8007666:	b351      	cbz	r1, 80076be <_dtoa_r+0x4fe>
 8007668:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800766c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007670:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007674:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007678:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800767c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007680:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007684:	ee14 1a90 	vmov	r1, s9
 8007688:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800768c:	3130      	adds	r1, #48	; 0x30
 800768e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007692:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800769a:	f808 1b01 	strb.w	r1, [r8], #1
 800769e:	d439      	bmi.n	8007714 <_dtoa_r+0x554>
 80076a0:	ee32 5b46 	vsub.f64	d5, d2, d6
 80076a4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80076a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076ac:	d472      	bmi.n	8007794 <_dtoa_r+0x5d4>
 80076ae:	45a0      	cmp	r8, r4
 80076b0:	f43f af6b 	beq.w	800758a <_dtoa_r+0x3ca>
 80076b4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80076b8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80076bc:	e7e0      	b.n	8007680 <_dtoa_r+0x4c0>
 80076be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80076c2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80076c6:	4620      	mov	r0, r4
 80076c8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80076cc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80076d0:	ee14 1a90 	vmov	r1, s9
 80076d4:	3130      	adds	r1, #48	; 0x30
 80076d6:	f808 1b01 	strb.w	r1, [r8], #1
 80076da:	45a0      	cmp	r8, r4
 80076dc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80076e0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80076e4:	d118      	bne.n	8007718 <_dtoa_r+0x558>
 80076e6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80076ea:	ee37 4b05 	vadd.f64	d4, d7, d5
 80076ee:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80076f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076f6:	dc4d      	bgt.n	8007794 <_dtoa_r+0x5d4>
 80076f8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80076fc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8007700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007704:	f57f af41 	bpl.w	800758a <_dtoa_r+0x3ca>
 8007708:	4680      	mov	r8, r0
 800770a:	3801      	subs	r0, #1
 800770c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007710:	2b30      	cmp	r3, #48	; 0x30
 8007712:	d0f9      	beq.n	8007708 <_dtoa_r+0x548>
 8007714:	4693      	mov	fp, r2
 8007716:	e02a      	b.n	800776e <_dtoa_r+0x5ae>
 8007718:	ee26 6b03 	vmul.f64	d6, d6, d3
 800771c:	e7d6      	b.n	80076cc <_dtoa_r+0x50c>
 800771e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007722:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007726:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800772a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800772e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007732:	ee15 3a10 	vmov	r3, s10
 8007736:	3330      	adds	r3, #48	; 0x30
 8007738:	f808 3b01 	strb.w	r3, [r8], #1
 800773c:	9b01      	ldr	r3, [sp, #4]
 800773e:	eba8 0303 	sub.w	r3, r8, r3
 8007742:	4599      	cmp	r9, r3
 8007744:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007748:	eea3 7b46 	vfms.f64	d7, d3, d6
 800774c:	d133      	bne.n	80077b6 <_dtoa_r+0x5f6>
 800774e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007752:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800775a:	dc1a      	bgt.n	8007792 <_dtoa_r+0x5d2>
 800775c:	eeb4 7b46 	vcmp.f64	d7, d6
 8007760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007764:	d103      	bne.n	800776e <_dtoa_r+0x5ae>
 8007766:	ee15 3a10 	vmov	r3, s10
 800776a:	07d9      	lsls	r1, r3, #31
 800776c:	d411      	bmi.n	8007792 <_dtoa_r+0x5d2>
 800776e:	4629      	mov	r1, r5
 8007770:	4630      	mov	r0, r6
 8007772:	f000 fbd1 	bl	8007f18 <_Bfree>
 8007776:	2300      	movs	r3, #0
 8007778:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800777a:	f888 3000 	strb.w	r3, [r8]
 800777e:	f10b 0301 	add.w	r3, fp, #1
 8007782:	6013      	str	r3, [r2, #0]
 8007784:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007786:	2b00      	cmp	r3, #0
 8007788:	f43f ad69 	beq.w	800725e <_dtoa_r+0x9e>
 800778c:	f8c3 8000 	str.w	r8, [r3]
 8007790:	e565      	b.n	800725e <_dtoa_r+0x9e>
 8007792:	465a      	mov	r2, fp
 8007794:	4643      	mov	r3, r8
 8007796:	4698      	mov	r8, r3
 8007798:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800779c:	2939      	cmp	r1, #57	; 0x39
 800779e:	d106      	bne.n	80077ae <_dtoa_r+0x5ee>
 80077a0:	9901      	ldr	r1, [sp, #4]
 80077a2:	4299      	cmp	r1, r3
 80077a4:	d1f7      	bne.n	8007796 <_dtoa_r+0x5d6>
 80077a6:	9801      	ldr	r0, [sp, #4]
 80077a8:	2130      	movs	r1, #48	; 0x30
 80077aa:	3201      	adds	r2, #1
 80077ac:	7001      	strb	r1, [r0, #0]
 80077ae:	7819      	ldrb	r1, [r3, #0]
 80077b0:	3101      	adds	r1, #1
 80077b2:	7019      	strb	r1, [r3, #0]
 80077b4:	e7ae      	b.n	8007714 <_dtoa_r+0x554>
 80077b6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80077ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80077be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077c2:	d1b2      	bne.n	800772a <_dtoa_r+0x56a>
 80077c4:	e7d3      	b.n	800776e <_dtoa_r+0x5ae>
 80077c6:	bf00      	nop
 80077c8:	0802ee60 	.word	0x0802ee60
 80077cc:	0802ee38 	.word	0x0802ee38
 80077d0:	9907      	ldr	r1, [sp, #28]
 80077d2:	2900      	cmp	r1, #0
 80077d4:	f000 80d0 	beq.w	8007978 <_dtoa_r+0x7b8>
 80077d8:	9906      	ldr	r1, [sp, #24]
 80077da:	2901      	cmp	r1, #1
 80077dc:	f300 80b4 	bgt.w	8007948 <_dtoa_r+0x788>
 80077e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077e2:	2900      	cmp	r1, #0
 80077e4:	f000 80ac 	beq.w	8007940 <_dtoa_r+0x780>
 80077e8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80077ec:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80077f0:	461c      	mov	r4, r3
 80077f2:	9309      	str	r3, [sp, #36]	; 0x24
 80077f4:	9b04      	ldr	r3, [sp, #16]
 80077f6:	4413      	add	r3, r2
 80077f8:	9304      	str	r3, [sp, #16]
 80077fa:	9b05      	ldr	r3, [sp, #20]
 80077fc:	2101      	movs	r1, #1
 80077fe:	4413      	add	r3, r2
 8007800:	4630      	mov	r0, r6
 8007802:	9305      	str	r3, [sp, #20]
 8007804:	f000 fc3e 	bl	8008084 <__i2b>
 8007808:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780a:	4607      	mov	r7, r0
 800780c:	f1b8 0f00 	cmp.w	r8, #0
 8007810:	d00d      	beq.n	800782e <_dtoa_r+0x66e>
 8007812:	9a05      	ldr	r2, [sp, #20]
 8007814:	2a00      	cmp	r2, #0
 8007816:	dd0a      	ble.n	800782e <_dtoa_r+0x66e>
 8007818:	4542      	cmp	r2, r8
 800781a:	9904      	ldr	r1, [sp, #16]
 800781c:	bfa8      	it	ge
 800781e:	4642      	movge	r2, r8
 8007820:	1a89      	subs	r1, r1, r2
 8007822:	9104      	str	r1, [sp, #16]
 8007824:	9905      	ldr	r1, [sp, #20]
 8007826:	eba8 0802 	sub.w	r8, r8, r2
 800782a:	1a8a      	subs	r2, r1, r2
 800782c:	9205      	str	r2, [sp, #20]
 800782e:	b303      	cbz	r3, 8007872 <_dtoa_r+0x6b2>
 8007830:	9a07      	ldr	r2, [sp, #28]
 8007832:	2a00      	cmp	r2, #0
 8007834:	f000 80a5 	beq.w	8007982 <_dtoa_r+0x7c2>
 8007838:	2c00      	cmp	r4, #0
 800783a:	dd13      	ble.n	8007864 <_dtoa_r+0x6a4>
 800783c:	4639      	mov	r1, r7
 800783e:	4622      	mov	r2, r4
 8007840:	4630      	mov	r0, r6
 8007842:	930d      	str	r3, [sp, #52]	; 0x34
 8007844:	f000 fcde 	bl	8008204 <__pow5mult>
 8007848:	462a      	mov	r2, r5
 800784a:	4601      	mov	r1, r0
 800784c:	4607      	mov	r7, r0
 800784e:	4630      	mov	r0, r6
 8007850:	f000 fc2e 	bl	80080b0 <__multiply>
 8007854:	4629      	mov	r1, r5
 8007856:	9009      	str	r0, [sp, #36]	; 0x24
 8007858:	4630      	mov	r0, r6
 800785a:	f000 fb5d 	bl	8007f18 <_Bfree>
 800785e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007860:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007862:	4615      	mov	r5, r2
 8007864:	1b1a      	subs	r2, r3, r4
 8007866:	d004      	beq.n	8007872 <_dtoa_r+0x6b2>
 8007868:	4629      	mov	r1, r5
 800786a:	4630      	mov	r0, r6
 800786c:	f000 fcca 	bl	8008204 <__pow5mult>
 8007870:	4605      	mov	r5, r0
 8007872:	2101      	movs	r1, #1
 8007874:	4630      	mov	r0, r6
 8007876:	f000 fc05 	bl	8008084 <__i2b>
 800787a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800787c:	2b00      	cmp	r3, #0
 800787e:	4604      	mov	r4, r0
 8007880:	f340 8081 	ble.w	8007986 <_dtoa_r+0x7c6>
 8007884:	461a      	mov	r2, r3
 8007886:	4601      	mov	r1, r0
 8007888:	4630      	mov	r0, r6
 800788a:	f000 fcbb 	bl	8008204 <__pow5mult>
 800788e:	9b06      	ldr	r3, [sp, #24]
 8007890:	2b01      	cmp	r3, #1
 8007892:	4604      	mov	r4, r0
 8007894:	dd7a      	ble.n	800798c <_dtoa_r+0x7cc>
 8007896:	2300      	movs	r3, #0
 8007898:	9309      	str	r3, [sp, #36]	; 0x24
 800789a:	6922      	ldr	r2, [r4, #16]
 800789c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80078a0:	6910      	ldr	r0, [r2, #16]
 80078a2:	f000 fba1 	bl	8007fe8 <__hi0bits>
 80078a6:	f1c0 0020 	rsb	r0, r0, #32
 80078aa:	9b05      	ldr	r3, [sp, #20]
 80078ac:	4418      	add	r0, r3
 80078ae:	f010 001f 	ands.w	r0, r0, #31
 80078b2:	f000 8093 	beq.w	80079dc <_dtoa_r+0x81c>
 80078b6:	f1c0 0220 	rsb	r2, r0, #32
 80078ba:	2a04      	cmp	r2, #4
 80078bc:	f340 8085 	ble.w	80079ca <_dtoa_r+0x80a>
 80078c0:	9b04      	ldr	r3, [sp, #16]
 80078c2:	f1c0 001c 	rsb	r0, r0, #28
 80078c6:	4403      	add	r3, r0
 80078c8:	9304      	str	r3, [sp, #16]
 80078ca:	9b05      	ldr	r3, [sp, #20]
 80078cc:	4480      	add	r8, r0
 80078ce:	4403      	add	r3, r0
 80078d0:	9305      	str	r3, [sp, #20]
 80078d2:	9b04      	ldr	r3, [sp, #16]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dd05      	ble.n	80078e4 <_dtoa_r+0x724>
 80078d8:	4629      	mov	r1, r5
 80078da:	461a      	mov	r2, r3
 80078dc:	4630      	mov	r0, r6
 80078de:	f000 fceb 	bl	80082b8 <__lshift>
 80078e2:	4605      	mov	r5, r0
 80078e4:	9b05      	ldr	r3, [sp, #20]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	dd05      	ble.n	80078f6 <_dtoa_r+0x736>
 80078ea:	4621      	mov	r1, r4
 80078ec:	461a      	mov	r2, r3
 80078ee:	4630      	mov	r0, r6
 80078f0:	f000 fce2 	bl	80082b8 <__lshift>
 80078f4:	4604      	mov	r4, r0
 80078f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d071      	beq.n	80079e0 <_dtoa_r+0x820>
 80078fc:	4621      	mov	r1, r4
 80078fe:	4628      	mov	r0, r5
 8007900:	f000 fd46 	bl	8008390 <__mcmp>
 8007904:	2800      	cmp	r0, #0
 8007906:	da6b      	bge.n	80079e0 <_dtoa_r+0x820>
 8007908:	2300      	movs	r3, #0
 800790a:	4629      	mov	r1, r5
 800790c:	220a      	movs	r2, #10
 800790e:	4630      	mov	r0, r6
 8007910:	f000 fb24 	bl	8007f5c <__multadd>
 8007914:	9b07      	ldr	r3, [sp, #28]
 8007916:	f10b 3bff 	add.w	fp, fp, #4294967295
 800791a:	4605      	mov	r5, r0
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 8197 	beq.w	8007c50 <_dtoa_r+0xa90>
 8007922:	4639      	mov	r1, r7
 8007924:	2300      	movs	r3, #0
 8007926:	220a      	movs	r2, #10
 8007928:	4630      	mov	r0, r6
 800792a:	f000 fb17 	bl	8007f5c <__multadd>
 800792e:	f1ba 0f00 	cmp.w	sl, #0
 8007932:	4607      	mov	r7, r0
 8007934:	f300 8093 	bgt.w	8007a5e <_dtoa_r+0x89e>
 8007938:	9b06      	ldr	r3, [sp, #24]
 800793a:	2b02      	cmp	r3, #2
 800793c:	dc57      	bgt.n	80079ee <_dtoa_r+0x82e>
 800793e:	e08e      	b.n	8007a5e <_dtoa_r+0x89e>
 8007940:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007942:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007946:	e751      	b.n	80077ec <_dtoa_r+0x62c>
 8007948:	f109 34ff 	add.w	r4, r9, #4294967295
 800794c:	42a3      	cmp	r3, r4
 800794e:	bfbf      	itttt	lt
 8007950:	1ae2      	sublt	r2, r4, r3
 8007952:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007954:	189b      	addlt	r3, r3, r2
 8007956:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007958:	bfae      	itee	ge
 800795a:	1b1c      	subge	r4, r3, r4
 800795c:	4623      	movlt	r3, r4
 800795e:	2400      	movlt	r4, #0
 8007960:	f1b9 0f00 	cmp.w	r9, #0
 8007964:	bfb5      	itete	lt
 8007966:	9a04      	ldrlt	r2, [sp, #16]
 8007968:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800796c:	eba2 0809 	sublt.w	r8, r2, r9
 8007970:	464a      	movge	r2, r9
 8007972:	bfb8      	it	lt
 8007974:	2200      	movlt	r2, #0
 8007976:	e73c      	b.n	80077f2 <_dtoa_r+0x632>
 8007978:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800797c:	9f07      	ldr	r7, [sp, #28]
 800797e:	461c      	mov	r4, r3
 8007980:	e744      	b.n	800780c <_dtoa_r+0x64c>
 8007982:	461a      	mov	r2, r3
 8007984:	e770      	b.n	8007868 <_dtoa_r+0x6a8>
 8007986:	9b06      	ldr	r3, [sp, #24]
 8007988:	2b01      	cmp	r3, #1
 800798a:	dc18      	bgt.n	80079be <_dtoa_r+0x7fe>
 800798c:	9b02      	ldr	r3, [sp, #8]
 800798e:	b9b3      	cbnz	r3, 80079be <_dtoa_r+0x7fe>
 8007990:	9b03      	ldr	r3, [sp, #12]
 8007992:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007996:	b9a2      	cbnz	r2, 80079c2 <_dtoa_r+0x802>
 8007998:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800799c:	0d12      	lsrs	r2, r2, #20
 800799e:	0512      	lsls	r2, r2, #20
 80079a0:	b18a      	cbz	r2, 80079c6 <_dtoa_r+0x806>
 80079a2:	9b04      	ldr	r3, [sp, #16]
 80079a4:	3301      	adds	r3, #1
 80079a6:	9304      	str	r3, [sp, #16]
 80079a8:	9b05      	ldr	r3, [sp, #20]
 80079aa:	3301      	adds	r3, #1
 80079ac:	9305      	str	r3, [sp, #20]
 80079ae:	2301      	movs	r3, #1
 80079b0:	9309      	str	r3, [sp, #36]	; 0x24
 80079b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f47f af70 	bne.w	800789a <_dtoa_r+0x6da>
 80079ba:	2001      	movs	r0, #1
 80079bc:	e775      	b.n	80078aa <_dtoa_r+0x6ea>
 80079be:	2300      	movs	r3, #0
 80079c0:	e7f6      	b.n	80079b0 <_dtoa_r+0x7f0>
 80079c2:	9b02      	ldr	r3, [sp, #8]
 80079c4:	e7f4      	b.n	80079b0 <_dtoa_r+0x7f0>
 80079c6:	9209      	str	r2, [sp, #36]	; 0x24
 80079c8:	e7f3      	b.n	80079b2 <_dtoa_r+0x7f2>
 80079ca:	d082      	beq.n	80078d2 <_dtoa_r+0x712>
 80079cc:	9b04      	ldr	r3, [sp, #16]
 80079ce:	321c      	adds	r2, #28
 80079d0:	4413      	add	r3, r2
 80079d2:	9304      	str	r3, [sp, #16]
 80079d4:	9b05      	ldr	r3, [sp, #20]
 80079d6:	4490      	add	r8, r2
 80079d8:	4413      	add	r3, r2
 80079da:	e779      	b.n	80078d0 <_dtoa_r+0x710>
 80079dc:	4602      	mov	r2, r0
 80079de:	e7f5      	b.n	80079cc <_dtoa_r+0x80c>
 80079e0:	f1b9 0f00 	cmp.w	r9, #0
 80079e4:	dc36      	bgt.n	8007a54 <_dtoa_r+0x894>
 80079e6:	9b06      	ldr	r3, [sp, #24]
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	dd33      	ble.n	8007a54 <_dtoa_r+0x894>
 80079ec:	46ca      	mov	sl, r9
 80079ee:	f1ba 0f00 	cmp.w	sl, #0
 80079f2:	d10d      	bne.n	8007a10 <_dtoa_r+0x850>
 80079f4:	4621      	mov	r1, r4
 80079f6:	4653      	mov	r3, sl
 80079f8:	2205      	movs	r2, #5
 80079fa:	4630      	mov	r0, r6
 80079fc:	f000 faae 	bl	8007f5c <__multadd>
 8007a00:	4601      	mov	r1, r0
 8007a02:	4604      	mov	r4, r0
 8007a04:	4628      	mov	r0, r5
 8007a06:	f000 fcc3 	bl	8008390 <__mcmp>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f73f ade4 	bgt.w	80075d8 <_dtoa_r+0x418>
 8007a10:	9b08      	ldr	r3, [sp, #32]
 8007a12:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007a16:	ea6f 0b03 	mvn.w	fp, r3
 8007a1a:	f04f 0900 	mov.w	r9, #0
 8007a1e:	4621      	mov	r1, r4
 8007a20:	4630      	mov	r0, r6
 8007a22:	f000 fa79 	bl	8007f18 <_Bfree>
 8007a26:	2f00      	cmp	r7, #0
 8007a28:	f43f aea1 	beq.w	800776e <_dtoa_r+0x5ae>
 8007a2c:	f1b9 0f00 	cmp.w	r9, #0
 8007a30:	d005      	beq.n	8007a3e <_dtoa_r+0x87e>
 8007a32:	45b9      	cmp	r9, r7
 8007a34:	d003      	beq.n	8007a3e <_dtoa_r+0x87e>
 8007a36:	4649      	mov	r1, r9
 8007a38:	4630      	mov	r0, r6
 8007a3a:	f000 fa6d 	bl	8007f18 <_Bfree>
 8007a3e:	4639      	mov	r1, r7
 8007a40:	4630      	mov	r0, r6
 8007a42:	f000 fa69 	bl	8007f18 <_Bfree>
 8007a46:	e692      	b.n	800776e <_dtoa_r+0x5ae>
 8007a48:	2400      	movs	r4, #0
 8007a4a:	4627      	mov	r7, r4
 8007a4c:	e7e0      	b.n	8007a10 <_dtoa_r+0x850>
 8007a4e:	4693      	mov	fp, r2
 8007a50:	4627      	mov	r7, r4
 8007a52:	e5c1      	b.n	80075d8 <_dtoa_r+0x418>
 8007a54:	9b07      	ldr	r3, [sp, #28]
 8007a56:	46ca      	mov	sl, r9
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 8100 	beq.w	8007c5e <_dtoa_r+0xa9e>
 8007a5e:	f1b8 0f00 	cmp.w	r8, #0
 8007a62:	dd05      	ble.n	8007a70 <_dtoa_r+0x8b0>
 8007a64:	4639      	mov	r1, r7
 8007a66:	4642      	mov	r2, r8
 8007a68:	4630      	mov	r0, r6
 8007a6a:	f000 fc25 	bl	80082b8 <__lshift>
 8007a6e:	4607      	mov	r7, r0
 8007a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d05d      	beq.n	8007b32 <_dtoa_r+0x972>
 8007a76:	6879      	ldr	r1, [r7, #4]
 8007a78:	4630      	mov	r0, r6
 8007a7a:	f000 fa0d 	bl	8007e98 <_Balloc>
 8007a7e:	4680      	mov	r8, r0
 8007a80:	b928      	cbnz	r0, 8007a8e <_dtoa_r+0x8ce>
 8007a82:	4b82      	ldr	r3, [pc, #520]	; (8007c8c <_dtoa_r+0xacc>)
 8007a84:	4602      	mov	r2, r0
 8007a86:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007a8a:	f7ff bbb1 	b.w	80071f0 <_dtoa_r+0x30>
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	3202      	adds	r2, #2
 8007a92:	0092      	lsls	r2, r2, #2
 8007a94:	f107 010c 	add.w	r1, r7, #12
 8007a98:	300c      	adds	r0, #12
 8007a9a:	f000 ffa9 	bl	80089f0 <memcpy>
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4641      	mov	r1, r8
 8007aa2:	4630      	mov	r0, r6
 8007aa4:	f000 fc08 	bl	80082b8 <__lshift>
 8007aa8:	9b01      	ldr	r3, [sp, #4]
 8007aaa:	3301      	adds	r3, #1
 8007aac:	9304      	str	r3, [sp, #16]
 8007aae:	9b01      	ldr	r3, [sp, #4]
 8007ab0:	4453      	add	r3, sl
 8007ab2:	9308      	str	r3, [sp, #32]
 8007ab4:	9b02      	ldr	r3, [sp, #8]
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	46b9      	mov	r9, r7
 8007abc:	9307      	str	r3, [sp, #28]
 8007abe:	4607      	mov	r7, r0
 8007ac0:	9b04      	ldr	r3, [sp, #16]
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	9302      	str	r3, [sp, #8]
 8007aca:	f7ff faf0 	bl	80070ae <quorem>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	3330      	adds	r3, #48	; 0x30
 8007ad2:	9005      	str	r0, [sp, #20]
 8007ad4:	4649      	mov	r1, r9
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8007ada:	f000 fc59 	bl	8008390 <__mcmp>
 8007ade:	463a      	mov	r2, r7
 8007ae0:	4682      	mov	sl, r0
 8007ae2:	4621      	mov	r1, r4
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f000 fc6f 	bl	80083c8 <__mdiff>
 8007aea:	68c2      	ldr	r2, [r0, #12]
 8007aec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aee:	4680      	mov	r8, r0
 8007af0:	bb0a      	cbnz	r2, 8007b36 <_dtoa_r+0x976>
 8007af2:	4601      	mov	r1, r0
 8007af4:	4628      	mov	r0, r5
 8007af6:	f000 fc4b 	bl	8008390 <__mcmp>
 8007afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007afc:	4602      	mov	r2, r0
 8007afe:	4641      	mov	r1, r8
 8007b00:	4630      	mov	r0, r6
 8007b02:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8007b06:	f000 fa07 	bl	8007f18 <_Bfree>
 8007b0a:	9b06      	ldr	r3, [sp, #24]
 8007b0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b0e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007b12:	ea43 0102 	orr.w	r1, r3, r2
 8007b16:	9b07      	ldr	r3, [sp, #28]
 8007b18:	4319      	orrs	r1, r3
 8007b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b1c:	d10d      	bne.n	8007b3a <_dtoa_r+0x97a>
 8007b1e:	2b39      	cmp	r3, #57	; 0x39
 8007b20:	d029      	beq.n	8007b76 <_dtoa_r+0x9b6>
 8007b22:	f1ba 0f00 	cmp.w	sl, #0
 8007b26:	dd01      	ble.n	8007b2c <_dtoa_r+0x96c>
 8007b28:	9b05      	ldr	r3, [sp, #20]
 8007b2a:	3331      	adds	r3, #49	; 0x31
 8007b2c:	9a02      	ldr	r2, [sp, #8]
 8007b2e:	7013      	strb	r3, [r2, #0]
 8007b30:	e775      	b.n	8007a1e <_dtoa_r+0x85e>
 8007b32:	4638      	mov	r0, r7
 8007b34:	e7b8      	b.n	8007aa8 <_dtoa_r+0x8e8>
 8007b36:	2201      	movs	r2, #1
 8007b38:	e7e1      	b.n	8007afe <_dtoa_r+0x93e>
 8007b3a:	f1ba 0f00 	cmp.w	sl, #0
 8007b3e:	db06      	blt.n	8007b4e <_dtoa_r+0x98e>
 8007b40:	9906      	ldr	r1, [sp, #24]
 8007b42:	ea41 0a0a 	orr.w	sl, r1, sl
 8007b46:	9907      	ldr	r1, [sp, #28]
 8007b48:	ea5a 0a01 	orrs.w	sl, sl, r1
 8007b4c:	d120      	bne.n	8007b90 <_dtoa_r+0x9d0>
 8007b4e:	2a00      	cmp	r2, #0
 8007b50:	ddec      	ble.n	8007b2c <_dtoa_r+0x96c>
 8007b52:	4629      	mov	r1, r5
 8007b54:	2201      	movs	r2, #1
 8007b56:	4630      	mov	r0, r6
 8007b58:	9304      	str	r3, [sp, #16]
 8007b5a:	f000 fbad 	bl	80082b8 <__lshift>
 8007b5e:	4621      	mov	r1, r4
 8007b60:	4605      	mov	r5, r0
 8007b62:	f000 fc15 	bl	8008390 <__mcmp>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	9b04      	ldr	r3, [sp, #16]
 8007b6a:	dc02      	bgt.n	8007b72 <_dtoa_r+0x9b2>
 8007b6c:	d1de      	bne.n	8007b2c <_dtoa_r+0x96c>
 8007b6e:	07da      	lsls	r2, r3, #31
 8007b70:	d5dc      	bpl.n	8007b2c <_dtoa_r+0x96c>
 8007b72:	2b39      	cmp	r3, #57	; 0x39
 8007b74:	d1d8      	bne.n	8007b28 <_dtoa_r+0x968>
 8007b76:	9a02      	ldr	r2, [sp, #8]
 8007b78:	2339      	movs	r3, #57	; 0x39
 8007b7a:	7013      	strb	r3, [r2, #0]
 8007b7c:	4643      	mov	r3, r8
 8007b7e:	4698      	mov	r8, r3
 8007b80:	3b01      	subs	r3, #1
 8007b82:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007b86:	2a39      	cmp	r2, #57	; 0x39
 8007b88:	d051      	beq.n	8007c2e <_dtoa_r+0xa6e>
 8007b8a:	3201      	adds	r2, #1
 8007b8c:	701a      	strb	r2, [r3, #0]
 8007b8e:	e746      	b.n	8007a1e <_dtoa_r+0x85e>
 8007b90:	2a00      	cmp	r2, #0
 8007b92:	dd03      	ble.n	8007b9c <_dtoa_r+0x9dc>
 8007b94:	2b39      	cmp	r3, #57	; 0x39
 8007b96:	d0ee      	beq.n	8007b76 <_dtoa_r+0x9b6>
 8007b98:	3301      	adds	r3, #1
 8007b9a:	e7c7      	b.n	8007b2c <_dtoa_r+0x96c>
 8007b9c:	9a04      	ldr	r2, [sp, #16]
 8007b9e:	9908      	ldr	r1, [sp, #32]
 8007ba0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ba4:	428a      	cmp	r2, r1
 8007ba6:	d02b      	beq.n	8007c00 <_dtoa_r+0xa40>
 8007ba8:	4629      	mov	r1, r5
 8007baa:	2300      	movs	r3, #0
 8007bac:	220a      	movs	r2, #10
 8007bae:	4630      	mov	r0, r6
 8007bb0:	f000 f9d4 	bl	8007f5c <__multadd>
 8007bb4:	45b9      	cmp	r9, r7
 8007bb6:	4605      	mov	r5, r0
 8007bb8:	f04f 0300 	mov.w	r3, #0
 8007bbc:	f04f 020a 	mov.w	r2, #10
 8007bc0:	4649      	mov	r1, r9
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	d107      	bne.n	8007bd6 <_dtoa_r+0xa16>
 8007bc6:	f000 f9c9 	bl	8007f5c <__multadd>
 8007bca:	4681      	mov	r9, r0
 8007bcc:	4607      	mov	r7, r0
 8007bce:	9b04      	ldr	r3, [sp, #16]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	9304      	str	r3, [sp, #16]
 8007bd4:	e774      	b.n	8007ac0 <_dtoa_r+0x900>
 8007bd6:	f000 f9c1 	bl	8007f5c <__multadd>
 8007bda:	4639      	mov	r1, r7
 8007bdc:	4681      	mov	r9, r0
 8007bde:	2300      	movs	r3, #0
 8007be0:	220a      	movs	r2, #10
 8007be2:	4630      	mov	r0, r6
 8007be4:	f000 f9ba 	bl	8007f5c <__multadd>
 8007be8:	4607      	mov	r7, r0
 8007bea:	e7f0      	b.n	8007bce <_dtoa_r+0xa0e>
 8007bec:	f1ba 0f00 	cmp.w	sl, #0
 8007bf0:	9a01      	ldr	r2, [sp, #4]
 8007bf2:	bfcc      	ite	gt
 8007bf4:	46d0      	movgt	r8, sl
 8007bf6:	f04f 0801 	movle.w	r8, #1
 8007bfa:	4490      	add	r8, r2
 8007bfc:	f04f 0900 	mov.w	r9, #0
 8007c00:	4629      	mov	r1, r5
 8007c02:	2201      	movs	r2, #1
 8007c04:	4630      	mov	r0, r6
 8007c06:	9302      	str	r3, [sp, #8]
 8007c08:	f000 fb56 	bl	80082b8 <__lshift>
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	4605      	mov	r5, r0
 8007c10:	f000 fbbe 	bl	8008390 <__mcmp>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	dcb1      	bgt.n	8007b7c <_dtoa_r+0x9bc>
 8007c18:	d102      	bne.n	8007c20 <_dtoa_r+0xa60>
 8007c1a:	9b02      	ldr	r3, [sp, #8]
 8007c1c:	07db      	lsls	r3, r3, #31
 8007c1e:	d4ad      	bmi.n	8007b7c <_dtoa_r+0x9bc>
 8007c20:	4643      	mov	r3, r8
 8007c22:	4698      	mov	r8, r3
 8007c24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c28:	2a30      	cmp	r2, #48	; 0x30
 8007c2a:	d0fa      	beq.n	8007c22 <_dtoa_r+0xa62>
 8007c2c:	e6f7      	b.n	8007a1e <_dtoa_r+0x85e>
 8007c2e:	9a01      	ldr	r2, [sp, #4]
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d1a4      	bne.n	8007b7e <_dtoa_r+0x9be>
 8007c34:	f10b 0b01 	add.w	fp, fp, #1
 8007c38:	2331      	movs	r3, #49	; 0x31
 8007c3a:	e778      	b.n	8007b2e <_dtoa_r+0x96e>
 8007c3c:	4b14      	ldr	r3, [pc, #80]	; (8007c90 <_dtoa_r+0xad0>)
 8007c3e:	f7ff bb2a 	b.w	8007296 <_dtoa_r+0xd6>
 8007c42:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f47f ab05 	bne.w	8007254 <_dtoa_r+0x94>
 8007c4a:	4b12      	ldr	r3, [pc, #72]	; (8007c94 <_dtoa_r+0xad4>)
 8007c4c:	f7ff bb23 	b.w	8007296 <_dtoa_r+0xd6>
 8007c50:	f1ba 0f00 	cmp.w	sl, #0
 8007c54:	dc03      	bgt.n	8007c5e <_dtoa_r+0xa9e>
 8007c56:	9b06      	ldr	r3, [sp, #24]
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	f73f aec8 	bgt.w	80079ee <_dtoa_r+0x82e>
 8007c5e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c62:	4621      	mov	r1, r4
 8007c64:	4628      	mov	r0, r5
 8007c66:	f7ff fa22 	bl	80070ae <quorem>
 8007c6a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007c6e:	f808 3b01 	strb.w	r3, [r8], #1
 8007c72:	9a01      	ldr	r2, [sp, #4]
 8007c74:	eba8 0202 	sub.w	r2, r8, r2
 8007c78:	4592      	cmp	sl, r2
 8007c7a:	ddb7      	ble.n	8007bec <_dtoa_r+0xa2c>
 8007c7c:	4629      	mov	r1, r5
 8007c7e:	2300      	movs	r3, #0
 8007c80:	220a      	movs	r2, #10
 8007c82:	4630      	mov	r0, r6
 8007c84:	f000 f96a 	bl	8007f5c <__multadd>
 8007c88:	4605      	mov	r5, r0
 8007c8a:	e7ea      	b.n	8007c62 <_dtoa_r+0xaa2>
 8007c8c:	0802edc8 	.word	0x0802edc8
 8007c90:	0802ed28 	.word	0x0802ed28
 8007c94:	0802ed4c 	.word	0x0802ed4c

08007c98 <_free_r>:
 8007c98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c9a:	2900      	cmp	r1, #0
 8007c9c:	d044      	beq.n	8007d28 <_free_r+0x90>
 8007c9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ca2:	9001      	str	r0, [sp, #4]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f1a1 0404 	sub.w	r4, r1, #4
 8007caa:	bfb8      	it	lt
 8007cac:	18e4      	addlt	r4, r4, r3
 8007cae:	f000 f8e7 	bl	8007e80 <__malloc_lock>
 8007cb2:	4a1e      	ldr	r2, [pc, #120]	; (8007d2c <_free_r+0x94>)
 8007cb4:	9801      	ldr	r0, [sp, #4]
 8007cb6:	6813      	ldr	r3, [r2, #0]
 8007cb8:	b933      	cbnz	r3, 8007cc8 <_free_r+0x30>
 8007cba:	6063      	str	r3, [r4, #4]
 8007cbc:	6014      	str	r4, [r2, #0]
 8007cbe:	b003      	add	sp, #12
 8007cc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cc4:	f000 b8e2 	b.w	8007e8c <__malloc_unlock>
 8007cc8:	42a3      	cmp	r3, r4
 8007cca:	d908      	bls.n	8007cde <_free_r+0x46>
 8007ccc:	6825      	ldr	r5, [r4, #0]
 8007cce:	1961      	adds	r1, r4, r5
 8007cd0:	428b      	cmp	r3, r1
 8007cd2:	bf01      	itttt	eq
 8007cd4:	6819      	ldreq	r1, [r3, #0]
 8007cd6:	685b      	ldreq	r3, [r3, #4]
 8007cd8:	1949      	addeq	r1, r1, r5
 8007cda:	6021      	streq	r1, [r4, #0]
 8007cdc:	e7ed      	b.n	8007cba <_free_r+0x22>
 8007cde:	461a      	mov	r2, r3
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	b10b      	cbz	r3, 8007ce8 <_free_r+0x50>
 8007ce4:	42a3      	cmp	r3, r4
 8007ce6:	d9fa      	bls.n	8007cde <_free_r+0x46>
 8007ce8:	6811      	ldr	r1, [r2, #0]
 8007cea:	1855      	adds	r5, r2, r1
 8007cec:	42a5      	cmp	r5, r4
 8007cee:	d10b      	bne.n	8007d08 <_free_r+0x70>
 8007cf0:	6824      	ldr	r4, [r4, #0]
 8007cf2:	4421      	add	r1, r4
 8007cf4:	1854      	adds	r4, r2, r1
 8007cf6:	42a3      	cmp	r3, r4
 8007cf8:	6011      	str	r1, [r2, #0]
 8007cfa:	d1e0      	bne.n	8007cbe <_free_r+0x26>
 8007cfc:	681c      	ldr	r4, [r3, #0]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	6053      	str	r3, [r2, #4]
 8007d02:	440c      	add	r4, r1
 8007d04:	6014      	str	r4, [r2, #0]
 8007d06:	e7da      	b.n	8007cbe <_free_r+0x26>
 8007d08:	d902      	bls.n	8007d10 <_free_r+0x78>
 8007d0a:	230c      	movs	r3, #12
 8007d0c:	6003      	str	r3, [r0, #0]
 8007d0e:	e7d6      	b.n	8007cbe <_free_r+0x26>
 8007d10:	6825      	ldr	r5, [r4, #0]
 8007d12:	1961      	adds	r1, r4, r5
 8007d14:	428b      	cmp	r3, r1
 8007d16:	bf04      	itt	eq
 8007d18:	6819      	ldreq	r1, [r3, #0]
 8007d1a:	685b      	ldreq	r3, [r3, #4]
 8007d1c:	6063      	str	r3, [r4, #4]
 8007d1e:	bf04      	itt	eq
 8007d20:	1949      	addeq	r1, r1, r5
 8007d22:	6021      	streq	r1, [r4, #0]
 8007d24:	6054      	str	r4, [r2, #4]
 8007d26:	e7ca      	b.n	8007cbe <_free_r+0x26>
 8007d28:	b003      	add	sp, #12
 8007d2a:	bd30      	pop	{r4, r5, pc}
 8007d2c:	20000488 	.word	0x20000488

08007d30 <malloc>:
 8007d30:	4b02      	ldr	r3, [pc, #8]	; (8007d3c <malloc+0xc>)
 8007d32:	4601      	mov	r1, r0
 8007d34:	6818      	ldr	r0, [r3, #0]
 8007d36:	f000 b823 	b.w	8007d80 <_malloc_r>
 8007d3a:	bf00      	nop
 8007d3c:	20000068 	.word	0x20000068

08007d40 <sbrk_aligned>:
 8007d40:	b570      	push	{r4, r5, r6, lr}
 8007d42:	4e0e      	ldr	r6, [pc, #56]	; (8007d7c <sbrk_aligned+0x3c>)
 8007d44:	460c      	mov	r4, r1
 8007d46:	6831      	ldr	r1, [r6, #0]
 8007d48:	4605      	mov	r5, r0
 8007d4a:	b911      	cbnz	r1, 8007d52 <sbrk_aligned+0x12>
 8007d4c:	f000 fe40 	bl	80089d0 <_sbrk_r>
 8007d50:	6030      	str	r0, [r6, #0]
 8007d52:	4621      	mov	r1, r4
 8007d54:	4628      	mov	r0, r5
 8007d56:	f000 fe3b 	bl	80089d0 <_sbrk_r>
 8007d5a:	1c43      	adds	r3, r0, #1
 8007d5c:	d00a      	beq.n	8007d74 <sbrk_aligned+0x34>
 8007d5e:	1cc4      	adds	r4, r0, #3
 8007d60:	f024 0403 	bic.w	r4, r4, #3
 8007d64:	42a0      	cmp	r0, r4
 8007d66:	d007      	beq.n	8007d78 <sbrk_aligned+0x38>
 8007d68:	1a21      	subs	r1, r4, r0
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	f000 fe30 	bl	80089d0 <_sbrk_r>
 8007d70:	3001      	adds	r0, #1
 8007d72:	d101      	bne.n	8007d78 <sbrk_aligned+0x38>
 8007d74:	f04f 34ff 	mov.w	r4, #4294967295
 8007d78:	4620      	mov	r0, r4
 8007d7a:	bd70      	pop	{r4, r5, r6, pc}
 8007d7c:	2000048c 	.word	0x2000048c

08007d80 <_malloc_r>:
 8007d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d84:	1ccd      	adds	r5, r1, #3
 8007d86:	f025 0503 	bic.w	r5, r5, #3
 8007d8a:	3508      	adds	r5, #8
 8007d8c:	2d0c      	cmp	r5, #12
 8007d8e:	bf38      	it	cc
 8007d90:	250c      	movcc	r5, #12
 8007d92:	2d00      	cmp	r5, #0
 8007d94:	4607      	mov	r7, r0
 8007d96:	db01      	blt.n	8007d9c <_malloc_r+0x1c>
 8007d98:	42a9      	cmp	r1, r5
 8007d9a:	d905      	bls.n	8007da8 <_malloc_r+0x28>
 8007d9c:	230c      	movs	r3, #12
 8007d9e:	603b      	str	r3, [r7, #0]
 8007da0:	2600      	movs	r6, #0
 8007da2:	4630      	mov	r0, r6
 8007da4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007da8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007e7c <_malloc_r+0xfc>
 8007dac:	f000 f868 	bl	8007e80 <__malloc_lock>
 8007db0:	f8d8 3000 	ldr.w	r3, [r8]
 8007db4:	461c      	mov	r4, r3
 8007db6:	bb5c      	cbnz	r4, 8007e10 <_malloc_r+0x90>
 8007db8:	4629      	mov	r1, r5
 8007dba:	4638      	mov	r0, r7
 8007dbc:	f7ff ffc0 	bl	8007d40 <sbrk_aligned>
 8007dc0:	1c43      	adds	r3, r0, #1
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	d155      	bne.n	8007e72 <_malloc_r+0xf2>
 8007dc6:	f8d8 4000 	ldr.w	r4, [r8]
 8007dca:	4626      	mov	r6, r4
 8007dcc:	2e00      	cmp	r6, #0
 8007dce:	d145      	bne.n	8007e5c <_malloc_r+0xdc>
 8007dd0:	2c00      	cmp	r4, #0
 8007dd2:	d048      	beq.n	8007e66 <_malloc_r+0xe6>
 8007dd4:	6823      	ldr	r3, [r4, #0]
 8007dd6:	4631      	mov	r1, r6
 8007dd8:	4638      	mov	r0, r7
 8007dda:	eb04 0903 	add.w	r9, r4, r3
 8007dde:	f000 fdf7 	bl	80089d0 <_sbrk_r>
 8007de2:	4581      	cmp	r9, r0
 8007de4:	d13f      	bne.n	8007e66 <_malloc_r+0xe6>
 8007de6:	6821      	ldr	r1, [r4, #0]
 8007de8:	1a6d      	subs	r5, r5, r1
 8007dea:	4629      	mov	r1, r5
 8007dec:	4638      	mov	r0, r7
 8007dee:	f7ff ffa7 	bl	8007d40 <sbrk_aligned>
 8007df2:	3001      	adds	r0, #1
 8007df4:	d037      	beq.n	8007e66 <_malloc_r+0xe6>
 8007df6:	6823      	ldr	r3, [r4, #0]
 8007df8:	442b      	add	r3, r5
 8007dfa:	6023      	str	r3, [r4, #0]
 8007dfc:	f8d8 3000 	ldr.w	r3, [r8]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d038      	beq.n	8007e76 <_malloc_r+0xf6>
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	42a2      	cmp	r2, r4
 8007e08:	d12b      	bne.n	8007e62 <_malloc_r+0xe2>
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	605a      	str	r2, [r3, #4]
 8007e0e:	e00f      	b.n	8007e30 <_malloc_r+0xb0>
 8007e10:	6822      	ldr	r2, [r4, #0]
 8007e12:	1b52      	subs	r2, r2, r5
 8007e14:	d41f      	bmi.n	8007e56 <_malloc_r+0xd6>
 8007e16:	2a0b      	cmp	r2, #11
 8007e18:	d917      	bls.n	8007e4a <_malloc_r+0xca>
 8007e1a:	1961      	adds	r1, r4, r5
 8007e1c:	42a3      	cmp	r3, r4
 8007e1e:	6025      	str	r5, [r4, #0]
 8007e20:	bf18      	it	ne
 8007e22:	6059      	strne	r1, [r3, #4]
 8007e24:	6863      	ldr	r3, [r4, #4]
 8007e26:	bf08      	it	eq
 8007e28:	f8c8 1000 	streq.w	r1, [r8]
 8007e2c:	5162      	str	r2, [r4, r5]
 8007e2e:	604b      	str	r3, [r1, #4]
 8007e30:	4638      	mov	r0, r7
 8007e32:	f104 060b 	add.w	r6, r4, #11
 8007e36:	f000 f829 	bl	8007e8c <__malloc_unlock>
 8007e3a:	f026 0607 	bic.w	r6, r6, #7
 8007e3e:	1d23      	adds	r3, r4, #4
 8007e40:	1af2      	subs	r2, r6, r3
 8007e42:	d0ae      	beq.n	8007da2 <_malloc_r+0x22>
 8007e44:	1b9b      	subs	r3, r3, r6
 8007e46:	50a3      	str	r3, [r4, r2]
 8007e48:	e7ab      	b.n	8007da2 <_malloc_r+0x22>
 8007e4a:	42a3      	cmp	r3, r4
 8007e4c:	6862      	ldr	r2, [r4, #4]
 8007e4e:	d1dd      	bne.n	8007e0c <_malloc_r+0x8c>
 8007e50:	f8c8 2000 	str.w	r2, [r8]
 8007e54:	e7ec      	b.n	8007e30 <_malloc_r+0xb0>
 8007e56:	4623      	mov	r3, r4
 8007e58:	6864      	ldr	r4, [r4, #4]
 8007e5a:	e7ac      	b.n	8007db6 <_malloc_r+0x36>
 8007e5c:	4634      	mov	r4, r6
 8007e5e:	6876      	ldr	r6, [r6, #4]
 8007e60:	e7b4      	b.n	8007dcc <_malloc_r+0x4c>
 8007e62:	4613      	mov	r3, r2
 8007e64:	e7cc      	b.n	8007e00 <_malloc_r+0x80>
 8007e66:	230c      	movs	r3, #12
 8007e68:	603b      	str	r3, [r7, #0]
 8007e6a:	4638      	mov	r0, r7
 8007e6c:	f000 f80e 	bl	8007e8c <__malloc_unlock>
 8007e70:	e797      	b.n	8007da2 <_malloc_r+0x22>
 8007e72:	6025      	str	r5, [r4, #0]
 8007e74:	e7dc      	b.n	8007e30 <_malloc_r+0xb0>
 8007e76:	605b      	str	r3, [r3, #4]
 8007e78:	deff      	udf	#255	; 0xff
 8007e7a:	bf00      	nop
 8007e7c:	20000488 	.word	0x20000488

08007e80 <__malloc_lock>:
 8007e80:	4801      	ldr	r0, [pc, #4]	; (8007e88 <__malloc_lock+0x8>)
 8007e82:	f7ff b912 	b.w	80070aa <__retarget_lock_acquire_recursive>
 8007e86:	bf00      	nop
 8007e88:	20000484 	.word	0x20000484

08007e8c <__malloc_unlock>:
 8007e8c:	4801      	ldr	r0, [pc, #4]	; (8007e94 <__malloc_unlock+0x8>)
 8007e8e:	f7ff b90d 	b.w	80070ac <__retarget_lock_release_recursive>
 8007e92:	bf00      	nop
 8007e94:	20000484 	.word	0x20000484

08007e98 <_Balloc>:
 8007e98:	b570      	push	{r4, r5, r6, lr}
 8007e9a:	69c6      	ldr	r6, [r0, #28]
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	460d      	mov	r5, r1
 8007ea0:	b976      	cbnz	r6, 8007ec0 <_Balloc+0x28>
 8007ea2:	2010      	movs	r0, #16
 8007ea4:	f7ff ff44 	bl	8007d30 <malloc>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	61e0      	str	r0, [r4, #28]
 8007eac:	b920      	cbnz	r0, 8007eb8 <_Balloc+0x20>
 8007eae:	4b18      	ldr	r3, [pc, #96]	; (8007f10 <_Balloc+0x78>)
 8007eb0:	4818      	ldr	r0, [pc, #96]	; (8007f14 <_Balloc+0x7c>)
 8007eb2:	216b      	movs	r1, #107	; 0x6b
 8007eb4:	f000 fdaa 	bl	8008a0c <__assert_func>
 8007eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ebc:	6006      	str	r6, [r0, #0]
 8007ebe:	60c6      	str	r6, [r0, #12]
 8007ec0:	69e6      	ldr	r6, [r4, #28]
 8007ec2:	68f3      	ldr	r3, [r6, #12]
 8007ec4:	b183      	cbz	r3, 8007ee8 <_Balloc+0x50>
 8007ec6:	69e3      	ldr	r3, [r4, #28]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ece:	b9b8      	cbnz	r0, 8007f00 <_Balloc+0x68>
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	fa01 f605 	lsl.w	r6, r1, r5
 8007ed6:	1d72      	adds	r2, r6, #5
 8007ed8:	0092      	lsls	r2, r2, #2
 8007eda:	4620      	mov	r0, r4
 8007edc:	f000 fdb4 	bl	8008a48 <_calloc_r>
 8007ee0:	b160      	cbz	r0, 8007efc <_Balloc+0x64>
 8007ee2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ee6:	e00e      	b.n	8007f06 <_Balloc+0x6e>
 8007ee8:	2221      	movs	r2, #33	; 0x21
 8007eea:	2104      	movs	r1, #4
 8007eec:	4620      	mov	r0, r4
 8007eee:	f000 fdab 	bl	8008a48 <_calloc_r>
 8007ef2:	69e3      	ldr	r3, [r4, #28]
 8007ef4:	60f0      	str	r0, [r6, #12]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1e4      	bne.n	8007ec6 <_Balloc+0x2e>
 8007efc:	2000      	movs	r0, #0
 8007efe:	bd70      	pop	{r4, r5, r6, pc}
 8007f00:	6802      	ldr	r2, [r0, #0]
 8007f02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f06:	2300      	movs	r3, #0
 8007f08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f0c:	e7f7      	b.n	8007efe <_Balloc+0x66>
 8007f0e:	bf00      	nop
 8007f10:	0802ed59 	.word	0x0802ed59
 8007f14:	0802edd9 	.word	0x0802edd9

08007f18 <_Bfree>:
 8007f18:	b570      	push	{r4, r5, r6, lr}
 8007f1a:	69c6      	ldr	r6, [r0, #28]
 8007f1c:	4605      	mov	r5, r0
 8007f1e:	460c      	mov	r4, r1
 8007f20:	b976      	cbnz	r6, 8007f40 <_Bfree+0x28>
 8007f22:	2010      	movs	r0, #16
 8007f24:	f7ff ff04 	bl	8007d30 <malloc>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	61e8      	str	r0, [r5, #28]
 8007f2c:	b920      	cbnz	r0, 8007f38 <_Bfree+0x20>
 8007f2e:	4b09      	ldr	r3, [pc, #36]	; (8007f54 <_Bfree+0x3c>)
 8007f30:	4809      	ldr	r0, [pc, #36]	; (8007f58 <_Bfree+0x40>)
 8007f32:	218f      	movs	r1, #143	; 0x8f
 8007f34:	f000 fd6a 	bl	8008a0c <__assert_func>
 8007f38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f3c:	6006      	str	r6, [r0, #0]
 8007f3e:	60c6      	str	r6, [r0, #12]
 8007f40:	b13c      	cbz	r4, 8007f52 <_Bfree+0x3a>
 8007f42:	69eb      	ldr	r3, [r5, #28]
 8007f44:	6862      	ldr	r2, [r4, #4]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f4c:	6021      	str	r1, [r4, #0]
 8007f4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f52:	bd70      	pop	{r4, r5, r6, pc}
 8007f54:	0802ed59 	.word	0x0802ed59
 8007f58:	0802edd9 	.word	0x0802edd9

08007f5c <__multadd>:
 8007f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f60:	690d      	ldr	r5, [r1, #16]
 8007f62:	4607      	mov	r7, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	461e      	mov	r6, r3
 8007f68:	f101 0c14 	add.w	ip, r1, #20
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	f8dc 3000 	ldr.w	r3, [ip]
 8007f72:	b299      	uxth	r1, r3
 8007f74:	fb02 6101 	mla	r1, r2, r1, r6
 8007f78:	0c1e      	lsrs	r6, r3, #16
 8007f7a:	0c0b      	lsrs	r3, r1, #16
 8007f7c:	fb02 3306 	mla	r3, r2, r6, r3
 8007f80:	b289      	uxth	r1, r1
 8007f82:	3001      	adds	r0, #1
 8007f84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f88:	4285      	cmp	r5, r0
 8007f8a:	f84c 1b04 	str.w	r1, [ip], #4
 8007f8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f92:	dcec      	bgt.n	8007f6e <__multadd+0x12>
 8007f94:	b30e      	cbz	r6, 8007fda <__multadd+0x7e>
 8007f96:	68a3      	ldr	r3, [r4, #8]
 8007f98:	42ab      	cmp	r3, r5
 8007f9a:	dc19      	bgt.n	8007fd0 <__multadd+0x74>
 8007f9c:	6861      	ldr	r1, [r4, #4]
 8007f9e:	4638      	mov	r0, r7
 8007fa0:	3101      	adds	r1, #1
 8007fa2:	f7ff ff79 	bl	8007e98 <_Balloc>
 8007fa6:	4680      	mov	r8, r0
 8007fa8:	b928      	cbnz	r0, 8007fb6 <__multadd+0x5a>
 8007faa:	4602      	mov	r2, r0
 8007fac:	4b0c      	ldr	r3, [pc, #48]	; (8007fe0 <__multadd+0x84>)
 8007fae:	480d      	ldr	r0, [pc, #52]	; (8007fe4 <__multadd+0x88>)
 8007fb0:	21ba      	movs	r1, #186	; 0xba
 8007fb2:	f000 fd2b 	bl	8008a0c <__assert_func>
 8007fb6:	6922      	ldr	r2, [r4, #16]
 8007fb8:	3202      	adds	r2, #2
 8007fba:	f104 010c 	add.w	r1, r4, #12
 8007fbe:	0092      	lsls	r2, r2, #2
 8007fc0:	300c      	adds	r0, #12
 8007fc2:	f000 fd15 	bl	80089f0 <memcpy>
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4638      	mov	r0, r7
 8007fca:	f7ff ffa5 	bl	8007f18 <_Bfree>
 8007fce:	4644      	mov	r4, r8
 8007fd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007fd4:	3501      	adds	r5, #1
 8007fd6:	615e      	str	r6, [r3, #20]
 8007fd8:	6125      	str	r5, [r4, #16]
 8007fda:	4620      	mov	r0, r4
 8007fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fe0:	0802edc8 	.word	0x0802edc8
 8007fe4:	0802edd9 	.word	0x0802edd9

08007fe8 <__hi0bits>:
 8007fe8:	0c03      	lsrs	r3, r0, #16
 8007fea:	041b      	lsls	r3, r3, #16
 8007fec:	b9d3      	cbnz	r3, 8008024 <__hi0bits+0x3c>
 8007fee:	0400      	lsls	r0, r0, #16
 8007ff0:	2310      	movs	r3, #16
 8007ff2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007ff6:	bf04      	itt	eq
 8007ff8:	0200      	lsleq	r0, r0, #8
 8007ffa:	3308      	addeq	r3, #8
 8007ffc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008000:	bf04      	itt	eq
 8008002:	0100      	lsleq	r0, r0, #4
 8008004:	3304      	addeq	r3, #4
 8008006:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800800a:	bf04      	itt	eq
 800800c:	0080      	lsleq	r0, r0, #2
 800800e:	3302      	addeq	r3, #2
 8008010:	2800      	cmp	r0, #0
 8008012:	db05      	blt.n	8008020 <__hi0bits+0x38>
 8008014:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008018:	f103 0301 	add.w	r3, r3, #1
 800801c:	bf08      	it	eq
 800801e:	2320      	moveq	r3, #32
 8008020:	4618      	mov	r0, r3
 8008022:	4770      	bx	lr
 8008024:	2300      	movs	r3, #0
 8008026:	e7e4      	b.n	8007ff2 <__hi0bits+0xa>

08008028 <__lo0bits>:
 8008028:	6803      	ldr	r3, [r0, #0]
 800802a:	f013 0207 	ands.w	r2, r3, #7
 800802e:	d00c      	beq.n	800804a <__lo0bits+0x22>
 8008030:	07d9      	lsls	r1, r3, #31
 8008032:	d422      	bmi.n	800807a <__lo0bits+0x52>
 8008034:	079a      	lsls	r2, r3, #30
 8008036:	bf49      	itett	mi
 8008038:	085b      	lsrmi	r3, r3, #1
 800803a:	089b      	lsrpl	r3, r3, #2
 800803c:	6003      	strmi	r3, [r0, #0]
 800803e:	2201      	movmi	r2, #1
 8008040:	bf5c      	itt	pl
 8008042:	6003      	strpl	r3, [r0, #0]
 8008044:	2202      	movpl	r2, #2
 8008046:	4610      	mov	r0, r2
 8008048:	4770      	bx	lr
 800804a:	b299      	uxth	r1, r3
 800804c:	b909      	cbnz	r1, 8008052 <__lo0bits+0x2a>
 800804e:	0c1b      	lsrs	r3, r3, #16
 8008050:	2210      	movs	r2, #16
 8008052:	b2d9      	uxtb	r1, r3
 8008054:	b909      	cbnz	r1, 800805a <__lo0bits+0x32>
 8008056:	3208      	adds	r2, #8
 8008058:	0a1b      	lsrs	r3, r3, #8
 800805a:	0719      	lsls	r1, r3, #28
 800805c:	bf04      	itt	eq
 800805e:	091b      	lsreq	r3, r3, #4
 8008060:	3204      	addeq	r2, #4
 8008062:	0799      	lsls	r1, r3, #30
 8008064:	bf04      	itt	eq
 8008066:	089b      	lsreq	r3, r3, #2
 8008068:	3202      	addeq	r2, #2
 800806a:	07d9      	lsls	r1, r3, #31
 800806c:	d403      	bmi.n	8008076 <__lo0bits+0x4e>
 800806e:	085b      	lsrs	r3, r3, #1
 8008070:	f102 0201 	add.w	r2, r2, #1
 8008074:	d003      	beq.n	800807e <__lo0bits+0x56>
 8008076:	6003      	str	r3, [r0, #0]
 8008078:	e7e5      	b.n	8008046 <__lo0bits+0x1e>
 800807a:	2200      	movs	r2, #0
 800807c:	e7e3      	b.n	8008046 <__lo0bits+0x1e>
 800807e:	2220      	movs	r2, #32
 8008080:	e7e1      	b.n	8008046 <__lo0bits+0x1e>
	...

08008084 <__i2b>:
 8008084:	b510      	push	{r4, lr}
 8008086:	460c      	mov	r4, r1
 8008088:	2101      	movs	r1, #1
 800808a:	f7ff ff05 	bl	8007e98 <_Balloc>
 800808e:	4602      	mov	r2, r0
 8008090:	b928      	cbnz	r0, 800809e <__i2b+0x1a>
 8008092:	4b05      	ldr	r3, [pc, #20]	; (80080a8 <__i2b+0x24>)
 8008094:	4805      	ldr	r0, [pc, #20]	; (80080ac <__i2b+0x28>)
 8008096:	f240 1145 	movw	r1, #325	; 0x145
 800809a:	f000 fcb7 	bl	8008a0c <__assert_func>
 800809e:	2301      	movs	r3, #1
 80080a0:	6144      	str	r4, [r0, #20]
 80080a2:	6103      	str	r3, [r0, #16]
 80080a4:	bd10      	pop	{r4, pc}
 80080a6:	bf00      	nop
 80080a8:	0802edc8 	.word	0x0802edc8
 80080ac:	0802edd9 	.word	0x0802edd9

080080b0 <__multiply>:
 80080b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b4:	4691      	mov	r9, r2
 80080b6:	690a      	ldr	r2, [r1, #16]
 80080b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080bc:	429a      	cmp	r2, r3
 80080be:	bfb8      	it	lt
 80080c0:	460b      	movlt	r3, r1
 80080c2:	460c      	mov	r4, r1
 80080c4:	bfbc      	itt	lt
 80080c6:	464c      	movlt	r4, r9
 80080c8:	4699      	movlt	r9, r3
 80080ca:	6927      	ldr	r7, [r4, #16]
 80080cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80080d0:	68a3      	ldr	r3, [r4, #8]
 80080d2:	6861      	ldr	r1, [r4, #4]
 80080d4:	eb07 060a 	add.w	r6, r7, sl
 80080d8:	42b3      	cmp	r3, r6
 80080da:	b085      	sub	sp, #20
 80080dc:	bfb8      	it	lt
 80080de:	3101      	addlt	r1, #1
 80080e0:	f7ff feda 	bl	8007e98 <_Balloc>
 80080e4:	b930      	cbnz	r0, 80080f4 <__multiply+0x44>
 80080e6:	4602      	mov	r2, r0
 80080e8:	4b44      	ldr	r3, [pc, #272]	; (80081fc <__multiply+0x14c>)
 80080ea:	4845      	ldr	r0, [pc, #276]	; (8008200 <__multiply+0x150>)
 80080ec:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80080f0:	f000 fc8c 	bl	8008a0c <__assert_func>
 80080f4:	f100 0514 	add.w	r5, r0, #20
 80080f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80080fc:	462b      	mov	r3, r5
 80080fe:	2200      	movs	r2, #0
 8008100:	4543      	cmp	r3, r8
 8008102:	d321      	bcc.n	8008148 <__multiply+0x98>
 8008104:	f104 0314 	add.w	r3, r4, #20
 8008108:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800810c:	f109 0314 	add.w	r3, r9, #20
 8008110:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008114:	9202      	str	r2, [sp, #8]
 8008116:	1b3a      	subs	r2, r7, r4
 8008118:	3a15      	subs	r2, #21
 800811a:	f022 0203 	bic.w	r2, r2, #3
 800811e:	3204      	adds	r2, #4
 8008120:	f104 0115 	add.w	r1, r4, #21
 8008124:	428f      	cmp	r7, r1
 8008126:	bf38      	it	cc
 8008128:	2204      	movcc	r2, #4
 800812a:	9201      	str	r2, [sp, #4]
 800812c:	9a02      	ldr	r2, [sp, #8]
 800812e:	9303      	str	r3, [sp, #12]
 8008130:	429a      	cmp	r2, r3
 8008132:	d80c      	bhi.n	800814e <__multiply+0x9e>
 8008134:	2e00      	cmp	r6, #0
 8008136:	dd03      	ble.n	8008140 <__multiply+0x90>
 8008138:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800813c:	2b00      	cmp	r3, #0
 800813e:	d05b      	beq.n	80081f8 <__multiply+0x148>
 8008140:	6106      	str	r6, [r0, #16]
 8008142:	b005      	add	sp, #20
 8008144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008148:	f843 2b04 	str.w	r2, [r3], #4
 800814c:	e7d8      	b.n	8008100 <__multiply+0x50>
 800814e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008152:	f1ba 0f00 	cmp.w	sl, #0
 8008156:	d024      	beq.n	80081a2 <__multiply+0xf2>
 8008158:	f104 0e14 	add.w	lr, r4, #20
 800815c:	46a9      	mov	r9, r5
 800815e:	f04f 0c00 	mov.w	ip, #0
 8008162:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008166:	f8d9 1000 	ldr.w	r1, [r9]
 800816a:	fa1f fb82 	uxth.w	fp, r2
 800816e:	b289      	uxth	r1, r1
 8008170:	fb0a 110b 	mla	r1, sl, fp, r1
 8008174:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008178:	f8d9 2000 	ldr.w	r2, [r9]
 800817c:	4461      	add	r1, ip
 800817e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008182:	fb0a c20b 	mla	r2, sl, fp, ip
 8008186:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800818a:	b289      	uxth	r1, r1
 800818c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008190:	4577      	cmp	r7, lr
 8008192:	f849 1b04 	str.w	r1, [r9], #4
 8008196:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800819a:	d8e2      	bhi.n	8008162 <__multiply+0xb2>
 800819c:	9a01      	ldr	r2, [sp, #4]
 800819e:	f845 c002 	str.w	ip, [r5, r2]
 80081a2:	9a03      	ldr	r2, [sp, #12]
 80081a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80081a8:	3304      	adds	r3, #4
 80081aa:	f1b9 0f00 	cmp.w	r9, #0
 80081ae:	d021      	beq.n	80081f4 <__multiply+0x144>
 80081b0:	6829      	ldr	r1, [r5, #0]
 80081b2:	f104 0c14 	add.w	ip, r4, #20
 80081b6:	46ae      	mov	lr, r5
 80081b8:	f04f 0a00 	mov.w	sl, #0
 80081bc:	f8bc b000 	ldrh.w	fp, [ip]
 80081c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80081c4:	fb09 220b 	mla	r2, r9, fp, r2
 80081c8:	4452      	add	r2, sl
 80081ca:	b289      	uxth	r1, r1
 80081cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80081d0:	f84e 1b04 	str.w	r1, [lr], #4
 80081d4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80081d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081dc:	f8be 1000 	ldrh.w	r1, [lr]
 80081e0:	fb09 110a 	mla	r1, r9, sl, r1
 80081e4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80081e8:	4567      	cmp	r7, ip
 80081ea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081ee:	d8e5      	bhi.n	80081bc <__multiply+0x10c>
 80081f0:	9a01      	ldr	r2, [sp, #4]
 80081f2:	50a9      	str	r1, [r5, r2]
 80081f4:	3504      	adds	r5, #4
 80081f6:	e799      	b.n	800812c <__multiply+0x7c>
 80081f8:	3e01      	subs	r6, #1
 80081fa:	e79b      	b.n	8008134 <__multiply+0x84>
 80081fc:	0802edc8 	.word	0x0802edc8
 8008200:	0802edd9 	.word	0x0802edd9

08008204 <__pow5mult>:
 8008204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008208:	4615      	mov	r5, r2
 800820a:	f012 0203 	ands.w	r2, r2, #3
 800820e:	4606      	mov	r6, r0
 8008210:	460f      	mov	r7, r1
 8008212:	d007      	beq.n	8008224 <__pow5mult+0x20>
 8008214:	4c25      	ldr	r4, [pc, #148]	; (80082ac <__pow5mult+0xa8>)
 8008216:	3a01      	subs	r2, #1
 8008218:	2300      	movs	r3, #0
 800821a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800821e:	f7ff fe9d 	bl	8007f5c <__multadd>
 8008222:	4607      	mov	r7, r0
 8008224:	10ad      	asrs	r5, r5, #2
 8008226:	d03d      	beq.n	80082a4 <__pow5mult+0xa0>
 8008228:	69f4      	ldr	r4, [r6, #28]
 800822a:	b97c      	cbnz	r4, 800824c <__pow5mult+0x48>
 800822c:	2010      	movs	r0, #16
 800822e:	f7ff fd7f 	bl	8007d30 <malloc>
 8008232:	4602      	mov	r2, r0
 8008234:	61f0      	str	r0, [r6, #28]
 8008236:	b928      	cbnz	r0, 8008244 <__pow5mult+0x40>
 8008238:	4b1d      	ldr	r3, [pc, #116]	; (80082b0 <__pow5mult+0xac>)
 800823a:	481e      	ldr	r0, [pc, #120]	; (80082b4 <__pow5mult+0xb0>)
 800823c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008240:	f000 fbe4 	bl	8008a0c <__assert_func>
 8008244:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008248:	6004      	str	r4, [r0, #0]
 800824a:	60c4      	str	r4, [r0, #12]
 800824c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008250:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008254:	b94c      	cbnz	r4, 800826a <__pow5mult+0x66>
 8008256:	f240 2171 	movw	r1, #625	; 0x271
 800825a:	4630      	mov	r0, r6
 800825c:	f7ff ff12 	bl	8008084 <__i2b>
 8008260:	2300      	movs	r3, #0
 8008262:	f8c8 0008 	str.w	r0, [r8, #8]
 8008266:	4604      	mov	r4, r0
 8008268:	6003      	str	r3, [r0, #0]
 800826a:	f04f 0900 	mov.w	r9, #0
 800826e:	07eb      	lsls	r3, r5, #31
 8008270:	d50a      	bpl.n	8008288 <__pow5mult+0x84>
 8008272:	4639      	mov	r1, r7
 8008274:	4622      	mov	r2, r4
 8008276:	4630      	mov	r0, r6
 8008278:	f7ff ff1a 	bl	80080b0 <__multiply>
 800827c:	4639      	mov	r1, r7
 800827e:	4680      	mov	r8, r0
 8008280:	4630      	mov	r0, r6
 8008282:	f7ff fe49 	bl	8007f18 <_Bfree>
 8008286:	4647      	mov	r7, r8
 8008288:	106d      	asrs	r5, r5, #1
 800828a:	d00b      	beq.n	80082a4 <__pow5mult+0xa0>
 800828c:	6820      	ldr	r0, [r4, #0]
 800828e:	b938      	cbnz	r0, 80082a0 <__pow5mult+0x9c>
 8008290:	4622      	mov	r2, r4
 8008292:	4621      	mov	r1, r4
 8008294:	4630      	mov	r0, r6
 8008296:	f7ff ff0b 	bl	80080b0 <__multiply>
 800829a:	6020      	str	r0, [r4, #0]
 800829c:	f8c0 9000 	str.w	r9, [r0]
 80082a0:	4604      	mov	r4, r0
 80082a2:	e7e4      	b.n	800826e <__pow5mult+0x6a>
 80082a4:	4638      	mov	r0, r7
 80082a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082aa:	bf00      	nop
 80082ac:	0802ef28 	.word	0x0802ef28
 80082b0:	0802ed59 	.word	0x0802ed59
 80082b4:	0802edd9 	.word	0x0802edd9

080082b8 <__lshift>:
 80082b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082bc:	460c      	mov	r4, r1
 80082be:	6849      	ldr	r1, [r1, #4]
 80082c0:	6923      	ldr	r3, [r4, #16]
 80082c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80082c6:	68a3      	ldr	r3, [r4, #8]
 80082c8:	4607      	mov	r7, r0
 80082ca:	4691      	mov	r9, r2
 80082cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80082d0:	f108 0601 	add.w	r6, r8, #1
 80082d4:	42b3      	cmp	r3, r6
 80082d6:	db0b      	blt.n	80082f0 <__lshift+0x38>
 80082d8:	4638      	mov	r0, r7
 80082da:	f7ff fddd 	bl	8007e98 <_Balloc>
 80082de:	4605      	mov	r5, r0
 80082e0:	b948      	cbnz	r0, 80082f6 <__lshift+0x3e>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4b28      	ldr	r3, [pc, #160]	; (8008388 <__lshift+0xd0>)
 80082e6:	4829      	ldr	r0, [pc, #164]	; (800838c <__lshift+0xd4>)
 80082e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80082ec:	f000 fb8e 	bl	8008a0c <__assert_func>
 80082f0:	3101      	adds	r1, #1
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	e7ee      	b.n	80082d4 <__lshift+0x1c>
 80082f6:	2300      	movs	r3, #0
 80082f8:	f100 0114 	add.w	r1, r0, #20
 80082fc:	f100 0210 	add.w	r2, r0, #16
 8008300:	4618      	mov	r0, r3
 8008302:	4553      	cmp	r3, sl
 8008304:	db33      	blt.n	800836e <__lshift+0xb6>
 8008306:	6920      	ldr	r0, [r4, #16]
 8008308:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800830c:	f104 0314 	add.w	r3, r4, #20
 8008310:	f019 091f 	ands.w	r9, r9, #31
 8008314:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008318:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800831c:	d02b      	beq.n	8008376 <__lshift+0xbe>
 800831e:	f1c9 0e20 	rsb	lr, r9, #32
 8008322:	468a      	mov	sl, r1
 8008324:	2200      	movs	r2, #0
 8008326:	6818      	ldr	r0, [r3, #0]
 8008328:	fa00 f009 	lsl.w	r0, r0, r9
 800832c:	4310      	orrs	r0, r2
 800832e:	f84a 0b04 	str.w	r0, [sl], #4
 8008332:	f853 2b04 	ldr.w	r2, [r3], #4
 8008336:	459c      	cmp	ip, r3
 8008338:	fa22 f20e 	lsr.w	r2, r2, lr
 800833c:	d8f3      	bhi.n	8008326 <__lshift+0x6e>
 800833e:	ebac 0304 	sub.w	r3, ip, r4
 8008342:	3b15      	subs	r3, #21
 8008344:	f023 0303 	bic.w	r3, r3, #3
 8008348:	3304      	adds	r3, #4
 800834a:	f104 0015 	add.w	r0, r4, #21
 800834e:	4584      	cmp	ip, r0
 8008350:	bf38      	it	cc
 8008352:	2304      	movcc	r3, #4
 8008354:	50ca      	str	r2, [r1, r3]
 8008356:	b10a      	cbz	r2, 800835c <__lshift+0xa4>
 8008358:	f108 0602 	add.w	r6, r8, #2
 800835c:	3e01      	subs	r6, #1
 800835e:	4638      	mov	r0, r7
 8008360:	612e      	str	r6, [r5, #16]
 8008362:	4621      	mov	r1, r4
 8008364:	f7ff fdd8 	bl	8007f18 <_Bfree>
 8008368:	4628      	mov	r0, r5
 800836a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800836e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008372:	3301      	adds	r3, #1
 8008374:	e7c5      	b.n	8008302 <__lshift+0x4a>
 8008376:	3904      	subs	r1, #4
 8008378:	f853 2b04 	ldr.w	r2, [r3], #4
 800837c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008380:	459c      	cmp	ip, r3
 8008382:	d8f9      	bhi.n	8008378 <__lshift+0xc0>
 8008384:	e7ea      	b.n	800835c <__lshift+0xa4>
 8008386:	bf00      	nop
 8008388:	0802edc8 	.word	0x0802edc8
 800838c:	0802edd9 	.word	0x0802edd9

08008390 <__mcmp>:
 8008390:	b530      	push	{r4, r5, lr}
 8008392:	6902      	ldr	r2, [r0, #16]
 8008394:	690c      	ldr	r4, [r1, #16]
 8008396:	1b12      	subs	r2, r2, r4
 8008398:	d10e      	bne.n	80083b8 <__mcmp+0x28>
 800839a:	f100 0314 	add.w	r3, r0, #20
 800839e:	3114      	adds	r1, #20
 80083a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80083a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80083a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80083ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80083b0:	42a5      	cmp	r5, r4
 80083b2:	d003      	beq.n	80083bc <__mcmp+0x2c>
 80083b4:	d305      	bcc.n	80083c2 <__mcmp+0x32>
 80083b6:	2201      	movs	r2, #1
 80083b8:	4610      	mov	r0, r2
 80083ba:	bd30      	pop	{r4, r5, pc}
 80083bc:	4283      	cmp	r3, r0
 80083be:	d3f3      	bcc.n	80083a8 <__mcmp+0x18>
 80083c0:	e7fa      	b.n	80083b8 <__mcmp+0x28>
 80083c2:	f04f 32ff 	mov.w	r2, #4294967295
 80083c6:	e7f7      	b.n	80083b8 <__mcmp+0x28>

080083c8 <__mdiff>:
 80083c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083cc:	460c      	mov	r4, r1
 80083ce:	4606      	mov	r6, r0
 80083d0:	4611      	mov	r1, r2
 80083d2:	4620      	mov	r0, r4
 80083d4:	4690      	mov	r8, r2
 80083d6:	f7ff ffdb 	bl	8008390 <__mcmp>
 80083da:	1e05      	subs	r5, r0, #0
 80083dc:	d110      	bne.n	8008400 <__mdiff+0x38>
 80083de:	4629      	mov	r1, r5
 80083e0:	4630      	mov	r0, r6
 80083e2:	f7ff fd59 	bl	8007e98 <_Balloc>
 80083e6:	b930      	cbnz	r0, 80083f6 <__mdiff+0x2e>
 80083e8:	4b3a      	ldr	r3, [pc, #232]	; (80084d4 <__mdiff+0x10c>)
 80083ea:	4602      	mov	r2, r0
 80083ec:	f240 2137 	movw	r1, #567	; 0x237
 80083f0:	4839      	ldr	r0, [pc, #228]	; (80084d8 <__mdiff+0x110>)
 80083f2:	f000 fb0b 	bl	8008a0c <__assert_func>
 80083f6:	2301      	movs	r3, #1
 80083f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008400:	bfa4      	itt	ge
 8008402:	4643      	movge	r3, r8
 8008404:	46a0      	movge	r8, r4
 8008406:	4630      	mov	r0, r6
 8008408:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800840c:	bfa6      	itte	ge
 800840e:	461c      	movge	r4, r3
 8008410:	2500      	movge	r5, #0
 8008412:	2501      	movlt	r5, #1
 8008414:	f7ff fd40 	bl	8007e98 <_Balloc>
 8008418:	b920      	cbnz	r0, 8008424 <__mdiff+0x5c>
 800841a:	4b2e      	ldr	r3, [pc, #184]	; (80084d4 <__mdiff+0x10c>)
 800841c:	4602      	mov	r2, r0
 800841e:	f240 2145 	movw	r1, #581	; 0x245
 8008422:	e7e5      	b.n	80083f0 <__mdiff+0x28>
 8008424:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008428:	6926      	ldr	r6, [r4, #16]
 800842a:	60c5      	str	r5, [r0, #12]
 800842c:	f104 0914 	add.w	r9, r4, #20
 8008430:	f108 0514 	add.w	r5, r8, #20
 8008434:	f100 0e14 	add.w	lr, r0, #20
 8008438:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800843c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008440:	f108 0210 	add.w	r2, r8, #16
 8008444:	46f2      	mov	sl, lr
 8008446:	2100      	movs	r1, #0
 8008448:	f859 3b04 	ldr.w	r3, [r9], #4
 800844c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008450:	fa11 f88b 	uxtah	r8, r1, fp
 8008454:	b299      	uxth	r1, r3
 8008456:	0c1b      	lsrs	r3, r3, #16
 8008458:	eba8 0801 	sub.w	r8, r8, r1
 800845c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008460:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008464:	fa1f f888 	uxth.w	r8, r8
 8008468:	1419      	asrs	r1, r3, #16
 800846a:	454e      	cmp	r6, r9
 800846c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008470:	f84a 3b04 	str.w	r3, [sl], #4
 8008474:	d8e8      	bhi.n	8008448 <__mdiff+0x80>
 8008476:	1b33      	subs	r3, r6, r4
 8008478:	3b15      	subs	r3, #21
 800847a:	f023 0303 	bic.w	r3, r3, #3
 800847e:	3304      	adds	r3, #4
 8008480:	3415      	adds	r4, #21
 8008482:	42a6      	cmp	r6, r4
 8008484:	bf38      	it	cc
 8008486:	2304      	movcc	r3, #4
 8008488:	441d      	add	r5, r3
 800848a:	4473      	add	r3, lr
 800848c:	469e      	mov	lr, r3
 800848e:	462e      	mov	r6, r5
 8008490:	4566      	cmp	r6, ip
 8008492:	d30e      	bcc.n	80084b2 <__mdiff+0xea>
 8008494:	f10c 0203 	add.w	r2, ip, #3
 8008498:	1b52      	subs	r2, r2, r5
 800849a:	f022 0203 	bic.w	r2, r2, #3
 800849e:	3d03      	subs	r5, #3
 80084a0:	45ac      	cmp	ip, r5
 80084a2:	bf38      	it	cc
 80084a4:	2200      	movcc	r2, #0
 80084a6:	4413      	add	r3, r2
 80084a8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80084ac:	b17a      	cbz	r2, 80084ce <__mdiff+0x106>
 80084ae:	6107      	str	r7, [r0, #16]
 80084b0:	e7a4      	b.n	80083fc <__mdiff+0x34>
 80084b2:	f856 8b04 	ldr.w	r8, [r6], #4
 80084b6:	fa11 f288 	uxtah	r2, r1, r8
 80084ba:	1414      	asrs	r4, r2, #16
 80084bc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80084c0:	b292      	uxth	r2, r2
 80084c2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80084c6:	f84e 2b04 	str.w	r2, [lr], #4
 80084ca:	1421      	asrs	r1, r4, #16
 80084cc:	e7e0      	b.n	8008490 <__mdiff+0xc8>
 80084ce:	3f01      	subs	r7, #1
 80084d0:	e7ea      	b.n	80084a8 <__mdiff+0xe0>
 80084d2:	bf00      	nop
 80084d4:	0802edc8 	.word	0x0802edc8
 80084d8:	0802edd9 	.word	0x0802edd9

080084dc <__d2b>:
 80084dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084e0:	460f      	mov	r7, r1
 80084e2:	2101      	movs	r1, #1
 80084e4:	ec59 8b10 	vmov	r8, r9, d0
 80084e8:	4616      	mov	r6, r2
 80084ea:	f7ff fcd5 	bl	8007e98 <_Balloc>
 80084ee:	4604      	mov	r4, r0
 80084f0:	b930      	cbnz	r0, 8008500 <__d2b+0x24>
 80084f2:	4602      	mov	r2, r0
 80084f4:	4b24      	ldr	r3, [pc, #144]	; (8008588 <__d2b+0xac>)
 80084f6:	4825      	ldr	r0, [pc, #148]	; (800858c <__d2b+0xb0>)
 80084f8:	f240 310f 	movw	r1, #783	; 0x30f
 80084fc:	f000 fa86 	bl	8008a0c <__assert_func>
 8008500:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008504:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008508:	bb2d      	cbnz	r5, 8008556 <__d2b+0x7a>
 800850a:	9301      	str	r3, [sp, #4]
 800850c:	f1b8 0300 	subs.w	r3, r8, #0
 8008510:	d026      	beq.n	8008560 <__d2b+0x84>
 8008512:	4668      	mov	r0, sp
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	f7ff fd87 	bl	8008028 <__lo0bits>
 800851a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800851e:	b1e8      	cbz	r0, 800855c <__d2b+0x80>
 8008520:	f1c0 0320 	rsb	r3, r0, #32
 8008524:	fa02 f303 	lsl.w	r3, r2, r3
 8008528:	430b      	orrs	r3, r1
 800852a:	40c2      	lsrs	r2, r0
 800852c:	6163      	str	r3, [r4, #20]
 800852e:	9201      	str	r2, [sp, #4]
 8008530:	9b01      	ldr	r3, [sp, #4]
 8008532:	61a3      	str	r3, [r4, #24]
 8008534:	2b00      	cmp	r3, #0
 8008536:	bf14      	ite	ne
 8008538:	2202      	movne	r2, #2
 800853a:	2201      	moveq	r2, #1
 800853c:	6122      	str	r2, [r4, #16]
 800853e:	b1bd      	cbz	r5, 8008570 <__d2b+0x94>
 8008540:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008544:	4405      	add	r5, r0
 8008546:	603d      	str	r5, [r7, #0]
 8008548:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800854c:	6030      	str	r0, [r6, #0]
 800854e:	4620      	mov	r0, r4
 8008550:	b003      	add	sp, #12
 8008552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008556:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800855a:	e7d6      	b.n	800850a <__d2b+0x2e>
 800855c:	6161      	str	r1, [r4, #20]
 800855e:	e7e7      	b.n	8008530 <__d2b+0x54>
 8008560:	a801      	add	r0, sp, #4
 8008562:	f7ff fd61 	bl	8008028 <__lo0bits>
 8008566:	9b01      	ldr	r3, [sp, #4]
 8008568:	6163      	str	r3, [r4, #20]
 800856a:	3020      	adds	r0, #32
 800856c:	2201      	movs	r2, #1
 800856e:	e7e5      	b.n	800853c <__d2b+0x60>
 8008570:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008574:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008578:	6038      	str	r0, [r7, #0]
 800857a:	6918      	ldr	r0, [r3, #16]
 800857c:	f7ff fd34 	bl	8007fe8 <__hi0bits>
 8008580:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008584:	e7e2      	b.n	800854c <__d2b+0x70>
 8008586:	bf00      	nop
 8008588:	0802edc8 	.word	0x0802edc8
 800858c:	0802edd9 	.word	0x0802edd9

08008590 <__ssputs_r>:
 8008590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008594:	688e      	ldr	r6, [r1, #8]
 8008596:	461f      	mov	r7, r3
 8008598:	42be      	cmp	r6, r7
 800859a:	680b      	ldr	r3, [r1, #0]
 800859c:	4682      	mov	sl, r0
 800859e:	460c      	mov	r4, r1
 80085a0:	4690      	mov	r8, r2
 80085a2:	d82c      	bhi.n	80085fe <__ssputs_r+0x6e>
 80085a4:	898a      	ldrh	r2, [r1, #12]
 80085a6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80085aa:	d026      	beq.n	80085fa <__ssputs_r+0x6a>
 80085ac:	6965      	ldr	r5, [r4, #20]
 80085ae:	6909      	ldr	r1, [r1, #16]
 80085b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085b4:	eba3 0901 	sub.w	r9, r3, r1
 80085b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085bc:	1c7b      	adds	r3, r7, #1
 80085be:	444b      	add	r3, r9
 80085c0:	106d      	asrs	r5, r5, #1
 80085c2:	429d      	cmp	r5, r3
 80085c4:	bf38      	it	cc
 80085c6:	461d      	movcc	r5, r3
 80085c8:	0553      	lsls	r3, r2, #21
 80085ca:	d527      	bpl.n	800861c <__ssputs_r+0x8c>
 80085cc:	4629      	mov	r1, r5
 80085ce:	f7ff fbd7 	bl	8007d80 <_malloc_r>
 80085d2:	4606      	mov	r6, r0
 80085d4:	b360      	cbz	r0, 8008630 <__ssputs_r+0xa0>
 80085d6:	6921      	ldr	r1, [r4, #16]
 80085d8:	464a      	mov	r2, r9
 80085da:	f000 fa09 	bl	80089f0 <memcpy>
 80085de:	89a3      	ldrh	r3, [r4, #12]
 80085e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80085e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085e8:	81a3      	strh	r3, [r4, #12]
 80085ea:	6126      	str	r6, [r4, #16]
 80085ec:	6165      	str	r5, [r4, #20]
 80085ee:	444e      	add	r6, r9
 80085f0:	eba5 0509 	sub.w	r5, r5, r9
 80085f4:	6026      	str	r6, [r4, #0]
 80085f6:	60a5      	str	r5, [r4, #8]
 80085f8:	463e      	mov	r6, r7
 80085fa:	42be      	cmp	r6, r7
 80085fc:	d900      	bls.n	8008600 <__ssputs_r+0x70>
 80085fe:	463e      	mov	r6, r7
 8008600:	6820      	ldr	r0, [r4, #0]
 8008602:	4632      	mov	r2, r6
 8008604:	4641      	mov	r1, r8
 8008606:	f000 f9c9 	bl	800899c <memmove>
 800860a:	68a3      	ldr	r3, [r4, #8]
 800860c:	1b9b      	subs	r3, r3, r6
 800860e:	60a3      	str	r3, [r4, #8]
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	4433      	add	r3, r6
 8008614:	6023      	str	r3, [r4, #0]
 8008616:	2000      	movs	r0, #0
 8008618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800861c:	462a      	mov	r2, r5
 800861e:	f000 fa3b 	bl	8008a98 <_realloc_r>
 8008622:	4606      	mov	r6, r0
 8008624:	2800      	cmp	r0, #0
 8008626:	d1e0      	bne.n	80085ea <__ssputs_r+0x5a>
 8008628:	6921      	ldr	r1, [r4, #16]
 800862a:	4650      	mov	r0, sl
 800862c:	f7ff fb34 	bl	8007c98 <_free_r>
 8008630:	230c      	movs	r3, #12
 8008632:	f8ca 3000 	str.w	r3, [sl]
 8008636:	89a3      	ldrh	r3, [r4, #12]
 8008638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800863c:	81a3      	strh	r3, [r4, #12]
 800863e:	f04f 30ff 	mov.w	r0, #4294967295
 8008642:	e7e9      	b.n	8008618 <__ssputs_r+0x88>

08008644 <_svfiprintf_r>:
 8008644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008648:	4698      	mov	r8, r3
 800864a:	898b      	ldrh	r3, [r1, #12]
 800864c:	061b      	lsls	r3, r3, #24
 800864e:	b09d      	sub	sp, #116	; 0x74
 8008650:	4607      	mov	r7, r0
 8008652:	460d      	mov	r5, r1
 8008654:	4614      	mov	r4, r2
 8008656:	d50e      	bpl.n	8008676 <_svfiprintf_r+0x32>
 8008658:	690b      	ldr	r3, [r1, #16]
 800865a:	b963      	cbnz	r3, 8008676 <_svfiprintf_r+0x32>
 800865c:	2140      	movs	r1, #64	; 0x40
 800865e:	f7ff fb8f 	bl	8007d80 <_malloc_r>
 8008662:	6028      	str	r0, [r5, #0]
 8008664:	6128      	str	r0, [r5, #16]
 8008666:	b920      	cbnz	r0, 8008672 <_svfiprintf_r+0x2e>
 8008668:	230c      	movs	r3, #12
 800866a:	603b      	str	r3, [r7, #0]
 800866c:	f04f 30ff 	mov.w	r0, #4294967295
 8008670:	e0d0      	b.n	8008814 <_svfiprintf_r+0x1d0>
 8008672:	2340      	movs	r3, #64	; 0x40
 8008674:	616b      	str	r3, [r5, #20]
 8008676:	2300      	movs	r3, #0
 8008678:	9309      	str	r3, [sp, #36]	; 0x24
 800867a:	2320      	movs	r3, #32
 800867c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008680:	f8cd 800c 	str.w	r8, [sp, #12]
 8008684:	2330      	movs	r3, #48	; 0x30
 8008686:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800882c <_svfiprintf_r+0x1e8>
 800868a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800868e:	f04f 0901 	mov.w	r9, #1
 8008692:	4623      	mov	r3, r4
 8008694:	469a      	mov	sl, r3
 8008696:	f813 2b01 	ldrb.w	r2, [r3], #1
 800869a:	b10a      	cbz	r2, 80086a0 <_svfiprintf_r+0x5c>
 800869c:	2a25      	cmp	r2, #37	; 0x25
 800869e:	d1f9      	bne.n	8008694 <_svfiprintf_r+0x50>
 80086a0:	ebba 0b04 	subs.w	fp, sl, r4
 80086a4:	d00b      	beq.n	80086be <_svfiprintf_r+0x7a>
 80086a6:	465b      	mov	r3, fp
 80086a8:	4622      	mov	r2, r4
 80086aa:	4629      	mov	r1, r5
 80086ac:	4638      	mov	r0, r7
 80086ae:	f7ff ff6f 	bl	8008590 <__ssputs_r>
 80086b2:	3001      	adds	r0, #1
 80086b4:	f000 80a9 	beq.w	800880a <_svfiprintf_r+0x1c6>
 80086b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086ba:	445a      	add	r2, fp
 80086bc:	9209      	str	r2, [sp, #36]	; 0x24
 80086be:	f89a 3000 	ldrb.w	r3, [sl]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	f000 80a1 	beq.w	800880a <_svfiprintf_r+0x1c6>
 80086c8:	2300      	movs	r3, #0
 80086ca:	f04f 32ff 	mov.w	r2, #4294967295
 80086ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086d2:	f10a 0a01 	add.w	sl, sl, #1
 80086d6:	9304      	str	r3, [sp, #16]
 80086d8:	9307      	str	r3, [sp, #28]
 80086da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086de:	931a      	str	r3, [sp, #104]	; 0x68
 80086e0:	4654      	mov	r4, sl
 80086e2:	2205      	movs	r2, #5
 80086e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086e8:	4850      	ldr	r0, [pc, #320]	; (800882c <_svfiprintf_r+0x1e8>)
 80086ea:	f7f7 fda9 	bl	8000240 <memchr>
 80086ee:	9a04      	ldr	r2, [sp, #16]
 80086f0:	b9d8      	cbnz	r0, 800872a <_svfiprintf_r+0xe6>
 80086f2:	06d0      	lsls	r0, r2, #27
 80086f4:	bf44      	itt	mi
 80086f6:	2320      	movmi	r3, #32
 80086f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086fc:	0711      	lsls	r1, r2, #28
 80086fe:	bf44      	itt	mi
 8008700:	232b      	movmi	r3, #43	; 0x2b
 8008702:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008706:	f89a 3000 	ldrb.w	r3, [sl]
 800870a:	2b2a      	cmp	r3, #42	; 0x2a
 800870c:	d015      	beq.n	800873a <_svfiprintf_r+0xf6>
 800870e:	9a07      	ldr	r2, [sp, #28]
 8008710:	4654      	mov	r4, sl
 8008712:	2000      	movs	r0, #0
 8008714:	f04f 0c0a 	mov.w	ip, #10
 8008718:	4621      	mov	r1, r4
 800871a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800871e:	3b30      	subs	r3, #48	; 0x30
 8008720:	2b09      	cmp	r3, #9
 8008722:	d94d      	bls.n	80087c0 <_svfiprintf_r+0x17c>
 8008724:	b1b0      	cbz	r0, 8008754 <_svfiprintf_r+0x110>
 8008726:	9207      	str	r2, [sp, #28]
 8008728:	e014      	b.n	8008754 <_svfiprintf_r+0x110>
 800872a:	eba0 0308 	sub.w	r3, r0, r8
 800872e:	fa09 f303 	lsl.w	r3, r9, r3
 8008732:	4313      	orrs	r3, r2
 8008734:	9304      	str	r3, [sp, #16]
 8008736:	46a2      	mov	sl, r4
 8008738:	e7d2      	b.n	80086e0 <_svfiprintf_r+0x9c>
 800873a:	9b03      	ldr	r3, [sp, #12]
 800873c:	1d19      	adds	r1, r3, #4
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	9103      	str	r1, [sp, #12]
 8008742:	2b00      	cmp	r3, #0
 8008744:	bfbb      	ittet	lt
 8008746:	425b      	neglt	r3, r3
 8008748:	f042 0202 	orrlt.w	r2, r2, #2
 800874c:	9307      	strge	r3, [sp, #28]
 800874e:	9307      	strlt	r3, [sp, #28]
 8008750:	bfb8      	it	lt
 8008752:	9204      	strlt	r2, [sp, #16]
 8008754:	7823      	ldrb	r3, [r4, #0]
 8008756:	2b2e      	cmp	r3, #46	; 0x2e
 8008758:	d10c      	bne.n	8008774 <_svfiprintf_r+0x130>
 800875a:	7863      	ldrb	r3, [r4, #1]
 800875c:	2b2a      	cmp	r3, #42	; 0x2a
 800875e:	d134      	bne.n	80087ca <_svfiprintf_r+0x186>
 8008760:	9b03      	ldr	r3, [sp, #12]
 8008762:	1d1a      	adds	r2, r3, #4
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	9203      	str	r2, [sp, #12]
 8008768:	2b00      	cmp	r3, #0
 800876a:	bfb8      	it	lt
 800876c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008770:	3402      	adds	r4, #2
 8008772:	9305      	str	r3, [sp, #20]
 8008774:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800883c <_svfiprintf_r+0x1f8>
 8008778:	7821      	ldrb	r1, [r4, #0]
 800877a:	2203      	movs	r2, #3
 800877c:	4650      	mov	r0, sl
 800877e:	f7f7 fd5f 	bl	8000240 <memchr>
 8008782:	b138      	cbz	r0, 8008794 <_svfiprintf_r+0x150>
 8008784:	9b04      	ldr	r3, [sp, #16]
 8008786:	eba0 000a 	sub.w	r0, r0, sl
 800878a:	2240      	movs	r2, #64	; 0x40
 800878c:	4082      	lsls	r2, r0
 800878e:	4313      	orrs	r3, r2
 8008790:	3401      	adds	r4, #1
 8008792:	9304      	str	r3, [sp, #16]
 8008794:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008798:	4825      	ldr	r0, [pc, #148]	; (8008830 <_svfiprintf_r+0x1ec>)
 800879a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800879e:	2206      	movs	r2, #6
 80087a0:	f7f7 fd4e 	bl	8000240 <memchr>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	d038      	beq.n	800881a <_svfiprintf_r+0x1d6>
 80087a8:	4b22      	ldr	r3, [pc, #136]	; (8008834 <_svfiprintf_r+0x1f0>)
 80087aa:	bb1b      	cbnz	r3, 80087f4 <_svfiprintf_r+0x1b0>
 80087ac:	9b03      	ldr	r3, [sp, #12]
 80087ae:	3307      	adds	r3, #7
 80087b0:	f023 0307 	bic.w	r3, r3, #7
 80087b4:	3308      	adds	r3, #8
 80087b6:	9303      	str	r3, [sp, #12]
 80087b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ba:	4433      	add	r3, r6
 80087bc:	9309      	str	r3, [sp, #36]	; 0x24
 80087be:	e768      	b.n	8008692 <_svfiprintf_r+0x4e>
 80087c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80087c4:	460c      	mov	r4, r1
 80087c6:	2001      	movs	r0, #1
 80087c8:	e7a6      	b.n	8008718 <_svfiprintf_r+0xd4>
 80087ca:	2300      	movs	r3, #0
 80087cc:	3401      	adds	r4, #1
 80087ce:	9305      	str	r3, [sp, #20]
 80087d0:	4619      	mov	r1, r3
 80087d2:	f04f 0c0a 	mov.w	ip, #10
 80087d6:	4620      	mov	r0, r4
 80087d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087dc:	3a30      	subs	r2, #48	; 0x30
 80087de:	2a09      	cmp	r2, #9
 80087e0:	d903      	bls.n	80087ea <_svfiprintf_r+0x1a6>
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d0c6      	beq.n	8008774 <_svfiprintf_r+0x130>
 80087e6:	9105      	str	r1, [sp, #20]
 80087e8:	e7c4      	b.n	8008774 <_svfiprintf_r+0x130>
 80087ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80087ee:	4604      	mov	r4, r0
 80087f0:	2301      	movs	r3, #1
 80087f2:	e7f0      	b.n	80087d6 <_svfiprintf_r+0x192>
 80087f4:	ab03      	add	r3, sp, #12
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	462a      	mov	r2, r5
 80087fa:	4b0f      	ldr	r3, [pc, #60]	; (8008838 <_svfiprintf_r+0x1f4>)
 80087fc:	a904      	add	r1, sp, #16
 80087fe:	4638      	mov	r0, r7
 8008800:	f7fd ff06 	bl	8006610 <_printf_float>
 8008804:	1c42      	adds	r2, r0, #1
 8008806:	4606      	mov	r6, r0
 8008808:	d1d6      	bne.n	80087b8 <_svfiprintf_r+0x174>
 800880a:	89ab      	ldrh	r3, [r5, #12]
 800880c:	065b      	lsls	r3, r3, #25
 800880e:	f53f af2d 	bmi.w	800866c <_svfiprintf_r+0x28>
 8008812:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008814:	b01d      	add	sp, #116	; 0x74
 8008816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800881a:	ab03      	add	r3, sp, #12
 800881c:	9300      	str	r3, [sp, #0]
 800881e:	462a      	mov	r2, r5
 8008820:	4b05      	ldr	r3, [pc, #20]	; (8008838 <_svfiprintf_r+0x1f4>)
 8008822:	a904      	add	r1, sp, #16
 8008824:	4638      	mov	r0, r7
 8008826:	f7fe f97b 	bl	8006b20 <_printf_i>
 800882a:	e7eb      	b.n	8008804 <_svfiprintf_r+0x1c0>
 800882c:	0802ef34 	.word	0x0802ef34
 8008830:	0802ef3e 	.word	0x0802ef3e
 8008834:	08006611 	.word	0x08006611
 8008838:	08008591 	.word	0x08008591
 800883c:	0802ef3a 	.word	0x0802ef3a

08008840 <__sflush_r>:
 8008840:	898a      	ldrh	r2, [r1, #12]
 8008842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008846:	4605      	mov	r5, r0
 8008848:	0710      	lsls	r0, r2, #28
 800884a:	460c      	mov	r4, r1
 800884c:	d458      	bmi.n	8008900 <__sflush_r+0xc0>
 800884e:	684b      	ldr	r3, [r1, #4]
 8008850:	2b00      	cmp	r3, #0
 8008852:	dc05      	bgt.n	8008860 <__sflush_r+0x20>
 8008854:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008856:	2b00      	cmp	r3, #0
 8008858:	dc02      	bgt.n	8008860 <__sflush_r+0x20>
 800885a:	2000      	movs	r0, #0
 800885c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008860:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008862:	2e00      	cmp	r6, #0
 8008864:	d0f9      	beq.n	800885a <__sflush_r+0x1a>
 8008866:	2300      	movs	r3, #0
 8008868:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800886c:	682f      	ldr	r7, [r5, #0]
 800886e:	6a21      	ldr	r1, [r4, #32]
 8008870:	602b      	str	r3, [r5, #0]
 8008872:	d032      	beq.n	80088da <__sflush_r+0x9a>
 8008874:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	075a      	lsls	r2, r3, #29
 800887a:	d505      	bpl.n	8008888 <__sflush_r+0x48>
 800887c:	6863      	ldr	r3, [r4, #4]
 800887e:	1ac0      	subs	r0, r0, r3
 8008880:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008882:	b10b      	cbz	r3, 8008888 <__sflush_r+0x48>
 8008884:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008886:	1ac0      	subs	r0, r0, r3
 8008888:	2300      	movs	r3, #0
 800888a:	4602      	mov	r2, r0
 800888c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800888e:	6a21      	ldr	r1, [r4, #32]
 8008890:	4628      	mov	r0, r5
 8008892:	47b0      	blx	r6
 8008894:	1c43      	adds	r3, r0, #1
 8008896:	89a3      	ldrh	r3, [r4, #12]
 8008898:	d106      	bne.n	80088a8 <__sflush_r+0x68>
 800889a:	6829      	ldr	r1, [r5, #0]
 800889c:	291d      	cmp	r1, #29
 800889e:	d82b      	bhi.n	80088f8 <__sflush_r+0xb8>
 80088a0:	4a29      	ldr	r2, [pc, #164]	; (8008948 <__sflush_r+0x108>)
 80088a2:	410a      	asrs	r2, r1
 80088a4:	07d6      	lsls	r6, r2, #31
 80088a6:	d427      	bmi.n	80088f8 <__sflush_r+0xb8>
 80088a8:	2200      	movs	r2, #0
 80088aa:	6062      	str	r2, [r4, #4]
 80088ac:	04d9      	lsls	r1, r3, #19
 80088ae:	6922      	ldr	r2, [r4, #16]
 80088b0:	6022      	str	r2, [r4, #0]
 80088b2:	d504      	bpl.n	80088be <__sflush_r+0x7e>
 80088b4:	1c42      	adds	r2, r0, #1
 80088b6:	d101      	bne.n	80088bc <__sflush_r+0x7c>
 80088b8:	682b      	ldr	r3, [r5, #0]
 80088ba:	b903      	cbnz	r3, 80088be <__sflush_r+0x7e>
 80088bc:	6560      	str	r0, [r4, #84]	; 0x54
 80088be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088c0:	602f      	str	r7, [r5, #0]
 80088c2:	2900      	cmp	r1, #0
 80088c4:	d0c9      	beq.n	800885a <__sflush_r+0x1a>
 80088c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088ca:	4299      	cmp	r1, r3
 80088cc:	d002      	beq.n	80088d4 <__sflush_r+0x94>
 80088ce:	4628      	mov	r0, r5
 80088d0:	f7ff f9e2 	bl	8007c98 <_free_r>
 80088d4:	2000      	movs	r0, #0
 80088d6:	6360      	str	r0, [r4, #52]	; 0x34
 80088d8:	e7c0      	b.n	800885c <__sflush_r+0x1c>
 80088da:	2301      	movs	r3, #1
 80088dc:	4628      	mov	r0, r5
 80088de:	47b0      	blx	r6
 80088e0:	1c41      	adds	r1, r0, #1
 80088e2:	d1c8      	bne.n	8008876 <__sflush_r+0x36>
 80088e4:	682b      	ldr	r3, [r5, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d0c5      	beq.n	8008876 <__sflush_r+0x36>
 80088ea:	2b1d      	cmp	r3, #29
 80088ec:	d001      	beq.n	80088f2 <__sflush_r+0xb2>
 80088ee:	2b16      	cmp	r3, #22
 80088f0:	d101      	bne.n	80088f6 <__sflush_r+0xb6>
 80088f2:	602f      	str	r7, [r5, #0]
 80088f4:	e7b1      	b.n	800885a <__sflush_r+0x1a>
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088fc:	81a3      	strh	r3, [r4, #12]
 80088fe:	e7ad      	b.n	800885c <__sflush_r+0x1c>
 8008900:	690f      	ldr	r7, [r1, #16]
 8008902:	2f00      	cmp	r7, #0
 8008904:	d0a9      	beq.n	800885a <__sflush_r+0x1a>
 8008906:	0793      	lsls	r3, r2, #30
 8008908:	680e      	ldr	r6, [r1, #0]
 800890a:	bf08      	it	eq
 800890c:	694b      	ldreq	r3, [r1, #20]
 800890e:	600f      	str	r7, [r1, #0]
 8008910:	bf18      	it	ne
 8008912:	2300      	movne	r3, #0
 8008914:	eba6 0807 	sub.w	r8, r6, r7
 8008918:	608b      	str	r3, [r1, #8]
 800891a:	f1b8 0f00 	cmp.w	r8, #0
 800891e:	dd9c      	ble.n	800885a <__sflush_r+0x1a>
 8008920:	6a21      	ldr	r1, [r4, #32]
 8008922:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008924:	4643      	mov	r3, r8
 8008926:	463a      	mov	r2, r7
 8008928:	4628      	mov	r0, r5
 800892a:	47b0      	blx	r6
 800892c:	2800      	cmp	r0, #0
 800892e:	dc06      	bgt.n	800893e <__sflush_r+0xfe>
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008936:	81a3      	strh	r3, [r4, #12]
 8008938:	f04f 30ff 	mov.w	r0, #4294967295
 800893c:	e78e      	b.n	800885c <__sflush_r+0x1c>
 800893e:	4407      	add	r7, r0
 8008940:	eba8 0800 	sub.w	r8, r8, r0
 8008944:	e7e9      	b.n	800891a <__sflush_r+0xda>
 8008946:	bf00      	nop
 8008948:	dfbffffe 	.word	0xdfbffffe

0800894c <_fflush_r>:
 800894c:	b538      	push	{r3, r4, r5, lr}
 800894e:	690b      	ldr	r3, [r1, #16]
 8008950:	4605      	mov	r5, r0
 8008952:	460c      	mov	r4, r1
 8008954:	b913      	cbnz	r3, 800895c <_fflush_r+0x10>
 8008956:	2500      	movs	r5, #0
 8008958:	4628      	mov	r0, r5
 800895a:	bd38      	pop	{r3, r4, r5, pc}
 800895c:	b118      	cbz	r0, 8008966 <_fflush_r+0x1a>
 800895e:	6a03      	ldr	r3, [r0, #32]
 8008960:	b90b      	cbnz	r3, 8008966 <_fflush_r+0x1a>
 8008962:	f7fe fa8b 	bl	8006e7c <__sinit>
 8008966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d0f3      	beq.n	8008956 <_fflush_r+0xa>
 800896e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008970:	07d0      	lsls	r0, r2, #31
 8008972:	d404      	bmi.n	800897e <_fflush_r+0x32>
 8008974:	0599      	lsls	r1, r3, #22
 8008976:	d402      	bmi.n	800897e <_fflush_r+0x32>
 8008978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800897a:	f7fe fb96 	bl	80070aa <__retarget_lock_acquire_recursive>
 800897e:	4628      	mov	r0, r5
 8008980:	4621      	mov	r1, r4
 8008982:	f7ff ff5d 	bl	8008840 <__sflush_r>
 8008986:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008988:	07da      	lsls	r2, r3, #31
 800898a:	4605      	mov	r5, r0
 800898c:	d4e4      	bmi.n	8008958 <_fflush_r+0xc>
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	059b      	lsls	r3, r3, #22
 8008992:	d4e1      	bmi.n	8008958 <_fflush_r+0xc>
 8008994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008996:	f7fe fb89 	bl	80070ac <__retarget_lock_release_recursive>
 800899a:	e7dd      	b.n	8008958 <_fflush_r+0xc>

0800899c <memmove>:
 800899c:	4288      	cmp	r0, r1
 800899e:	b510      	push	{r4, lr}
 80089a0:	eb01 0402 	add.w	r4, r1, r2
 80089a4:	d902      	bls.n	80089ac <memmove+0x10>
 80089a6:	4284      	cmp	r4, r0
 80089a8:	4623      	mov	r3, r4
 80089aa:	d807      	bhi.n	80089bc <memmove+0x20>
 80089ac:	1e43      	subs	r3, r0, #1
 80089ae:	42a1      	cmp	r1, r4
 80089b0:	d008      	beq.n	80089c4 <memmove+0x28>
 80089b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089ba:	e7f8      	b.n	80089ae <memmove+0x12>
 80089bc:	4402      	add	r2, r0
 80089be:	4601      	mov	r1, r0
 80089c0:	428a      	cmp	r2, r1
 80089c2:	d100      	bne.n	80089c6 <memmove+0x2a>
 80089c4:	bd10      	pop	{r4, pc}
 80089c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089ce:	e7f7      	b.n	80089c0 <memmove+0x24>

080089d0 <_sbrk_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	4d06      	ldr	r5, [pc, #24]	; (80089ec <_sbrk_r+0x1c>)
 80089d4:	2300      	movs	r3, #0
 80089d6:	4604      	mov	r4, r0
 80089d8:	4608      	mov	r0, r1
 80089da:	602b      	str	r3, [r5, #0]
 80089dc:	f7f9 f92e 	bl	8001c3c <_sbrk>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d102      	bne.n	80089ea <_sbrk_r+0x1a>
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	b103      	cbz	r3, 80089ea <_sbrk_r+0x1a>
 80089e8:	6023      	str	r3, [r4, #0]
 80089ea:	bd38      	pop	{r3, r4, r5, pc}
 80089ec:	20000480 	.word	0x20000480

080089f0 <memcpy>:
 80089f0:	440a      	add	r2, r1
 80089f2:	4291      	cmp	r1, r2
 80089f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089f8:	d100      	bne.n	80089fc <memcpy+0xc>
 80089fa:	4770      	bx	lr
 80089fc:	b510      	push	{r4, lr}
 80089fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a06:	4291      	cmp	r1, r2
 8008a08:	d1f9      	bne.n	80089fe <memcpy+0xe>
 8008a0a:	bd10      	pop	{r4, pc}

08008a0c <__assert_func>:
 8008a0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a0e:	4614      	mov	r4, r2
 8008a10:	461a      	mov	r2, r3
 8008a12:	4b09      	ldr	r3, [pc, #36]	; (8008a38 <__assert_func+0x2c>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4605      	mov	r5, r0
 8008a18:	68d8      	ldr	r0, [r3, #12]
 8008a1a:	b14c      	cbz	r4, 8008a30 <__assert_func+0x24>
 8008a1c:	4b07      	ldr	r3, [pc, #28]	; (8008a3c <__assert_func+0x30>)
 8008a1e:	9100      	str	r1, [sp, #0]
 8008a20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a24:	4906      	ldr	r1, [pc, #24]	; (8008a40 <__assert_func+0x34>)
 8008a26:	462b      	mov	r3, r5
 8008a28:	f000 f872 	bl	8008b10 <fiprintf>
 8008a2c:	f000 f882 	bl	8008b34 <abort>
 8008a30:	4b04      	ldr	r3, [pc, #16]	; (8008a44 <__assert_func+0x38>)
 8008a32:	461c      	mov	r4, r3
 8008a34:	e7f3      	b.n	8008a1e <__assert_func+0x12>
 8008a36:	bf00      	nop
 8008a38:	20000068 	.word	0x20000068
 8008a3c:	0802ef4f 	.word	0x0802ef4f
 8008a40:	0802ef5c 	.word	0x0802ef5c
 8008a44:	0802ef8a 	.word	0x0802ef8a

08008a48 <_calloc_r>:
 8008a48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a4a:	fba1 2402 	umull	r2, r4, r1, r2
 8008a4e:	b94c      	cbnz	r4, 8008a64 <_calloc_r+0x1c>
 8008a50:	4611      	mov	r1, r2
 8008a52:	9201      	str	r2, [sp, #4]
 8008a54:	f7ff f994 	bl	8007d80 <_malloc_r>
 8008a58:	9a01      	ldr	r2, [sp, #4]
 8008a5a:	4605      	mov	r5, r0
 8008a5c:	b930      	cbnz	r0, 8008a6c <_calloc_r+0x24>
 8008a5e:	4628      	mov	r0, r5
 8008a60:	b003      	add	sp, #12
 8008a62:	bd30      	pop	{r4, r5, pc}
 8008a64:	220c      	movs	r2, #12
 8008a66:	6002      	str	r2, [r0, #0]
 8008a68:	2500      	movs	r5, #0
 8008a6a:	e7f8      	b.n	8008a5e <_calloc_r+0x16>
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	f7fe fa9e 	bl	8006fae <memset>
 8008a72:	e7f4      	b.n	8008a5e <_calloc_r+0x16>

08008a74 <__ascii_mbtowc>:
 8008a74:	b082      	sub	sp, #8
 8008a76:	b901      	cbnz	r1, 8008a7a <__ascii_mbtowc+0x6>
 8008a78:	a901      	add	r1, sp, #4
 8008a7a:	b142      	cbz	r2, 8008a8e <__ascii_mbtowc+0x1a>
 8008a7c:	b14b      	cbz	r3, 8008a92 <__ascii_mbtowc+0x1e>
 8008a7e:	7813      	ldrb	r3, [r2, #0]
 8008a80:	600b      	str	r3, [r1, #0]
 8008a82:	7812      	ldrb	r2, [r2, #0]
 8008a84:	1e10      	subs	r0, r2, #0
 8008a86:	bf18      	it	ne
 8008a88:	2001      	movne	r0, #1
 8008a8a:	b002      	add	sp, #8
 8008a8c:	4770      	bx	lr
 8008a8e:	4610      	mov	r0, r2
 8008a90:	e7fb      	b.n	8008a8a <__ascii_mbtowc+0x16>
 8008a92:	f06f 0001 	mvn.w	r0, #1
 8008a96:	e7f8      	b.n	8008a8a <__ascii_mbtowc+0x16>

08008a98 <_realloc_r>:
 8008a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a9c:	4680      	mov	r8, r0
 8008a9e:	4614      	mov	r4, r2
 8008aa0:	460e      	mov	r6, r1
 8008aa2:	b921      	cbnz	r1, 8008aae <_realloc_r+0x16>
 8008aa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	f7ff b969 	b.w	8007d80 <_malloc_r>
 8008aae:	b92a      	cbnz	r2, 8008abc <_realloc_r+0x24>
 8008ab0:	f7ff f8f2 	bl	8007c98 <_free_r>
 8008ab4:	4625      	mov	r5, r4
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008abc:	f000 f841 	bl	8008b42 <_malloc_usable_size_r>
 8008ac0:	4284      	cmp	r4, r0
 8008ac2:	4607      	mov	r7, r0
 8008ac4:	d802      	bhi.n	8008acc <_realloc_r+0x34>
 8008ac6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008aca:	d812      	bhi.n	8008af2 <_realloc_r+0x5a>
 8008acc:	4621      	mov	r1, r4
 8008ace:	4640      	mov	r0, r8
 8008ad0:	f7ff f956 	bl	8007d80 <_malloc_r>
 8008ad4:	4605      	mov	r5, r0
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	d0ed      	beq.n	8008ab6 <_realloc_r+0x1e>
 8008ada:	42bc      	cmp	r4, r7
 8008adc:	4622      	mov	r2, r4
 8008ade:	4631      	mov	r1, r6
 8008ae0:	bf28      	it	cs
 8008ae2:	463a      	movcs	r2, r7
 8008ae4:	f7ff ff84 	bl	80089f0 <memcpy>
 8008ae8:	4631      	mov	r1, r6
 8008aea:	4640      	mov	r0, r8
 8008aec:	f7ff f8d4 	bl	8007c98 <_free_r>
 8008af0:	e7e1      	b.n	8008ab6 <_realloc_r+0x1e>
 8008af2:	4635      	mov	r5, r6
 8008af4:	e7df      	b.n	8008ab6 <_realloc_r+0x1e>

08008af6 <__ascii_wctomb>:
 8008af6:	b149      	cbz	r1, 8008b0c <__ascii_wctomb+0x16>
 8008af8:	2aff      	cmp	r2, #255	; 0xff
 8008afa:	bf85      	ittet	hi
 8008afc:	238a      	movhi	r3, #138	; 0x8a
 8008afe:	6003      	strhi	r3, [r0, #0]
 8008b00:	700a      	strbls	r2, [r1, #0]
 8008b02:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b06:	bf98      	it	ls
 8008b08:	2001      	movls	r0, #1
 8008b0a:	4770      	bx	lr
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	4770      	bx	lr

08008b10 <fiprintf>:
 8008b10:	b40e      	push	{r1, r2, r3}
 8008b12:	b503      	push	{r0, r1, lr}
 8008b14:	4601      	mov	r1, r0
 8008b16:	ab03      	add	r3, sp, #12
 8008b18:	4805      	ldr	r0, [pc, #20]	; (8008b30 <fiprintf+0x20>)
 8008b1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b1e:	6800      	ldr	r0, [r0, #0]
 8008b20:	9301      	str	r3, [sp, #4]
 8008b22:	f000 f83f 	bl	8008ba4 <_vfiprintf_r>
 8008b26:	b002      	add	sp, #8
 8008b28:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b2c:	b003      	add	sp, #12
 8008b2e:	4770      	bx	lr
 8008b30:	20000068 	.word	0x20000068

08008b34 <abort>:
 8008b34:	b508      	push	{r3, lr}
 8008b36:	2006      	movs	r0, #6
 8008b38:	f000 fa0c 	bl	8008f54 <raise>
 8008b3c:	2001      	movs	r0, #1
 8008b3e:	f7f9 f805 	bl	8001b4c <_exit>

08008b42 <_malloc_usable_size_r>:
 8008b42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b46:	1f18      	subs	r0, r3, #4
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	bfbc      	itt	lt
 8008b4c:	580b      	ldrlt	r3, [r1, r0]
 8008b4e:	18c0      	addlt	r0, r0, r3
 8008b50:	4770      	bx	lr

08008b52 <__sfputc_r>:
 8008b52:	6893      	ldr	r3, [r2, #8]
 8008b54:	3b01      	subs	r3, #1
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	b410      	push	{r4}
 8008b5a:	6093      	str	r3, [r2, #8]
 8008b5c:	da08      	bge.n	8008b70 <__sfputc_r+0x1e>
 8008b5e:	6994      	ldr	r4, [r2, #24]
 8008b60:	42a3      	cmp	r3, r4
 8008b62:	db01      	blt.n	8008b68 <__sfputc_r+0x16>
 8008b64:	290a      	cmp	r1, #10
 8008b66:	d103      	bne.n	8008b70 <__sfputc_r+0x1e>
 8008b68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b6c:	f000 b934 	b.w	8008dd8 <__swbuf_r>
 8008b70:	6813      	ldr	r3, [r2, #0]
 8008b72:	1c58      	adds	r0, r3, #1
 8008b74:	6010      	str	r0, [r2, #0]
 8008b76:	7019      	strb	r1, [r3, #0]
 8008b78:	4608      	mov	r0, r1
 8008b7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <__sfputs_r>:
 8008b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b82:	4606      	mov	r6, r0
 8008b84:	460f      	mov	r7, r1
 8008b86:	4614      	mov	r4, r2
 8008b88:	18d5      	adds	r5, r2, r3
 8008b8a:	42ac      	cmp	r4, r5
 8008b8c:	d101      	bne.n	8008b92 <__sfputs_r+0x12>
 8008b8e:	2000      	movs	r0, #0
 8008b90:	e007      	b.n	8008ba2 <__sfputs_r+0x22>
 8008b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b96:	463a      	mov	r2, r7
 8008b98:	4630      	mov	r0, r6
 8008b9a:	f7ff ffda 	bl	8008b52 <__sfputc_r>
 8008b9e:	1c43      	adds	r3, r0, #1
 8008ba0:	d1f3      	bne.n	8008b8a <__sfputs_r+0xa>
 8008ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ba4 <_vfiprintf_r>:
 8008ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba8:	460d      	mov	r5, r1
 8008baa:	b09d      	sub	sp, #116	; 0x74
 8008bac:	4614      	mov	r4, r2
 8008bae:	4698      	mov	r8, r3
 8008bb0:	4606      	mov	r6, r0
 8008bb2:	b118      	cbz	r0, 8008bbc <_vfiprintf_r+0x18>
 8008bb4:	6a03      	ldr	r3, [r0, #32]
 8008bb6:	b90b      	cbnz	r3, 8008bbc <_vfiprintf_r+0x18>
 8008bb8:	f7fe f960 	bl	8006e7c <__sinit>
 8008bbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008bbe:	07d9      	lsls	r1, r3, #31
 8008bc0:	d405      	bmi.n	8008bce <_vfiprintf_r+0x2a>
 8008bc2:	89ab      	ldrh	r3, [r5, #12]
 8008bc4:	059a      	lsls	r2, r3, #22
 8008bc6:	d402      	bmi.n	8008bce <_vfiprintf_r+0x2a>
 8008bc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008bca:	f7fe fa6e 	bl	80070aa <__retarget_lock_acquire_recursive>
 8008bce:	89ab      	ldrh	r3, [r5, #12]
 8008bd0:	071b      	lsls	r3, r3, #28
 8008bd2:	d501      	bpl.n	8008bd8 <_vfiprintf_r+0x34>
 8008bd4:	692b      	ldr	r3, [r5, #16]
 8008bd6:	b99b      	cbnz	r3, 8008c00 <_vfiprintf_r+0x5c>
 8008bd8:	4629      	mov	r1, r5
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f000 f93a 	bl	8008e54 <__swsetup_r>
 8008be0:	b170      	cbz	r0, 8008c00 <_vfiprintf_r+0x5c>
 8008be2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008be4:	07dc      	lsls	r4, r3, #31
 8008be6:	d504      	bpl.n	8008bf2 <_vfiprintf_r+0x4e>
 8008be8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bec:	b01d      	add	sp, #116	; 0x74
 8008bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf2:	89ab      	ldrh	r3, [r5, #12]
 8008bf4:	0598      	lsls	r0, r3, #22
 8008bf6:	d4f7      	bmi.n	8008be8 <_vfiprintf_r+0x44>
 8008bf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008bfa:	f7fe fa57 	bl	80070ac <__retarget_lock_release_recursive>
 8008bfe:	e7f3      	b.n	8008be8 <_vfiprintf_r+0x44>
 8008c00:	2300      	movs	r3, #0
 8008c02:	9309      	str	r3, [sp, #36]	; 0x24
 8008c04:	2320      	movs	r3, #32
 8008c06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c0e:	2330      	movs	r3, #48	; 0x30
 8008c10:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008dc4 <_vfiprintf_r+0x220>
 8008c14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c18:	f04f 0901 	mov.w	r9, #1
 8008c1c:	4623      	mov	r3, r4
 8008c1e:	469a      	mov	sl, r3
 8008c20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c24:	b10a      	cbz	r2, 8008c2a <_vfiprintf_r+0x86>
 8008c26:	2a25      	cmp	r2, #37	; 0x25
 8008c28:	d1f9      	bne.n	8008c1e <_vfiprintf_r+0x7a>
 8008c2a:	ebba 0b04 	subs.w	fp, sl, r4
 8008c2e:	d00b      	beq.n	8008c48 <_vfiprintf_r+0xa4>
 8008c30:	465b      	mov	r3, fp
 8008c32:	4622      	mov	r2, r4
 8008c34:	4629      	mov	r1, r5
 8008c36:	4630      	mov	r0, r6
 8008c38:	f7ff ffa2 	bl	8008b80 <__sfputs_r>
 8008c3c:	3001      	adds	r0, #1
 8008c3e:	f000 80a9 	beq.w	8008d94 <_vfiprintf_r+0x1f0>
 8008c42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c44:	445a      	add	r2, fp
 8008c46:	9209      	str	r2, [sp, #36]	; 0x24
 8008c48:	f89a 3000 	ldrb.w	r3, [sl]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	f000 80a1 	beq.w	8008d94 <_vfiprintf_r+0x1f0>
 8008c52:	2300      	movs	r3, #0
 8008c54:	f04f 32ff 	mov.w	r2, #4294967295
 8008c58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c5c:	f10a 0a01 	add.w	sl, sl, #1
 8008c60:	9304      	str	r3, [sp, #16]
 8008c62:	9307      	str	r3, [sp, #28]
 8008c64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c68:	931a      	str	r3, [sp, #104]	; 0x68
 8008c6a:	4654      	mov	r4, sl
 8008c6c:	2205      	movs	r2, #5
 8008c6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c72:	4854      	ldr	r0, [pc, #336]	; (8008dc4 <_vfiprintf_r+0x220>)
 8008c74:	f7f7 fae4 	bl	8000240 <memchr>
 8008c78:	9a04      	ldr	r2, [sp, #16]
 8008c7a:	b9d8      	cbnz	r0, 8008cb4 <_vfiprintf_r+0x110>
 8008c7c:	06d1      	lsls	r1, r2, #27
 8008c7e:	bf44      	itt	mi
 8008c80:	2320      	movmi	r3, #32
 8008c82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c86:	0713      	lsls	r3, r2, #28
 8008c88:	bf44      	itt	mi
 8008c8a:	232b      	movmi	r3, #43	; 0x2b
 8008c8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c90:	f89a 3000 	ldrb.w	r3, [sl]
 8008c94:	2b2a      	cmp	r3, #42	; 0x2a
 8008c96:	d015      	beq.n	8008cc4 <_vfiprintf_r+0x120>
 8008c98:	9a07      	ldr	r2, [sp, #28]
 8008c9a:	4654      	mov	r4, sl
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	f04f 0c0a 	mov.w	ip, #10
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ca8:	3b30      	subs	r3, #48	; 0x30
 8008caa:	2b09      	cmp	r3, #9
 8008cac:	d94d      	bls.n	8008d4a <_vfiprintf_r+0x1a6>
 8008cae:	b1b0      	cbz	r0, 8008cde <_vfiprintf_r+0x13a>
 8008cb0:	9207      	str	r2, [sp, #28]
 8008cb2:	e014      	b.n	8008cde <_vfiprintf_r+0x13a>
 8008cb4:	eba0 0308 	sub.w	r3, r0, r8
 8008cb8:	fa09 f303 	lsl.w	r3, r9, r3
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	9304      	str	r3, [sp, #16]
 8008cc0:	46a2      	mov	sl, r4
 8008cc2:	e7d2      	b.n	8008c6a <_vfiprintf_r+0xc6>
 8008cc4:	9b03      	ldr	r3, [sp, #12]
 8008cc6:	1d19      	adds	r1, r3, #4
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	9103      	str	r1, [sp, #12]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	bfbb      	ittet	lt
 8008cd0:	425b      	neglt	r3, r3
 8008cd2:	f042 0202 	orrlt.w	r2, r2, #2
 8008cd6:	9307      	strge	r3, [sp, #28]
 8008cd8:	9307      	strlt	r3, [sp, #28]
 8008cda:	bfb8      	it	lt
 8008cdc:	9204      	strlt	r2, [sp, #16]
 8008cde:	7823      	ldrb	r3, [r4, #0]
 8008ce0:	2b2e      	cmp	r3, #46	; 0x2e
 8008ce2:	d10c      	bne.n	8008cfe <_vfiprintf_r+0x15a>
 8008ce4:	7863      	ldrb	r3, [r4, #1]
 8008ce6:	2b2a      	cmp	r3, #42	; 0x2a
 8008ce8:	d134      	bne.n	8008d54 <_vfiprintf_r+0x1b0>
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	1d1a      	adds	r2, r3, #4
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	9203      	str	r2, [sp, #12]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	bfb8      	it	lt
 8008cf6:	f04f 33ff 	movlt.w	r3, #4294967295
 8008cfa:	3402      	adds	r4, #2
 8008cfc:	9305      	str	r3, [sp, #20]
 8008cfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008dd4 <_vfiprintf_r+0x230>
 8008d02:	7821      	ldrb	r1, [r4, #0]
 8008d04:	2203      	movs	r2, #3
 8008d06:	4650      	mov	r0, sl
 8008d08:	f7f7 fa9a 	bl	8000240 <memchr>
 8008d0c:	b138      	cbz	r0, 8008d1e <_vfiprintf_r+0x17a>
 8008d0e:	9b04      	ldr	r3, [sp, #16]
 8008d10:	eba0 000a 	sub.w	r0, r0, sl
 8008d14:	2240      	movs	r2, #64	; 0x40
 8008d16:	4082      	lsls	r2, r0
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	3401      	adds	r4, #1
 8008d1c:	9304      	str	r3, [sp, #16]
 8008d1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d22:	4829      	ldr	r0, [pc, #164]	; (8008dc8 <_vfiprintf_r+0x224>)
 8008d24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d28:	2206      	movs	r2, #6
 8008d2a:	f7f7 fa89 	bl	8000240 <memchr>
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	d03f      	beq.n	8008db2 <_vfiprintf_r+0x20e>
 8008d32:	4b26      	ldr	r3, [pc, #152]	; (8008dcc <_vfiprintf_r+0x228>)
 8008d34:	bb1b      	cbnz	r3, 8008d7e <_vfiprintf_r+0x1da>
 8008d36:	9b03      	ldr	r3, [sp, #12]
 8008d38:	3307      	adds	r3, #7
 8008d3a:	f023 0307 	bic.w	r3, r3, #7
 8008d3e:	3308      	adds	r3, #8
 8008d40:	9303      	str	r3, [sp, #12]
 8008d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d44:	443b      	add	r3, r7
 8008d46:	9309      	str	r3, [sp, #36]	; 0x24
 8008d48:	e768      	b.n	8008c1c <_vfiprintf_r+0x78>
 8008d4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d4e:	460c      	mov	r4, r1
 8008d50:	2001      	movs	r0, #1
 8008d52:	e7a6      	b.n	8008ca2 <_vfiprintf_r+0xfe>
 8008d54:	2300      	movs	r3, #0
 8008d56:	3401      	adds	r4, #1
 8008d58:	9305      	str	r3, [sp, #20]
 8008d5a:	4619      	mov	r1, r3
 8008d5c:	f04f 0c0a 	mov.w	ip, #10
 8008d60:	4620      	mov	r0, r4
 8008d62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d66:	3a30      	subs	r2, #48	; 0x30
 8008d68:	2a09      	cmp	r2, #9
 8008d6a:	d903      	bls.n	8008d74 <_vfiprintf_r+0x1d0>
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d0c6      	beq.n	8008cfe <_vfiprintf_r+0x15a>
 8008d70:	9105      	str	r1, [sp, #20]
 8008d72:	e7c4      	b.n	8008cfe <_vfiprintf_r+0x15a>
 8008d74:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d78:	4604      	mov	r4, r0
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e7f0      	b.n	8008d60 <_vfiprintf_r+0x1bc>
 8008d7e:	ab03      	add	r3, sp, #12
 8008d80:	9300      	str	r3, [sp, #0]
 8008d82:	462a      	mov	r2, r5
 8008d84:	4b12      	ldr	r3, [pc, #72]	; (8008dd0 <_vfiprintf_r+0x22c>)
 8008d86:	a904      	add	r1, sp, #16
 8008d88:	4630      	mov	r0, r6
 8008d8a:	f7fd fc41 	bl	8006610 <_printf_float>
 8008d8e:	4607      	mov	r7, r0
 8008d90:	1c78      	adds	r0, r7, #1
 8008d92:	d1d6      	bne.n	8008d42 <_vfiprintf_r+0x19e>
 8008d94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d96:	07d9      	lsls	r1, r3, #31
 8008d98:	d405      	bmi.n	8008da6 <_vfiprintf_r+0x202>
 8008d9a:	89ab      	ldrh	r3, [r5, #12]
 8008d9c:	059a      	lsls	r2, r3, #22
 8008d9e:	d402      	bmi.n	8008da6 <_vfiprintf_r+0x202>
 8008da0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008da2:	f7fe f983 	bl	80070ac <__retarget_lock_release_recursive>
 8008da6:	89ab      	ldrh	r3, [r5, #12]
 8008da8:	065b      	lsls	r3, r3, #25
 8008daa:	f53f af1d 	bmi.w	8008be8 <_vfiprintf_r+0x44>
 8008dae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008db0:	e71c      	b.n	8008bec <_vfiprintf_r+0x48>
 8008db2:	ab03      	add	r3, sp, #12
 8008db4:	9300      	str	r3, [sp, #0]
 8008db6:	462a      	mov	r2, r5
 8008db8:	4b05      	ldr	r3, [pc, #20]	; (8008dd0 <_vfiprintf_r+0x22c>)
 8008dba:	a904      	add	r1, sp, #16
 8008dbc:	4630      	mov	r0, r6
 8008dbe:	f7fd feaf 	bl	8006b20 <_printf_i>
 8008dc2:	e7e4      	b.n	8008d8e <_vfiprintf_r+0x1ea>
 8008dc4:	0802ef34 	.word	0x0802ef34
 8008dc8:	0802ef3e 	.word	0x0802ef3e
 8008dcc:	08006611 	.word	0x08006611
 8008dd0:	08008b81 	.word	0x08008b81
 8008dd4:	0802ef3a 	.word	0x0802ef3a

08008dd8 <__swbuf_r>:
 8008dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dda:	460e      	mov	r6, r1
 8008ddc:	4614      	mov	r4, r2
 8008dde:	4605      	mov	r5, r0
 8008de0:	b118      	cbz	r0, 8008dea <__swbuf_r+0x12>
 8008de2:	6a03      	ldr	r3, [r0, #32]
 8008de4:	b90b      	cbnz	r3, 8008dea <__swbuf_r+0x12>
 8008de6:	f7fe f849 	bl	8006e7c <__sinit>
 8008dea:	69a3      	ldr	r3, [r4, #24]
 8008dec:	60a3      	str	r3, [r4, #8]
 8008dee:	89a3      	ldrh	r3, [r4, #12]
 8008df0:	071a      	lsls	r2, r3, #28
 8008df2:	d525      	bpl.n	8008e40 <__swbuf_r+0x68>
 8008df4:	6923      	ldr	r3, [r4, #16]
 8008df6:	b31b      	cbz	r3, 8008e40 <__swbuf_r+0x68>
 8008df8:	6823      	ldr	r3, [r4, #0]
 8008dfa:	6922      	ldr	r2, [r4, #16]
 8008dfc:	1a98      	subs	r0, r3, r2
 8008dfe:	6963      	ldr	r3, [r4, #20]
 8008e00:	b2f6      	uxtb	r6, r6
 8008e02:	4283      	cmp	r3, r0
 8008e04:	4637      	mov	r7, r6
 8008e06:	dc04      	bgt.n	8008e12 <__swbuf_r+0x3a>
 8008e08:	4621      	mov	r1, r4
 8008e0a:	4628      	mov	r0, r5
 8008e0c:	f7ff fd9e 	bl	800894c <_fflush_r>
 8008e10:	b9e0      	cbnz	r0, 8008e4c <__swbuf_r+0x74>
 8008e12:	68a3      	ldr	r3, [r4, #8]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	60a3      	str	r3, [r4, #8]
 8008e18:	6823      	ldr	r3, [r4, #0]
 8008e1a:	1c5a      	adds	r2, r3, #1
 8008e1c:	6022      	str	r2, [r4, #0]
 8008e1e:	701e      	strb	r6, [r3, #0]
 8008e20:	6962      	ldr	r2, [r4, #20]
 8008e22:	1c43      	adds	r3, r0, #1
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d004      	beq.n	8008e32 <__swbuf_r+0x5a>
 8008e28:	89a3      	ldrh	r3, [r4, #12]
 8008e2a:	07db      	lsls	r3, r3, #31
 8008e2c:	d506      	bpl.n	8008e3c <__swbuf_r+0x64>
 8008e2e:	2e0a      	cmp	r6, #10
 8008e30:	d104      	bne.n	8008e3c <__swbuf_r+0x64>
 8008e32:	4621      	mov	r1, r4
 8008e34:	4628      	mov	r0, r5
 8008e36:	f7ff fd89 	bl	800894c <_fflush_r>
 8008e3a:	b938      	cbnz	r0, 8008e4c <__swbuf_r+0x74>
 8008e3c:	4638      	mov	r0, r7
 8008e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e40:	4621      	mov	r1, r4
 8008e42:	4628      	mov	r0, r5
 8008e44:	f000 f806 	bl	8008e54 <__swsetup_r>
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	d0d5      	beq.n	8008df8 <__swbuf_r+0x20>
 8008e4c:	f04f 37ff 	mov.w	r7, #4294967295
 8008e50:	e7f4      	b.n	8008e3c <__swbuf_r+0x64>
	...

08008e54 <__swsetup_r>:
 8008e54:	b538      	push	{r3, r4, r5, lr}
 8008e56:	4b2a      	ldr	r3, [pc, #168]	; (8008f00 <__swsetup_r+0xac>)
 8008e58:	4605      	mov	r5, r0
 8008e5a:	6818      	ldr	r0, [r3, #0]
 8008e5c:	460c      	mov	r4, r1
 8008e5e:	b118      	cbz	r0, 8008e68 <__swsetup_r+0x14>
 8008e60:	6a03      	ldr	r3, [r0, #32]
 8008e62:	b90b      	cbnz	r3, 8008e68 <__swsetup_r+0x14>
 8008e64:	f7fe f80a 	bl	8006e7c <__sinit>
 8008e68:	89a3      	ldrh	r3, [r4, #12]
 8008e6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e6e:	0718      	lsls	r0, r3, #28
 8008e70:	d422      	bmi.n	8008eb8 <__swsetup_r+0x64>
 8008e72:	06d9      	lsls	r1, r3, #27
 8008e74:	d407      	bmi.n	8008e86 <__swsetup_r+0x32>
 8008e76:	2309      	movs	r3, #9
 8008e78:	602b      	str	r3, [r5, #0]
 8008e7a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e7e:	81a3      	strh	r3, [r4, #12]
 8008e80:	f04f 30ff 	mov.w	r0, #4294967295
 8008e84:	e034      	b.n	8008ef0 <__swsetup_r+0x9c>
 8008e86:	0758      	lsls	r0, r3, #29
 8008e88:	d512      	bpl.n	8008eb0 <__swsetup_r+0x5c>
 8008e8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e8c:	b141      	cbz	r1, 8008ea0 <__swsetup_r+0x4c>
 8008e8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e92:	4299      	cmp	r1, r3
 8008e94:	d002      	beq.n	8008e9c <__swsetup_r+0x48>
 8008e96:	4628      	mov	r0, r5
 8008e98:	f7fe fefe 	bl	8007c98 <_free_r>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	6363      	str	r3, [r4, #52]	; 0x34
 8008ea0:	89a3      	ldrh	r3, [r4, #12]
 8008ea2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ea6:	81a3      	strh	r3, [r4, #12]
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	6063      	str	r3, [r4, #4]
 8008eac:	6923      	ldr	r3, [r4, #16]
 8008eae:	6023      	str	r3, [r4, #0]
 8008eb0:	89a3      	ldrh	r3, [r4, #12]
 8008eb2:	f043 0308 	orr.w	r3, r3, #8
 8008eb6:	81a3      	strh	r3, [r4, #12]
 8008eb8:	6923      	ldr	r3, [r4, #16]
 8008eba:	b94b      	cbnz	r3, 8008ed0 <__swsetup_r+0x7c>
 8008ebc:	89a3      	ldrh	r3, [r4, #12]
 8008ebe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ec2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ec6:	d003      	beq.n	8008ed0 <__swsetup_r+0x7c>
 8008ec8:	4621      	mov	r1, r4
 8008eca:	4628      	mov	r0, r5
 8008ecc:	f000 f884 	bl	8008fd8 <__smakebuf_r>
 8008ed0:	89a0      	ldrh	r0, [r4, #12]
 8008ed2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ed6:	f010 0301 	ands.w	r3, r0, #1
 8008eda:	d00a      	beq.n	8008ef2 <__swsetup_r+0x9e>
 8008edc:	2300      	movs	r3, #0
 8008ede:	60a3      	str	r3, [r4, #8]
 8008ee0:	6963      	ldr	r3, [r4, #20]
 8008ee2:	425b      	negs	r3, r3
 8008ee4:	61a3      	str	r3, [r4, #24]
 8008ee6:	6923      	ldr	r3, [r4, #16]
 8008ee8:	b943      	cbnz	r3, 8008efc <__swsetup_r+0xa8>
 8008eea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008eee:	d1c4      	bne.n	8008e7a <__swsetup_r+0x26>
 8008ef0:	bd38      	pop	{r3, r4, r5, pc}
 8008ef2:	0781      	lsls	r1, r0, #30
 8008ef4:	bf58      	it	pl
 8008ef6:	6963      	ldrpl	r3, [r4, #20]
 8008ef8:	60a3      	str	r3, [r4, #8]
 8008efa:	e7f4      	b.n	8008ee6 <__swsetup_r+0x92>
 8008efc:	2000      	movs	r0, #0
 8008efe:	e7f7      	b.n	8008ef0 <__swsetup_r+0x9c>
 8008f00:	20000068 	.word	0x20000068

08008f04 <_raise_r>:
 8008f04:	291f      	cmp	r1, #31
 8008f06:	b538      	push	{r3, r4, r5, lr}
 8008f08:	4604      	mov	r4, r0
 8008f0a:	460d      	mov	r5, r1
 8008f0c:	d904      	bls.n	8008f18 <_raise_r+0x14>
 8008f0e:	2316      	movs	r3, #22
 8008f10:	6003      	str	r3, [r0, #0]
 8008f12:	f04f 30ff 	mov.w	r0, #4294967295
 8008f16:	bd38      	pop	{r3, r4, r5, pc}
 8008f18:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008f1a:	b112      	cbz	r2, 8008f22 <_raise_r+0x1e>
 8008f1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f20:	b94b      	cbnz	r3, 8008f36 <_raise_r+0x32>
 8008f22:	4620      	mov	r0, r4
 8008f24:	f000 f830 	bl	8008f88 <_getpid_r>
 8008f28:	462a      	mov	r2, r5
 8008f2a:	4601      	mov	r1, r0
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f32:	f000 b817 	b.w	8008f64 <_kill_r>
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d00a      	beq.n	8008f50 <_raise_r+0x4c>
 8008f3a:	1c59      	adds	r1, r3, #1
 8008f3c:	d103      	bne.n	8008f46 <_raise_r+0x42>
 8008f3e:	2316      	movs	r3, #22
 8008f40:	6003      	str	r3, [r0, #0]
 8008f42:	2001      	movs	r0, #1
 8008f44:	e7e7      	b.n	8008f16 <_raise_r+0x12>
 8008f46:	2400      	movs	r4, #0
 8008f48:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	4798      	blx	r3
 8008f50:	2000      	movs	r0, #0
 8008f52:	e7e0      	b.n	8008f16 <_raise_r+0x12>

08008f54 <raise>:
 8008f54:	4b02      	ldr	r3, [pc, #8]	; (8008f60 <raise+0xc>)
 8008f56:	4601      	mov	r1, r0
 8008f58:	6818      	ldr	r0, [r3, #0]
 8008f5a:	f7ff bfd3 	b.w	8008f04 <_raise_r>
 8008f5e:	bf00      	nop
 8008f60:	20000068 	.word	0x20000068

08008f64 <_kill_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	4d07      	ldr	r5, [pc, #28]	; (8008f84 <_kill_r+0x20>)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	4611      	mov	r1, r2
 8008f70:	602b      	str	r3, [r5, #0]
 8008f72:	f7f8 fddb 	bl	8001b2c <_kill>
 8008f76:	1c43      	adds	r3, r0, #1
 8008f78:	d102      	bne.n	8008f80 <_kill_r+0x1c>
 8008f7a:	682b      	ldr	r3, [r5, #0]
 8008f7c:	b103      	cbz	r3, 8008f80 <_kill_r+0x1c>
 8008f7e:	6023      	str	r3, [r4, #0]
 8008f80:	bd38      	pop	{r3, r4, r5, pc}
 8008f82:	bf00      	nop
 8008f84:	20000480 	.word	0x20000480

08008f88 <_getpid_r>:
 8008f88:	f7f8 bdc8 	b.w	8001b1c <_getpid>

08008f8c <__swhatbuf_r>:
 8008f8c:	b570      	push	{r4, r5, r6, lr}
 8008f8e:	460c      	mov	r4, r1
 8008f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f94:	2900      	cmp	r1, #0
 8008f96:	b096      	sub	sp, #88	; 0x58
 8008f98:	4615      	mov	r5, r2
 8008f9a:	461e      	mov	r6, r3
 8008f9c:	da0d      	bge.n	8008fba <__swhatbuf_r+0x2e>
 8008f9e:	89a3      	ldrh	r3, [r4, #12]
 8008fa0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008fa4:	f04f 0100 	mov.w	r1, #0
 8008fa8:	bf0c      	ite	eq
 8008faa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008fae:	2340      	movne	r3, #64	; 0x40
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	6031      	str	r1, [r6, #0]
 8008fb4:	602b      	str	r3, [r5, #0]
 8008fb6:	b016      	add	sp, #88	; 0x58
 8008fb8:	bd70      	pop	{r4, r5, r6, pc}
 8008fba:	466a      	mov	r2, sp
 8008fbc:	f000 f848 	bl	8009050 <_fstat_r>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	dbec      	blt.n	8008f9e <__swhatbuf_r+0x12>
 8008fc4:	9901      	ldr	r1, [sp, #4]
 8008fc6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008fca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008fce:	4259      	negs	r1, r3
 8008fd0:	4159      	adcs	r1, r3
 8008fd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fd6:	e7eb      	b.n	8008fb0 <__swhatbuf_r+0x24>

08008fd8 <__smakebuf_r>:
 8008fd8:	898b      	ldrh	r3, [r1, #12]
 8008fda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008fdc:	079d      	lsls	r5, r3, #30
 8008fde:	4606      	mov	r6, r0
 8008fe0:	460c      	mov	r4, r1
 8008fe2:	d507      	bpl.n	8008ff4 <__smakebuf_r+0x1c>
 8008fe4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008fe8:	6023      	str	r3, [r4, #0]
 8008fea:	6123      	str	r3, [r4, #16]
 8008fec:	2301      	movs	r3, #1
 8008fee:	6163      	str	r3, [r4, #20]
 8008ff0:	b002      	add	sp, #8
 8008ff2:	bd70      	pop	{r4, r5, r6, pc}
 8008ff4:	ab01      	add	r3, sp, #4
 8008ff6:	466a      	mov	r2, sp
 8008ff8:	f7ff ffc8 	bl	8008f8c <__swhatbuf_r>
 8008ffc:	9900      	ldr	r1, [sp, #0]
 8008ffe:	4605      	mov	r5, r0
 8009000:	4630      	mov	r0, r6
 8009002:	f7fe febd 	bl	8007d80 <_malloc_r>
 8009006:	b948      	cbnz	r0, 800901c <__smakebuf_r+0x44>
 8009008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800900c:	059a      	lsls	r2, r3, #22
 800900e:	d4ef      	bmi.n	8008ff0 <__smakebuf_r+0x18>
 8009010:	f023 0303 	bic.w	r3, r3, #3
 8009014:	f043 0302 	orr.w	r3, r3, #2
 8009018:	81a3      	strh	r3, [r4, #12]
 800901a:	e7e3      	b.n	8008fe4 <__smakebuf_r+0xc>
 800901c:	89a3      	ldrh	r3, [r4, #12]
 800901e:	6020      	str	r0, [r4, #0]
 8009020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009024:	81a3      	strh	r3, [r4, #12]
 8009026:	9b00      	ldr	r3, [sp, #0]
 8009028:	6163      	str	r3, [r4, #20]
 800902a:	9b01      	ldr	r3, [sp, #4]
 800902c:	6120      	str	r0, [r4, #16]
 800902e:	b15b      	cbz	r3, 8009048 <__smakebuf_r+0x70>
 8009030:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009034:	4630      	mov	r0, r6
 8009036:	f000 f81d 	bl	8009074 <_isatty_r>
 800903a:	b128      	cbz	r0, 8009048 <__smakebuf_r+0x70>
 800903c:	89a3      	ldrh	r3, [r4, #12]
 800903e:	f023 0303 	bic.w	r3, r3, #3
 8009042:	f043 0301 	orr.w	r3, r3, #1
 8009046:	81a3      	strh	r3, [r4, #12]
 8009048:	89a3      	ldrh	r3, [r4, #12]
 800904a:	431d      	orrs	r5, r3
 800904c:	81a5      	strh	r5, [r4, #12]
 800904e:	e7cf      	b.n	8008ff0 <__smakebuf_r+0x18>

08009050 <_fstat_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4d07      	ldr	r5, [pc, #28]	; (8009070 <_fstat_r+0x20>)
 8009054:	2300      	movs	r3, #0
 8009056:	4604      	mov	r4, r0
 8009058:	4608      	mov	r0, r1
 800905a:	4611      	mov	r1, r2
 800905c:	602b      	str	r3, [r5, #0]
 800905e:	f7f8 fdc4 	bl	8001bea <_fstat>
 8009062:	1c43      	adds	r3, r0, #1
 8009064:	d102      	bne.n	800906c <_fstat_r+0x1c>
 8009066:	682b      	ldr	r3, [r5, #0]
 8009068:	b103      	cbz	r3, 800906c <_fstat_r+0x1c>
 800906a:	6023      	str	r3, [r4, #0]
 800906c:	bd38      	pop	{r3, r4, r5, pc}
 800906e:	bf00      	nop
 8009070:	20000480 	.word	0x20000480

08009074 <_isatty_r>:
 8009074:	b538      	push	{r3, r4, r5, lr}
 8009076:	4d06      	ldr	r5, [pc, #24]	; (8009090 <_isatty_r+0x1c>)
 8009078:	2300      	movs	r3, #0
 800907a:	4604      	mov	r4, r0
 800907c:	4608      	mov	r0, r1
 800907e:	602b      	str	r3, [r5, #0]
 8009080:	f7f8 fdc3 	bl	8001c0a <_isatty>
 8009084:	1c43      	adds	r3, r0, #1
 8009086:	d102      	bne.n	800908e <_isatty_r+0x1a>
 8009088:	682b      	ldr	r3, [r5, #0]
 800908a:	b103      	cbz	r3, 800908e <_isatty_r+0x1a>
 800908c:	6023      	str	r3, [r4, #0]
 800908e:	bd38      	pop	{r3, r4, r5, pc}
 8009090:	20000480 	.word	0x20000480

08009094 <_init>:
 8009094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009096:	bf00      	nop
 8009098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800909a:	bc08      	pop	{r3}
 800909c:	469e      	mov	lr, r3
 800909e:	4770      	bx	lr

080090a0 <_fini>:
 80090a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090a2:	bf00      	nop
 80090a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090a6:	bc08      	pop	{r3}
 80090a8:	469e      	mov	lr, r3
 80090aa:	4770      	bx	lr
