`timescale 1ns / 1ps

module seg_test(clk,rstn,sw_i,disp_seg_o,disp_an_o);
    input clk;
    input rstn;
    input[15:0]sw_i;
    output[7:0]disp_an_o,disp_seg_o;
    
    reg[31:0]clkdiv;
    wire Clk_CPU;
    
always@(posedge clk or negedge rstn) begin
    if(!rstn) clkdiv<=0;
    else clkdiv<=clkdiv+1'b1;end

assign Clk_CPU = (sw_i[15])?clkdiv[27]:clkdiv[25];//sw[15]è°ƒï¿½?ï¿½ï¼Œï¿??1æ…¢ï¿½?ï¿½ï¼Œï¿??0å¿«ï¿½??

reg[63:0]display_data;//æš‚æ—¶æ²¡æœ‰ç”¨åˆ°ï¼Œå…¶é»˜è®¤å€¼ä¸ºled_disp_dataï¼Œå¯é€‰inst,dmem_data,alu_disp_dataï¿??
reg[5:0]led_data_addr;//LEDæ•°ç»„å®šä½
reg[63:0]led_disp_data;//LEDæ˜¾ç¤ºæ•°æ®
parameter LED_DATA_NUM = 19;//LEDæ•°ç»„å¤§å°è®¾ç½®ï¿??64ï¼Œåªç”¨åˆ°19ä¸ªï¼Œè®¾ç½®ä¸ºparameterå¸¸é‡

reg [63:0]LED_DATA[18:0];
initial begin
    LED_DATA[0]=64'hC6F6F6F0C6F6F6F0;
    LED_DATA[1]=64'hF9F6F6CFF9F6F6CF;
    LED_DATA[2]=64'hFFC6F0FFFFC6F0FF;
    LED_DATA[3]=64'hFFC0FFFFFFC0FFFF;
    LED_DATA[4]=64'hFFA3FFFFFFA3FFFF;//FF9EBCFFFF9EBCFF
    LED_DATA[5]=64'hFFFFA3FFFFFFA3FF;
    LED_DATA[6]=64'hFFFF9CFFFFFF9CFF;
    LED_DATA[7]=64'hFF9EBCFFFF9EBCFF;
    LED_DATA[8]=64'hFF9CFFFFFF9CFFFF;
    LED_DATA[9]=64'hFFC0FFFFFFC0FFFF;
    LED_DATA[10]=64'hFFA3FFFFFFA3FFFF;
    LED_DATA[11]=64'hFFA7B3FFFFA7B3FF;
    LED_DATA[12]=64'hFFC6F0FFFFC6F0FF;
    LED_DATA[13]=64'hF9F6F6CFF9F6F6CF;
    LED_DATA[14]=64'h9EBEBEBC9EBEBEBC;
    LED_DATA[15]=64'h2737373327373733;
    LED_DATA[16]=64'h505454EC505454EC;
    LED_DATA[17]=64'h744454F8744454F8;
    LED_DATA[18]=64'h0062080000620800;
end


//LED_DATA
always@(posedge Clk_CPU or negedge rstn)begin
    if(!rstn)
    begin led_data_addr = 6'd0;
    led_disp_data = 64'b1;
    end
    else if (sw_i[0]==1'b1)begin
        if (led_data_addr==LED_DATA_NUM)
        begin led_data_addr=6'd0;
        led_disp_data=64'b1;
        end
        led_disp_data=LED_DATA[led_data_addr];
        led_data_addr=led_data_addr +1'b1;
    end
    else led_data_addr=led_data_addr;
end

wire[31:0]instr;
reg[31:0]dmem_data;
reg[31:0]alu_disp_data;
reg[31:0]reg_data;
always@(sw_i)begin
if (sw_i[0]==0)begin
case(sw_i[14:11])
    4'b1000:display_data= instr;
    4'b0100:display_data = reg_data;
    4'b0010:display_data=alu_disp_data;
    4'b0001:display_data= dmem_data;
    default:display_data=instr;
    endcase end
    else begin display_data = led_disp_data;
    end
        end

wire [31:0]rom_disp_data;
wire [31:0]reg_disp_data;
reg [3:0]rom_address;
initial begin 
    rom_address=0;
    end
    
always@(negedge Clk_CPU)begin 
        if(rom_address<12)begin
        rom_address=rom_address+1'b1;
            end
    else begin rom_address=0;end
end

wire RFWr;
wire [4:0] rf_addr_r1,rf_addr_r2,rf_addr_w;
wire [31:0] WD,rf_data_r1,rf_data_r2;

assign rf_addr_w=sw_i[11:8];
assign WD=sw_i[7:4];
RF rf(
    Clk_CPU,
    rstn,
    sw_i[3],
    sw_i,
    rf_addr_r1,
    rf_addr_r2,
    rf_addr_w,
    WD,
    rf_data_r1,
    rf_data_r2,
    reg_disp_data
    );

dist_mem_im U_IM(
    .a(rom_address),
    .spo(rom_disp_data)
    );
wire [31:0]final_disp_data;
reg [31:0]tmp_disp_data;
always@(*)begin
    if(sw_i[14])tmp_disp_data=rom_disp_data;
    else if(sw_i[13]) tmp_disp_data=reg_disp_data;
end 
assign  final_disp_data=tmp_disp_data;
seg7x16 u_seg7x16(
    .clk(clk),
    .rstn(rstn),
    .i_data(final_disp_data),
    .o_seg(disp_seg_o),
    .o_sel(disp_an_o),
     .disp_mode(sw_i[0])
);
endmodule
