// Seed: 3584379379
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output wand id_6,
    output tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    output wand id_10,
    input wand id_11,
    output uwire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wand id_15,
    input wand id_16,
    input supply0 id_17,
    input tri id_18,
    output uwire id_19,
    output wand id_20,
    input uwire id_21,
    output wand id_22,
    input tri1 id_23,
    input tri0 id_24,
    input supply1 id_25,
    input tri id_26,
    input uwire id_27,
    input tri0 id_28
);
  assign id_8 = 1'h0;
  module_0();
  assign id_7 = id_25;
endmodule
