// Seed: 1409903486
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input logic id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    inout tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wand id_11,
    input uwire id_12
    , id_19,
    output wand id_13,
    input uwire id_14,
    output tri id_15
    , id_20,
    input uwire id_16,
    output wire id_17
);
  always id_19 <= id_3;
  assign id_11 = id_8;
  id_21(
      1, 1, id_14, id_9
  ); id_22 :
  assert property (@(negedge id_14) 1)
  else;
  module_0();
endmodule
