Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Nov 23 14:48:04 2020
| Host             : DESKTOP-LG337B8 running 64-bit major release  (build 9200)
| Command          : report_power -file C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PE_demo/PE_demo.pwr -xpe C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PE_demo/PE_demo.xpe -name power_3
| Design           : btn_puls
| Device           : xc7z020clg484-1
| Design State     : synthesized
| Grade            : commercial
| Process          : maximum
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
| Total On-Chip Power (W)  | 0.249                                                                                                                                             |
| Design Power Budget (W)  | Unspecified*                                                                                                                                      |
| Power Budget Margin (W)  | NA                                                                                                                                                |
| Dynamic (W)              | 0.000                                                                                                                                             |
| Device Static (W)        | 0.249                                                                                                                                             |
| Effective TJA (C/W)      | 11.5                                                                                                                                              |
| Max Ambient (C)          | 82.1                                                                                                                                              |
| Junction Temperature (C) | 27.9                                                                                                                                              |
| Confidence Level         | Low                                                                                                                                               |
| Setting File             | ---                                                                                                                                               |
| Simulation Activity File | C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PE_demo/PE_demo.sim/sim_1/synth/func/xsim/PE_demo_func.saif |
| Design Nets Matched      | 100%   (14/14)                                                                                                                                    |
+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    <0.001 |        9 |       --- |             --- |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Logic |    <0.001 |        3 |     53200 |           <0.01 |
|   Register     |    <0.001 |        3 |    106400 |           <0.01 |
|   Others       |     0.000 |        2 |       --- |             --- |
| Signals        |    <0.001 |       10 |       --- |             --- |
| I/O            |    <0.001 |        4 |       200 |            2.00 |
| Static Power   |     0.249 |          |           |                 |
| Total          |     0.249 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A)  | Dynamic (A) | Static (A) |
+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |     0.104* |       0.000 |      0.104 |
| Vccaux    |       1.800 |     0.080* |       0.000 |      0.080 |
| Vcco33    |       3.300 |      0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |      0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.091* |       0.000 |      0.091 |
| Vcco15    |       1.500 |      0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |      0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |      0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.040* |       0.000 |      0.040 |
| MGTAVcc   |       1.000 |      0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |      0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |      0.079 |       0.000 |      0.079 |
| Vccpaux   |       1.800 |      0.021 |       0.000 |      0.021 |
| Vccpll    |       1.800 |      0.006 |       0.000 |      0.006 |
| Vcco_ddr  |       1.500 |      0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |      0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |      0.030 |       0.000 |      0.030 |
+-----------+-------------+------------+-------------+------------+
* Power-up current


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes |                                                                                                                    |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------+-----------+
| Name | Power (W) |
+------+-----------+


