{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562164631037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562164631061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 14:37:10 2019 " "Processing started: Wed Jul  3 14:37:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562164631061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562164631061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562164631062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 20 40 " "Parallel Compilation has detected 40 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562164631691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_baudrate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_baudrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_baudrate-ifsc " "Found design unit 1: gera_baudrate-ifsc" {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632799 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_baudrate " "Found entity 1: gera_baudrate" {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562164632799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-ifsc " "Found design unit 1: entrada-ifsc" {  } { { "entrada.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/entrada.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632838 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/entrada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562164632838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_paralelo_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_paralelo_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_paralelo_serial-ifsc " "Found design unit 1: conv_paralelo_serial-ifsc" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632877 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_paralelo_serial " "Found entity 1: conv_paralelo_serial" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562164632877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial-ifsc " "Found design unit 1: tx_serial-ifsc" {  } { { "tx_serial.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/tx_serial.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632938 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial " "Found entity 1: tx_serial" {  } { { "tx_serial.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/tx_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164632938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562164632938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_paridade-gerador_paridade_v1 " "Found design unit 1: gerador_paridade-gerador_paridade_v1" {  } { { "gerador_paridade.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gerador_paridade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164633007 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_paridade " "Found entity 1: gerador_paridade" {  } { { "gerador_paridade.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gerador_paridade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562164633007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562164633007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gera_baudrate " "Elaborating entity \"gera_baudrate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562164633343 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd1 gera_baudrate.vhd(13) " "VHDL Signal Declaration warning at gera_baudrate.vhd(13): used implicit default value for signal \"led_baudrate_gbd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562164633347 "|gera_baudrate"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd2 gera_baudrate.vhd(14) " "VHDL Signal Declaration warning at gera_baudrate.vhd(14): used implicit default value for signal \"led_baudrate_gbd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562164633347 "|gera_baudrate"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd3 gera_baudrate.vhd(15) " "VHDL Signal Declaration warning at gera_baudrate.vhd(15): used implicit default value for signal \"led_baudrate_gbd3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562164633347 "|gera_baudrate"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd4 gera_baudrate.vhd(16) " "VHDL Signal Declaration warning at gera_baudrate.vhd(16): used implicit default value for signal \"led_baudrate_gbd4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562164633347 "|gera_baudrate"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_gbd1 GND " "Pin \"led_baudrate_gbd1\" is stuck at GND" {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562164635129 "|gera_baudrate|led_baudrate_gbd1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_gbd2 GND " "Pin \"led_baudrate_gbd2\" is stuck at GND" {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562164635129 "|gera_baudrate|led_baudrate_gbd2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_gbd3 GND " "Pin \"led_baudrate_gbd3\" is stuck at GND" {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562164635129 "|gera_baudrate|led_baudrate_gbd3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_gbd4 GND " "Pin \"led_baudrate_gbd4\" is stuck at GND" {  } { { "gera_baudrate.vhd" "" { Text "/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562164635129 "|gera_baudrate|led_baudrate_gbd4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562164635129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562164635338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562164636283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562164636283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562164636701 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562164636701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562164636701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562164636701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562164636865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  3 14:37:16 2019 " "Processing ended: Wed Jul  3 14:37:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562164636865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562164636865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562164636865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562164636865 ""}
