/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "fir_ip.h"
#include "xparameters.h"
#include "xil_io.h"

void delay_us(u32 us_count) {
	Xil_Out32(XPAR_AXI_TIMER_0_BASEADDR + 0x04, 0x0); // Disable the timer
	Xil_Out32(XPAR_AXI_TIMER_0_BASEADDR + 0x00, 0xFFFFFFFF - us_count * (XPAR_AXI_TIMER_0_CLOCK_FREQ_HZ / 1000000)); // Load the timer with the delay value
	Xil_Out32(XPAR_AXI_TIMER_0_BASEADDR + 0x04, 0x1); // Enable the timer
	while ((Xil_In32(XPAR_AXI_TIMER_0_BASEADDR + 0x08) & 0x1) == 0x0); // Wait for the timer to expire
	Xil_Out32(XPAR_AXI_TIMER_0_BASEADDR + 0x04, 0x0); // Disable the timer
}

int main()
{
    init_platform();
    u32 config = 0;
    print("Hello World\n\r");
    print("Successfully ran Hello World application");
    FIR_IP_mWriteReg(XPAR_FIR_IP_0_S00_AXI_BASEADDR, FIR_IP_S00_AXI_SLV_REG0_OFFSET, 0);
    for(u8 i=0; i<250; i++);
    config = FIR_IP_mReadReg(XPAR_FIR_IP_0_S00_AXI_BASEADDR, FIR_IP_S00_AXI_SLV_REG0_OFFSET);
    xil_printf("send data: %d\n\r",config);
    while(1){
    	FIR_IP_mWriteReg(XPAR_FIR_IP_0_S00_AXI_BASEADDR, FIR_IP_S00_AXI_SLV_REG0_OFFSET, 0);
    	for(u8 i=0; i<250; i++);
    	config = FIR_IP_mReadReg(XPAR_FIR_IP_0_S00_AXI_BASEADDR, FIR_IP_S00_AXI_SLV_REG0_OFFSET);
    	xil_printf("send data: %d\n\r",config);
    	delay_us(5000000);
    	FIR_IP_mWriteReg(XPAR_FIR_IP_0_S00_AXI_BASEADDR, FIR_IP_S00_AXI_SLV_REG0_OFFSET, 1);
    	for(u8 i=0; i<250; i++);
    	config = FIR_IP_mReadReg(XPAR_FIR_IP_0_S00_AXI_BASEADDR, FIR_IP_S00_AXI_SLV_REG0_OFFSET);
    	xil_printf("send data: %d\n\r",config);
    	delay_us(5000000);
    }
    cleanup_platform();
    return 0;
}

