{
    "title": "RV32IM_Pipelined_Processor",
    "description": "Design and implementation of a 32-bit RISC-V processor supporting the RV32IM instruction set, developed as part of the Advanced Computer Architecture course (CO502). Webpage: https://cepdnaclk.github.io/e20-co502-RV32IM_Pipelined_Processor",
    "category": {
        "title": "Advanced Computer Architecture (CO502)",
        "code": "co502",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
    },
    "project_url": "https://projects.ce.pdn.ac.lk/co502/e20/RV32IM_Pipelined_Processor/",
    "repo_url": "https://github.com/cepdnaclk/e20-co502-RV32IM_Pipelined_Processor",
    "page_url": "https://cepdnaclk.github.io/e20-co502-RV32IM_Pipelined_Processor",
    "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E20/RV32IM_Pipelined_Processor/",
    "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
    "team": {},
    "supervisors": {}
}