{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595164707817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595164707823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 21:18:27 2020 " "Processing started: Sun Jul 19 21:18:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595164707823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595164707823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595164707823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1595164708131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mareg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mareg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAREG-vhd_marge " "Found design unit 1: MAREG-vhd_marge" {  } { { "MAREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/MAREG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717002 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAREG " "Found entity 1: MAREG" {  } { { "MAREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/MAREG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ireg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ireg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IREG-vhd_ireg " "Found design unit 1: IREG-vhd_ireg" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717004 ""} { "Info" "ISGN_ENTITY_NAME" "1 IREG " "Found entity 1: IREG" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-vhd_counter " "Found design unit 1: COUNTER-vhd_counter" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717005 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-vhd_alu " "Found design unit 1: ALU-vhd_alu" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717007 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DREG-vhd_dreg " "Found design unit 1: DREG-vhd_dreg" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717008 ""} { "Info" "ISGN_ENTITY_NAME" "1 DREG " "Found entity 1: DREG" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-vhd_ctrl " "Found design unit 1: CTRL-vhd_ctrl" {  } { { "CTRL.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CTRL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717010 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-vhd " "Found design unit 1: CLOCK-vhd" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717012 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-vhd_pc " "Found design unit 1: PC-vhd_pc" {  } { { "PC.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717013 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-vhd_ram " "Found design unit 1: RAM-vhd_ram" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717014 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sixteen_Bit_CPU-vhd " "Found design unit 1: Sixteen_Bit_CPU-vhd" {  } { { "Sixteen_Bit_CPU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sixteen_Bit_CPU " "Found entity 1: Sixteen_Bit_CPU" {  } { { "Sixteen_Bit_CPU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbus-vhd " "Found design unit 1: dbus-vhd" {  } { { "dbus.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/dbus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717018 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbus " "Found entity 1: dbus" {  } { { "dbus.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/dbus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595164717018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595164717018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sixteen_Bit_CPU " "Elaborating entity \"Sixteen_Bit_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595164717052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:CL " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:CL\"" {  } { { "Sixteen_Bit_CPU.vhd" "CL" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717054 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "T CLOCK.vhd(17) " "VHDL Variable Declaration warning at CLOCK.vhd(17): used initial value expression for variable \"T\" because variable was never assigned a value" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1595164717055 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp CLOCK.vhd(22) " "VHDL Process Statement warning at CLOCK.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717055 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp CLOCK.vhd(16) " "VHDL Process Statement warning at CLOCK.vhd(16): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595164717055 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp CLOCK.vhd(16) " "Inferred latch for \"temp\" at CLOCK.vhd(16)" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717055 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:CT " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:CT\"" {  } { { "Sixteen_Bit_CPU.vhd" "CT" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:CTRLM " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:CTRLM\"" {  } { { "Sixteen_Bit_CPU.vhd" "CTRLM" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T7 CTRL.vhd(23) " "Verilog HDL or VHDL warning at CTRL.vhd(23): object \"T7\" assigned a value but never read" {  } { { "CTRL.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595164717056 "|Sixteen_Bit_CPU|CTRL:CTRLM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IREG IREG:IR " "Elaborating entity \"IREG\" for hierarchy \"IREG:IR\"" {  } { { "Sixteen_Bit_CPU.vhd" "IR" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DREG DREG:DR " "Elaborating entity \"DREG\" for hierarchy \"DREG:DR\"" {  } { { "Sixteen_Bit_CPU.vhd" "DR" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:P " "Elaborating entity \"PC\" for hierarchy \"PC:P\"" {  } { { "Sixteen_Bit_CPU.vhd" "P" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAREG MAREG:MAR " "Elaborating entity \"MAREG\" for hierarchy \"MAREG:MAR\"" {  } { { "Sixteen_Bit_CPU.vhd" "MAR" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAMM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAMM\"" {  } { { "Sixteen_Bit_CPU.vhd" "RAMM" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717066 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DO RAM.vhd(19) " "VHDL Process Statement warning at RAM.vhd(19): inferring latch(es) for signal or variable \"DO\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[0\] RAM.vhd(19) " "Inferred latch for \"DO\[0\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[1\] RAM.vhd(19) " "Inferred latch for \"DO\[1\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[2\] RAM.vhd(19) " "Inferred latch for \"DO\[2\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[3\] RAM.vhd(19) " "Inferred latch for \"DO\[3\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[4\] RAM.vhd(19) " "Inferred latch for \"DO\[4\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[5\] RAM.vhd(19) " "Inferred latch for \"DO\[5\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[6\] RAM.vhd(19) " "Inferred latch for \"DO\[6\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[7\] RAM.vhd(19) " "Inferred latch for \"DO\[7\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[8\] RAM.vhd(19) " "Inferred latch for \"DO\[8\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[9\] RAM.vhd(19) " "Inferred latch for \"DO\[9\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[10\] RAM.vhd(19) " "Inferred latch for \"DO\[10\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[11\] RAM.vhd(19) " "Inferred latch for \"DO\[11\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[12\] RAM.vhd(19) " "Inferred latch for \"DO\[12\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[13\] RAM.vhd(19) " "Inferred latch for \"DO\[13\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[14\] RAM.vhd(19) " "Inferred latch for \"DO\[14\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[15\] RAM.vhd(19) " "Inferred latch for \"DO\[15\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717067 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:A " "Elaborating entity \"ALU\" for hierarchy \"ALU:A\"" {  } { { "Sixteen_Bit_CPU.vhd" "A" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717068 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(41) " "VHDL Process Statement warning at ALU.vhd(41): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Over ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Over\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Nege ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Nege\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DO ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"DO\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595164717069 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[0\] ALU.vhd(18) " "Inferred latch for \"DO\[0\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[1\] ALU.vhd(18) " "Inferred latch for \"DO\[1\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[2\] ALU.vhd(18) " "Inferred latch for \"DO\[2\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[3\] ALU.vhd(18) " "Inferred latch for \"DO\[3\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[4\] ALU.vhd(18) " "Inferred latch for \"DO\[4\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[5\] ALU.vhd(18) " "Inferred latch for \"DO\[5\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[6\] ALU.vhd(18) " "Inferred latch for \"DO\[6\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[7\] ALU.vhd(18) " "Inferred latch for \"DO\[7\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[8\] ALU.vhd(18) " "Inferred latch for \"DO\[8\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[9\] ALU.vhd(18) " "Inferred latch for \"DO\[9\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[10\] ALU.vhd(18) " "Inferred latch for \"DO\[10\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[11\] ALU.vhd(18) " "Inferred latch for \"DO\[11\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[12\] ALU.vhd(18) " "Inferred latch for \"DO\[12\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[13\] ALU.vhd(18) " "Inferred latch for \"DO\[13\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[14\] ALU.vhd(18) " "Inferred latch for \"DO\[14\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[15\] ALU.vhd(18) " "Inferred latch for \"DO\[15\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nege ALU.vhd(18) " "Inferred latch for \"Nege\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Over ALU.vhd(18) " "Inferred latch for \"Over\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ALU.vhd(18) " "Inferred latch for \"Zero\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(21) " "Inferred latch for \"temp\[0\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(21) " "Inferred latch for \"temp\[1\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(21) " "Inferred latch for \"temp\[2\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(21) " "Inferred latch for \"temp\[3\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(21) " "Inferred latch for \"temp\[4\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(21) " "Inferred latch for \"temp\[5\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(21) " "Inferred latch for \"temp\[6\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(21) " "Inferred latch for \"temp\[7\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(21) " "Inferred latch for \"temp\[8\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALU.vhd(21) " "Inferred latch for \"temp\[9\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALU.vhd(21) " "Inferred latch for \"temp\[10\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALU.vhd(21) " "Inferred latch for \"temp\[11\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALU.vhd(21) " "Inferred latch for \"temp\[12\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALU.vhd(21) " "Inferred latch for \"temp\[13\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALU.vhd(21) " "Inferred latch for \"temp\[14\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALU.vhd(21) " "Inferred latch for \"temp\[15\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595164717070 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbus dbus:d " "Elaborating entity \"dbus\" for hierarchy \"dbus:d\"" {  } { { "Sixteen_Bit_CPU.vhd" "d" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595164717071 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[0\] " "Converted tri-state buffer \"DREG:ACC\|DO\[0\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[1\] " "Converted tri-state buffer \"DREG:ACC\|DO\[1\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[2\] " "Converted tri-state buffer \"DREG:ACC\|DO\[2\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[3\] " "Converted tri-state buffer \"DREG:ACC\|DO\[3\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[4\] " "Converted tri-state buffer \"DREG:ACC\|DO\[4\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[5\] " "Converted tri-state buffer \"DREG:ACC\|DO\[5\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[6\] " "Converted tri-state buffer \"DREG:ACC\|DO\[6\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[7\] " "Converted tri-state buffer \"DREG:ACC\|DO\[7\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[8\] " "Converted tri-state buffer \"DREG:ACC\|DO\[8\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[9\] " "Converted tri-state buffer \"DREG:ACC\|DO\[9\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[10\] " "Converted tri-state buffer \"DREG:ACC\|DO\[10\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[11\] " "Converted tri-state buffer \"DREG:ACC\|DO\[11\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[12\] " "Converted tri-state buffer \"DREG:ACC\|DO\[12\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[13\] " "Converted tri-state buffer \"DREG:ACC\|DO\[13\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[14\] " "Converted tri-state buffer \"DREG:ACC\|DO\[14\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[15\] " "Converted tri-state buffer \"DREG:ACC\|DO\[15\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[0\] " "Converted tri-state buffer \"DREG:DR\|DO\[0\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[1\] " "Converted tri-state buffer \"DREG:DR\|DO\[1\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[2\] " "Converted tri-state buffer \"DREG:DR\|DO\[2\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[3\] " "Converted tri-state buffer \"DREG:DR\|DO\[3\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[4\] " "Converted tri-state buffer \"DREG:DR\|DO\[4\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[5\] " "Converted tri-state buffer \"DREG:DR\|DO\[5\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[6\] " "Converted tri-state buffer \"DREG:DR\|DO\[6\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[7\] " "Converted tri-state buffer \"DREG:DR\|DO\[7\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[8\] " "Converted tri-state buffer \"DREG:DR\|DO\[8\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[9\] " "Converted tri-state buffer \"DREG:DR\|DO\[9\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[10\] " "Converted tri-state buffer \"DREG:DR\|DO\[10\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[11\] " "Converted tri-state buffer \"DREG:DR\|DO\[11\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[12\] " "Converted tri-state buffer \"DREG:DR\|DO\[12\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[13\] " "Converted tri-state buffer \"DREG:DR\|DO\[13\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[14\] " "Converted tri-state buffer \"DREG:DR\|DO\[14\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[15\] " "Converted tri-state buffer \"DREG:DR\|DO\[15\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595164717295 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1595164717295 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[0\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[0\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[1\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[1\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[2\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[2\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[3\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[3\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[4\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[4\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[5\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[5\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[6\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[6\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[7\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[7\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[8\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[8\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[9\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[9\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[10\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[10\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[11\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[11\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[12\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[12\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[13\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[13\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[14\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[14\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[15\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[15\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595164717843 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1595164717843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|Zero " "Latch ALU:A\|Zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717845 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|Over " "Latch ALU:A\|Over has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|WideOr0" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717846 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|Nege " "Latch ALU:A\|Nege has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|WideNor0" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717846 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[0\] " "Latch ALU:A\|DO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717846 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[1\] " "Latch ALU:A\|DO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717846 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[2\] " "Latch ALU:A\|DO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717847 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[3\] " "Latch ALU:A\|DO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717847 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[4\] " "Latch ALU:A\|DO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717847 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[5\] " "Latch ALU:A\|DO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717847 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[6\] " "Latch ALU:A\|DO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717848 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[7\] " "Latch ALU:A\|DO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717848 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[8\] " "Latch ALU:A\|DO\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717848 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[9\] " "Latch ALU:A\|DO\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717849 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[10\] " "Latch ALU:A\|DO\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717849 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[11\] " "Latch ALU:A\|DO\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717849 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[12\] " "Latch ALU:A\|DO\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717849 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[13\] " "Latch ALU:A\|DO\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717850 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[14\] " "Latch ALU:A\|DO\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717850 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[15\] " "Latch ALU:A\|DO\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717850 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[8\] " "Latch ALU:A\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717850 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[9\] " "Latch ALU:A\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717851 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[10\] " "Latch ALU:A\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717851 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[11\] " "Latch ALU:A\|temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717851 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[12\] " "Latch ALU:A\|temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717851 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[13\] " "Latch ALU:A\|temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717851 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[14\] " "Latch ALU:A\|temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717852 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[15\] " "Latch ALU:A\|temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717852 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[1\] " "Latch ALU:A\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717852 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[6\] " "Latch ALU:A\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717852 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[2\] " "Latch ALU:A\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717853 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[3\] " "Latch ALU:A\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717853 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[4\] " "Latch ALU:A\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717853 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[5\] " "Latch ALU:A\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717853 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[0\] " "Latch ALU:A\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717854 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[7\] " "Latch ALU:A\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595164717854 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595164717854 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595164717857 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595164717857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1595164718140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595164719735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595164719735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1033 " "Implemented 1033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595164719798 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595164719798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "947 " "Implemented 947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595164719798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595164719798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595164719840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 21:18:39 2020 " "Processing ended: Sun Jul 19 21:18:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595164719840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595164719840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595164719840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595164719840 ""}
