[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ISO7760FDBQ production of TEXAS INSTRUMENTS from the text:OUTx\nGNDO GNDIVCCO VCCI\nSeries Isolation \nCapacitors\nCopyright © 2016, Texas Instruments IncorporatedINx\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nISO776x High-speed, robust EMC,reinforced six-channel digital isolators\n11Features\n1•100Mbps data rate\n•Robust isolation barrier:\n–>100-Year projected lifetime\n–Upto5000 VRMSisolation rating\n–Upto12.8 kVsurge capability\n–±100kV/μsTypical CMTI\n•Wide supply range: 2.25 Vto5.5V\n•2.25-V to5.5-V Level translation\n•Default output high (ISO776x) andlow\n(ISO776xF) Options\n•Wide temperature range: –55°Cto+125 °C\n•Low power consumption, typical 1.4mAper\nchannel at1Mbps\n•Low propagation delay: 11nstypical at5V\n•Robust Electromagnetic Compatibility (EMC):\n–System-level ESD, EFT, andsurge immunity\n–±8kVIEC61000-4-2 Contact discharge\nprotection across isolation barrier\n–Low emissions\n•Wide-SOIC (DW-16) andSSOP (DBQ-16)\npackage options\n•Automotive version available: ISO776x-Q1\n•Safety-related certifications:\n–Reinforced insulation perDINVVDE V0884-\n11:2017-01\n–UL1577 component recognition program\n–CSA Certification perIEC60950-1, IEC62368-\n1,andIEC60601-1\n–CQC Certification perGB4943.1-2011\n–TUV Certification according toEN60950-1 and\nEN61010-1\n2Applications\n•Industrial automation\n•Motor control\n•Power supplies\n•Solar inverters\n•Medical equipment\n3Description\nThe ISO776x devices are high-performance, six-\nchannel digital isolators with 5000-V RMS (DW\npackage) and 3000-V RMS (DBQ package) isolation\nratings perUL1577. This family ofdevices isalso\ncertified according toVDE, CSA, TUV andCQC.The ISO776x family ofdevices provides high-\nelectromagnetic immunity and lowemissions atlow-\npower consumption, while isolating CMOS or\nLVCMOS digital I/Os. Each isolation channel has a\nlogic-input and logic-output buffer separated bya\ndouble capacitive silicon dioxide (SiO 2)insulation\nbarrier. The ISO776x family ofdevices isavailable in\nallpossible pin configurations such that allsix\nchannels areinthesame direction, orone, two, or\nthree channels are inreverse direction while the\nremaining channels areinforward direction. Ifthe\ninput power orsignal islost, thedefault output ishigh\nfordevices without suffix Fandlowfordevices with\nsuffix F.See theDevice Functional Modes section for\nfurther details.\nUsed inconjunction with isolated power supplies, this\nfamily ofdevices helps prevent noise currents on\ndata buses, such asRS-485, RS-232, and CAN, or\nother circuits from entering the local ground and\ninterfering with ordamaging sensitive circuitry.\nThrough innovative chip design and layout\ntechniques, electromagnetic compatibility ofthe\nISO776x family ofdevices has been significantly\nenhanced toease system-level ESD, EFT, surge, and\nemissions compliance. The ISO776x family of\ndevices isavailable in16-pin SOIC and SSOP\npackages.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nISO7760\nISO7761\nISO7762\nIOS7763SOIC (16) 10.30 mm×7.50 mm\nSSOP (16) 4.90 mm×3.90 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\nVCCI=Input VCC,VCCO=Output VCC\nGNDI=Input ground, GNDO=Output ground\n2ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 6\n6.1 Absolute Maximum Ratings ...................................... 6\n6.2 ESD Ratings .............................................................. 6\n6.3 Recommended Operating Conditions ....................... 6\n6.4 Thermal Information .................................................. 7\n6.5 Power Ratings ........................................................... 7\n6.6 Insulation Specifications ............................................ 8\n6.7 Safety-Related Certifications ..................................... 9\n6.8 Safety Limiting Values .............................................. 9\n6.9 Electrical Characteristics —5-VSupply ................... 10\n6.10 Supply Current Characteristics —5-VSupply ........ 11\n6.11 Electrical Characteristics —3.3-V Supply .............. 12\n6.12 Supply Current Characteristics —3.3-V Supply .....13\n6.13 Electrical Characteristics —2.5-V Supply .............. 14\n6.14 Supply Current Characteristics —2.5-V Supply .....15\n6.15 Switching Characteristics —5-VSupply ................. 16\n6.16 Switching Characteristics —3.3-V Supply .............. 16\n6.17 Switching Characteristics —2.5-V Supply .............. 17\n6.18 Insulation Characteristics Curves ......................... 186.19 Typical Characteristics .......................................... 19\n7Parameter Measurement Information ................ 22\n8Detailed Description ............................................ 23\n8.1 Overview ................................................................. 23\n8.2 Functional Block Diagram ....................................... 23\n8.3 Feature Description ................................................. 24\n8.4 Device Functional Modes ........................................ 25\n9Application andImplementation ........................ 26\n9.1 Application Information ............................................ 26\n9.2 Typical Application .................................................. 26\n10Power Supply Recommendations ..................... 30\n11Layout ................................................................... 31\n11.1 Layout Guidelines ................................................. 31\n11.2 Layout Example .................................................... 31\n12Device andDocumentation Support ................. 32\n12.1 Documentation Support ........................................ 32\n12.2 Related Links ........................................................ 32\n12.3 Receiving Notification ofDocumentation Updates 32\n12.4 Community Resources .......................................... 32\n12.5 Trademarks ........................................................... 32\n12.6 Electrostatic Discharge Caution ............................ 33\n12.7 Glossary ................................................................ 33\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 33\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(November 2018) toRevision E Page\n•Changed CPG parameter description From: "External clearance "To:"External creepage "inInsulation\nSpecifications table ................................................................................................................................................................. 8\nChanges from Revision C(January 2018) toRevision D Page\n•Made editorial andcosmetic changes throughout thedocument ........................................................................................... 1\n•Changed From: "Isolation Barrier Life: >40Years "To:">100-Year Projected Lifetime "inFeatures ...................................... 1\n•Added "Upto5000 VRMSIsolation Rating "inFeatures ......................................................................................................... 1\n•Added "Upto12.8 kVSurge Capability "inFeatures ............................................................................................................ 1\n•Added "±8kVIEC61000-4-2 Contact Discharge Protection across Isolation Barrier "inFeatures ....................................... 1\n•Added "Automotive Version Available: ISO776x-Q1 "inFeatures ......................................................................................... 1\n•Deleted "Certification Planned "statement throughout thedocument ................................................................................... 1\n•Updated Applications list........................................................................................................................................................ 1\n•Changed Simplified Schematic toshow series isolation capacitors ....................................................................................... 1\n•Added "Contact discharge perIEC61000-4-2 "specification of±8000 VinESD Ratings table ............................................ 6\n•Added table note toData rate specification inRecommended Operating Conditions table ................................................. 6\n•Changed VIORM Value forDW-16 package From: "1414 VPK"To:"2121 VPK"inInsulation Specifications table ................... 8\n•Changed VIOWM Values forDW-16 package From: "1000 VRMS"and"1414 VDC"To:"1500 VRMS"and"2121 VDC"in\nInsulation Specifications table ............................................................................................................................................... 8\n•Added \'seeFigure 30"toTEST CONDITIONS ofVIOWM specification ................................................................................... 8\n•Updated certification information inSafety-Related Certifications table ................................................................................. 9\n3ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated•Changed From: "Table 2"To:"Safety Related Certifications "inTable 1table note............................................................ 24\n•Changed Figure 23............................................................................................................................................................... 25\n•Added Insulation Lifetime sub-section under Application Curves section ............................................................................ 29\nChanges from Revision B(November 2017) toRevision C Page\n•Changed theCIOvalue fortheDBQ package from 1.1to0.9pFintheInsulation Specifications table ................................ 8\nChanges from Revision A(August 2017) toRevision B Page\n•Changed theCSA certification wording intheFeatures andSafety-Related Certifications table .......................................... 1\n•Changed theisolation voltage fortheDBQ-16 package from 2500 to3000 VRMS................................................................. 1\n•Added themaximum transient isolation voltage fortheDW-16 package oftheISO7761, ISO7762, andISO7763\ndevices intheInsulation Specifications andSafety-Related Certifications tables. Also changed themaximum value\nfortheDBQ-16 package from 3600 to4242 foralldevcies ................................................................................................... 8\n•Changed thetable note andtable condition fortheSafety Limiting Values ........................................................................... 9\n•Added thesupply current vsdata rate graphs fortheISO7761, ISO7762, andISO7763 intheTypical\nCharacteristics section .......................................................................................................................................................... 19\nChanges from Original (August 2017) toRevision A Page\n•Deleted ENfrom theCommon-Mode Transient Immunity Test Circuit figure ...................................................................... 22\n•Changed theVCC1andVCC2signals intheTypical ISO7761 Circuit Hook-up figure............................................................ 28\nISOLATION\nGND1 GND29 8OUTF INF10 7OUTE INE11 6OUTD IND12 5INC OUTC13 4INB OUTB14 3INA OUTA15 2VCC1 VCC216 1\nISOLATION\nGND1 GND29 8OUTF INF10 7OUTE INE11 6IND OUTD12 5INC OUTC13 4INB OUTB14 3INA OUTA15 2VCC1 VCC216 1\nISOLATION\nGND1 GND29 8OUTF INF10 7INE OUTE11 6IND OUTD12 5INC OUTC13 4INB OUTB14 3INA OUTA15 2VCC1 VCC216 1\nISOLATION\nGND1 GND29 8INF OUTF10 7INE OUTE11 6IND OUTD12 5INC OUTC13 4INB OUTB14 3INA OUTA15 2VCC1 VCC216 1\n4ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nISO7760 DWandDBQ Packages\n16-Pin SOIC andSSOP\nTopViewISO7761 DWandDBQ Packages\n16-Pin SOIC andSSOP\nTopView\nISO7762 DWandDBQ Packages\n16-Pin SOIC andSSOP\nTopViewISO7763 DWandDBQ Packages\n16-Pin SOIC andSSOP\nTopView\n5ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENO.\nISO7760 ISO7761 ISO7762 ISO7763\nGND1 8 8 8 8 — Ground connection forVCC1\nGND2 9 9 9 9 — Ground connection forVCC2\nINA 2 2 2 2 I Input, channel A\nINB 3 3 3 3 I Input, channel B\nINC 4 4 4 4 I Input, channel C\nIND 5 5 5 12 I Input, channel D\nINE 6 6 11 11 I Input, channel E\nINF 7 10 10 10 I Input, channel F\nOUTA 15 15 15 15 O Output, channel A\nOUTB 14 14 14 14 O Output, channel B\nOUTC 13 13 13 13 O Output, channel C\nOUTD 12 12 12 5 O Output, channel D\nOUTE 11 11 6 6 O Output, channel E\nOUTF 10 7 7 7 O Output, channel F\nVCC1 1 1 1 1 — Power supply, side 1\nVCC2 16 16 16 16 — Power supply, side 2\n6ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values except differential I/Obusvoltages arewith respect tothelocal ground terminal (GND1 orGND2) andarepeak\nvoltage values.\n(3) Maximum voltage must notexceed 6V6Specifications\n6.1 Absolute Maximum Ratings\nSee(1)\nMIN MAX UNIT\nVCC1,\nVCC2Supply voltage(2)–0.5 6 V\nV Voltage atINx, OUTx –0.5 VCCX+0.5(3)V\nIO Output current –15 15 mA\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n(3) IECESD strike isapplied across thebarrier with allpins oneach side tiedtogether creating atwo-terminal device.\n(4) Testing iscarried outinairoroiltodetermine theintrinsic contact discharge capability ofthedevice.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±6000\nV Charged device model (CDM), perJEDEC specification JESD22-C101(2)±1500\nContact discharge perIEC61000-4-2; Isolation barrier withstand test(3)(4)±8000\n(1) VCCI=Input-side VCC;VCCO=Output-side VCC.\n(2) 100Mbps isthemaximum specified data rate, although higher data rates arepossible.6.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC1,VCC2 Supply voltage 2.25 5.5 V\nVCC(UVLO+) UVLO threshold when supply voltage isrising 2 2.25 V\nVCC(UVLO-) UVLO threshold when supply voltage isfalling 1.7 1.8 V\nVHYS(UVLO) Supply voltage UVLO hysteresis 100 200 mV\nIOH High-level output currentVCCO(1)=5V –4\nmA VCCO=3.3V –2\nVCCO=2.5V –1\nIOL Low-level output currentVCCO=5V 4\nmA VCCO=3.3V 2\nVCCO=2.5V 1\nVIH High-level input voltage 0.7×VCCI(1)VCCI V\nVIL Low-level input voltage 0 0.3×VCCI V\nDR(2)Data rate 0 100 Mbps\nTA Ambient temperature –55 25 125 °C\n7ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .6.4 Thermal Information\nTHERMAL METRIC(1)ISO776x\nUNIT DW(SOIC) DBQ (SSOP)\n16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 60.3 86.5 °C/W\nRθJC(top) Junction-to-case(top) thermal resistance 24.0 26.9 °C/W\nRθJB Junction-to-board thermal resistance 29.3 36.6 °C/W\nψJT Junction-to-top characterization parameter 3.3 1.7 °C/W\nψJB Junction-to-board characterization parameter 28.7 36.1 °C/W\nRθJC(bottom) Junction-to-case(bottom) thermal resistance n/a n/a °C/W\n6.5 Power Ratings\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISO7760\nPD Maximum power dissipation (both sides)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave292 mW\nPD1 Maximum power dissipation (side 1)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave50 mW\nPD2 Maximum power dissipation (side 2)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave242 mW\nISO7761\nPD Maximum power dissipation (both sides)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave292 mW\nPD1 Maximum power dissipation (side 1)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave83 mW\nPD2 Maximum power dissipation (side 2)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave209 mW\nISO7762\nPD Maximum power dissipation (both sides)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave292 mW\nPD1 Maximum power dissipation (side 1)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave116 mW\nPD2 Maximum power dissipation (side 2)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave176 mW\nISO7763\nPD Maximum power dissipation (both sides)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave292 mW\nPD1 Maximum power dissipation (side 1)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave146 mW\nPD2 Maximum power dissipation (side 2)VCC1=VCC2=5.5V,TJ=150°C,CL=15pF,\ninput a50-MHz 50% duty cycle square wave146 mW\n8ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Creepage andclearance requirements should beapplied according tothespecific equipment isolation standards ofanapplication. Care\nshould betaken tomaintain thecreepage andclearance distance ofaboard design toensure thatthemounting pads oftheisolator on\ntheprinted-circuit board donotreduce thisdistance. Creepage andclearance onaprinted-circuit board become equal incertain cases.\nTechniques such asinserting grooves and/or ribsonaprinted circuit board areused tohelp increase these specifications.\n(2) This coupler issuitable forsafe electrical insulation only within thesafety ratings. Compliance with thesafety ratings shall beensured by\nmeans ofsuitable protective circuits\n(3) Testing iscarried outinairoroiltodetermine theintrinsic surge immunity oftheisolation barrier.\n(4) Apparent charge iselectrical discharge caused byapartial discharge (pd).\n(5) Allpins oneach side ofthebarrier tiedtogether creating atwo-terminal device.6.6 Insulation Specifications\nPARAMETER TEST CONDITIONSVALUE\nUNIT\nDW-16DBQ-\n16\nCLR External clearance(1)Shortest terminal-to-terminal distance through air >8 >3.7 mm\nCPG External creepage(1)Shortest terminal-to-terminal distance across thepackage surface >8 >3.7 mm\nDTI Distance through theinsulation Minimum internal gap(internal clearance) >21 >21μm\nCTITracking resistance (comparative\ntracking index)DIN EN60112 (VDE 0303-11); IEC60112; UL746A >600 >600 V\nMaterial group According toIEC60664-1 I I\nOvervoltage category perIEC\n60664-1Rated mains voltage≤150VRMS I–IV I–IV\nRated mains voltage≤300VRMS I–IV I–III\nRated mains voltage≤600VRMS I–IV n/a\nRated mains voltage≤1000 VRMS I–III n/a\nDINVVDE V0884-11:2017-01(2)\nVIORMMaximum repetitive peak\nisolation voltageACvoltage (bipolar) 2121 566 VPK\nVIOWMMaximum working isolation\nvoltageACvoltage; Time dependent dielectric breakdown (TDDB) test; see\nFigure 301500 400 VRMS\nDCvoltage 2121 566 VDC\nVIOTMMaximum transient isolation\nvoltageVTEST =VIOTM ,t=60s(qualification)\nVTEST =1.2xVIOTM,t=1s(100%\nproduction)ISO7760 8000\n4242 VPK ISO7761, ISO7762,\nISO77637071\nVIOSMMaximum surge isolation\nvoltage(3)Test method perIEC62368-1, 1.2/50 µswaveform,\nVTEST =1.6×VIOSM (qualification)8000 4000 VPK\nqpd Apparent charge(4)Method a,After Input/Output safety testsubgroup 2/3,\nVini=VIOTM,tini=60s;\nVpd(m) =1.2×VIORM,tm=10s≤5 ≤5\npCMethod a,After environmental tests subgroup 1,\nVini=VIOTM,tini=60s;\nVpd(m) =1.6×VIORM,tm=10s≤5 ≤5\nMethod b1;Atroutine test(100% production) andpreconditioning\n(type test)\nVini=1.2xVIOTM,tini=1s;\nVpd(m) =1.875 ×VIORM,tm=1s≤5 ≤5\nCIOBarrier capacitance, input to\noutput(5) VIO=0.4×sin(2πft),f=1MHz ~1.1 ~0.9 pF\nRIO Isolation resistance(5)VIO=500V,TA=25°C >1012>1012\nΩ VIO=500V,100°C≤TA≤125°C >1011>1011\nVIO=500V,TS=150°C >109>109\nPollution degree 2 2\nClimatic category55/125/\n2155/125/\n21\nUL1577\nVISO Withstanding isolation voltageVTEST =VISO,t=60s(qualification),\nVTEST =1.2×VISO,t=1s(100% production)5000 3000 VRMS\n9ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.7 Safety-Related Certifications\nVDE CSA UL CQC TUV\nCertified according to\nDIN VVDE V0884-\n11:2017-01Certified according toIEC\n60950-1, IEC62368-1 and\nIEC60601-1Recognized under UL1577\nComponent Recognition\nProgramCertified according toGB\n4943.1-2011Certified according to\nEN61010-1:2010 (3rd\nEd)andEN60950-\n1:2006/A2:2013\nReinforced Insulation;\nMaximum transient\nisolation voltage, 8000\nVPK(ISO7760 inDW-\n16), 7071 VPK\n(ISO7761, ISO7762,\nISO7763 inDW-16)\nand4242 VPK(DBQ-\n16);\nMaximum repetitive\npeak isolation voltage,\n2121 VPK(DW-16) and\n566VPK(DBQ-16);\nMaximum surge\nisolation voltage, 8000\nVPK(DW-16) and4000\nVPK(DBQ-16)Reinforced insulation per\nCSA 60950-1-07+A1+A2,\nIEC60950-1 2nd\nEd.+A1+A2, CSA 62368-1-\n14andIEC62368-1:2014\n800VRMS(DW-16) and370\nVRMS(DBQ-16) maximum\nworking voltage (pollution\ndegree 2,material group I);\nDW-16: 2MOPP (Means of\nPatient Protection) perCSA\n60601-1:14 andIEC60601-1\nEd.3.1,250VRMSmaximum\nworking voltageDW-16: Single protection,\n5000 VRMS;\nDBQ-16: Single protection,\n3000 VRMSDW-16: Reinforced\nInsulation, Altitude≤5000\nm,Tropical Climate, 400\nVRMSmaximum working\nvoltage;\nDBQ-16: Basic Insulation,\nAltitude≤5000 m,Tropical\nClimate, 250VRMS\nmaximum working voltage5000 VRMSReinforced\ninsulation perEN61010-\n1:2010 (3rd Ed)upto\nworking voltage of600\nVRMS(DW-16) and300\nVRMS(DBQ-16)\n5000 VRMSReinforced\ninsulation perEN60950-\n1:2006/A2:2013 upto\nworking voltage of800\nVRMS(DW-16) and370\nVRMS(DBQ-16)\nCertificate number:\n40040142Master contract number:\n220991Filenumber: E181974Certificate number:\nCQC15001121716 (DW)\nCertificate number:\nCQC18001199097 (DBQ)Client IDnumber: 77311\n(1) The maximum safety temperature, TS,hasthesame value asthemaximum junction temperature, TJ,specified forthedevice. The IS\nandPSparameters represent thesafety current andsafety power respectively. The maximum limits ofISandPSshould notbe\nexceeded. These limits vary with theambient temperature, TA.\nThe junction-to-air thermal resistance, RθJA,intheThermal Information table isthatofadevice installed onahigh-K testboard for\nleaded surface-mount packages. Use these equations tocalculate thevalue foreach parameter:\nTJ=TA+RθJA×P,where Pisthepower dissipated inthedevice.\nTJ(max) =TS=TA+RθJA×PS,where TJ(max) isthemaximum allowed junction temperature.\nPS=IS×VI,where VIisthemaximum input voltage.6.8 Safety Limiting Values\nSafety limiting intends tominimize potential damage totheisolation barrier upon failure ofinput oroutput circuitry.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDW-16 PACKAGE\nISSafety input, output, orsupply\ncurrent(1)RθJA=60.3 °C/W, VI=5.5V,TJ=150°C,TA=25°C,\nseeFigure 1377\nmARθJA=60.3 °C/W, VI=3.6V,TJ=150°C,TA=25°C,\nseeFigure 1576\nRθJA=60.3 °C/W, VI=2.75 V,TJ=150°C,TA=25°C,\nseeFigure 1754\nPS Safety input, output, ortotal power(1)RθJA=60.3 °C/W, TJ=150°C,TA=25°C,seeFigure 3 2073 mW\nTS Maximum safety temperature(1)150 °C\nDBQ-16 PACKAGE\nISSafety input, output, orsupply\ncurrent(1)RθJA=86.5 °C/W, VI=5.5V,TJ=150°C,TA=25°C,\nseeFigure 2263\nmARθJA=86.5 °C/W, VI=3.6V,TJ=150°C,TA=25°C,\nseeFigure 2401\nRθJA=86.5 °C/W, VI=2.75 V,TJ=150°C,TA=25°C,\nseeFigure 2525\nPS Safety input, output, ortotal power(1)RθJA=86.5 °C/W, TJ=150°C,TA=25°C,seeFigure 4 1445 mW\nTS Maximum safety temperature(1)150 °C\n10ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) VCCI=Input-side VCC;VCCO=Output-side VCC.\n(2) Measured from input pintoground.6.9 Electrical Characteristics —5-VSupply\nVCC1=VCC2=5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOH High-level output voltage IOH=–4mA; seeFigure 18 VCCO(1)–0.4 4.8 V\nVOL Low-level output voltage IOL=4mA; seeFigure 18 0.2 0.4 V\nVIT+(IN) Rising input threshold voltage 0.6xVCCI 0.7xVCCI V\nVIT-(IN) Falling input threshold voltage 0.3xVCCI 0.4xVCCI V\nVI(HYS)Input threshold voltage\nhysteresis0.1×VCCI 0.2xVCCI V\nIIH High-level input current VIH=VCCI(1)atINx 10μA\nIIL Low-level input current VIL=0VatINx –10 μA\nCMTICommon-mode transient\nimmunityVI=VCCIor0V,VCM=1200 V;see\nFigure 2085 100 kV/μs\nCI Input capacitance(2) VI=VCC/2+0.4×sin(2πft),f=1\nMHz, VCC=5V2 pF\n11ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) VCCI=Input-side VCC6.10 Supply Current Characteristics —5-VSupply\nVCC1=VCC2=5V±10% (over recommended operating conditions unless otherwise noted).\nPARAMETER TEST CONDITIONSSUPPLY\nCURRENTMIN TYP MAX UNIT\nISO7760\nSupply current -DC\nsignalVI=VCC1(ISO7760);\nVI=0V(ISO7760 with Fsuffix)ICC1 1.6 2.3\nmAICC2 3 4.9\nVI=0V(ISO7760);\nVI=VCC1(ISO7760 with Fsuffix)ICC1 8 11.3\nICC2 3.3 5.3\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 5 6.4\nmAICC2 3.5 5.6\n10MbpsICC1 5.2 6.7\nICC2 6.4 9\n100MbpsICC1 7 9\nICC2 35 44\nISO7761\nSupply current -DC\nsignalVI=VCCI(1)(ISO7761);\nVI=0V(ISO7761 with Fsuffix)ICC1 1.9 2.7\nmAICC2 2.9 4.7\nVI=0V(ISO7761);\nVI=VCCI(ISO7761 with Fsuffix)ICC1 7.3 10.6\nICC2 4.2 6.6\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.7 6.4\nmAICC2 3.8 5.9\n10MbpsICC1 5.3 7.2\nICC2 6.3 8.8\n100MbpsICC1 11.5 15\nICC2 30.5 38\nISO7762\nSupply current -DC\nsignalVI=VCCI(ISO7762);\nVI=0V(ISO7762 with Fsuffix)ICC1 2.1 3.2\nmAICC2 2.6 4.2\nVI=0V(ISO7762);\nVI=VCCI(ISO7762 with Fsuffix)ICC1 6.5 9.3\nICC2 5 7.5\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.5 6.3\nmAICC2 4 6.1\n10MbpsICC1 5.6 7.6\nICC2 6 8.4\n100MbpsICC1 16.5 21\nICC2 25.7 32\nISO7763\nSupply current -DC\nsignalVI=VCCI(ISO7763);\nVI=0V(ISO7763 with Fsuffix)ICC1,ICC2 2.4 3.7\nmA\nVI=0V(ISO7763);\nVI=VCCI(ISO7763 with Fsuffix)ICC1,ICC2 5.7 8.6\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1Mbps ICC1,ICC2 4.2 6.1\nmA 10Mbps ICC1,ICC2 5.8 8\n100Mbps ICC1,ICC2 21 26.5\n12ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) VCCI=Input-side VCC;VCCO=Output-side VCC.6.11 Electrical Characteristics —3.3-V Supply\nVCC1=VCC2=3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOH High-level output voltage IOH=–2mA; seeFigure 18 VCCO(1)–0.3 3.2 V\nVOL Low-level output voltage IOL=2mA; seeFigure 18 0.1 0.3 V\nVIT+(IN) Rising input threshold voltage 0.6xVCCI0.7x\nVCCIV\nVIT-(IN) Falling input threshold voltage 0.3xVCCI 0.4xVCCI V\nVI(HYS) Input threshold voltage hysteresis 0.1×VCCI 0.2xVCCI V\nIIH High-level input current VCCIIH =V(1)atINx 10μA\nIIL Low-level input current VIL=0VatINx –10 μA\nCMTICommon-mode transient\nimmunityVI=VCCIor0V,VCM=1200 V;see\nFigure 2085 100 kV/μs\n13ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) VCCI=Input-side VCC6.12 Supply Current Characteristics —3.3-V Supply\nVCC1=VCC2=3.3V±10% (over recommended operating conditions unless otherwise noted).\nPARAMETER TEST CONDITIONSSUPPLY\nCURRENTMIN TYP MAX UNIT\nISO7760\nSupply current -DC\nsignalVI=VCC1(ISO7760);\nVI=0V(ISO7760 with Fsuffix)ICC1 1.6 2.2\nmAICC2 3 4.8\nVI=0V(ISO7760);\nVI=VCC1(ISO7760 with Fsuffix)ICC1 8 11.4\nICC2 3.3 5.3\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.9 6.6\nmAICC2 3.4 5.3\n10MbpsICC1 5 6.7\nICC2 5.5 7.8\n100MbpsICC1 6.3 8.2\nICC2 26 33\nISO7761\nSupply current -DC\nsignalVI=VCCI(1)(ISO7761);\nVI=0V(ISO7761 with Fsuffix)ICC1 1.8 2.7\nmAICC2 2.9 4.7\nVI=0V(ISO7761);\nVI=VCCI(ISO7761 with Fsuffix)ICC1 7.2 10.3\nICC2 4.2 6.6\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.6 6.5\nmAICC2 3.7 5.7\n10MbpsICC1 5.1 7\nICC2 5.5 7.8\n100MbpsICC1 9.4 12\nICC2 22.8 29\nISO7762\nSupply current -DC\nsignalVI=VCCI(ISO7762);\nVI=0V(ISO7762 with Fsuffix)ICC1 2.1 3.2\nmAICC2 2.5 4.2\nVI=0V(ISO7762);\nVI=VCCI(ISO7762 with Fsuffix)ICC1 6.5 9.4\nICC2 5 7.5\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.4 6.2\nmAICC2 3.9 5.8\n10MbpsICC1 5.2 7.1\nICC2 5.4 7.5\n100MbpsICC1 12.9 16.5\nICC2 19.5 25\nISO7763\nSupply current -DC\nsignalVI=VCCI(ISO7763);\nVI=0V(ISO7763 with Fsuffix)ICC1,ICC2 2.4 3.7\nmA\nVI=0V(ISO7763);\nVI=VCCI(ISO7763 with Fsuffix)ICC1,ICC2 5.7 8.4\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1Mbps ICC1,ICC2 4.2 6.2\nmA 10Mbps ICC1,ICC2 5.2 7.5\n100Mbps ICC1,ICC2 16 20.5\n14ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) VCCI=Input-side VCC;VCCO=Output-side VCC.6.13 Electrical Characteristics —2.5-V Supply\nVCC1=VCC2=2.5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOH High-level output voltage IOH=–1mA; seeFigure 18 VCCO(1)–0.2 2.45 V\nVOL Low-level output voltage IOL=1mA; seeFigure 18 0.05 0.2 V\nVIT+(IN) Rising input threshold voltage 0.6xVCCI0.7x\nVCCIV\nVIT-(IN) Falling input threshold voltage 0.3xVCCI 0.4xVCCI V\nVI(HYS) Input threshold voltage hysteresis 0.1×VCCI 0.2xVCCI V\nIIH High-level input current VIH=VCCI(1)atINx 10μA\nIIL Low-level input current VIL=0VatINx –10 μA\nCMTI Common-mode transient immunityVI=VCCIor0V,VCM=1200 V;\nseeFigure 2085 100 kV/μs\n15ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) VCCI=Input-side VCC6.14 Supply Current Characteristics —2.5-V Supply\nVCC1=VCC2=2.5V±10% (over recommended operating conditions unless otherwise noted).\nPARAMETER TEST CONDITIONSSUPPLY\nCURRENTMIN TYP MAX UNIT\nISO7760\nSupply current -DC\nsignalVI=VCC1(ISO7760);\nVI=0V(ISO7760 with Fsuffix)ICC1 1.6 2.2\nmAICC2 3 4.8\nVI=0V(ISO7760);\nVI=VCC1(ISO7760 with Fsuffix)ICC1 8 11.6\nICC2 3.3 5.3\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.9 6.8\nmAICC2 3.4 5.3\n10MbpsICC1 5 7\nICC2 4.9 7.2\n100MbpsICC1 6 8\nICC2 20.3 26\nISO7761\nSupply current -DC\nsignalVI=VCCI(1)(ISO7761);\nVI=0V(ISO7761 with Fsuffix)ICC1 1.8 2.7\nmAICC2 2.9 4.6\nVI=0V(ISO7761);\nVI=VCCI(ISO7761 with Fsuffix)ICC1 7.2 10.3\nICC2 4.2 6.5\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.6 6.7\nmAICC2 3.7 5.8\n10MbpsICC1 4.9 7.1\nICC2 5 7.3\n100MbpsICC1 8.3 10.7\nICC2 18.1 24\nISO7762\nSupply current -DC\nsignalVI=VCCI(ISO7762);\nVI=0V(ISO7762 with Fsuffix)ICC1 2.1 3.2\nmAICC2 2.6 4.1\nVI=0V(ISO7762);\nVI=VCCI(ISO7762 with Fsuffix)ICC1 6.5 9.6\nICC2 4.9 7.5\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1MbpsICC1 4.4 6.4\nmAICC2 3.9 5.8\n10MbpsICC1 5 7.1\nICC2 5 7.1\n100MbpsICC1 10.9 14.1\nICC2 15.6 20.1\nISO7763\nSupply current -DC\nsignalVI=VCCI(ISO7763);\nVI=0V(ISO7763 with Fsuffix)ICC1,ICC2 2.3 3.7\nmA\nVI=0V(ISO7763);\nVI=VCCI(ISO7763 with Fsuffix)ICC1,ICC2 5.7 8.4\nSupply current -AC\nsignalAllchannels switching with square wave\nclock input; CL=15pF1Mbps ICC1,ICC2 4.1 6.1\nmA 10Mbps ICC1,ICC2 4.9 7.1\n100Mbps ICC1,ICC2 13 17\n16ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Also known aspulse skew.\n(2) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.6.15 Switching Characteristics —5-VSupply\nVCC1=VCC2=5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay time\nSee Figure 186 11 16 ns\nPWD Pulse width distortion(1)|tPHL–tPLH| 0.4 4.9 ns\ntsk(o) Channel-to-channel output skew time(2)Same-direction channels 4 ns\ntsk(pp) Part-to-part skew time(3)4.5 ns\ntr Output signal risetime\nSee Figure 181.1 3.9 ns\ntf Output signal falltime 1.4 3.9 ns\ntDO Default output delay time from input power lossMeasured from thetime VCCgoes\nbelow 1.7V.See Figure 190.2 0.3μs\ntie Time interval error 216–1PRBS data at100Mbps 1.3 ns\n(1) Also known aspulse skew.\n(2) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.6.16 Switching Characteristics —3.3-V Supply\nVCC1=VCC2=3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay time\nSee Figure 186 12 16 ns\nPWD Pulse width distortion(1)|tPHL–tPLH| 0.5 5 ns\ntsk(o) Channel-to-channel output skew time(2)Same-direction channels 4.1 ns\ntsk(pp) Part-to-part skew time(3)4.5 ns\ntr Output signal risetime\nSee Figure 181 3 ns\ntf Output signal falltime 1 3 ns\ntDO Default output delay time from input power lossMeasured from thetime VCC\ngoes below 1.7V.See Figure 190.2 0.3μs\ntie Time interval error 216–1PRBS data at100Mbps 1.3 ns\n17ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Also known aspulse skew.\n(2) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.6.17 Switching Characteristics —2.5-V Supply\nVCC1=VCC2=2.5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay time\nSee Figure 187.5 13 18.5 ns\nPWD Pulse width distortion(1)|tPHL–tPLH| 0.6 5.1 ns\ntsk(o) Channel-to-channel output skew time(2)Same-direction channels 4.1 ns\ntsk(pp) Part-to-part skew time(3)4.6 ns\ntr Output signal risetime\nSee Figure 181 3.5 ns\ntf Output signal falltime 1 3.5 ns\ntDO Default output delay time from input power lossMeasured from thetime VCC\ngoes below 1.7V.See Figure 190.1 0.3μs\ntie Time interval error 216–1PRBS data at100Mbps 1.3 ns\nAmbient Temperature ( qC)Safety Limiting Power (mW)\n0 50 100 150 20005001000150020002500\nD010\nAmbient Temperature ( qC)Safety Limiting Power (mW)\n0 50 100 150 20002004006008001000120014001600\nD011\nAmbient Temperature ( qC)Safety Liming Current (mA)\n0 50 100 150 2000100200300400500600700800\nD008VCC1 = VCC2 = 2.75 V\nVCC1 = VCC2 = 3.6 V\nVCC1 = VCC2 = 5.5 V\nAmbient Temperature ( qC)Safety Liming Current (mA)\n0 50 100 150 2000100200300400500600\nD009VCC1 = VCC2 = 2.75 V\nVCC1 = VCC2 = 3.6 V\nVCC1 = VCC2 = 5.5 V\n18ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.18 Insulation Characteristics Curves\nFigure 1.Thermal Derating Curve forLimiting Current per\nVDE forDW-16 PackageFigure 2.Thermal Derating Curve forLimiting Current per\nVDE forDBQ-16 Package\nFigure 3.Thermal Derating Curve forLimiting Power per\nVDE forDW-16 PackageFigure 4.Thermal Derating Curve forLimiting Power per\nVDE forDBQ-16 Package\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10004812162024283236404448\nD014ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10002468101214\nD015ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10004812162024283236404448\nD012ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10002468101214\nD013ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10004812162024283236404448\nD001ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10002468101214\nD002ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\n19ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.19 Typical Characteristics\nTA=25°C CL=15pF\nFigure 5.ISO7760 Supply Current vsData Rate\n(With 15-pF Load)TA=25°C CL=NoLoad\nFigure 6.ISO7760 Supply Current vsData Rate\n(With NoLoad)\nTA=25°C CL=15pF\nFigure 7.ISO7761 Supply Current vsData Rate\n(With 15-pF Load)TA=25°C CL=NoLoad\nFigure 8.ISO7761 Supply Current vsData Rate\n(With NoLoad)\nTA=25°C CL=15pF\nFigure 9.ISO7762 Supply Current vsData Rate\n(With 15-pF Load)TA=25°C CL=NoLoad\nFigure 10.ISO7762 Supply Current vsData Rate\n(With NoLoad)\nFree-Air Temperature ( qC)Power-Supply UVLO Threshold (V)\n-60 -30 030 60 901201.71.751.81.851.91.9522.052.12.152.22.25\nD005VCC1 Rising\nVCC1 Falling\nVCC2 Rising\nVCC2 Falling\nFree-Air Temperature ( qC)Propagation Delay Time (ns)\n-55 -10 35 80 12591011121314\nD006tPLH at 2.5 V\ntPHL at 2.5 V\ntPLH at 3.3 VtPHL at 3.3 V\ntPLH at 5 V\ntPHL at 5 V\nHigh-Level Output Current (mA)High-Level Output Voltage (V)\n-15 -10 -5 00123456\nD003VCC = 2.5 V\nVCC = 3.3 V\nVCC = 5 V\nLow-Level Output Current (mA)Low-Level Output Voltage (V)\n0 5 10 1500.10.20.30.40.50.60.70.80.91\nD004VCC = 2.5 V\nVCC = 3.3 V\nVCC = 5 V\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10004812162024283236404448\nD016ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\nData Rate (Mbps)Supply Current (mA)\n0 25 50 75 10002468101214\nD017ICC1 at 2.5 V\nICC2 at 2.5 V\nICC1 at 3.3 V\nICC2 at 3.3 V\nICC1 at 5 V\nICC2 at 5 V\n20ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C CL=15pF\nFigure 11.ISO7763 Supply Current vsData Rate\n(With 15-pF Load)TA=25°C CL=NoLoad\nFigure 12.ISO7763 Supply Current vsData Rate\n(With NoLoad)\nTA=25°C\nFigure 13.High-Level Output Voltage vsHigh-Level Output\nCurrentTA=25°C\nFigure 14.Low-Level Output Voltage vsLow-Level Output\nCurrent\nFigure 15.Power Supply Undervoltage Threshold vsFree-\nAirTemperatureFigure 16.Propagation Delay Time vsFree-Air Temperature\nData Rate (Mbps)Peak-to-Peak Output Jitter (ps)\n0 25 50 75 1006008001000120014001600\nD007Rising Edge Jitter at 2.5 V\nFalling Edge Jitter at 2.5 V\nRising Edge Jitter at 3.3 V\nFalling Edge Jitter at 3.3 V\nRising Edge Jitter at 5 V\nFalling Edge Jitter at 5 V\n21ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C\nFigure 17.Peak-to-Peak Output Jitter vsData Rate\nIN OUTIsolation BarrierVCCO\nCL\nSee Note AS1\nGNDO GNDI +±VCM+\n±VOH or VOLC = 0.1 µF ±1% C = 0.1 µF ±1%VCCI\nPass-fail criteria: \nThe output must \nremain stable.\nVI\nVCC\nIN OUTVO\nCL\nSee Note AIN = 0 V (Devices without suffix F)\nIN = VCC (Devices with suffix F)\nVOVI\nVOLVOHVCC\n0 V1.7 V\n50%tDOdefault high\ndefault lowIsolation BarrierSee Note B\nIN OUT\nCL\nSee Note B\nVOVI\nVOLVOHVCCI\n0 V\ntrIsolation Barrier50 \rInput \nGenerator \n(See Note A)VI VO\ntftPLH tPHL50% 50%\n50% 50%90%\n10%\nCopyright © 2016, Texas Instruments Incorporated\n22ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7Parameter Measurement Information\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.Attheinput, a50-Ωresistor isrequired toterminate Input Generator signal. Itisnotneeded\ninactual application.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 18.Switching Characteristics Test Circuit andVoltage Waveforms\nA. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nB. Power-supply ramp rate =10mV/ns\nFigure 19.Default Output Delay Time Test Circuit andVoltage Waveforms\nA. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 20.Common-Mode Transient Immunity Test Circuit\nTX IN\nRX OUTCarrier signal through \nisolation barrier\nTX IN\nOscillatorOOK \nModulationTransmitter\nEmissions \nReduction \nTechniquesTX Signal \nConditioningEnvelope \nDetectionRX Signal \nConditioningReceiver\nRX OUTSiO2 based \nCapacitive \nIsolation \nBarrier\nCopyright © 2016, Texas Instruments Incorporated\n23ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe ISO776x family ofdevices uses anON-OFF keying (OOK) modulation scheme totransmit thedigital data\nacross asilicon-dioxide based isolation barrier. The transmitter sends ahigh-frequency carrier across thebarrier\ntorepresent onedigital state andsends nosignal torepresent theother digital state. The receiver demodulates\nthesignal after advanced signal conditioning and produces theoutput through abuffer stage. The ISO776x\nfamily ofdevices also incorporates advanced circuit techniques tomaximize theCMTI performance andminimize\ntheradiated emissions because ofthehigh-frequency carrier and IObuffer switching. The conceptual block\ndiagram ofadigital capacitive isolator, Figure 21,shows afunctional block diagram ofatypical channel.\nFigure 22shows aconceptual detail ofhow theON-OFF keying scheme works.\n8.2 Functional Block Diagram\nFigure 21.Conceptual Block Diagram ofaDigital Capacitive Isolator\nFigure 22.ON-OFF Keying (OOK) Based Modulation Scheme\n24ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) SeeSafety-Related Certifications fordetailed isolation ratings.8.3 Feature Description\nTable 1liststhedevice features.\nTable 1.Device Features\nPART NUMBER CHANNEL DIRECTIONMAXIMUM\nDATA RATEDEFAULT\nOUTPUTPACKAGE RATED ISOLATION(1)\nISO77606Forward,\n0Reverse100Mbps HighDW-16 5000 VRMS/8000 VPK\nDBQ-16 3000 VRMS/4242 VPK\nISO7760 with Fsuffix6Forward,\n0Reverse100Mbps LowDW-16 5000 VRMS/8000 VPK\nDBQ-16 3000 VRMS/4242 VPK\nISO77615Forward,\n1Reverse100Mbps HighDW-16 5000 VRMS/7071 VPK\nDBQ-16 3000 VRMS/4242 VPK\nISO7761 with Fsuffix5Forward,\n1Reverse100Mbps LowDW-16 5000 VRMS/7071 VPK\nDBQ-16 3000 VRMS/4242 VPK\nISO77624Forward,\n2Reverse100Mbps HighDW-16 5000 VRMS/7071 VPK\nDBQ-16 3000 VRMS/4242 VPK\nISO7762 with Fsuffix4Forward,\n2Reverse100Mbps LowDW-16 5000 VRMS/7071 VPK\nDBQ-16 3000 VRMS/4242 VPK\nISO77633Forward,\n3Reverse100Mbps HighDW-16 5000 VRMS/7071 VPK\nDBQ-16 3000 VRMS/4242 VPK\nISO7763 with Fsuffix3Forward,\n3Reverse100Mbps LowDW-16 5000 VRMS/7071 VPK\nDBQ-16 3000 VRMS/4242 VPK\n8.3.1 Electromagnetic Compatibility (EMC) Considerations\nMany applications inharsh industrial environment aresensitive todisturbances such aselectrostatic discharge\n(ESD), electrical fasttransient (EFT), surge andelectromagnetic emissions. These electromagnetic disturbances\nare regulated byinternational standards such asIEC 61000-4-x and CISPR 22. Although system-level\nperformance and reliability depends, toalarge extent, ontheapplication board design and layout, theISO776x\nfamily ofdevices incorporates many chip-level design improvements foroverall system robustness. Some of\nthese improvements include:\n•Robust ESD protection forinput andoutput signal pins andinter-chip bond pads.\n•Low-resistance connectivity ofESD cells tosupply andground pins.\n•Enhanced performance ofhigh voltage isolation capacitor forbetter tolerance ofESD, EFT andsurge events.\n•Bigger on-chip decoupling capacitors tobypass undesirable high energy signals through alowimpedance\npath.\n•PMOS and NMOS devices isolated from each other byusing guard rings toavoid triggering ofparasitic\nSCRs.\n•Reduced common mode currents across theisolation barrier byensuring purely differential internal operation.\nOutput985 \r\n1.5 M\rINxVCCI VCCI VCCIInput (Devices without F suffix)\n985 \r1.5 M\r\nINxVCCI VCCIVCCI VCCIInput (Devices with F suffix)\nVCCO\n~20 \r\nOUTx\nCopyright © 2016, Texas Instruments Incorporated\n25ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) VCCI=Input-side VCC;VCCO=Output-side VCC;PU=Powered up(VCC≥2.25 V);PD=Powered down (VCC≤1.7V);X=Irrelevant; H\n=High level; L=Low level\n(2) Astrongly driven input signal canweakly power thefloating VCCviaaninternal protection diode andcause undetermined output.\n(3) The outputs areinundetermined state when 1.7V<VCCI,VCCO<2.25 V.8.4 Device Functional Modes\nTable 2liststhefunctional modes fortheISO776x.\nTable 2.Function Table(1)\nVCCI VCCOINPUT\n(INx)(2)OUTPUT\n(OUTx)COMMENTS\nPU PUH HNormal Operation:\nAchannel output assumes thelogic state oftheinput.L L\nOpen DefaultDefault mode: When INxisopen, thecorresponding channel output goes toits\ndefault logic state. Default isHigh forISO776x andLow forISO776x with F\nsuffix.\nPD PU X DefaultDefault mode: When VCCIisunpowered, achannel output assumes thelogic\nstate based ontheselected default option. Default isHigh forISO776x and\nLow forISO776x with Fsuffix.\nWhen VCCItransitions from unpowered topowered-up, achannel output\nassumes thelogic state ofitsinput.\nWhen VCCItransitions from powered-up tounpowered, channel output assumes\ntheselected default state.\nX PD X UndeterminedWhen VCCOisunpowered, achannel output isundetermined(3).\nWhen VCCOtransitions from unpowered topowered-up, achannel output\nassumes thelogic state oftheinput\n8.4.1 Device I/OSchematics\nFigure 23.Device I/OSchematics\n26ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe ISO776x family ofdevices isahigh-performance, six-channel digital isolators. The ISO776x family of\ndevices uses single-ended CMOS-logic switching technology. The voltage range isfrom 2.25 Vto5.5Vforboth\nsupplies, VCC1and VCC2.When designing with digital isolators, keep inmind that because ofthesingle-ended\ndesign structure, digital isolators donotconform toany specific interface standard and areonly intended for\nisolating single-ended CMOS orTTL digital signal lines. The isolator istypically placed between thedata\ncontroller (that is,μCorUART), and adata converter oralinetransceiver, regardless oftheinterface type or\nstandard.\n9.2 Typical Application\nFigure 24shows theisolated serial-peripheral interface (SPI) and controller-area network (CAN) interface\nimplementation.\n0.1 \x1dFVS\n10 \x1dFMBR0520L\nMBR0520L1:1.3310 \x1dF\n3\n1D2\nSN6501\nD1\n52\nGND GND\n43.3 V\nIN\nEN GNDOUT1 5\n2 3TPS7633310 \x1dFISO 3.3V\nVCC RS\nGND VrefCANH\nCANL7\n6R\nD0.1 \x1dF\nSN65HVD231ISO Barrier\n4.7 nF / \n2 kVSM71210 \r (optional)\n10 \r (optional)Vcc\n0.1 \x1dF\n2526\n13\n4\n28\n5TMS320F28035PAG\nCANRXA\n6, 2829, 57\nVSSVDDIO\nCANTXAVIN\nGNDVOUT2 6\n4REF50251 µF22 µF\n36\n+VBD\nAGNDCH0\n1, 22CS\n3432\n33SCLK\nSDI28\nSDOADS7953\nCH1511\nBDGND\n275\n+VA4\nREFP7\nMXO8\nAINP\nREFM\n3016 Analog\nInputs0.1 µF\nCAN BusVCC1 VCC2\nGND1 GND2INA\nINDOUTEINBOUTA\nOUTB\nOUTDINC\nOUTFISO7762OUTC\nINE\nINFSPISOMIASPISIMOASPICLKASPISTEA440.1 \x1dF0.1 \x1dF\n3436331\n2\n3\n4\n56\n7\n8 91011\n1213141516\n31\n27ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Application (continued)\nNOTE: Multiple pins anddiscrete components omitted forclarity purpose.\nFigure 24.Isolated SPIandCAN Interface\n9.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 3.\nTable 3.Design Parameters\nPARAMETER VALUE\nSupply voltage, VCC1andVCC2 2.25 to5.5V\nDecoupling capacitor between VCC1andGND1 0.1µF\nDecoupling capacitor from VCC2andGND2 0.1µF\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INC\nINFOUTC\nOUTF\nGND10.1 µF\nGND2INB OUTBINA OUTA\nINE OUTEIND OUTDVCC10.1 µF\nVCC2\n28ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9.2.2 Detailed Design Procedure\nUnlike optocouplers, which require external components toimprove performance, provide bias, orlimit current,\ntheISO776x family ofdevices only requires twoexternal bypass capacitors tooperate.\nFigure 25.Typical ISO7761 Circuit Hook-up\n29ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated9.2.3 Application Curves\nThe typical eye diagram oftheISO776x family ofdevices indicates lowjitter and awide open eye atthe\nmaximum data rate of100Mbps.\nFigure 26.EyeDiagram at100Mbps PRBS 216–1Data,\n5Vand25°CFigure 27.EyeDiagram at100Mbps PRBS 216–1Data,\n3.3Vand25°C\nFigure 28.EyeDiagram at100Mbps PRBS 216–1Data,\n2.5Vand25°C\n9.2.3.1 Insulation Lifetime\nInsulation lifetime projection data iscollected byusing industry-standard Time Dependent Dielectric Breakdown\n(TDDB) test method. Inthistest, allpins oneach side ofthebarrier aretied together creating atwo-terminal\ndevice and high voltage applied between thetwo sides; See Figure 29forTDDB test setup. The insulation\nbreakdown data iscollected atvarious high voltages switching at60Hzover temperature. For reinforced\ninsulation, VDE standard requires theuseofTDDB projection linewith failure rate ofless than 1part permillion\n(ppm). Even though theexpected minimum insulation lifetime is20years atthespecified working isolation\nvoltage, VDE reinforced certification requires additional safety margin of20% forworking voltage and87.5% for\nlifetime which translates intominimum required insulation lifetime of37.5 years ataworking voltage that\'s 20%\nhigher than thespecified value.\nFigure 30shows theintrinsic capability oftheisolation barrier towithstand high voltage stress over itslifetime.\nBased ontheTDDB data, theintrinsic capability oftheinsulation is1500 VRMSwith alifetime of135years. Other\nfactors, such aspackage size, pollution degree, material group, etc.canfurther limit theworking voltage ofthe\ncomponent. The working voltage ofDW-16 package isspecified upto 1500 VRMSandDBQ-16 package upto400\nVRMS.Atthelower working voltages, thecorresponding insulation lifetime ismuch longer than 135years.\nDUTVcc 2 Vcc 1\nGND 1 GND 2A\nOven□at□150□°CTime□Counter\n> 1 mA\nVS\n30ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 29.Test Setup forInsulation Lifetime Measurement\nFigure 30.Insulation Lifetime Projection Data\n10Power Supply Recommendations\nTohelp ensure reliable operation atdata rates andsupply voltages, a0.1-μFbypass capacitor isrecommended\natinput andoutput supply pins (VCC1andVCC2).The capacitors should beplaced asclose tothesupply pins as\npossible. Ifonly asingle primary-side power supply isavailable inanapplication, isolated power can be\ngenerated forthesecondary-side with thehelp ofatransformer driver such asTexas Instruments\' SN6501 or\nSN6505 .Forsuch applications, detailed power supply design and transformer selection recommendations are\navailable intheSN6501 Transformer Driver forIsolated Power Supplies data sheet ortheSN6505 Low-Noise 1-\nATransformer Drivers forIsolated Power Supplies data sheet .\n10 mils\n10 mils40 milsFR-4\n0r ~ 4.5Keep this \nspace free \nfrom planes,\ntraces, pads, \nand viasGround plane\nPower plane\nLow-speed tracesHigh-speed traces\n31ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nAminimum offour layers isrequired toaccomplish alowEMI PCB design (see Figure 31).Layer stacking should\nbeinthefollowing order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency\nsignal layer.\n•Routing thehigh-speed traces onthetoplayer avoids theuse ofvias (and theintroduction oftheir\ninductances) andallows forclean interconnects between theisolator andthetransmitter andreceiver circuits\nofthedata link.\n•Placing asolid ground plane next tothehigh-speed signal layer establishes controlled impedance for\ntransmission lineinterconnects andprovides anexcellent low-inductance path forthereturn current flow.\n•Placing thepower plane next totheground plane creates additional high-frequency bypass capacitance of\napproximately 100pF/inch2.\n•Routing theslower speed control signals onthebottom layer allows forgreater flexibility asthese signal links\nusually have margin totolerate discontinuities such asvias.\nIfanadditional supply voltage plane orsignal layer isneeded, add asecond power orground plane system to\nthestack tokeep itsymmetrical. This makes thestack mechanically stable andprevents itfrom warping. Also the\npower andground plane ofeach power system canbeplaced closer together, thus increasing thehigh-frequency\nbypass capacitance significantly.\nFordetailed layout recommendations, seetheDigital Isolator Design Guide application report .\n11.1.1 PCB Material\nFordigital circuit boards operating atless than 150 Mbps, (orriseand falltimes greater than 1ns), and trace\nlengths ofupto10inches, usestandard FR-4 UL94V-0 printed circuit board. This PCB ispreferred over cheaper\nalternatives because oflower dielectric losses athigh frequencies, less moisture absorption, greater strength and\nstiffness, andtheself-extinguishing flammability-characteristics.\n11.2 Layout Example\nFigure 31.Layout Example Schematic\n32ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, Digital Isolator Design Guide application report\n•Texas Instruments, How touseisolation toimprove ESD, EFT and Surge immunity inindustrial systems\napplication report\n•Texas Instruments, Isolation Glossary\n•Texas Instruments, TMS320F2803x Piccolo ™Microcontrollers data sheet\n•Texas Instruments, ADS79xx 12/10/8-Bit, 1MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial\nInterface ADCs data sheet\n•Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet\n•Texas Instruments, SN6501 Transformer Driver forIsolated Power Supplies data sheet\n•Texas Instruments, SN65HVD23x 3.3-V CAN BusTransceivers data sheet\n•Texas Instruments, TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators data sheet\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nISO7760 Click here Click here Click here Click here Click here\nISO7761 Click here Click here Click here Click here Click here\nISO7762 Click here Click here Click here Click here Click here\nISO7763 Click here Click here Click here Click here Click here\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nPiccolo, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n33ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated12.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nwww.ti.comPACKAGE OUTLINE\nC\nTYP10.63\n9.97\n2.65 MAX14X 1.27\n16X0.51\n0.312X\n8.89\nTYP0.33\n0.10\n0- 80.3\n0.1\n(1.4)0.25\nGAGE PLANE\n1.27\n0.40A\nNOTE 310.5\n10.1\nB\nNOTE 47.6\n7.4\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES:\n1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not\nexceed 0.15 mm, per side.\n4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.\n5. Reference JEDEC registration MS-013.116\n0.25 C A B98PIN 1 ID\nAREASEATING PLANE\n0.1 C\nSEE DETAIL A\nTYPICALDETAIL ASCALE  1.500\n34ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n(9.75)R0.05 TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND(9.3)14X (1.27)\nR0.05 TYP16X (1.65)\n16X (0.6)\n14X (1.27)16X (2)\n16X (0.6)\n4221009/B   07/2016SYMMSOIC - 2.65 mm max height DW0016B\nSOIC\nSYMMSEE\nDETAILS\n1\n8 916\nSYMM\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nNOTES: (continued)\n6. Publication IPC-7351 may have alternate designs.\n7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.METALSOLDER MASK\nOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDSCALE:4XLAND PATTERN EXAMPLESYMM\n1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGESEE\nDETAILS\n35ISO7760 ,ISO7761\nISO7762 ,ISO7763\nwww.ti.com SLLSER1E –AUGUST 2017 –REVISED MARCH 2019\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\nR0.05 TYP R0.05 TYP16X (1.65)\n16X (0.6)\n14X (1.27)\n(9.75)16X (2)\n16X (0.6)\n14X (1.27)\n(9.3)\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES: (continued)\n8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.\n9. Board assembly site may have different recommendations for stencil design.SYMM\nSYMM1\n8 916\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nBASED ON 0.125 mm THICK STENCILSOLDER PASTE EXAMPLE\nSCALE:4XSYMM\nSYMM1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGE\n36ISO7760 ,ISO7761\nISO7762 ,ISO7763\nSLLSER1E –AUGUST 2017 –REVISED MARCH 2019 www.ti.com\nProduct Folder Links: ISO7760 ISO7761 ISO7762 ISO7763Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Jul-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7760DBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7760\nISO7760DBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7760\nISO7760DW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7760\nISO7760DWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7760\nISO7760FDBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7760F\nISO7760FDBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7760F\nISO7760FDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7760F\nISO7760FDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7760F\nISO7761DBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7761\nISO7761DBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7761\nISO7761DW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7761\nISO7761DWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7761\nISO7761FDBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7761F\nISO7761FDBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7761F\nISO7761FDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7761F\nISO7761FDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7761F\nISO7762DBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7762\nISO7762DBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7762\nISO7762DW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7762\nISO7762DWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7762\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Jul-2021\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7762FDBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7762F\nISO7762FDBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7762F\nISO7762FDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7762F\nISO7762FDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7762F\nISO7763DBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7763\nISO7763DBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7763\nISO7763DW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7763\nISO7763DWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7763\nISO7763FDBQ ACTIVE SSOP DBQ 1675RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7763F\nISO7763FDBQR ACTIVE SSOP DBQ 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 7763F\nISO7763FDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7763F\nISO7763FDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 ISO7763F\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Jul-2021\nAddendum-Page 3(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ISO7760, ISO7761, ISO7762, ISO7763 :\n•Automotive : ISO7760-Q1 , ISO7761-Q1 , ISO7762-Q1 , ISO7763-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nISO7760DBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7760DWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7760FDBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7760FDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7761DBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7761DWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7761FDBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7761FDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7762DBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7762DWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7762FDBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7762FDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7763DBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7763DWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7763FDBQR SSOP DBQ 162500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7763FDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nISO7760DBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7760DWR SOIC DW 162000 350.0 350.0 43.0\nISO7760FDBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7760FDWR SOIC DW 162000 350.0 350.0 43.0\nISO7761DBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7761DWR SOIC DW 162000 350.0 350.0 43.0\nISO7761FDBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7761FDWR SOIC DW 162000 350.0 350.0 43.0\nISO7762DBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7762DWR SOIC DW 162000 350.0 350.0 43.0\nISO7762FDBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7762FDWR SOIC DW 162000 350.0 350.0 43.0\nISO7763DBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7763DWR SOIC DW 162000 350.0 350.0 43.0\nISO7763FDBQR SSOP DBQ 162500 350.0 350.0 43.0\nISO7763FDWR SOIC DW 162000 535.4 167.6 48.3PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nISO7760DBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7760DW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7760FDBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7760FDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7761DBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7761DW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7761FDBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7761FDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7762DBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7762DW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7762FDBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7762FDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7763DBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7763DW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7763FDBQ DBQ SSOP 16 75 505.46 6.76 3810 4\nISO7763FDW DW SOIC 16 40 506.98 12.7 4826 6.6PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n TYP -.244.228\n-6.195.80[ ]\n.069 MAX\n[1.75]     14X .0250\n[0.635]\n16X -.012.008\n-0.300.21[ ]2X\n.175[4.45]\n TYP -.010.005\n-0.250.13[ ]\n0\n- 8-.010.004\n-0.250.11[ ]\n(.041 )\n[1.04].010\n[0.25]\nGAGE PLANE\n-.035.016\n-0.880.41[ ]A\nNOTE 3-.197.189\n-5.004.81[ ]\nB\nNOTE 4-.157.150\n-3.983.81[ ]SSOP - 1.75 mm max height DBQ0016A\nSHRINK SMALL-OUTLINE PACKAGE\n4214846/A   03/2014\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 inch, per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB. 116\n.007 [0.17] CA B98PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.002 MAX\n[0.05]ALL AROUND.002 MIN\n[0.05]\nALL AROUND\n (.213)\n[5.4]14X (.0250 )\n[0.635]16X (.063)\n[1.6]\n16X (.016 )\n[0.41]SSOP - 1.75 mm max height DBQ0016A\nSHRINK SMALL-OUTLINE PACKAGE\n4214846/A   03/2014\nNOTES: (continued)\n 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:8XSYMM\n1\n8 916SEEDETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (.063)\n[1.6]\n16X (.016 )\n[0.41]\n14X (.0250 )\n[0.635]\n(.213)\n[5.4]SSOP - 1.75 mm max height DBQ0016A\nSHRINK SMALL-OUTLINE PACKAGE\n4214846/A   03/2014\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.127 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n8 916\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.SOIC - 2.65 mm max height DW 16\nSMALL OUTLINE INTEGRATED CIRCUIT 7.5 x 10.3, 1.27 mm pitch\n4224780/A\nwww.ti.comPACKAGE OUTLINE\nC\n TYP10.63\n9.97\n2.65 MAX14X 1.27\n16X 0.510.312X\n8.89\n TYP0.330.10\n0- 80.30.1\n(1.4)0.25\nGAGE PLANE\n1.270.40A\nNOTE 310.510.1\nB\nNOTE 47.67.4\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.5. Reference JEDEC registration MS-013. 116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n(9.75)R0.05 TYP\n0.07 MAX\nALL AROUND0.07 MINALL AROUND (9.3)14X (1.27)\nR0.05 TYP16X (1.65)\n16X (0.6)\n14X (1.27)16X (2)\n16X (0.6)\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nSYMM\nSYMMSEEDETAILS\n1\n8 916\nSYMM\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:4XSYMM\n1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGESEEDETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\nR0.05 TYP R0.05 TYP16X (1.65)\n16X (0.6)\n14X (1.27)\n(9.75)16X (2)\n16X (0.6)\n14X (1.27)\n(9.3)\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n8 916\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:4XSYMM\nSYMM1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ISO7760FDBQ

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC1, VCC2): 2.25 V to 5.5 V
  - Maximum Working Isolation Voltage (VIOWM): 1500 VRMS (DW package), 400 VRMS (DBQ package)
  - Maximum Repetitive Peak Isolation Voltage (VIORM): 2121 VPK (DW package), 566 VPK (DBQ package)
  
- **Current Ratings:**
  - Output Current: ±15 mA
  - Supply Current: 
    - Typical: 1.4 mA per channel at 1 Mbps
    - Maximum: 44 mA at 100 Mbps (for VCC1)

- **Power Consumption:**
  - Maximum Power Dissipation: 292 mW (both sides at 5.5V, TJ=150°C)

- **Operating Temperature Range:**
  - -55°C to +125°C

- **Package Type:**
  - Available in Wide-SOIC (DW-16) and SSOP (DBQ-16)

- **Special Features:**
  - High-speed data rate of 100 Mbps
  - Robust isolation barrier with >100-year projected lifetime
  - Up to 5000 VRMS isolation rating
  - Up to 12.8 kV surge capability
  - ±100 kV/μs typical Common Mode Transient Immunity (CMTI)
  - Default output high (ISO776x) and low (ISO776xF) options
  - Low propagation delay: 11 ns typical at 5V
  - Safety-related certifications including UL1577, CSA, TUV, and VDE

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The ISO7760FDBQ is a high-performance, six-channel digital isolator designed for robust electromagnetic compatibility (EMC) and reinforced isolation. It utilizes capacitive isolation technology to transmit digital signals across an isolation barrier, effectively preventing noise currents from affecting sensitive circuitry. Each isolation channel consists of a logic-input and logic-output buffer separated by a silicon dioxide (SiO2) insulation barrier.

#### Typical Applications:
- **Industrial Automation:** Used to isolate control signals in industrial environments to protect sensitive equipment from high voltages and transients.
- **Motor Control:** Provides isolation between control circuits and high-power motor drivers.
- **Power Supplies:** Ensures safe operation of isolated power supplies in various applications.
- **Solar Inverters:** Used in solar energy systems to isolate control signals from high-voltage circuits.
- **Medical Equipment:** Provides necessary isolation for safety in medical devices, ensuring patient safety and compliance with medical standards.

This component is particularly suitable for applications requiring high-speed data transmission with robust isolation, making it ideal for industrial and automotive environments where reliability and safety are paramount.