# Ex No: 05 - Design & Implementation of 1-Bit Full Adder Using Cadence Virtuoso

## Aim
The aim is to design and implement a 1-bit Full Adder using Cadence Virtuoso and verify its functionality through transient analysis simulation.

## Tools Required
### Cadence Virtuoso Suite
- **Virtuoso Schematic Editor** (for circuit design)
- **Spectre Simulator** (for circuit simulation)

### Process Design Kit (PDK)
- CMOS technology library

### Computer System
- Minimum **4GB RAM** and a **multi-core processor**

## Procedure

### 1. Launch Cadence Virtuoso Environment:
- Open the **Cadence Virtuoso** tool and set up the working library.
- Create a new **schematic cell view** for the 1-bit Full Adder design.

### 2. Schematic Design:
- Select **NMOS and PMOS transistors** from the library.
- Construct the **Full Adder circuit** using **CMOS**.
- Connect the inputs (**A, B, Cin**) and outputs (**Sum, Cout**) properly.

### 3. Simulation:
- Check the design for **errors** and proceed with simulation.
- Launch the **Analog Design Environment (ADE)**.
- Perform **transient analysis** to verify the output logic.
- Set up **input stimulus** and analyze the **output waveform**.

## Circuit Diagram

<img width="1027" height="495" alt="image" src="https://github.com/user-attachments/assets/6ce366f9-d396-411b-bc0b-effbc633fc93" />


## Truth Table for 1-Bit Full Adder

<img width="849" height="818" alt="image" src="https://github.com/user-attachments/assets/5256e385-dfd7-4043-9040-6abbf4874793" />


## Schematic Diagram
### 1. Schematic of 1-Bit Full Adder:

<img width="1781" height="872" alt="image" src="https://github.com/user-attachments/assets/5c06b8ed-f843-4761-8a1a-61e0fe8adda0" />

<img width="1781" height="564" alt="image" src="https://github.com/user-attachments/assets/6d266ba7-2add-4a13-8140-47083e0fd582" />


## Output
### Transient Analysis Output:

<img width="635" height="748" alt="image" src="https://github.com/user-attachments/assets/25c766ae-8f4d-44b7-a5dc-03a41530a139" />

<img width="1028" height="753" alt="image" src="https://github.com/user-attachments/assets/9c6d42b9-c476-454b-ab5f-b885941eddb9" />

<img width="1529" height="753" alt="image" src="https://github.com/user-attachments/assets/3f368f81-5b1e-4773-bd5b-93bdc41561a9" />


## Results
1. Successfully designed the **1-bit Full Adder** schematic using **Cadence Virtuoso**.
2. Performed **transient analysis**, verifying the correct operation of the **Full Adder**.
3. Observed **correct logic switching behavior** in response to input signals.
