0.7
2020.2
Oct 13 2023
20:47:58
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sim_1/imports/Downloads/Exp6_testbench.v,1731537442,verilog,,,,otter_tb,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv,1731546317,systemVerilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_07.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/Downloads/clk_2n_div_test_v1_01.v,1731540407,verilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/mux_2t1_nb_v1_04.v,,clk_2n_div_test,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v,1728076815,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_ALU/CPE233_ALU.srcs/sources_1/new/ALU.v,1730765106,verilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/Downloads/clk_2n_div_test_v1_01.v,,alu,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/mux_4t1_nb_v1_06.v,1728268915,verilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/reg_nb_v1_04.v,,mux_4t1_nb,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/otter_memory_v1_06.sv,1731560934,systemVerilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/reg_file_v1_02.sv,,Memory,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/reg_nb_v1_04.v,1728268950,verilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/new/top_module.v,,reg_nb,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/new/top_module.v,1731549050,verilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v,,Top_mod,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_07.sv,1731549057,systemVerilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_07.sv,,CU_DCDR,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_07.sv,1731542715,systemVerilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/otter_memory_v1_06.sv,,CU_FSM,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/mux_2t1_nb_v1_04.v,1728268905,verilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/mux_4t1_nb_v1_06.v,,mux_2t1_nb,,uvm,,,,,,
C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/reg_file_v1_02.sv,1730497066,systemVerilog,,C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv,,RegFile,,uvm,,,,,,
