============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  10:50:20 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                       Leakage    Dynamic     Total   
    Instance    Cells Power(nW)  Power(nW)  Power(nW) 
------------------------------------------------------
dsc_mul           176  5654.189 334110.824 339765.013 
  stoch2bin_out    58  2326.613 127326.752 129653.365 
  prg_b            58  1658.119  89361.246  91019.365 
    ctr4           33  1305.033  71535.080  72840.113 
    comp6          25   353.086  17826.166  18179.252 
      comp1         2    49.307   2209.589   2258.896 
      comp2         2    49.307   2288.058   2337.364 
      comp3         2    49.307   1984.986   2034.293 
      comp4         2    49.307   1911.768   1961.075 
      comp5         2    49.307   1741.272   1790.578 
      comp0         2    17.348    666.348    683.695 
  prg_a            57  1638.365  98282.129  99920.494 
    ctr4           32  1285.279  81147.797  82433.076 
    comp6          25   353.086  17134.332  17487.418 
      comp1         2    49.307   2187.787   2237.094 
      comp2         2    49.307   2169.034   2218.341 
      comp3         2    49.307   1912.847   1962.153 
      comp4         2    49.307   2100.970   2150.276 
      comp5         2    49.307   1564.057   1613.364 
      comp0         2    17.348    613.358    630.706 
  mul               1    15.606   4882.270   4897.876 

