$date
	Tue Mar 25 01:47:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module x0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! S $end
$scope module x1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ' Cout $end
$var wire 1 ( S $end
$upscope $end
$scope module x2 $end
$var wire 1 ( A $end
$var wire 1 % B $end
$var wire 1 & Cout $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
1%
0$
0#
0"
1!
$end
#10
1"
0!
1&
1(
1$
#20
1!
0&
0(
1'
1#
#30
