#=========================================================================
# VerilogPlaceholder.py
#=========================================================================
# A placeholder backed by an external Verilog module.
#
# Author : Peitian Pan
# Date   : May 11, 2020

from pymtl3 import Placeholder, Component


class VerilogPlaceholder( Placeholder ):
  pass

class VerilogIfcWithSpec( Component ):
  pass
