<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>TILEZERO - Zero Tile </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › TILEZERO - Zero Tile </div>
<div id="body">
<h1>TILEZERO—Zero Tile</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>VEX.128.F2.0F38.W0 49 11:rrr:000 TILEZERO tmm1</td>
<td>A</td>
<td>V/N.E.</td>
<td>AMX-TILE</td>
<td>Zero the destination tile.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>This instruction zeroes the destination tile.</p>
<p>Any attempt to execute the TILEZERO instruction inside an Intel TSX transaction will result in a transaction abort.</p>
<h2>Operation</h2>
<pre>TILEZERO tdest
nbytes := palette_table[palette_id].bytes_per_row
for i in 0 ... palette_table[palette_id].max_rows-1:
    for j in 0 ... nbytes-1:
         tdest.row[i].byte[j] := 0
zero_tilecfg_start()</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>TILEZERO void _tile_zero(__tile dst);</p>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>Exceptions</h2>
<p>AMX-E5; see Section 2.10, “Intel® AMX Instruction Exception Classes,” for details.</p></div></body></html>