
bicycle_ros_it.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000136f4  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a80  080138c0  080138c0  000238c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014340  08014340  0003009c  2**0
                  CONTENTS
  4 .ARM          00000008  08014340  08014340  00024340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014348  08014348  0003009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014348  08014348  00024348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014350  08014350  00024350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08014354  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000148c  200000a0  080143f0  000300a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000152c  080143f0  0003152c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002af3d  00000000  00000000  000300cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005aef  00000000  00000000  0005b009  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002018  00000000  00000000  00060af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e28  00000000  00000000  00062b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c817  00000000  00000000  00064938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024f55  00000000  00000000  0009114f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc6aa  00000000  00000000  000b60a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b274e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000986c  00000000  00000000  001b27a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000a0 	.word	0x200000a0
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080138a4 	.word	0x080138a4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000a4 	.word	0x200000a4
 8000204:	080138a4 	.word	0x080138a4

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_d2uiz>:
 8000b40:	004a      	lsls	r2, r1, #1
 8000b42:	d211      	bcs.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b44:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b48:	d211      	bcs.n	8000b6e <__aeabi_d2uiz+0x2e>
 8000b4a:	d50d      	bpl.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b4c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b50:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b54:	d40e      	bmi.n	8000b74 <__aeabi_d2uiz+0x34>
 8000b56:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_d2uiz+0x3a>
 8000b74:	f04f 30ff 	mov.w	r0, #4294967295
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0000 	mov.w	r0, #0
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2f>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b88:	bf24      	itt	cs
 8000b8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b92:	d90d      	bls.n	8000bb0 <__aeabi_d2f+0x30>
 8000b94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba8:	bf08      	it	eq
 8000baa:	f020 0001 	biceq.w	r0, r0, #1
 8000bae:	4770      	bx	lr
 8000bb0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb4:	d121      	bne.n	8000bfa <__aeabi_d2f+0x7a>
 8000bb6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bba:	bfbc      	itt	lt
 8000bbc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bc0:	4770      	bxlt	lr
 8000bc2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bca:	f1c2 0218 	rsb	r2, r2, #24
 8000bce:	f1c2 0c20 	rsb	ip, r2, #32
 8000bd2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bda:	bf18      	it	ne
 8000bdc:	f040 0001 	orrne.w	r0, r0, #1
 8000be0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bec:	ea40 000c 	orr.w	r0, r0, ip
 8000bf0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf8:	e7cc      	b.n	8000b94 <__aeabi_d2f+0x14>
 8000bfa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfe:	d107      	bne.n	8000c10 <__aeabi_d2f+0x90>
 8000c00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c04:	bf1e      	ittt	ne
 8000c06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0e:	4770      	bxne	lr
 8000c10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <__aeabi_uldivmod>:
 8000c20:	b953      	cbnz	r3, 8000c38 <__aeabi_uldivmod+0x18>
 8000c22:	b94a      	cbnz	r2, 8000c38 <__aeabi_uldivmod+0x18>
 8000c24:	2900      	cmp	r1, #0
 8000c26:	bf08      	it	eq
 8000c28:	2800      	cmpeq	r0, #0
 8000c2a:	bf1c      	itt	ne
 8000c2c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c30:	f04f 30ff 	movne.w	r0, #4294967295
 8000c34:	f000 b974 	b.w	8000f20 <__aeabi_idiv0>
 8000c38:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c40:	f000 f806 	bl	8000c50 <__udivmoddi4>
 8000c44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4c:	b004      	add	sp, #16
 8000c4e:	4770      	bx	lr

08000c50 <__udivmoddi4>:
 8000c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c54:	9d08      	ldr	r5, [sp, #32]
 8000c56:	4604      	mov	r4, r0
 8000c58:	468e      	mov	lr, r1
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d14d      	bne.n	8000cfa <__udivmoddi4+0xaa>
 8000c5e:	428a      	cmp	r2, r1
 8000c60:	4694      	mov	ip, r2
 8000c62:	d969      	bls.n	8000d38 <__udivmoddi4+0xe8>
 8000c64:	fab2 f282 	clz	r2, r2
 8000c68:	b152      	cbz	r2, 8000c80 <__udivmoddi4+0x30>
 8000c6a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c6e:	f1c2 0120 	rsb	r1, r2, #32
 8000c72:	fa20 f101 	lsr.w	r1, r0, r1
 8000c76:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c7a:	ea41 0e03 	orr.w	lr, r1, r3
 8000c7e:	4094      	lsls	r4, r2
 8000c80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c84:	0c21      	lsrs	r1, r4, #16
 8000c86:	fbbe f6f8 	udiv	r6, lr, r8
 8000c8a:	fa1f f78c 	uxth.w	r7, ip
 8000c8e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c92:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c96:	fb06 f107 	mul.w	r1, r6, r7
 8000c9a:	4299      	cmp	r1, r3
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x64>
 8000c9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ca6:	f080 811f 	bcs.w	8000ee8 <__udivmoddi4+0x298>
 8000caa:	4299      	cmp	r1, r3
 8000cac:	f240 811c 	bls.w	8000ee8 <__udivmoddi4+0x298>
 8000cb0:	3e02      	subs	r6, #2
 8000cb2:	4463      	add	r3, ip
 8000cb4:	1a5b      	subs	r3, r3, r1
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc4:	fb00 f707 	mul.w	r7, r0, r7
 8000cc8:	42a7      	cmp	r7, r4
 8000cca:	d90a      	bls.n	8000ce2 <__udivmoddi4+0x92>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd4:	f080 810a 	bcs.w	8000eec <__udivmoddi4+0x29c>
 8000cd8:	42a7      	cmp	r7, r4
 8000cda:	f240 8107 	bls.w	8000eec <__udivmoddi4+0x29c>
 8000cde:	4464      	add	r4, ip
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ce6:	1be4      	subs	r4, r4, r7
 8000ce8:	2600      	movs	r6, #0
 8000cea:	b11d      	cbz	r5, 8000cf4 <__udivmoddi4+0xa4>
 8000cec:	40d4      	lsrs	r4, r2
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e9c5 4300 	strd	r4, r3, [r5]
 8000cf4:	4631      	mov	r1, r6
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d909      	bls.n	8000d12 <__udivmoddi4+0xc2>
 8000cfe:	2d00      	cmp	r5, #0
 8000d00:	f000 80ef 	beq.w	8000ee2 <__udivmoddi4+0x292>
 8000d04:	2600      	movs	r6, #0
 8000d06:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0a:	4630      	mov	r0, r6
 8000d0c:	4631      	mov	r1, r6
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	fab3 f683 	clz	r6, r3
 8000d16:	2e00      	cmp	r6, #0
 8000d18:	d14a      	bne.n	8000db0 <__udivmoddi4+0x160>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	d302      	bcc.n	8000d24 <__udivmoddi4+0xd4>
 8000d1e:	4282      	cmp	r2, r0
 8000d20:	f200 80f9 	bhi.w	8000f16 <__udivmoddi4+0x2c6>
 8000d24:	1a84      	subs	r4, r0, r2
 8000d26:	eb61 0303 	sbc.w	r3, r1, r3
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	469e      	mov	lr, r3
 8000d2e:	2d00      	cmp	r5, #0
 8000d30:	d0e0      	beq.n	8000cf4 <__udivmoddi4+0xa4>
 8000d32:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d36:	e7dd      	b.n	8000cf4 <__udivmoddi4+0xa4>
 8000d38:	b902      	cbnz	r2, 8000d3c <__udivmoddi4+0xec>
 8000d3a:	deff      	udf	#255	; 0xff
 8000d3c:	fab2 f282 	clz	r2, r2
 8000d40:	2a00      	cmp	r2, #0
 8000d42:	f040 8092 	bne.w	8000e6a <__udivmoddi4+0x21a>
 8000d46:	eba1 010c 	sub.w	r1, r1, ip
 8000d4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4e:	fa1f fe8c 	uxth.w	lr, ip
 8000d52:	2601      	movs	r6, #1
 8000d54:	0c20      	lsrs	r0, r4, #16
 8000d56:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d5a:	fb07 1113 	mls	r1, r7, r3, r1
 8000d5e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d62:	fb0e f003 	mul.w	r0, lr, r3
 8000d66:	4288      	cmp	r0, r1
 8000d68:	d908      	bls.n	8000d7c <__udivmoddi4+0x12c>
 8000d6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x12a>
 8000d74:	4288      	cmp	r0, r1
 8000d76:	f200 80cb 	bhi.w	8000f10 <__udivmoddi4+0x2c0>
 8000d7a:	4643      	mov	r3, r8
 8000d7c:	1a09      	subs	r1, r1, r0
 8000d7e:	b2a4      	uxth	r4, r4
 8000d80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d84:	fb07 1110 	mls	r1, r7, r0, r1
 8000d88:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d8c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d90:	45a6      	cmp	lr, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x156>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x154>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f200 80bb 	bhi.w	8000f1a <__udivmoddi4+0x2ca>
 8000da4:	4608      	mov	r0, r1
 8000da6:	eba4 040e 	sub.w	r4, r4, lr
 8000daa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dae:	e79c      	b.n	8000cea <__udivmoddi4+0x9a>
 8000db0:	f1c6 0720 	rsb	r7, r6, #32
 8000db4:	40b3      	lsls	r3, r6
 8000db6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dba:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dbe:	fa20 f407 	lsr.w	r4, r0, r7
 8000dc2:	fa01 f306 	lsl.w	r3, r1, r6
 8000dc6:	431c      	orrs	r4, r3
 8000dc8:	40f9      	lsrs	r1, r7
 8000dca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dce:	fa00 f306 	lsl.w	r3, r0, r6
 8000dd2:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dd6:	0c20      	lsrs	r0, r4, #16
 8000dd8:	fa1f fe8c 	uxth.w	lr, ip
 8000ddc:	fb09 1118 	mls	r1, r9, r8, r1
 8000de0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000de4:	fb08 f00e 	mul.w	r0, r8, lr
 8000de8:	4288      	cmp	r0, r1
 8000dea:	fa02 f206 	lsl.w	r2, r2, r6
 8000dee:	d90b      	bls.n	8000e08 <__udivmoddi4+0x1b8>
 8000df0:	eb1c 0101 	adds.w	r1, ip, r1
 8000df4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df8:	f080 8088 	bcs.w	8000f0c <__udivmoddi4+0x2bc>
 8000dfc:	4288      	cmp	r0, r1
 8000dfe:	f240 8085 	bls.w	8000f0c <__udivmoddi4+0x2bc>
 8000e02:	f1a8 0802 	sub.w	r8, r8, #2
 8000e06:	4461      	add	r1, ip
 8000e08:	1a09      	subs	r1, r1, r0
 8000e0a:	b2a4      	uxth	r4, r4
 8000e0c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e10:	fb09 1110 	mls	r1, r9, r0, r1
 8000e14:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e18:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e1c:	458e      	cmp	lr, r1
 8000e1e:	d908      	bls.n	8000e32 <__udivmoddi4+0x1e2>
 8000e20:	eb1c 0101 	adds.w	r1, ip, r1
 8000e24:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e28:	d26c      	bcs.n	8000f04 <__udivmoddi4+0x2b4>
 8000e2a:	458e      	cmp	lr, r1
 8000e2c:	d96a      	bls.n	8000f04 <__udivmoddi4+0x2b4>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4461      	add	r1, ip
 8000e32:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e36:	fba0 9402 	umull	r9, r4, r0, r2
 8000e3a:	eba1 010e 	sub.w	r1, r1, lr
 8000e3e:	42a1      	cmp	r1, r4
 8000e40:	46c8      	mov	r8, r9
 8000e42:	46a6      	mov	lr, r4
 8000e44:	d356      	bcc.n	8000ef4 <__udivmoddi4+0x2a4>
 8000e46:	d053      	beq.n	8000ef0 <__udivmoddi4+0x2a0>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x212>
 8000e4a:	ebb3 0208 	subs.w	r2, r3, r8
 8000e4e:	eb61 010e 	sbc.w	r1, r1, lr
 8000e52:	fa01 f707 	lsl.w	r7, r1, r7
 8000e56:	fa22 f306 	lsr.w	r3, r2, r6
 8000e5a:	40f1      	lsrs	r1, r6
 8000e5c:	431f      	orrs	r7, r3
 8000e5e:	e9c5 7100 	strd	r7, r1, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	f1c2 0320 	rsb	r3, r2, #32
 8000e6e:	40d8      	lsrs	r0, r3
 8000e70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e74:	fa21 f303 	lsr.w	r3, r1, r3
 8000e78:	4091      	lsls	r1, r2
 8000e7a:	4301      	orrs	r1, r0
 8000e7c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e88:	fb07 3610 	mls	r6, r7, r0, r3
 8000e8c:	0c0b      	lsrs	r3, r1, #16
 8000e8e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e92:	fb00 f60e 	mul.w	r6, r0, lr
 8000e96:	429e      	cmp	r6, r3
 8000e98:	fa04 f402 	lsl.w	r4, r4, r2
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x260>
 8000e9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ea6:	d22f      	bcs.n	8000f08 <__udivmoddi4+0x2b8>
 8000ea8:	429e      	cmp	r6, r3
 8000eaa:	d92d      	bls.n	8000f08 <__udivmoddi4+0x2b8>
 8000eac:	3802      	subs	r0, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	1b9b      	subs	r3, r3, r6
 8000eb2:	b289      	uxth	r1, r1
 8000eb4:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb8:	fb07 3316 	mls	r3, r7, r6, r3
 8000ebc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec0:	fb06 f30e 	mul.w	r3, r6, lr
 8000ec4:	428b      	cmp	r3, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x28a>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ed0:	d216      	bcs.n	8000f00 <__udivmoddi4+0x2b0>
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d914      	bls.n	8000f00 <__udivmoddi4+0x2b0>
 8000ed6:	3e02      	subs	r6, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	1ac9      	subs	r1, r1, r3
 8000edc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ee0:	e738      	b.n	8000d54 <__udivmoddi4+0x104>
 8000ee2:	462e      	mov	r6, r5
 8000ee4:	4628      	mov	r0, r5
 8000ee6:	e705      	b.n	8000cf4 <__udivmoddi4+0xa4>
 8000ee8:	4606      	mov	r6, r0
 8000eea:	e6e3      	b.n	8000cb4 <__udivmoddi4+0x64>
 8000eec:	4618      	mov	r0, r3
 8000eee:	e6f8      	b.n	8000ce2 <__udivmoddi4+0x92>
 8000ef0:	454b      	cmp	r3, r9
 8000ef2:	d2a9      	bcs.n	8000e48 <__udivmoddi4+0x1f8>
 8000ef4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef8:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000efc:	3801      	subs	r0, #1
 8000efe:	e7a3      	b.n	8000e48 <__udivmoddi4+0x1f8>
 8000f00:	4646      	mov	r6, r8
 8000f02:	e7ea      	b.n	8000eda <__udivmoddi4+0x28a>
 8000f04:	4620      	mov	r0, r4
 8000f06:	e794      	b.n	8000e32 <__udivmoddi4+0x1e2>
 8000f08:	4640      	mov	r0, r8
 8000f0a:	e7d1      	b.n	8000eb0 <__udivmoddi4+0x260>
 8000f0c:	46d0      	mov	r8, sl
 8000f0e:	e77b      	b.n	8000e08 <__udivmoddi4+0x1b8>
 8000f10:	3b02      	subs	r3, #2
 8000f12:	4461      	add	r1, ip
 8000f14:	e732      	b.n	8000d7c <__udivmoddi4+0x12c>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e709      	b.n	8000d2e <__udivmoddi4+0xde>
 8000f1a:	4464      	add	r4, ip
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	e742      	b.n	8000da6 <__udivmoddi4+0x156>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	0a5a      	lsrs	r2, r3, #9
 8000f34:	490f      	ldr	r1, [pc, #60]	; (8000f74 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000f36:	fba1 1202 	umull	r1, r2, r1, r2
 8000f3a:	09d2      	lsrs	r2, r2, #7
 8000f3c:	490e      	ldr	r1, [pc, #56]	; (8000f78 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8000f3e:	fb01 f202 	mul.w	r2, r1, r2
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	0a5b      	lsrs	r3, r3, #9
 8000f4c:	4a09      	ldr	r2, [pc, #36]	; (8000f74 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f52:	09db      	lsrs	r3, r3, #7
 8000f54:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	441a      	add	r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	601a      	str	r2, [r3, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	00044b83 	.word	0x00044b83
 8000f78:	3b9aca00 	.word	0x3b9aca00
 8000f7c:	00000000 	.word	0x00000000

08000f80 <CanLogger>:
extern uint32_t TxMailbox;
extern float V_current;

void CanLogger(float theta_x, float theta_y, float *gyro, float *acc, float *mu,
		uint8_t check_flag, float remote_angle, float hexgoal,
		float *point_current, float *tracking_control, uint8_t tracking_first_flag, float *stateD, float *accuracy) {
 8000f80:	b5b0      	push	{r4, r5, r7, lr}
 8000f82:	ed2d 8b02 	vpush	{d8}
 8000f86:	b0a0      	sub	sp, #128	; 0x80
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	ed87 0a07 	vstr	s0, [r7, #28]
 8000f8e:	edc7 0a06 	vstr	s1, [r7, #24]
 8000f92:	6178      	str	r0, [r7, #20]
 8000f94:	6139      	str	r1, [r7, #16]
 8000f96:	60fa      	str	r2, [r7, #12]
 8000f98:	ed87 1a01 	vstr	s2, [r7, #4]
 8000f9c:	edc7 1a00 	vstr	s3, [r7]
 8000fa0:	72fb      	strb	r3, [r7, #11]

	int can_gain = CAN_TX_GAIN;
 8000fa2:	2364      	movs	r3, #100	; 0x64
 8000fa4:	677b      	str	r3, [r7, #116]	; 0x74
	int16_t Mxspeed = 0;		// Mx106 motor speed
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	int16_t Mxspeed_tmp = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	uint8_t rs485_state = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	uint32_t now = 0;			// for clock the time to break infinite loop
 8000fb8:	2300      	movs	r3, #0
 8000fba:	66fb      	str	r3, [r7, #108]	; 0x6c
//	printf("%.4f\r\n", V_current);
//	printf("%d\r\n", (int)(V_current*100.0));

#ifdef INIT_MX
	int delta_refu16_tmp = 0;		// delta angle type uint16_t
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	66bb      	str	r3, [r7, #104]	; 0x68
	float delta_ref = MXHEX_CENTER;
 8000fc0:	4bb7      	ldr	r3, [pc, #732]	; (80012a0 <CanLogger+0x320>)
 8000fc2:	67bb      	str	r3, [r7, #120]	; 0x78
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 8000fc4:	2124      	movs	r1, #36	; 0x24
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	f003 f8a8 	bl	800411c <dxl_read_word>
 8000fcc:	66b8      	str	r0, [r7, #104]	; 0x68
	position_state = dxl_get_result();
 8000fce:	f003 f837 	bl	8004040 <dxl_get_result>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (position_state == COMM_RXSUCCESS) {
 8000fd8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d12b      	bne.n	8001038 <CanLogger+0xb8>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 8000fe0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fe2:	f640 2239 	movw	r2, #2617	; 0xa39
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	dc26      	bgt.n	8001038 <CanLogger+0xb8>
 8000fea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fec:	f240 529a 	movw	r2, #1434	; 0x59a
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	dd21      	ble.n	8001038 <CanLogger+0xb8>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;			// get the delta angle unit(rad)
 8000ff4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000ff6:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	ee07 3a90 	vmov	s15, r3
 8001000:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001004:	ee17 0a90 	vmov	r0, s15
 8001008:	f7ff fa6a 	bl	80004e0 <__aeabi_f2d>
 800100c:	a3a0      	add	r3, pc, #640	; (adr r3, 8001290 <CanLogger+0x310>)
 800100e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001012:	f7ff fabd 	bl	8000590 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4610      	mov	r0, r2
 800101c:	4619      	mov	r1, r3
 800101e:	a39e      	add	r3, pc, #632	; (adr r3, 8001298 <CanLogger+0x318>)
 8001020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001024:	f7ff fab4 	bl	8000590 <__aeabi_dmul>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	4610      	mov	r0, r2
 800102e:	4619      	mov	r1, r3
 8001030:	f7ff fda6 	bl	8000b80 <__aeabi_d2f>
 8001034:	4603      	mov	r3, r0
 8001036:	67bb      	str	r3, [r7, #120]	; 0x78
		}
	}

	Mxspeed_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_SPEED_L);
 8001038:	2126      	movs	r1, #38	; 0x26
 800103a:	2001      	movs	r0, #1
 800103c:	f003 f86e 	bl	800411c <dxl_read_word>
 8001040:	4603      	mov	r3, r0
 8001042:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	rs485_state = dxl_get_result();
 8001046:	f002 fffb 	bl	8004040 <dxl_get_result>
 800104a:	4603      	mov	r3, r0
 800104c:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	if (rs485_state == COMM_RXSUCCESS) {
 8001050:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001054:	2b01      	cmp	r3, #1
 8001056:	d110      	bne.n	800107a <CanLogger+0xfa>
		if (Mxspeed_tmp >= SPEED_THRESHOLD) {
 8001058:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	; 0x72
 800105c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001060:	db07      	blt.n	8001072 <CanLogger+0xf2>
			Mxspeed = -(Mxspeed_tmp - SPEED_THRESHOLD);
 8001062:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001066:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800106a:	b29b      	uxth	r3, r3
 800106c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8001070:	e003      	b.n	800107a <CanLogger+0xfa>
		} else {
			Mxspeed = Mxspeed_tmp;
 8001072:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001076:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
		}
	}

	int16_t can_theta     = (theta_x + THETA_COM * DEG2RAD) * can_gain * 10;	//right positive left negative
 800107a:	edd7 7a07 	vldr	s15, [r7, #28]
 800107e:	ed9f 7a89 	vldr	s14, [pc, #548]	; 80012a4 <CanLogger+0x324>
 8001082:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001088:	ee07 3a90 	vmov	s15, r3
 800108c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001094:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001098:	ee67 7a87 	vmul.f32	s15, s15, s14
 800109c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010a0:	ee17 3a90 	vmov	r3, s15
 80010a4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	int16_t can_theta_dot = gyro[0]   * can_gain *10;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	ed93 7a00 	vldr	s14, [r3]
 80010ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010bc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010c8:	ee17 3a90 	vmov	r3, s15
 80010cc:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	int16_t can_delta     = delta_ref * can_gain *10;	//right negative left positive
 80010d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010da:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80010de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010ee:	ee17 3a90 	vmov	r3, s15
 80010f2:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	int16_t can_delta_dot = -Mxspeed  * can_gain * MXSPD_HEX2RPM * 2 * PI / 60 *10;// unit(rad/s)
 80010f6:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 80010fa:	425b      	negs	r3, r3
 80010fc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	ee07 3a90 	vmov	s15, r3
 8001106:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800110a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80012a8 <CanLogger+0x328>
 800110e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001112:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001116:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80012ac <CanLogger+0x32c>
 800111a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800111e:	eddf 6a64 	vldr	s13, [pc, #400]	; 80012b0 <CanLogger+0x330>
 8001122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001126:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800112a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001132:	ee17 3a90 	vmov	r3, s15
 8001136:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	now = HAL_GetTick();
 800113a:	f009 f865 	bl	800a208 <HAL_GetTick>
 800113e:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001140:	e006      	b.n	8001150 <CanLogger+0x1d0>
		if ((HAL_GetTick() - now) > 4U) {
 8001142:	f009 f861 	bl	800a208 <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b04      	cmp	r3, #4
 800114e:	d806      	bhi.n	800115e <CanLogger+0x1de>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001150:	4858      	ldr	r0, [pc, #352]	; (80012b4 <CanLogger+0x334>)
 8001152:	f009 fb84 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d0f2      	beq.n	8001142 <CanLogger+0x1c2>
 800115c:	e000      	b.n	8001160 <CanLogger+0x1e0>
			break;
 800115e:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001160:	4854      	ldr	r0, [pc, #336]	; (80012b4 <CanLogger+0x334>)
 8001162:	f009 fb7c 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d038      	beq.n	80011de <CanLogger+0x25e>
		TxData[7] = can_delta_dot >> 8U;
 800116c:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001170:	121b      	asrs	r3, r3, #8
 8001172:	b21b      	sxth	r3, r3
 8001174:	b2da      	uxtb	r2, r3
 8001176:	4b50      	ldr	r3, [pc, #320]	; (80012b8 <CanLogger+0x338>)
 8001178:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_delta_dot;
 800117a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800117e:	b2da      	uxtb	r2, r3
 8001180:	4b4d      	ldr	r3, [pc, #308]	; (80012b8 <CanLogger+0x338>)
 8001182:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_delta >> 8U;
 8001184:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8001188:	121b      	asrs	r3, r3, #8
 800118a:	b21b      	sxth	r3, r3
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b4a      	ldr	r3, [pc, #296]	; (80012b8 <CanLogger+0x338>)
 8001190:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_delta;
 8001192:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8001196:	b2da      	uxtb	r2, r3
 8001198:	4b47      	ldr	r3, [pc, #284]	; (80012b8 <CanLogger+0x338>)
 800119a:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_theta_dot >> 8U;
 800119c:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	; 0x62
 80011a0:	121b      	asrs	r3, r3, #8
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b44      	ldr	r3, [pc, #272]	; (80012b8 <CanLogger+0x338>)
 80011a8:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_theta_dot;
 80011aa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	4b41      	ldr	r3, [pc, #260]	; (80012b8 <CanLogger+0x338>)
 80011b2:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_theta >> 8U;
 80011b4:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 80011b8:	121b      	asrs	r3, r3, #8
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b3e      	ldr	r3, [pc, #248]	; (80012b8 <CanLogger+0x338>)
 80011c0:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_theta;
 80011c2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b3b      	ldr	r3, [pc, #236]	; (80012b8 <CanLogger+0x338>)
 80011ca:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_THETA_ID;  // number 15
 80011cc:	4b3b      	ldr	r3, [pc, #236]	; (80012bc <CanLogger+0x33c>)
 80011ce:	220f      	movs	r2, #15
 80011d0:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80011d2:	4b3b      	ldr	r3, [pc, #236]	; (80012c0 <CanLogger+0x340>)
 80011d4:	4a38      	ldr	r2, [pc, #224]	; (80012b8 <CanLogger+0x338>)
 80011d6:	4939      	ldr	r1, [pc, #228]	; (80012bc <CanLogger+0x33c>)
 80011d8:	4836      	ldr	r0, [pc, #216]	; (80012b4 <CanLogger+0x334>)
 80011da:	f009 fa65 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}
#endif

	int16_t can_px  = mu[0] * can_gain;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	ed93 7a00 	vldr	s14, [r3]
 80011e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011e6:	ee07 3a90 	vmov	s15, r3
 80011ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011f6:	ee17 3a90 	vmov	r3, s15
 80011fa:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	int16_t can_py  = mu[1] * can_gain;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	3304      	adds	r3, #4
 8001202:	ed93 7a00 	vldr	s14, [r3]
 8001206:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001208:	ee07 3a90 	vmov	s15, r3
 800120c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001214:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001218:	ee17 3a90 	vmov	r3, s15
 800121c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	int16_t can_phi = mu[2] * can_gain *10;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	3308      	adds	r3, #8
 8001224:	ed93 7a00 	vldr	s14, [r3]
 8001228:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001236:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800123a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001242:	ee17 3a90 	vmov	r3, s15
 8001246:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	int16_t can_vel = mu[3] * can_gain;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	330c      	adds	r3, #12
 800124e:	ed93 7a00 	vldr	s14, [r3]
 8001252:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800125c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001260:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001264:	ee17 3a90 	vmov	r3, s15
 8001268:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	now = HAL_GetTick();
 800126c:	f008 ffcc 	bl	800a208 <HAL_GetTick>
 8001270:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001272:	e006      	b.n	8001282 <CanLogger+0x302>
		if ((HAL_GetTick() - now) > 4U) {
 8001274:	f008 ffc8 	bl	800a208 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b04      	cmp	r3, #4
 8001280:	d820      	bhi.n	80012c4 <CanLogger+0x344>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001282:	480c      	ldr	r0, [pc, #48]	; (80012b4 <CanLogger+0x334>)
 8001284:	f009 faeb 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d0f2      	beq.n	8001274 <CanLogger+0x2f4>
 800128e:	e01a      	b.n	80012c6 <CanLogger+0x346>
 8001290:	83a53b8e 	.word	0x83a53b8e
 8001294:	3fb67ff5 	.word	0x3fb67ff5
 8001298:	00000000 	.word	0x00000000
 800129c:	3f91df33 	.word	0x3f91df33
 80012a0:	44fd4000 	.word	0x44fd4000
 80012a4:	3c64c28d 	.word	0x3c64c28d
 80012a8:	3de978d5 	.word	0x3de978d5
 80012ac:	40490fd8 	.word	0x40490fd8
 80012b0:	42700000 	.word	0x42700000
 80012b4:	200001dc 	.word	0x200001dc
 80012b8:	2000033c 	.word	0x2000033c
 80012bc:	20000308 	.word	0x20000308
 80012c0:	2000034c 	.word	0x2000034c
			break;
 80012c4:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80012c6:	48b4      	ldr	r0, [pc, #720]	; (8001598 <CanLogger+0x618>)
 80012c8:	f009 fac9 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d038      	beq.n	8001344 <CanLogger+0x3c4>
		TxData[7] = can_vel >> 8U;
 80012d2:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 80012d6:	121b      	asrs	r3, r3, #8
 80012d8:	b21b      	sxth	r3, r3
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4baf      	ldr	r3, [pc, #700]	; (800159c <CanLogger+0x61c>)
 80012de:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_vel;
 80012e0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4bad      	ldr	r3, [pc, #692]	; (800159c <CanLogger+0x61c>)
 80012e8:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_phi >> 8U;
 80012ea:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 80012ee:	121b      	asrs	r3, r3, #8
 80012f0:	b21b      	sxth	r3, r3
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	4ba9      	ldr	r3, [pc, #676]	; (800159c <CanLogger+0x61c>)
 80012f6:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_phi;
 80012f8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4ba7      	ldr	r3, [pc, #668]	; (800159c <CanLogger+0x61c>)
 8001300:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_py >> 8U;
 8001302:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8001306:	121b      	asrs	r3, r3, #8
 8001308:	b21b      	sxth	r3, r3
 800130a:	b2da      	uxtb	r2, r3
 800130c:	4ba3      	ldr	r3, [pc, #652]	; (800159c <CanLogger+0x61c>)
 800130e:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_py;
 8001310:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4ba1      	ldr	r3, [pc, #644]	; (800159c <CanLogger+0x61c>)
 8001318:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_px >> 8U;
 800131a:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 800131e:	121b      	asrs	r3, r3, #8
 8001320:	b21b      	sxth	r3, r3
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b9d      	ldr	r3, [pc, #628]	; (800159c <CanLogger+0x61c>)
 8001326:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_px;
 8001328:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b9b      	ldr	r3, [pc, #620]	; (800159c <CanLogger+0x61c>)
 8001330:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_EKF_ID;  // number 3
 8001332:	4b9b      	ldr	r3, [pc, #620]	; (80015a0 <CanLogger+0x620>)
 8001334:	2203      	movs	r2, #3
 8001336:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001338:	4b9a      	ldr	r3, [pc, #616]	; (80015a4 <CanLogger+0x624>)
 800133a:	4a98      	ldr	r2, [pc, #608]	; (800159c <CanLogger+0x61c>)
 800133c:	4998      	ldr	r1, [pc, #608]	; (80015a0 <CanLogger+0x620>)
 800133e:	4896      	ldr	r0, [pc, #600]	; (8001598 <CanLogger+0x618>)
 8001340:	f009 f9b2 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}


	int16_t can_accx   = (acc[0]+0.0005) * can_gain * 10;	// time 10 for resolution
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff f8c9 	bl	80004e0 <__aeabi_f2d>
 800134e:	a390      	add	r3, pc, #576	; (adr r3, 8001590 <CanLogger+0x610>)
 8001350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001354:	f7fe ff66 	bl	8000224 <__adddf3>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4614      	mov	r4, r2
 800135e:	461d      	mov	r5, r3
 8001360:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001362:	f7ff f8ab 	bl	80004bc <__aeabi_i2d>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4620      	mov	r0, r4
 800136c:	4629      	mov	r1, r5
 800136e:	f7ff f90f 	bl	8000590 <__aeabi_dmul>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4610      	mov	r0, r2
 8001378:	4619      	mov	r1, r3
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	4b8a      	ldr	r3, [pc, #552]	; (80015a8 <CanLogger+0x628>)
 8001380:	f7ff f906 	bl	8000590 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	f7ff fbb0 	bl	8000af0 <__aeabi_d2iz>
 8001390:	4603      	mov	r3, r0
 8001392:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	int16_t can_accy   = acc[1]  * can_gain;
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	3304      	adds	r3, #4
 800139a:	ed93 7a00 	vldr	s14, [r3]
 800139e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013a0:	ee07 3a90 	vmov	s15, r3
 80013a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013b0:	ee17 3a90 	vmov	r3, s15
 80013b4:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	int16_t can_accz   = acc[2]  * can_gain;
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	3308      	adds	r3, #8
 80013bc:	ed93 7a00 	vldr	s14, [r3]
 80013c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d2:	ee17 3a90 	vmov	r3, s15
 80013d6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	int16_t can_thetax = theta_x * can_gain;
 80013da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013dc:	ee07 3a90 	vmov	s15, r3
 80013e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80013e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013f0:	ee17 3a90 	vmov	r3, s15
 80013f4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	now = HAL_GetTick();
 80013f8:	f008 ff06 	bl	800a208 <HAL_GetTick>
 80013fc:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80013fe:	e006      	b.n	800140e <CanLogger+0x48e>
		if ((HAL_GetTick() - now) > 4U) {
 8001400:	f008 ff02 	bl	800a208 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b04      	cmp	r3, #4
 800140c:	d806      	bhi.n	800141c <CanLogger+0x49c>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800140e:	4862      	ldr	r0, [pc, #392]	; (8001598 <CanLogger+0x618>)
 8001410:	f009 fa25 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0f2      	beq.n	8001400 <CanLogger+0x480>
 800141a:	e000      	b.n	800141e <CanLogger+0x49e>
			break;
 800141c:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 800141e:	485e      	ldr	r0, [pc, #376]	; (8001598 <CanLogger+0x618>)
 8001420:	f009 fa1d 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d038      	beq.n	800149c <CanLogger+0x51c>
		TxData[7] = can_thetax >> 8U;
 800142a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800142e:	121b      	asrs	r3, r3, #8
 8001430:	b21b      	sxth	r3, r3
 8001432:	b2da      	uxtb	r2, r3
 8001434:	4b59      	ldr	r3, [pc, #356]	; (800159c <CanLogger+0x61c>)
 8001436:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_thetax;
 8001438:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4b57      	ldr	r3, [pc, #348]	; (800159c <CanLogger+0x61c>)
 8001440:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_accz >> 8U;
 8001442:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 8001446:	121b      	asrs	r3, r3, #8
 8001448:	b21b      	sxth	r3, r3
 800144a:	b2da      	uxtb	r2, r3
 800144c:	4b53      	ldr	r3, [pc, #332]	; (800159c <CanLogger+0x61c>)
 800144e:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_accz;
 8001450:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b51      	ldr	r3, [pc, #324]	; (800159c <CanLogger+0x61c>)
 8001458:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_accy >> 8U;
 800145a:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800145e:	121b      	asrs	r3, r3, #8
 8001460:	b21b      	sxth	r3, r3
 8001462:	b2da      	uxtb	r2, r3
 8001464:	4b4d      	ldr	r3, [pc, #308]	; (800159c <CanLogger+0x61c>)
 8001466:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_accy;
 8001468:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4b4b      	ldr	r3, [pc, #300]	; (800159c <CanLogger+0x61c>)
 8001470:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_accx >> 8U;
 8001472:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8001476:	121b      	asrs	r3, r3, #8
 8001478:	b21b      	sxth	r3, r3
 800147a:	b2da      	uxtb	r2, r3
 800147c:	4b47      	ldr	r3, [pc, #284]	; (800159c <CanLogger+0x61c>)
 800147e:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_accx;
 8001480:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001484:	b2da      	uxtb	r2, r3
 8001486:	4b45      	ldr	r3, [pc, #276]	; (800159c <CanLogger+0x61c>)
 8001488:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_ACC_ID;  // number 6
 800148a:	4b45      	ldr	r3, [pc, #276]	; (80015a0 <CanLogger+0x620>)
 800148c:	2206      	movs	r2, #6
 800148e:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001490:	4b44      	ldr	r3, [pc, #272]	; (80015a4 <CanLogger+0x624>)
 8001492:	4a42      	ldr	r2, [pc, #264]	; (800159c <CanLogger+0x61c>)
 8001494:	4942      	ldr	r1, [pc, #264]	; (80015a0 <CanLogger+0x620>)
 8001496:	4840      	ldr	r0, [pc, #256]	; (8001598 <CanLogger+0x618>)
 8001498:	f009 f906 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}


	int16_t can_gyrox = gyro[0] * can_gain *10;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	ed93 7a00 	vldr	s14, [r3]
 80014a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80014a4:	ee07 3a90 	vmov	s15, r3
 80014a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014bc:	ee17 3a90 	vmov	r3, s15
 80014c0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t can_gyroy = gyro[1] * can_gain *10;
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	3304      	adds	r3, #4
 80014c8:	ed93 7a00 	vldr	s14, [r3]
 80014cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80014ce:	ee07 3a90 	vmov	s15, r3
 80014d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014da:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014e6:	ee17 3a90 	vmov	r3, s15
 80014ea:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t can_gyroz = gyro[2] * can_gain *10;
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	3308      	adds	r3, #8
 80014f2:	ed93 7a00 	vldr	s14, [r3]
 80014f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80014f8:	ee07 3a90 	vmov	s15, r3
 80014fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001504:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001508:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001510:	ee17 3a90 	vmov	r3, s15
 8001514:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t can_thetaz = (theta_y+0.0005) * can_gain * 10;	// time 10 for resolution (=*1000)
 8001518:	69b8      	ldr	r0, [r7, #24]
 800151a:	f7fe ffe1 	bl	80004e0 <__aeabi_f2d>
 800151e:	a31c      	add	r3, pc, #112	; (adr r3, 8001590 <CanLogger+0x610>)
 8001520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001524:	f7fe fe7e 	bl	8000224 <__adddf3>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4614      	mov	r4, r2
 800152e:	461d      	mov	r5, r3
 8001530:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001532:	f7fe ffc3 	bl	80004bc <__aeabi_i2d>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4620      	mov	r0, r4
 800153c:	4629      	mov	r1, r5
 800153e:	f7ff f827 	bl	8000590 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4610      	mov	r0, r2
 8001548:	4619      	mov	r1, r3
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	4b16      	ldr	r3, [pc, #88]	; (80015a8 <CanLogger+0x628>)
 8001550:	f7ff f81e 	bl	8000590 <__aeabi_dmul>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4610      	mov	r0, r2
 800155a:	4619      	mov	r1, r3
 800155c:	f7ff fac8 	bl	8000af0 <__aeabi_d2iz>
 8001560:	4603      	mov	r3, r0
 8001562:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	now = HAL_GetTick();
 8001566:	f008 fe4f 	bl	800a208 <HAL_GetTick>
 800156a:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800156c:	e006      	b.n	800157c <CanLogger+0x5fc>
		if ((HAL_GetTick() - now) > 4U) {
 800156e:	f008 fe4b 	bl	800a208 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b04      	cmp	r3, #4
 800157a:	d817      	bhi.n	80015ac <CanLogger+0x62c>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800157c:	4806      	ldr	r0, [pc, #24]	; (8001598 <CanLogger+0x618>)
 800157e:	f009 f96e 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0f2      	beq.n	800156e <CanLogger+0x5ee>
 8001588:	e011      	b.n	80015ae <CanLogger+0x62e>
 800158a:	bf00      	nop
 800158c:	f3af 8000 	nop.w
 8001590:	d2f1a9fc 	.word	0xd2f1a9fc
 8001594:	3f40624d 	.word	0x3f40624d
 8001598:	200001dc 	.word	0x200001dc
 800159c:	2000033c 	.word	0x2000033c
 80015a0:	20000308 	.word	0x20000308
 80015a4:	2000034c 	.word	0x2000034c
 80015a8:	40240000 	.word	0x40240000
			break;
 80015ac:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80015ae:	48b3      	ldr	r0, [pc, #716]	; (800187c <CanLogger+0x8fc>)
 80015b0:	f009 f955 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d038      	beq.n	800162c <CanLogger+0x6ac>
		TxData[7] = can_thetaz >> 8U;
 80015ba:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 80015be:	121b      	asrs	r3, r3, #8
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	4bae      	ldr	r3, [pc, #696]	; (8001880 <CanLogger+0x900>)
 80015c6:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_thetaz;
 80015c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4bac      	ldr	r3, [pc, #688]	; (8001880 <CanLogger+0x900>)
 80015d0:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_gyroz >> 8U;
 80015d2:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 80015d6:	121b      	asrs	r3, r3, #8
 80015d8:	b21b      	sxth	r3, r3
 80015da:	b2da      	uxtb	r2, r3
 80015dc:	4ba8      	ldr	r3, [pc, #672]	; (8001880 <CanLogger+0x900>)
 80015de:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_gyroz;
 80015e0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4ba6      	ldr	r3, [pc, #664]	; (8001880 <CanLogger+0x900>)
 80015e8:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_gyroy >> 8U;
 80015ea:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80015ee:	121b      	asrs	r3, r3, #8
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	4ba2      	ldr	r3, [pc, #648]	; (8001880 <CanLogger+0x900>)
 80015f6:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_gyroy;
 80015f8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4ba0      	ldr	r3, [pc, #640]	; (8001880 <CanLogger+0x900>)
 8001600:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_gyrox >> 8U;
 8001602:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8001606:	121b      	asrs	r3, r3, #8
 8001608:	b21b      	sxth	r3, r3
 800160a:	b2da      	uxtb	r2, r3
 800160c:	4b9c      	ldr	r3, [pc, #624]	; (8001880 <CanLogger+0x900>)
 800160e:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_gyrox;
 8001610:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001614:	b2da      	uxtb	r2, r3
 8001616:	4b9a      	ldr	r3, [pc, #616]	; (8001880 <CanLogger+0x900>)
 8001618:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_GYRO_ID;  // number 9
 800161a:	4b9a      	ldr	r3, [pc, #616]	; (8001884 <CanLogger+0x904>)
 800161c:	2209      	movs	r2, #9
 800161e:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001620:	4b99      	ldr	r3, [pc, #612]	; (8001888 <CanLogger+0x908>)
 8001622:	4a97      	ldr	r2, [pc, #604]	; (8001880 <CanLogger+0x900>)
 8001624:	4997      	ldr	r1, [pc, #604]	; (8001884 <CanLogger+0x904>)
 8001626:	4895      	ldr	r0, [pc, #596]	; (800187c <CanLogger+0x8fc>)
 8001628:	f009 f83e 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}



	int16_t can_reangle   = remote_angle * can_gain * 10; // time 10 for resolution
 800162c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800162e:	ee07 3a90 	vmov	s15, r3
 8001632:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001636:	edd7 7a01 	vldr	s15, [r7, #4]
 800163a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800163e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800164a:	ee17 3a90 	vmov	r3, s15
 800164e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t can_hexgoal   = hexgoal      * can_gain *10;
 8001652:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001654:	ee07 3a90 	vmov	s15, r3
 8001658:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800165c:	edd7 7a00 	vldr	s15, [r7]
 8001660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001664:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001668:	ee67 7a87 	vmul.f32	s15, s15, s14
 800166c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001670:	ee17 3a90 	vmov	r3, s15
 8001674:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t can_check_sum = check_flag   * can_gain;
 8001678:	7afb      	ldrb	r3, [r7, #11]
 800167a:	b29a      	uxth	r2, r3
 800167c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800167e:	b29b      	uxth	r3, r3
 8001680:	fb12 f303 	smulbb	r3, r2, r3
 8001684:	b29b      	uxth	r3, r3
 8001686:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	now = HAL_GetTick();
 800168a:	f008 fdbd 	bl	800a208 <HAL_GetTick>
 800168e:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001690:	e006      	b.n	80016a0 <CanLogger+0x720>
		if ((HAL_GetTick() - now) > 4U) {
 8001692:	f008 fdb9 	bl	800a208 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b04      	cmp	r3, #4
 800169e:	d806      	bhi.n	80016ae <CanLogger+0x72e>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80016a0:	4876      	ldr	r0, [pc, #472]	; (800187c <CanLogger+0x8fc>)
 80016a2:	f009 f8dc 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0f2      	beq.n	8001692 <CanLogger+0x712>
 80016ac:	e000      	b.n	80016b0 <CanLogger+0x730>
			break;
 80016ae:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80016b0:	4872      	ldr	r0, [pc, #456]	; (800187c <CanLogger+0x8fc>)
 80016b2:	f009 f8d4 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d02c      	beq.n	8001716 <CanLogger+0x796>
		TxData[5] = can_check_sum >> 8U;
 80016bc:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 80016c0:	121b      	asrs	r3, r3, #8
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b6e      	ldr	r3, [pc, #440]	; (8001880 <CanLogger+0x900>)
 80016c8:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_check_sum;
 80016ca:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	4b6b      	ldr	r3, [pc, #428]	; (8001880 <CanLogger+0x900>)
 80016d2:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_hexgoal >> 8U;
 80016d4:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80016d8:	121b      	asrs	r3, r3, #8
 80016da:	b21b      	sxth	r3, r3
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	4b68      	ldr	r3, [pc, #416]	; (8001880 <CanLogger+0x900>)
 80016e0:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_hexgoal;
 80016e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	4b65      	ldr	r3, [pc, #404]	; (8001880 <CanLogger+0x900>)
 80016ea:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_reangle >> 8U;
 80016ec:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 80016f0:	121b      	asrs	r3, r3, #8
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4b62      	ldr	r3, [pc, #392]	; (8001880 <CanLogger+0x900>)
 80016f8:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_reangle;
 80016fa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	4b5f      	ldr	r3, [pc, #380]	; (8001880 <CanLogger+0x900>)
 8001702:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_CTRL_ID;  // number 1
 8001704:	4b5f      	ldr	r3, [pc, #380]	; (8001884 <CanLogger+0x904>)
 8001706:	2201      	movs	r2, #1
 8001708:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 800170a:	4b5f      	ldr	r3, [pc, #380]	; (8001888 <CanLogger+0x908>)
 800170c:	4a5c      	ldr	r2, [pc, #368]	; (8001880 <CanLogger+0x900>)
 800170e:	495d      	ldr	r1, [pc, #372]	; (8001884 <CanLogger+0x904>)
 8001710:	485a      	ldr	r0, [pc, #360]	; (800187c <CanLogger+0x8fc>)
 8001712:	f008 ffc9 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}


	int16_t can_gpsx = point_current[0] * can_gain;
 8001716:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800171a:	ed93 7a00 	vldr	s14, [r3]
 800171e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001720:	ee07 3a90 	vmov	s15, r3
 8001724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001728:	ee67 7a27 	vmul.f32	s15, s14, s15
 800172c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001730:	ee17 3a90 	vmov	r3, s15
 8001734:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t can_gpsy = point_current[1] * can_gain;
 8001736:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800173a:	3304      	adds	r3, #4
 800173c:	ed93 7a00 	vldr	s14, [r3]
 8001740:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001742:	ee07 3a90 	vmov	s15, r3
 8001746:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800174a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001752:	ee17 3a90 	vmov	r3, s15
 8001756:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t can_Vcur = V_current        * can_gain;
 8001758:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800175a:	ee07 3a90 	vmov	s15, r3
 800175e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001762:	4b4a      	ldr	r3, [pc, #296]	; (800188c <CanLogger+0x90c>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800176c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001770:	ee17 3a90 	vmov	r3, s15
 8001774:	877b      	strh	r3, [r7, #58]	; 0x3a
	now = HAL_GetTick();
 8001776:	f008 fd47 	bl	800a208 <HAL_GetTick>
 800177a:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800177c:	e006      	b.n	800178c <CanLogger+0x80c>
		if ((HAL_GetTick() - now) > 4U) {
 800177e:	f008 fd43 	bl	800a208 <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b04      	cmp	r3, #4
 800178a:	d806      	bhi.n	800179a <CanLogger+0x81a>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800178c:	483b      	ldr	r0, [pc, #236]	; (800187c <CanLogger+0x8fc>)
 800178e:	f009 f866 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0f2      	beq.n	800177e <CanLogger+0x7fe>
 8001798:	e000      	b.n	800179c <CanLogger+0x81c>
			break;
 800179a:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 800179c:	4837      	ldr	r0, [pc, #220]	; (800187c <CanLogger+0x8fc>)
 800179e:	f009 f85e 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d029      	beq.n	80017fc <CanLogger+0x87c>
		TxData[5] = can_Vcur >> 8U;
 80017a8:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 80017ac:	121b      	asrs	r3, r3, #8
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4b33      	ldr	r3, [pc, #204]	; (8001880 <CanLogger+0x900>)
 80017b4:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_Vcur;
 80017b6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	4b31      	ldr	r3, [pc, #196]	; (8001880 <CanLogger+0x900>)
 80017bc:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_gpsy >> 8U;
 80017be:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 80017c2:	121b      	asrs	r3, r3, #8
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	4b2d      	ldr	r3, [pc, #180]	; (8001880 <CanLogger+0x900>)
 80017ca:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_gpsy;
 80017cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	4b2b      	ldr	r3, [pc, #172]	; (8001880 <CanLogger+0x900>)
 80017d2:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_gpsx >> 8U;
 80017d4:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 80017d8:	121b      	asrs	r3, r3, #8
 80017da:	b21b      	sxth	r3, r3
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	4b28      	ldr	r3, [pc, #160]	; (8001880 <CanLogger+0x900>)
 80017e0:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_gpsx;
 80017e2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4b26      	ldr	r3, [pc, #152]	; (8001880 <CanLogger+0x900>)
 80017e8:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_REF_ID;  // number 14
 80017ea:	4b26      	ldr	r3, [pc, #152]	; (8001884 <CanLogger+0x904>)
 80017ec:	220e      	movs	r2, #14
 80017ee:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80017f0:	4b25      	ldr	r3, [pc, #148]	; (8001888 <CanLogger+0x908>)
 80017f2:	4a23      	ldr	r2, [pc, #140]	; (8001880 <CanLogger+0x900>)
 80017f4:	4923      	ldr	r1, [pc, #140]	; (8001884 <CanLogger+0x904>)
 80017f6:	4821      	ldr	r0, [pc, #132]	; (800187c <CanLogger+0x8fc>)
 80017f8:	f008 ff56 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}


	int16_t can_trackingVd   = tracking_control[0] * can_gain;
 80017fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001800:	ed93 7a00 	vldr	s14, [r3]
 8001804:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001806:	ee07 3a90 	vmov	s15, r3
 800180a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800180e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001812:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001816:	ee17 3a90 	vmov	r3, s15
 800181a:	873b      	strh	r3, [r7, #56]	; 0x38
	int16_t can_trackingWd   = tracking_control[1] * can_gain *10;
 800181c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001820:	3304      	adds	r3, #4
 8001822:	ed93 7a00 	vldr	s14, [r3]
 8001826:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001828:	ee07 3a90 	vmov	s15, r3
 800182c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001834:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001838:	ee67 7a87 	vmul.f32	s15, s15, s14
 800183c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001840:	ee17 3a90 	vmov	r3, s15
 8001844:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t can_trackingFlag = tracking_first_flag * can_gain;
 8001846:	f897 30a0 	ldrb.w	r3, [r7, #160]	; 0xa0
 800184a:	b29a      	uxth	r2, r3
 800184c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800184e:	b29b      	uxth	r3, r3
 8001850:	fb12 f303 	smulbb	r3, r2, r3
 8001854:	b29b      	uxth	r3, r3
 8001856:	86bb      	strh	r3, [r7, #52]	; 0x34
	now = HAL_GetTick();
 8001858:	f008 fcd6 	bl	800a208 <HAL_GetTick>
 800185c:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800185e:	e006      	b.n	800186e <CanLogger+0x8ee>
		if ((HAL_GetTick() - now) > 4U) {
 8001860:	f008 fcd2 	bl	800a208 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b04      	cmp	r3, #4
 800186c:	d810      	bhi.n	8001890 <CanLogger+0x910>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800186e:	4803      	ldr	r0, [pc, #12]	; (800187c <CanLogger+0x8fc>)
 8001870:	f008 fff5 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f2      	beq.n	8001860 <CanLogger+0x8e0>
 800187a:	e00a      	b.n	8001892 <CanLogger+0x912>
 800187c:	200001dc 	.word	0x200001dc
 8001880:	2000033c 	.word	0x2000033c
 8001884:	20000308 	.word	0x20000308
 8001888:	2000034c 	.word	0x2000034c
 800188c:	20000350 	.word	0x20000350
			break;
 8001890:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001892:	48ad      	ldr	r0, [pc, #692]	; (8001b48 <CanLogger+0xbc8>)
 8001894:	f008 ffe3 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d029      	beq.n	80018f2 <CanLogger+0x972>
		TxData[5] = can_trackingFlag >> 8U;
 800189e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80018a2:	121b      	asrs	r3, r3, #8
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4ba8      	ldr	r3, [pc, #672]	; (8001b4c <CanLogger+0xbcc>)
 80018aa:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_trackingFlag;
 80018ac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	4ba6      	ldr	r3, [pc, #664]	; (8001b4c <CanLogger+0xbcc>)
 80018b2:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_trackingWd >> 8U;
 80018b4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80018b8:	121b      	asrs	r3, r3, #8
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	4ba3      	ldr	r3, [pc, #652]	; (8001b4c <CanLogger+0xbcc>)
 80018c0:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_trackingWd;
 80018c2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	4ba1      	ldr	r3, [pc, #644]	; (8001b4c <CanLogger+0xbcc>)
 80018c8:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_trackingVd >> 8U;
 80018ca:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80018ce:	121b      	asrs	r3, r3, #8
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	4b9d      	ldr	r3, [pc, #628]	; (8001b4c <CanLogger+0xbcc>)
 80018d6:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_trackingVd;
 80018d8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	4b9b      	ldr	r3, [pc, #620]	; (8001b4c <CanLogger+0xbcc>)
 80018de:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_TRK_ID;  // number 2
 80018e0:	4b9b      	ldr	r3, [pc, #620]	; (8001b50 <CanLogger+0xbd0>)
 80018e2:	2202      	movs	r2, #2
 80018e4:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80018e6:	4b9b      	ldr	r3, [pc, #620]	; (8001b54 <CanLogger+0xbd4>)
 80018e8:	4a98      	ldr	r2, [pc, #608]	; (8001b4c <CanLogger+0xbcc>)
 80018ea:	4999      	ldr	r1, [pc, #612]	; (8001b50 <CanLogger+0xbd0>)
 80018ec:	4896      	ldr	r0, [pc, #600]	; (8001b48 <CanLogger+0xbc8>)
 80018ee:	f008 fedb 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}

	int16_t data_vel   = V_current * can_gain;
 80018f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018f4:	ee07 3a90 	vmov	s15, r3
 80018f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018fc:	4b96      	ldr	r3, [pc, #600]	; (8001b58 <CanLogger+0xbd8>)
 80018fe:	edd3 7a00 	vldr	s15, [r3]
 8001902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800190a:	ee17 3a90 	vmov	r3, s15
 800190e:	867b      	strh	r3, [r7, #50]	; 0x32
	int16_t data_gyroz = gyro[2]   * can_gain *10;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	3308      	adds	r3, #8
 8001914:	ed93 7a00 	vldr	s14, [r3]
 8001918:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800191a:	ee07 3a90 	vmov	s15, r3
 800191e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001926:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800192a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800192e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001932:	ee17 3a90 	vmov	r3, s15
 8001936:	863b      	strh	r3, [r7, #48]	; 0x30
	int16_t data_accx  = acc[0]    * can_gain;
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	ed93 7a00 	vldr	s14, [r3]
 800193e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001940:	ee07 3a90 	vmov	s15, r3
 8001944:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001950:	ee17 3a90 	vmov	r3, s15
 8001954:	85fb      	strh	r3, [r7, #46]	; 0x2e
	static float intergal_velocity = 0.0f;
	intergal_velocity = intergal_velocity + (acc[0] + GRAVITY*sinf(theta_y))*CANLOGSAMPLE*SAMPLE_TIME;
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	ed93 8a00 	vldr	s16, [r3]
 800195c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001960:	f00e fc5a 	bl	8010218 <sinf>
 8001964:	eef0 7a40 	vmov.f32	s15, s0
 8001968:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8001b5c <CanLogger+0xbdc>
 800196c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001970:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001974:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001978:	ee67 7a87 	vmul.f32	s15, s15, s14
 800197c:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8001b60 <CanLogger+0xbe0>
 8001980:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001984:	4b77      	ldr	r3, [pc, #476]	; (8001b64 <CanLogger+0xbe4>)
 8001986:	edd3 7a00 	vldr	s15, [r3]
 800198a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800198e:	4b75      	ldr	r3, [pc, #468]	; (8001b64 <CanLogger+0xbe4>)
 8001990:	edc3 7a00 	vstr	s15, [r3]
	int16_t data_inter_vel = intergal_velocity * can_gain;
 8001994:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001996:	ee07 3a90 	vmov	s15, r3
 800199a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800199e:	4b71      	ldr	r3, [pc, #452]	; (8001b64 <CanLogger+0xbe4>)
 80019a0:	edd3 7a00 	vldr	s15, [r3]
 80019a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019ac:	ee17 3a90 	vmov	r3, s15
 80019b0:	85bb      	strh	r3, [r7, #44]	; 0x2c

	now = HAL_GetTick();
 80019b2:	f008 fc29 	bl	800a208 <HAL_GetTick>
 80019b6:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80019b8:	e006      	b.n	80019c8 <CanLogger+0xa48>
		if ((HAL_GetTick() - now) > 4U) {
 80019ba:	f008 fc25 	bl	800a208 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	2b04      	cmp	r3, #4
 80019c6:	d806      	bhi.n	80019d6 <CanLogger+0xa56>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80019c8:	485f      	ldr	r0, [pc, #380]	; (8001b48 <CanLogger+0xbc8>)
 80019ca:	f008 ff48 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0f2      	beq.n	80019ba <CanLogger+0xa3a>
 80019d4:	e000      	b.n	80019d8 <CanLogger+0xa58>
			break;
 80019d6:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80019d8:	485b      	ldr	r0, [pc, #364]	; (8001b48 <CanLogger+0xbc8>)
 80019da:	f008 ff40 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d034      	beq.n	8001a4e <CanLogger+0xace>
		TxData[7] = data_inter_vel >> 8U;
 80019e4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80019e8:	121b      	asrs	r3, r3, #8
 80019ea:	b21b      	sxth	r3, r3
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4b57      	ldr	r3, [pc, #348]	; (8001b4c <CanLogger+0xbcc>)
 80019f0:	71da      	strb	r2, [r3, #7]
		TxData[6] = data_inter_vel;
 80019f2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	4b55      	ldr	r3, [pc, #340]	; (8001b4c <CanLogger+0xbcc>)
 80019f8:	719a      	strb	r2, [r3, #6]
		TxData[5] = data_accx >> 8U;
 80019fa:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80019fe:	121b      	asrs	r3, r3, #8
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	b2da      	uxtb	r2, r3
 8001a04:	4b51      	ldr	r3, [pc, #324]	; (8001b4c <CanLogger+0xbcc>)
 8001a06:	715a      	strb	r2, [r3, #5]
		TxData[4] = data_accx;
 8001a08:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	4b4f      	ldr	r3, [pc, #316]	; (8001b4c <CanLogger+0xbcc>)
 8001a0e:	711a      	strb	r2, [r3, #4]
		TxData[3] = data_gyroz >> 8U;
 8001a10:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001a14:	121b      	asrs	r3, r3, #8
 8001a16:	b21b      	sxth	r3, r3
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	4b4c      	ldr	r3, [pc, #304]	; (8001b4c <CanLogger+0xbcc>)
 8001a1c:	70da      	strb	r2, [r3, #3]
		TxData[2] = data_gyroz;
 8001a1e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	4b4a      	ldr	r3, [pc, #296]	; (8001b4c <CanLogger+0xbcc>)
 8001a24:	709a      	strb	r2, [r3, #2]
		TxData[1] = data_vel >> 8U;
 8001a26:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001a2a:	121b      	asrs	r3, r3, #8
 8001a2c:	b21b      	sxth	r3, r3
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	4b46      	ldr	r3, [pc, #280]	; (8001b4c <CanLogger+0xbcc>)
 8001a32:	705a      	strb	r2, [r3, #1]
		TxData[0] = data_vel;
 8001a34:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	4b44      	ldr	r3, [pc, #272]	; (8001b4c <CanLogger+0xbcc>)
 8001a3a:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_DATA;  // number 7
 8001a3c:	4b44      	ldr	r3, [pc, #272]	; (8001b50 <CanLogger+0xbd0>)
 8001a3e:	2207      	movs	r2, #7
 8001a40:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001a42:	4b44      	ldr	r3, [pc, #272]	; (8001b54 <CanLogger+0xbd4>)
 8001a44:	4a41      	ldr	r2, [pc, #260]	; (8001b4c <CanLogger+0xbcc>)
 8001a46:	4942      	ldr	r1, [pc, #264]	; (8001b50 <CanLogger+0xbd0>)
 8001a48:	483f      	ldr	r0, [pc, #252]	; (8001b48 <CanLogger+0xbc8>)
 8001a4a:	f008 fe2d 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}

	int16_t can_X = stateD[0] * can_gain;
 8001a4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a52:	ed93 7a00 	vldr	s14, [r3]
 8001a56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a58:	ee07 3a90 	vmov	s15, r3
 8001a5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a68:	ee17 3a90 	vmov	r3, s15
 8001a6c:	857b      	strh	r3, [r7, #42]	; 0x2a
	int16_t can_Y = stateD[1] * can_gain;
 8001a6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a72:	3304      	adds	r3, #4
 8001a74:	ed93 7a00 	vldr	s14, [r3]
 8001a78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a7a:	ee07 3a90 	vmov	s15, r3
 8001a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a8a:	ee17 3a90 	vmov	r3, s15
 8001a8e:	853b      	strh	r3, [r7, #40]	; 0x28
	int16_t can_Z = stateD[2] * can_gain * 10;
 8001a90:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a94:	3308      	adds	r3, #8
 8001a96:	ed93 7a00 	vldr	s14, [r3]
 8001a9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aa8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ab4:	ee17 3a90 	vmov	r3, s15
 8001ab8:	84fb      	strh	r3, [r7, #38]	; 0x26
	static float intergal_omega = 0.0f;
	intergal_omega = intergal_omega + (gyro[2]/cosf(theta_x+THETA_COM*(PI/180.0f)))*CANLOGSAMPLE*SAMPLE_TIME;
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3308      	adds	r3, #8
 8001abe:	ed93 8a00 	vldr	s16, [r3]
 8001ac2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ac6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001b68 <CanLogger+0xbe8>
 8001aca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ace:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad2:	f00e fb55 	bl	8010180 <cosf>
 8001ad6:	eeb0 7a40 	vmov.f32	s14, s0
 8001ada:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001ade:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ae2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ae6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001b60 <CanLogger+0xbe0>
 8001aea:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001aee:	4b1f      	ldr	r3, [pc, #124]	; (8001b6c <CanLogger+0xbec>)
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af8:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <CanLogger+0xbec>)
 8001afa:	edc3 7a00 	vstr	s15, [r3]
	int16_t data_inter_theta = intergal_omega * can_gain *10;
 8001afe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b00:	ee07 3a90 	vmov	s15, r3
 8001b04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b08:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <CanLogger+0xbec>)
 8001b0a:	edd3 7a00 	vldr	s15, [r3]
 8001b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b12:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001b16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b1e:	ee17 3a90 	vmov	r3, s15
 8001b22:	84bb      	strh	r3, [r7, #36]	; 0x24
	now = HAL_GetTick();
 8001b24:	f008 fb70 	bl	800a208 <HAL_GetTick>
 8001b28:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001b2a:	e006      	b.n	8001b3a <CanLogger+0xbba>
		if ((HAL_GetTick() - now) > 4U) {
 8001b2c:	f008 fb6c 	bl	800a208 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	d81a      	bhi.n	8001b70 <CanLogger+0xbf0>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001b3a:	4803      	ldr	r0, [pc, #12]	; (8001b48 <CanLogger+0xbc8>)
 8001b3c:	f008 fe8f 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f2      	beq.n	8001b2c <CanLogger+0xbac>
 8001b46:	e014      	b.n	8001b72 <CanLogger+0xbf2>
 8001b48:	200001dc 	.word	0x200001dc
 8001b4c:	2000033c 	.word	0x2000033c
 8001b50:	20000308 	.word	0x20000308
 8001b54:	2000034c 	.word	0x2000034c
 8001b58:	20000350 	.word	0x20000350
 8001b5c:	411ce80a 	.word	0x411ce80a
 8001b60:	3a83126f 	.word	0x3a83126f
 8001b64:	200000bc 	.word	0x200000bc
 8001b68:	3c64c385 	.word	0x3c64c385
 8001b6c:	200000c0 	.word	0x200000c0
			break;
 8001b70:	bf00      	nop
		}
	}

	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001b72:	484d      	ldr	r0, [pc, #308]	; (8001ca8 <CanLogger+0xd28>)
 8001b74:	f008 fe73 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d034      	beq.n	8001be8 <CanLogger+0xc68>
		TxData[7] = data_inter_theta >> 8U;
 8001b7e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001b82:	121b      	asrs	r3, r3, #8
 8001b84:	b21b      	sxth	r3, r3
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	4b48      	ldr	r3, [pc, #288]	; (8001cac <CanLogger+0xd2c>)
 8001b8a:	71da      	strb	r2, [r3, #7]
		TxData[6] = data_inter_theta;
 8001b8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	4b46      	ldr	r3, [pc, #280]	; (8001cac <CanLogger+0xd2c>)
 8001b92:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_Z >> 8U;
 8001b94:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001b98:	121b      	asrs	r3, r3, #8
 8001b9a:	b21b      	sxth	r3, r3
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	4b43      	ldr	r3, [pc, #268]	; (8001cac <CanLogger+0xd2c>)
 8001ba0:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_Z;
 8001ba2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	4b41      	ldr	r3, [pc, #260]	; (8001cac <CanLogger+0xd2c>)
 8001ba8:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_Y >> 8U;
 8001baa:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001bae:	121b      	asrs	r3, r3, #8
 8001bb0:	b21b      	sxth	r3, r3
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	4b3d      	ldr	r3, [pc, #244]	; (8001cac <CanLogger+0xd2c>)
 8001bb6:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_Y;
 8001bb8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	4b3b      	ldr	r3, [pc, #236]	; (8001cac <CanLogger+0xd2c>)
 8001bbe:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_X >> 8U;
 8001bc0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001bc4:	121b      	asrs	r3, r3, #8
 8001bc6:	b21b      	sxth	r3, r3
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	4b38      	ldr	r3, [pc, #224]	; (8001cac <CanLogger+0xd2c>)
 8001bcc:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_X;
 8001bce:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	4b36      	ldr	r3, [pc, #216]	; (8001cac <CanLogger+0xd2c>)
 8001bd4:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_STATE_ID;  // number 4
 8001bd6:	4b36      	ldr	r3, [pc, #216]	; (8001cb0 <CanLogger+0xd30>)
 8001bd8:	2204      	movs	r2, #4
 8001bda:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001bdc:	4b35      	ldr	r3, [pc, #212]	; (8001cb4 <CanLogger+0xd34>)
 8001bde:	4a33      	ldr	r2, [pc, #204]	; (8001cac <CanLogger+0xd2c>)
 8001be0:	4933      	ldr	r1, [pc, #204]	; (8001cb0 <CanLogger+0xd30>)
 8001be2:	4831      	ldr	r0, [pc, #196]	; (8001ca8 <CanLogger+0xd28>)
 8001be4:	f008 fd60 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}

	int16_t can_ver = accuracy[0] * can_gain;
 8001be8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001bec:	ed93 7a00 	vldr	s14, [r3]
 8001bf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bf2:	ee07 3a90 	vmov	s15, r3
 8001bf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c02:	ee17 3a90 	vmov	r3, s15
 8001c06:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t can_hor = accuracy[1] * can_gain;
 8001c08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	ed93 7a00 	vldr	s14, [r3]
 8001c12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c14:	ee07 3a90 	vmov	s15, r3
 8001c18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c24:	ee17 3a90 	vmov	r3, s15
 8001c28:	843b      	strh	r3, [r7, #32]
	now = HAL_GetTick();
 8001c2a:	f008 faed 	bl	800a208 <HAL_GetTick>
 8001c2e:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001c30:	e006      	b.n	8001c40 <CanLogger+0xcc0>
		if ((HAL_GetTick() - now) > 4U) {
 8001c32:	f008 fae9 	bl	800a208 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d806      	bhi.n	8001c4e <CanLogger+0xcce>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001c40:	4819      	ldr	r0, [pc, #100]	; (8001ca8 <CanLogger+0xd28>)
 8001c42:	f008 fe0c 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f2      	beq.n	8001c32 <CanLogger+0xcb2>
 8001c4c:	e000      	b.n	8001c50 <CanLogger+0xcd0>
			break;
 8001c4e:	bf00      	nop
		}
	}

	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001c50:	4815      	ldr	r0, [pc, #84]	; (8001ca8 <CanLogger+0xd28>)
 8001c52:	f008 fe04 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d01e      	beq.n	8001c9a <CanLogger+0xd1a>
		TxData[3] = can_hor >> 8U;
 8001c5c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001c60:	121b      	asrs	r3, r3, #8
 8001c62:	b21b      	sxth	r3, r3
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4b11      	ldr	r3, [pc, #68]	; (8001cac <CanLogger+0xd2c>)
 8001c68:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_hor;
 8001c6a:	8c3b      	ldrh	r3, [r7, #32]
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <CanLogger+0xd2c>)
 8001c70:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_ver >> 8U;
 8001c72:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c76:	121b      	asrs	r3, r3, #8
 8001c78:	b21b      	sxth	r3, r3
 8001c7a:	b2da      	uxtb	r2, r3
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <CanLogger+0xd2c>)
 8001c7e:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_ver;
 8001c80:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	4b09      	ldr	r3, [pc, #36]	; (8001cac <CanLogger+0xd2c>)
 8001c86:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_GPS_ID;  // number 8
 8001c88:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <CanLogger+0xd30>)
 8001c8a:	2208      	movs	r2, #8
 8001c8c:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001c8e:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <CanLogger+0xd34>)
 8001c90:	4a06      	ldr	r2, [pc, #24]	; (8001cac <CanLogger+0xd2c>)
 8001c92:	4907      	ldr	r1, [pc, #28]	; (8001cb0 <CanLogger+0xd30>)
 8001c94:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <CanLogger+0xd28>)
 8001c96:	f008 fd07 	bl	800a6a8 <HAL_CAN_AddTxMessage>
	}
}
 8001c9a:	bf00      	nop
 8001c9c:	3780      	adds	r7, #128	; 0x80
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	ecbd 8b02 	vpop	{d8}
 8001ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200001dc 	.word	0x200001dc
 8001cac:	2000033c 	.word	0x2000033c
 8001cb0:	20000308 	.word	0x20000308
 8001cb4:	2000034c 	.word	0x2000034c

08001cb8 <readGPS>:
#include "QuadrantAngle.h"

extern uint8_t gpsdata[36];  // for details, read stm32f4xx_it.c usart3
extern uint8_t update_gps;

void readGPS(double  *latitude, double  *longitude){	//latitude 23.5 N  longitude 120 E  reference UBX-NAV-POSLLH
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
	uint32_t lat = gpsdata[17] << 24U | gpsdata[16] << 16U | gpsdata[15] << 8U | gpsdata[14];
 8001cc2:	4b21      	ldr	r3, [pc, #132]	; (8001d48 <readGPS+0x90>)
 8001cc4:	7c5b      	ldrb	r3, [r3, #17]
 8001cc6:	061a      	lsls	r2, r3, #24
 8001cc8:	4b1f      	ldr	r3, [pc, #124]	; (8001d48 <readGPS+0x90>)
 8001cca:	7c1b      	ldrb	r3, [r3, #16]
 8001ccc:	041b      	lsls	r3, r3, #16
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	4b1d      	ldr	r3, [pc, #116]	; (8001d48 <readGPS+0x90>)
 8001cd2:	7bdb      	ldrb	r3, [r3, #15]
 8001cd4:	021b      	lsls	r3, r3, #8
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	4a1b      	ldr	r2, [pc, #108]	; (8001d48 <readGPS+0x90>)
 8001cda:	7b92      	ldrb	r2, [r2, #14]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	60fb      	str	r3, [r7, #12]
	uint32_t lon = gpsdata[13] << 24U | gpsdata[12] << 16U | gpsdata[11] << 8U | gpsdata[10];
 8001ce0:	4b19      	ldr	r3, [pc, #100]	; (8001d48 <readGPS+0x90>)
 8001ce2:	7b5b      	ldrb	r3, [r3, #13]
 8001ce4:	061a      	lsls	r2, r3, #24
 8001ce6:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <readGPS+0x90>)
 8001ce8:	7b1b      	ldrb	r3, [r3, #12]
 8001cea:	041b      	lsls	r3, r3, #16
 8001cec:	431a      	orrs	r2, r3
 8001cee:	4b16      	ldr	r3, [pc, #88]	; (8001d48 <readGPS+0x90>)
 8001cf0:	7adb      	ldrb	r3, [r3, #11]
 8001cf2:	021b      	lsls	r3, r3, #8
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	4a14      	ldr	r2, [pc, #80]	; (8001d48 <readGPS+0x90>)
 8001cf8:	7a92      	ldrb	r2, [r2, #10]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	60bb      	str	r3, [r7, #8]

	*latitude = lat*1e-7;
 8001cfe:	68f8      	ldr	r0, [r7, #12]
 8001d00:	f7fe fbcc 	bl	800049c <__aeabi_ui2d>
 8001d04:	a30e      	add	r3, pc, #56	; (adr r3, 8001d40 <readGPS+0x88>)
 8001d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0a:	f7fe fc41 	bl	8000590 <__aeabi_dmul>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	e9c1 2300 	strd	r2, r3, [r1]
	*longitude = lon*1e-7;
 8001d18:	68b8      	ldr	r0, [r7, #8]
 8001d1a:	f7fe fbbf 	bl	800049c <__aeabi_ui2d>
 8001d1e:	a308      	add	r3, pc, #32	; (adr r3, 8001d40 <readGPS+0x88>)
 8001d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d24:	f7fe fc34 	bl	8000590 <__aeabi_dmul>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	6839      	ldr	r1, [r7, #0]
 8001d2e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001d32:	bf00      	nop
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	f3af 8000 	nop.w
 8001d40:	9abcaf48 	.word	0x9abcaf48
 8001d44:	3e7ad7f2 	.word	0x3e7ad7f2
 8001d48:	20000354 	.word	0x20000354
 8001d4c:	00000000 	.word	0x00000000

08001d50 <ReadAccuracyEstimate>:

void ReadAccuracyEstimate(float *horizontal, float *vertical){
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
	uint32_t ver = gpsdata[33] << 24U | gpsdata[32] << 16U | gpsdata[31] << 8U | gpsdata[30];
 8001d5a:	4b25      	ldr	r3, [pc, #148]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d5c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d60:	061a      	lsls	r2, r3, #24
 8001d62:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d68:	041b      	lsls	r3, r3, #16
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	4b20      	ldr	r3, [pc, #128]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d6e:	7fdb      	ldrb	r3, [r3, #31]
 8001d70:	021b      	lsls	r3, r3, #8
 8001d72:	4313      	orrs	r3, r2
 8001d74:	4a1e      	ldr	r2, [pc, #120]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d76:	7f92      	ldrb	r2, [r2, #30]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
	uint32_t hor = gpsdata[29] << 24U | gpsdata[28] << 16U | gpsdata[27] << 8U | gpsdata[26];
 8001d7c:	4b1c      	ldr	r3, [pc, #112]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d7e:	7f5b      	ldrb	r3, [r3, #29]
 8001d80:	061a      	lsls	r2, r3, #24
 8001d82:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d84:	7f1b      	ldrb	r3, [r3, #28]
 8001d86:	041b      	lsls	r3, r3, #16
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d8c:	7edb      	ldrb	r3, [r3, #27]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	4313      	orrs	r3, r2
 8001d92:	4a17      	ldr	r2, [pc, #92]	; (8001df0 <ReadAccuracyEstimate+0xa0>)
 8001d94:	7e92      	ldrb	r2, [r2, #26]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	60bb      	str	r3, [r7, #8]

	*horizontal = hor*1e-3;
 8001d9a:	68b8      	ldr	r0, [r7, #8]
 8001d9c:	f7fe fb7e 	bl	800049c <__aeabi_ui2d>
 8001da0:	a311      	add	r3, pc, #68	; (adr r3, 8001de8 <ReadAccuracyEstimate+0x98>)
 8001da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da6:	f7fe fbf3 	bl	8000590 <__aeabi_dmul>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe fee5 	bl	8000b80 <__aeabi_d2f>
 8001db6:	4602      	mov	r2, r0
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	601a      	str	r2, [r3, #0]
	*vertical = ver*1e-3;
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f7fe fb6d 	bl	800049c <__aeabi_ui2d>
 8001dc2:	a309      	add	r3, pc, #36	; (adr r3, 8001de8 <ReadAccuracyEstimate+0x98>)
 8001dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc8:	f7fe fbe2 	bl	8000590 <__aeabi_dmul>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f7fe fed4 	bl	8000b80 <__aeabi_d2f>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	601a      	str	r2, [r3, #0]
}
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	d2f1a9fc 	.word	0xd2f1a9fc
 8001dec:	3f50624d 	.word	0x3f50624d
 8001df0:	20000354 	.word	0x20000354
 8001df4:	00000000 	.word	0x00000000

08001df8 <gpsXY>:
	double y = 2 * atan2(sqrt(x), sqrt(1-x));

	return R * y; //unit meter
}

void gpsXY(double lat, double lon, float *xy){
 8001df8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dfc:	b0ac      	sub	sp, #176	; 0xb0
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	ed87 0b04 	vstr	d0, [r7, #16]
 8001e04:	ed87 1b02 	vstr	d1, [r7, #8]
 8001e08:	6078      	str	r0, [r7, #4]
	float x_axis_range = 250;		// where I think the map is on -250~250 square
 8001e0a:	4bd9      	ldr	r3, [pc, #868]	; (8002170 <gpsXY+0x378>)
 8001e0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	float y_axis_range = 250;		//
 8001e10:	4bd7      	ldr	r3, [pc, #860]	; (8002170 <gpsXY+0x378>)
 8001e12:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	double gps_driftx = 249472.0;	// to adjust gps x,y coordinate to near the original point
 8001e16:	a3c2      	add	r3, pc, #776	; (adr r3, 8002120 <gpsXY+0x328>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	double gps_drifty = 2743027.0;
 8001e20:	a3c1      	add	r3, pc, #772	; (adr r3, 8002128 <gpsXY+0x330>)
 8001e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e26:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
// reference
	//http://sask989.blogspot.com/2012/05/wgs84totwd97.html
    double a = 6378137.0;
 8001e2a:	a3c1      	add	r3, pc, #772	; (adr r3, 8002130 <gpsXY+0x338>)
 8001e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e30:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
    double b = 6356752.3142451;
 8001e34:	a3c0      	add	r3, pc, #768	; (adr r3, 8002138 <gpsXY+0x340>)
 8001e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3a:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
    double lon0 = 121 * DEG2RAD_D;
 8001e3e:	a3c0      	add	r3, pc, #768	; (adr r3, 8002140 <gpsXY+0x348>)
 8001e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e44:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
    double k0 = 0.9999;
 8001e48:	a3bf      	add	r3, pc, #764	; (adr r3, 8002148 <gpsXY+0x350>)
 8001e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4e:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
    double dx = 250000;
 8001e52:	a3bf      	add	r3, pc, #764	; (adr r3, 8002150 <gpsXY+0x358>)
 8001e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e58:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    double dy = 0;
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f04f 0300 	mov.w	r3, #0
 8001e64:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	lat = lat*DEG2RAD_D;
 8001e68:	a3bb      	add	r3, pc, #748	; (adr r3, 8002158 <gpsXY+0x360>)
 8001e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e72:	f7fe fb8d 	bl	8000590 <__aeabi_dmul>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	lon = lon*DEG2RAD_D;
 8001e7e:	a3b6      	add	r3, pc, #728	; (adr r3, 8002158 <gpsXY+0x360>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e88:	f7fe fb82 	bl	8000590 <__aeabi_dmul>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	e9c7 2302 	strd	r2, r3, [r7, #8]

    double e = (1 - pow(b,2) / pow(a,2));
 8001e94:	ed9f 1bb2 	vldr	d1, [pc, #712]	; 8002160 <gpsXY+0x368>
 8001e98:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 8001e9c:	f00e fa02 	bl	80102a4 <pow>
 8001ea0:	ec55 4b10 	vmov	r4, r5, d0
 8001ea4:	ed9f 1bae 	vldr	d1, [pc, #696]	; 8002160 <gpsXY+0x368>
 8001ea8:	ed97 0b24 	vldr	d0, [r7, #144]	; 0x90
 8001eac:	f00e f9fa 	bl	80102a4 <pow>
 8001eb0:	ec53 2b10 	vmov	r2, r3, d0
 8001eb4:	4620      	mov	r0, r4
 8001eb6:	4629      	mov	r1, r5
 8001eb8:	f7fe fc94 	bl	80007e4 <__aeabi_ddiv>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	f04f 0000 	mov.w	r0, #0
 8001ec4:	49ab      	ldr	r1, [pc, #684]	; (8002174 <gpsXY+0x37c>)
 8001ec6:	f7fe f9ab 	bl	8000220 <__aeabi_dsub>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    double e2 = (1 - pow(b, 2) / pow(a, 2)) / (pow(b, 2) / pow(a, 2));
 8001ed2:	ed9f 1ba3 	vldr	d1, [pc, #652]	; 8002160 <gpsXY+0x368>
 8001ed6:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 8001eda:	f00e f9e3 	bl	80102a4 <pow>
 8001ede:	ec55 4b10 	vmov	r4, r5, d0
 8001ee2:	ed9f 1b9f 	vldr	d1, [pc, #636]	; 8002160 <gpsXY+0x368>
 8001ee6:	ed97 0b24 	vldr	d0, [r7, #144]	; 0x90
 8001eea:	f00e f9db 	bl	80102a4 <pow>
 8001eee:	ec53 2b10 	vmov	r2, r3, d0
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	f7fe fc75 	bl	80007e4 <__aeabi_ddiv>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	f04f 0000 	mov.w	r0, #0
 8001f02:	499c      	ldr	r1, [pc, #624]	; (8002174 <gpsXY+0x37c>)
 8001f04:	f7fe f98c 	bl	8000220 <__aeabi_dsub>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	4614      	mov	r4, r2
 8001f0e:	461d      	mov	r5, r3
 8001f10:	ed9f 1b93 	vldr	d1, [pc, #588]	; 8002160 <gpsXY+0x368>
 8001f14:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 8001f18:	f00e f9c4 	bl	80102a4 <pow>
 8001f1c:	ec59 8b10 	vmov	r8, r9, d0
 8001f20:	ed9f 1b8f 	vldr	d1, [pc, #572]	; 8002160 <gpsXY+0x368>
 8001f24:	ed97 0b24 	vldr	d0, [r7, #144]	; 0x90
 8001f28:	f00e f9bc 	bl	80102a4 <pow>
 8001f2c:	ec53 2b10 	vmov	r2, r3, d0
 8001f30:	4640      	mov	r0, r8
 8001f32:	4649      	mov	r1, r9
 8001f34:	f7fe fc56 	bl	80007e4 <__aeabi_ddiv>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	4629      	mov	r1, r5
 8001f40:	f7fe fc50 	bl	80007e4 <__aeabi_ddiv>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	double V = a / sqrt(1 - e * pow(sin(lat), 2));
 8001f4c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001f50:	f00e f88a 	bl	8010068 <sin>
 8001f54:	eeb0 7a40 	vmov.f32	s14, s0
 8001f58:	eef0 7a60 	vmov.f32	s15, s1
 8001f5c:	ed9f 1b80 	vldr	d1, [pc, #512]	; 8002160 <gpsXY+0x368>
 8001f60:	eeb0 0a47 	vmov.f32	s0, s14
 8001f64:	eef0 0a67 	vmov.f32	s1, s15
 8001f68:	f00e f99c 	bl	80102a4 <pow>
 8001f6c:	ec51 0b10 	vmov	r0, r1, d0
 8001f70:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001f74:	f7fe fb0c 	bl	8000590 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	f04f 0000 	mov.w	r0, #0
 8001f80:	497c      	ldr	r1, [pc, #496]	; (8002174 <gpsXY+0x37c>)
 8001f82:	f7fe f94d 	bl	8000220 <__aeabi_dsub>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	ec43 2b17 	vmov	d7, r2, r3
 8001f8e:	eeb0 0a47 	vmov.f32	s0, s14
 8001f92:	eef0 0a67 	vmov.f32	s1, s15
 8001f96:	f00e f9f5 	bl	8010384 <sqrt>
 8001f9a:	ec53 2b10 	vmov	r2, r3, d0
 8001f9e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001fa2:	f7fe fc1f 	bl	80007e4 <__aeabi_ddiv>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	460b      	mov	r3, r1
 8001faa:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	double T = pow(tan(lat), 2);
 8001fae:	ed97 0b04 	vldr	d0, [r7, #16]
 8001fb2:	f00e f8b1 	bl	8010118 <tan>
 8001fb6:	eeb0 7a40 	vmov.f32	s14, s0
 8001fba:	eef0 7a60 	vmov.f32	s15, s1
 8001fbe:	ed9f 1b68 	vldr	d1, [pc, #416]	; 8002160 <gpsXY+0x368>
 8001fc2:	eeb0 0a47 	vmov.f32	s0, s14
 8001fc6:	eef0 0a67 	vmov.f32	s1, s15
 8001fca:	f00e f96b 	bl	80102a4 <pow>
 8001fce:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
	double C = e2 * pow(cos(lat), 2);
 8001fd2:	ed97 0b04 	vldr	d0, [r7, #16]
 8001fd6:	f00d ffe7 	bl	800ffa8 <cos>
 8001fda:	eeb0 7a40 	vmov.f32	s14, s0
 8001fde:	eef0 7a60 	vmov.f32	s15, s1
 8001fe2:	ed9f 1b5f 	vldr	d1, [pc, #380]	; 8002160 <gpsXY+0x368>
 8001fe6:	eeb0 0a47 	vmov.f32	s0, s14
 8001fea:	eef0 0a67 	vmov.f32	s1, s15
 8001fee:	f00e f959 	bl	80102a4 <pow>
 8001ff2:	ec53 2b10 	vmov	r2, r3, d0
 8001ff6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001ffa:	f7fe fac9 	bl	8000590 <__aeabi_dmul>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
 8002002:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double A = cos(lat) * (lon - lon0);
 8002006:	ed97 0b04 	vldr	d0, [r7, #16]
 800200a:	f00d ffcd 	bl	800ffa8 <cos>
 800200e:	ec55 4b10 	vmov	r4, r5, d0
 8002012:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002016:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800201a:	f7fe f901 	bl	8000220 <__aeabi_dsub>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4620      	mov	r0, r4
 8002024:	4629      	mov	r1, r5
 8002026:	f7fe fab3 	bl	8000590 <__aeabi_dmul>
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double M = a
			* ((1.0 - e / 4.0 - 3.0 * pow(e, 2) / 64.0
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b50      	ldr	r3, [pc, #320]	; (8002178 <gpsXY+0x380>)
 8002038:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800203c:	f7fe fbd2 	bl	80007e4 <__aeabi_ddiv>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	f04f 0000 	mov.w	r0, #0
 8002048:	494a      	ldr	r1, [pc, #296]	; (8002174 <gpsXY+0x37c>)
 800204a:	f7fe f8e9 	bl	8000220 <__aeabi_dsub>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4614      	mov	r4, r2
 8002054:	461d      	mov	r5, r3
 8002056:	ed9f 1b42 	vldr	d1, [pc, #264]	; 8002160 <gpsXY+0x368>
 800205a:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 800205e:	f00e f921 	bl	80102a4 <pow>
 8002062:	ec51 0b10 	vmov	r0, r1, d0
 8002066:	f04f 0200 	mov.w	r2, #0
 800206a:	4b44      	ldr	r3, [pc, #272]	; (800217c <gpsXY+0x384>)
 800206c:	f7fe fa90 	bl	8000590 <__aeabi_dmul>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	4610      	mov	r0, r2
 8002076:	4619      	mov	r1, r3
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	4b40      	ldr	r3, [pc, #256]	; (8002180 <gpsXY+0x388>)
 800207e:	f7fe fbb1 	bl	80007e4 <__aeabi_ddiv>
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	4620      	mov	r0, r4
 8002088:	4629      	mov	r1, r5
 800208a:	f7fe f8c9 	bl	8000220 <__aeabi_dsub>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4614      	mov	r4, r2
 8002094:	461d      	mov	r5, r3
					- 5.0 * pow(e, 3) / 256.0) * lat
 8002096:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8002168 <gpsXY+0x370>
 800209a:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 800209e:	f00e f901 	bl	80102a4 <pow>
 80020a2:	ec51 0b10 	vmov	r0, r1, d0
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	4b36      	ldr	r3, [pc, #216]	; (8002184 <gpsXY+0x38c>)
 80020ac:	f7fe fa70 	bl	8000590 <__aeabi_dmul>
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	4610      	mov	r0, r2
 80020b6:	4619      	mov	r1, r3
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	4b32      	ldr	r3, [pc, #200]	; (8002188 <gpsXY+0x390>)
 80020be:	f7fe fb91 	bl	80007e4 <__aeabi_ddiv>
 80020c2:	4602      	mov	r2, r0
 80020c4:	460b      	mov	r3, r1
 80020c6:	4620      	mov	r0, r4
 80020c8:	4629      	mov	r1, r5
 80020ca:	f7fe f8a9 	bl	8000220 <__aeabi_dsub>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4610      	mov	r0, r2
 80020d4:	4619      	mov	r1, r3
 80020d6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80020da:	f7fe fa59 	bl	8000590 <__aeabi_dmul>
 80020de:	4602      	mov	r2, r0
 80020e0:	460b      	mov	r3, r1
 80020e2:	4614      	mov	r4, r2
 80020e4:	461d      	mov	r5, r3
					- (3.0 * e / 8.0 + 3.0 * pow(e, 2) / 32.0
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	4b24      	ldr	r3, [pc, #144]	; (800217c <gpsXY+0x384>)
 80020ec:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80020f0:	f7fe fa4e 	bl	8000590 <__aeabi_dmul>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	4610      	mov	r0, r2
 80020fa:	4619      	mov	r1, r3
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	4b22      	ldr	r3, [pc, #136]	; (800218c <gpsXY+0x394>)
 8002102:	f7fe fb6f 	bl	80007e4 <__aeabi_ddiv>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4690      	mov	r8, r2
 800210c:	4699      	mov	r9, r3
 800210e:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8002160 <gpsXY+0x368>
 8002112:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8002116:	f00e f8c5 	bl	80102a4 <pow>
 800211a:	ec51 0b10 	vmov	r0, r1, d0
 800211e:	e037      	b.n	8002190 <gpsXY+0x398>
 8002120:	00000000 	.word	0x00000000
 8002124:	410e7400 	.word	0x410e7400
 8002128:	80000000 	.word	0x80000000
 800212c:	4144ed79 	.word	0x4144ed79
 8002130:	40000000 	.word	0x40000000
 8002134:	415854a6 	.word	0x415854a6
 8002138:	141c977b 	.word	0x141c977b
 800213c:	41583fc4 	.word	0x41583fc4
 8002140:	c57218a0 	.word	0xc57218a0
 8002144:	4000e510 	.word	0x4000e510
 8002148:	48e8a71e 	.word	0x48e8a71e
 800214c:	3fefff2e 	.word	0x3fefff2e
 8002150:	00000000 	.word	0x00000000
 8002154:	410e8480 	.word	0x410e8480
 8002158:	a2529d39 	.word	0xa2529d39
 800215c:	3f91df46 	.word	0x3f91df46
 8002160:	00000000 	.word	0x00000000
 8002164:	40000000 	.word	0x40000000
 8002168:	00000000 	.word	0x00000000
 800216c:	40080000 	.word	0x40080000
 8002170:	437a0000 	.word	0x437a0000
 8002174:	3ff00000 	.word	0x3ff00000
 8002178:	40100000 	.word	0x40100000
 800217c:	40080000 	.word	0x40080000
 8002180:	40500000 	.word	0x40500000
 8002184:	40140000 	.word	0x40140000
 8002188:	40700000 	.word	0x40700000
 800218c:	40200000 	.word	0x40200000
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	4be4      	ldr	r3, [pc, #912]	; (8002528 <gpsXY+0x730>)
 8002196:	f7fe f9fb 	bl	8000590 <__aeabi_dmul>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4610      	mov	r0, r2
 80021a0:	4619      	mov	r1, r3
 80021a2:	f04f 0200 	mov.w	r2, #0
 80021a6:	4be1      	ldr	r3, [pc, #900]	; (800252c <gpsXY+0x734>)
 80021a8:	f7fe fb1c 	bl	80007e4 <__aeabi_ddiv>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4640      	mov	r0, r8
 80021b2:	4649      	mov	r1, r9
 80021b4:	f7fe f836 	bl	8000224 <__adddf3>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4690      	mov	r8, r2
 80021be:	4699      	mov	r9, r3
							+ 45.0 * pow(e, 3) / 1024.0)
 80021c0:	ed9f 1bd3 	vldr	d1, [pc, #844]	; 8002510 <gpsXY+0x718>
 80021c4:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80021c8:	f00e f86c 	bl	80102a4 <pow>
 80021cc:	ec51 0b10 	vmov	r0, r1, d0
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	4bd6      	ldr	r3, [pc, #856]	; (8002530 <gpsXY+0x738>)
 80021d6:	f7fe f9db 	bl	8000590 <__aeabi_dmul>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4610      	mov	r0, r2
 80021e0:	4619      	mov	r1, r3
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	4bd3      	ldr	r3, [pc, #844]	; (8002534 <gpsXY+0x73c>)
 80021e8:	f7fe fafc 	bl	80007e4 <__aeabi_ddiv>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4640      	mov	r0, r8
 80021f2:	4649      	mov	r1, r9
 80021f4:	f7fe f816 	bl	8000224 <__adddf3>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4690      	mov	r8, r2
 80021fe:	4699      	mov	r9, r3
							* sin(2.0 * lat)
 8002200:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	f7fe f80c 	bl	8000224 <__adddf3>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	ec43 2b17 	vmov	d7, r2, r3
 8002214:	eeb0 0a47 	vmov.f32	s0, s14
 8002218:	eef0 0a67 	vmov.f32	s1, s15
 800221c:	f00d ff24 	bl	8010068 <sin>
 8002220:	ec53 2b10 	vmov	r2, r3, d0
 8002224:	4640      	mov	r0, r8
 8002226:	4649      	mov	r1, r9
 8002228:	f7fe f9b2 	bl	8000590 <__aeabi_dmul>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
					- (3.0 * e / 8.0 + 3.0 * pow(e, 2) / 32.0
 8002230:	4620      	mov	r0, r4
 8002232:	4629      	mov	r1, r5
 8002234:	f7fd fff4 	bl	8000220 <__aeabi_dsub>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4614      	mov	r4, r2
 800223e:	461d      	mov	r5, r3
					+ (15.0 * pow(e, 2) / 256.0
 8002240:	ed9f 1bb5 	vldr	d1, [pc, #724]	; 8002518 <gpsXY+0x720>
 8002244:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8002248:	f00e f82c 	bl	80102a4 <pow>
 800224c:	ec51 0b10 	vmov	r0, r1, d0
 8002250:	f04f 0200 	mov.w	r2, #0
 8002254:	4bb8      	ldr	r3, [pc, #736]	; (8002538 <gpsXY+0x740>)
 8002256:	f7fe f99b 	bl	8000590 <__aeabi_dmul>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	4bb5      	ldr	r3, [pc, #724]	; (800253c <gpsXY+0x744>)
 8002268:	f7fe fabc 	bl	80007e4 <__aeabi_ddiv>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4690      	mov	r8, r2
 8002272:	4699      	mov	r9, r3
							+ 45.0 * pow(e, 3) / 1024.0)
 8002274:	ed9f 1ba6 	vldr	d1, [pc, #664]	; 8002510 <gpsXY+0x718>
 8002278:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 800227c:	f00e f812 	bl	80102a4 <pow>
 8002280:	ec51 0b10 	vmov	r0, r1, d0
 8002284:	f04f 0200 	mov.w	r2, #0
 8002288:	4ba9      	ldr	r3, [pc, #676]	; (8002530 <gpsXY+0x738>)
 800228a:	f7fe f981 	bl	8000590 <__aeabi_dmul>
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	4610      	mov	r0, r2
 8002294:	4619      	mov	r1, r3
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	4ba6      	ldr	r3, [pc, #664]	; (8002534 <gpsXY+0x73c>)
 800229c:	f7fe faa2 	bl	80007e4 <__aeabi_ddiv>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4640      	mov	r0, r8
 80022a6:	4649      	mov	r1, r9
 80022a8:	f7fd ffbc 	bl	8000224 <__adddf3>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4690      	mov	r8, r2
 80022b2:	4699      	mov	r9, r3
							* sin(4.0 * lat)
 80022b4:	f04f 0200 	mov.w	r2, #0
 80022b8:	4ba1      	ldr	r3, [pc, #644]	; (8002540 <gpsXY+0x748>)
 80022ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022be:	f7fe f967 	bl	8000590 <__aeabi_dmul>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	ec43 2b17 	vmov	d7, r2, r3
 80022ca:	eeb0 0a47 	vmov.f32	s0, s14
 80022ce:	eef0 0a67 	vmov.f32	s1, s15
 80022d2:	f00d fec9 	bl	8010068 <sin>
 80022d6:	ec53 2b10 	vmov	r2, r3, d0
 80022da:	4640      	mov	r0, r8
 80022dc:	4649      	mov	r1, r9
 80022de:	f7fe f957 	bl	8000590 <__aeabi_dmul>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
					+ (15.0 * pow(e, 2) / 256.0
 80022e6:	4620      	mov	r0, r4
 80022e8:	4629      	mov	r1, r5
 80022ea:	f7fd ff9b 	bl	8000224 <__adddf3>
 80022ee:	4602      	mov	r2, r0
 80022f0:	460b      	mov	r3, r1
 80022f2:	4614      	mov	r4, r2
 80022f4:	461d      	mov	r5, r3
					- (35.0 * pow(e, 3) / 3072.0) * sin(6.0 * lat));
 80022f6:	ed9f 1b86 	vldr	d1, [pc, #536]	; 8002510 <gpsXY+0x718>
 80022fa:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80022fe:	f00d ffd1 	bl	80102a4 <pow>
 8002302:	ec51 0b10 	vmov	r0, r1, d0
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	4b8e      	ldr	r3, [pc, #568]	; (8002544 <gpsXY+0x74c>)
 800230c:	f7fe f940 	bl	8000590 <__aeabi_dmul>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4610      	mov	r0, r2
 8002316:	4619      	mov	r1, r3
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	4b8a      	ldr	r3, [pc, #552]	; (8002548 <gpsXY+0x750>)
 800231e:	f7fe fa61 	bl	80007e4 <__aeabi_ddiv>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	4690      	mov	r8, r2
 8002328:	4699      	mov	r9, r3
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	4b87      	ldr	r3, [pc, #540]	; (800254c <gpsXY+0x754>)
 8002330:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002334:	f7fe f92c 	bl	8000590 <__aeabi_dmul>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	ec43 2b17 	vmov	d7, r2, r3
 8002340:	eeb0 0a47 	vmov.f32	s0, s14
 8002344:	eef0 0a67 	vmov.f32	s1, s15
 8002348:	f00d fe8e 	bl	8010068 <sin>
 800234c:	ec53 2b10 	vmov	r2, r3, d0
 8002350:	4640      	mov	r0, r8
 8002352:	4649      	mov	r1, r9
 8002354:	f7fe f91c 	bl	8000590 <__aeabi_dmul>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	4620      	mov	r0, r4
 800235e:	4629      	mov	r1, r5
 8002360:	f7fd ff5e 	bl	8000220 <__aeabi_dsub>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
	double M = a
 8002368:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800236c:	f7fe f910 	bl	8000590 <__aeabi_dmul>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    // x
    double x = dx + k0 * V * (A + (1 - T + C) * pow(A, 3) / 6 + (5 - 18 * T + pow(T, 2) + 72 * C - 58 * e2) * pow(A, 5) / 120);
 8002378:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800237c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002380:	f7fe f906 	bl	8000590 <__aeabi_dmul>
 8002384:	4602      	mov	r2, r0
 8002386:	460b      	mov	r3, r1
 8002388:	4614      	mov	r4, r2
 800238a:	461d      	mov	r5, r3
 800238c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002390:	f04f 0000 	mov.w	r0, #0
 8002394:	496e      	ldr	r1, [pc, #440]	; (8002550 <gpsXY+0x758>)
 8002396:	f7fd ff43 	bl	8000220 <__aeabi_dsub>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4610      	mov	r0, r2
 80023a0:	4619      	mov	r1, r3
 80023a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80023a6:	f7fd ff3d 	bl	8000224 <__adddf3>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4690      	mov	r8, r2
 80023b0:	4699      	mov	r9, r3
 80023b2:	ed9f 1b57 	vldr	d1, [pc, #348]	; 8002510 <gpsXY+0x718>
 80023b6:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80023ba:	f00d ff73 	bl	80102a4 <pow>
 80023be:	ec53 2b10 	vmov	r2, r3, d0
 80023c2:	4640      	mov	r0, r8
 80023c4:	4649      	mov	r1, r9
 80023c6:	f7fe f8e3 	bl	8000590 <__aeabi_dmul>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	4b5d      	ldr	r3, [pc, #372]	; (800254c <gpsXY+0x754>)
 80023d8:	f7fe fa04 	bl	80007e4 <__aeabi_ddiv>
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4610      	mov	r0, r2
 80023e2:	4619      	mov	r1, r3
 80023e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80023e8:	f7fd ff1c 	bl	8000224 <__adddf3>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	4690      	mov	r8, r2
 80023f2:	4699      	mov	r9, r3
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	4b56      	ldr	r3, [pc, #344]	; (8002554 <gpsXY+0x75c>)
 80023fa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80023fe:	f7fe f8c7 	bl	8000590 <__aeabi_dmul>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	f04f 0000 	mov.w	r0, #0
 800240a:	4953      	ldr	r1, [pc, #332]	; (8002558 <gpsXY+0x760>)
 800240c:	f7fd ff08 	bl	8000220 <__aeabi_dsub>
 8002410:	4602      	mov	r2, r0
 8002412:	460b      	mov	r3, r1
 8002414:	4692      	mov	sl, r2
 8002416:	469b      	mov	fp, r3
 8002418:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 8002518 <gpsXY+0x720>
 800241c:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8002420:	f00d ff40 	bl	80102a4 <pow>
 8002424:	ec53 2b10 	vmov	r2, r3, d0
 8002428:	4650      	mov	r0, sl
 800242a:	4659      	mov	r1, fp
 800242c:	f7fd fefa 	bl	8000224 <__adddf3>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	4692      	mov	sl, r2
 8002436:	469b      	mov	fp, r3
 8002438:	f04f 0200 	mov.w	r2, #0
 800243c:	4b47      	ldr	r3, [pc, #284]	; (800255c <gpsXY+0x764>)
 800243e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002442:	f7fe f8a5 	bl	8000590 <__aeabi_dmul>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	4650      	mov	r0, sl
 800244c:	4659      	mov	r1, fp
 800244e:	f7fd fee9 	bl	8000224 <__adddf3>
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
 8002456:	4692      	mov	sl, r2
 8002458:	469b      	mov	fp, r3
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	4b40      	ldr	r3, [pc, #256]	; (8002560 <gpsXY+0x768>)
 8002460:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002464:	f7fe f894 	bl	8000590 <__aeabi_dmul>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4650      	mov	r0, sl
 800246e:	4659      	mov	r1, fp
 8002470:	f7fd fed6 	bl	8000220 <__aeabi_dsub>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	4692      	mov	sl, r2
 800247a:	469b      	mov	fp, r3
 800247c:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8002520 <gpsXY+0x728>
 8002480:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002484:	f00d ff0e 	bl	80102a4 <pow>
 8002488:	ec53 2b10 	vmov	r2, r3, d0
 800248c:	4650      	mov	r0, sl
 800248e:	4659      	mov	r1, fp
 8002490:	f7fe f87e 	bl	8000590 <__aeabi_dmul>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4610      	mov	r0, r2
 800249a:	4619      	mov	r1, r3
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	4b30      	ldr	r3, [pc, #192]	; (8002564 <gpsXY+0x76c>)
 80024a2:	f7fe f99f 	bl	80007e4 <__aeabi_ddiv>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	4640      	mov	r0, r8
 80024ac:	4649      	mov	r1, r9
 80024ae:	f7fd feb9 	bl	8000224 <__adddf3>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	4620      	mov	r0, r4
 80024b8:	4629      	mov	r1, r5
 80024ba:	f7fe f869 	bl	8000590 <__aeabi_dmul>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80024c6:	f7fd fead 	bl	8000224 <__adddf3>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
   // y
    double y = dy + k0 * (M + V * tan(lat) * (pow(A, 2) / 2 + (5 - T + 9 * C + 4 * pow(C, 2)) * pow(A, 4) / 24 + ( 61 - 58 * T + pow(T, 2) + 600 * C - 330 * e2) * pow(A, 6) / 720));
 80024d2:	ed97 0b04 	vldr	d0, [r7, #16]
 80024d6:	f00d fe1f 	bl	8010118 <tan>
 80024da:	ec51 0b10 	vmov	r0, r1, d0
 80024de:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024e2:	f7fe f855 	bl	8000590 <__aeabi_dmul>
 80024e6:	4602      	mov	r2, r0
 80024e8:	460b      	mov	r3, r1
 80024ea:	4614      	mov	r4, r2
 80024ec:	461d      	mov	r5, r3
 80024ee:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 8002518 <gpsXY+0x720>
 80024f2:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80024f6:	f00d fed5 	bl	80102a4 <pow>
 80024fa:	ec51 0b10 	vmov	r0, r1, d0
 80024fe:	f04f 0200 	mov.w	r2, #0
 8002502:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002506:	f7fe f96d 	bl	80007e4 <__aeabi_ddiv>
 800250a:	e02d      	b.n	8002568 <gpsXY+0x770>
 800250c:	f3af 8000 	nop.w
 8002510:	00000000 	.word	0x00000000
 8002514:	40080000 	.word	0x40080000
 8002518:	00000000 	.word	0x00000000
 800251c:	40000000 	.word	0x40000000
 8002520:	00000000 	.word	0x00000000
 8002524:	40140000 	.word	0x40140000
 8002528:	40080000 	.word	0x40080000
 800252c:	40400000 	.word	0x40400000
 8002530:	40468000 	.word	0x40468000
 8002534:	40900000 	.word	0x40900000
 8002538:	402e0000 	.word	0x402e0000
 800253c:	40700000 	.word	0x40700000
 8002540:	40100000 	.word	0x40100000
 8002544:	40418000 	.word	0x40418000
 8002548:	40a80000 	.word	0x40a80000
 800254c:	40180000 	.word	0x40180000
 8002550:	3ff00000 	.word	0x3ff00000
 8002554:	40320000 	.word	0x40320000
 8002558:	40140000 	.word	0x40140000
 800255c:	40520000 	.word	0x40520000
 8002560:	404d0000 	.word	0x404d0000
 8002564:	405e0000 	.word	0x405e0000
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4690      	mov	r8, r2
 800256e:	4699      	mov	r9, r3
 8002570:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002574:	f04f 0000 	mov.w	r0, #0
 8002578:	499b      	ldr	r1, [pc, #620]	; (80027e8 <gpsXY+0x9f0>)
 800257a:	f7fd fe51 	bl	8000220 <__aeabi_dsub>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	4692      	mov	sl, r2
 8002584:	469b      	mov	fp, r3
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	4b98      	ldr	r3, [pc, #608]	; (80027ec <gpsXY+0x9f4>)
 800258c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002590:	f7fd fffe 	bl	8000590 <__aeabi_dmul>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	4650      	mov	r0, sl
 800259a:	4659      	mov	r1, fp
 800259c:	f7fd fe42 	bl	8000224 <__adddf3>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4692      	mov	sl, r2
 80025a6:	469b      	mov	fp, r3
 80025a8:	ed9f 1b87 	vldr	d1, [pc, #540]	; 80027c8 <gpsXY+0x9d0>
 80025ac:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80025b0:	f00d fe78 	bl	80102a4 <pow>
 80025b4:	ec51 0b10 	vmov	r0, r1, d0
 80025b8:	f04f 0200 	mov.w	r2, #0
 80025bc:	4b8c      	ldr	r3, [pc, #560]	; (80027f0 <gpsXY+0x9f8>)
 80025be:	f7fd ffe7 	bl	8000590 <__aeabi_dmul>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4650      	mov	r0, sl
 80025c8:	4659      	mov	r1, fp
 80025ca:	f7fd fe2b 	bl	8000224 <__adddf3>
 80025ce:	4602      	mov	r2, r0
 80025d0:	460b      	mov	r3, r1
 80025d2:	4692      	mov	sl, r2
 80025d4:	469b      	mov	fp, r3
 80025d6:	ed9f 1b7e 	vldr	d1, [pc, #504]	; 80027d0 <gpsXY+0x9d8>
 80025da:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80025de:	f00d fe61 	bl	80102a4 <pow>
 80025e2:	ec53 2b10 	vmov	r2, r3, d0
 80025e6:	4650      	mov	r0, sl
 80025e8:	4659      	mov	r1, fp
 80025ea:	f7fd ffd1 	bl	8000590 <__aeabi_dmul>
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	f04f 0200 	mov.w	r2, #0
 80025fa:	4b7e      	ldr	r3, [pc, #504]	; (80027f4 <gpsXY+0x9fc>)
 80025fc:	f7fe f8f2 	bl	80007e4 <__aeabi_ddiv>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4640      	mov	r0, r8
 8002606:	4649      	mov	r1, r9
 8002608:	f7fd fe0c 	bl	8000224 <__adddf3>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4690      	mov	r8, r2
 8002612:	4699      	mov	r9, r3
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	4b77      	ldr	r3, [pc, #476]	; (80027f8 <gpsXY+0xa00>)
 800261a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800261e:	f7fd ffb7 	bl	8000590 <__aeabi_dmul>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	f04f 0000 	mov.w	r0, #0
 800262a:	4974      	ldr	r1, [pc, #464]	; (80027fc <gpsXY+0xa04>)
 800262c:	f7fd fdf8 	bl	8000220 <__aeabi_dsub>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4692      	mov	sl, r2
 8002636:	469b      	mov	fp, r3
 8002638:	ed9f 1b63 	vldr	d1, [pc, #396]	; 80027c8 <gpsXY+0x9d0>
 800263c:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8002640:	f00d fe30 	bl	80102a4 <pow>
 8002644:	ec53 2b10 	vmov	r2, r3, d0
 8002648:	4650      	mov	r0, sl
 800264a:	4659      	mov	r1, fp
 800264c:	f7fd fdea 	bl	8000224 <__adddf3>
 8002650:	4602      	mov	r2, r0
 8002652:	460b      	mov	r3, r1
 8002654:	4692      	mov	sl, r2
 8002656:	469b      	mov	fp, r3
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	4b68      	ldr	r3, [pc, #416]	; (8002800 <gpsXY+0xa08>)
 800265e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002662:	f7fd ff95 	bl	8000590 <__aeabi_dmul>
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	4650      	mov	r0, sl
 800266c:	4659      	mov	r1, fp
 800266e:	f7fd fdd9 	bl	8000224 <__adddf3>
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	4692      	mov	sl, r2
 8002678:	469b      	mov	fp, r3
 800267a:	a357      	add	r3, pc, #348	; (adr r3, 80027d8 <gpsXY+0x9e0>)
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002680:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002684:	f7fd ff84 	bl	8000590 <__aeabi_dmul>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	4650      	mov	r0, sl
 800268e:	4659      	mov	r1, fp
 8002690:	f7fd fdc6 	bl	8000220 <__aeabi_dsub>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4692      	mov	sl, r2
 800269a:	469b      	mov	fp, r3
 800269c:	ed9f 1b50 	vldr	d1, [pc, #320]	; 80027e0 <gpsXY+0x9e8>
 80026a0:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80026a4:	f00d fdfe 	bl	80102a4 <pow>
 80026a8:	ec53 2b10 	vmov	r2, r3, d0
 80026ac:	4650      	mov	r0, sl
 80026ae:	4659      	mov	r1, fp
 80026b0:	f7fd ff6e 	bl	8000590 <__aeabi_dmul>
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	4610      	mov	r0, r2
 80026ba:	4619      	mov	r1, r3
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	4b50      	ldr	r3, [pc, #320]	; (8002804 <gpsXY+0xa0c>)
 80026c2:	f7fe f88f 	bl	80007e4 <__aeabi_ddiv>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4640      	mov	r0, r8
 80026cc:	4649      	mov	r1, r9
 80026ce:	f7fd fda9 	bl	8000224 <__adddf3>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4620      	mov	r0, r4
 80026d8:	4629      	mov	r1, r5
 80026da:	f7fd ff59 	bl	8000590 <__aeabi_dmul>
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	4610      	mov	r0, r2
 80026e4:	4619      	mov	r1, r3
 80026e6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80026ea:	f7fd fd9b 	bl	8000224 <__adddf3>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	4610      	mov	r0, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80026fa:	f7fd ff49 	bl	8000590 <__aeabi_dmul>
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002706:	f7fd fd8d 	bl	8000224 <__adddf3>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	e9c7 2308 	strd	r2, r3, [r7, #32]

    float tmp_xy[2];
    tmp_xy[0] = (float)(x-gps_driftx);
 8002712:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002716:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800271a:	f7fd fd81 	bl	8000220 <__aeabi_dsub>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f7fe fa2b 	bl	8000b80 <__aeabi_d2f>
 800272a:	4603      	mov	r3, r0
 800272c:	61bb      	str	r3, [r7, #24]
    tmp_xy[1] = (float)(y-gps_drifty);
 800272e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002732:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002736:	f7fd fd73 	bl	8000220 <__aeabi_dsub>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4610      	mov	r0, r2
 8002740:	4619      	mov	r1, r3
 8002742:	f7fe fa1d 	bl	8000b80 <__aeabi_d2f>
 8002746:	4603      	mov	r3, r0
 8002748:	61fb      	str	r3, [r7, #28]
    if(fabs(tmp_xy[0]) < x_axis_range && fabs(tmp_xy[1]) < y_axis_range){
 800274a:	edd7 7a06 	vldr	s15, [r7, #24]
 800274e:	eef0 7ae7 	vabs.f32	s15, s15
 8002752:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002756:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800275a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275e:	dc00      	bgt.n	8002762 <gpsXY+0x96a>
        xy[0] = (float)(x-gps_driftx);
        xy[1] = (float)(y-gps_drifty);
    }
}
 8002760:	e02a      	b.n	80027b8 <gpsXY+0x9c0>
    if(fabs(tmp_xy[0]) < x_axis_range && fabs(tmp_xy[1]) < y_axis_range){
 8002762:	edd7 7a07 	vldr	s15, [r7, #28]
 8002766:	eef0 7ae7 	vabs.f32	s15, s15
 800276a:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 800276e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002776:	dc00      	bgt.n	800277a <gpsXY+0x982>
}
 8002778:	e01e      	b.n	80027b8 <gpsXY+0x9c0>
        xy[0] = (float)(x-gps_driftx);
 800277a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800277e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002782:	f7fd fd4d 	bl	8000220 <__aeabi_dsub>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f7fe f9f7 	bl	8000b80 <__aeabi_d2f>
 8002792:	4602      	mov	r2, r0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	601a      	str	r2, [r3, #0]
        xy[1] = (float)(y-gps_drifty);
 8002798:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800279c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80027a0:	f7fd fd3e 	bl	8000220 <__aeabi_dsub>
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	4610      	mov	r0, r2
 80027aa:	4619      	mov	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	1d1c      	adds	r4, r3, #4
 80027b0:	f7fe f9e6 	bl	8000b80 <__aeabi_d2f>
 80027b4:	4603      	mov	r3, r0
 80027b6:	6023      	str	r3, [r4, #0]
}
 80027b8:	bf00      	nop
 80027ba:	37b0      	adds	r7, #176	; 0xb0
 80027bc:	46bd      	mov	sp, r7
 80027be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027c2:	bf00      	nop
 80027c4:	f3af 8000 	nop.w
 80027c8:	00000000 	.word	0x00000000
 80027cc:	40000000 	.word	0x40000000
 80027d0:	00000000 	.word	0x00000000
 80027d4:	40100000 	.word	0x40100000
 80027d8:	00000000 	.word	0x00000000
 80027dc:	4074a000 	.word	0x4074a000
 80027e0:	00000000 	.word	0x00000000
 80027e4:	40180000 	.word	0x40180000
 80027e8:	40140000 	.word	0x40140000
 80027ec:	40220000 	.word	0x40220000
 80027f0:	40100000 	.word	0x40100000
 80027f4:	40380000 	.word	0x40380000
 80027f8:	404d0000 	.word	0x404d0000
 80027fc:	404e8000 	.word	0x404e8000
 8002800:	4082c000 	.word	0x4082c000
 8002804:	40868000 	.word	0x40868000

08002808 <LcdData>:
#include "LCD.h"
#include "math.h"

void LcdData(uint8_t* tx_data, float* mu, float* accuracy, float* point_current, float V_current,
			float theta_x, float theta_y, uint8_t tracking_first_flag){
 8002808:	b5b0      	push	{r4, r5, r7, lr}
 800280a:	b090      	sub	sp, #64	; 0x40
 800280c:	af00      	add	r7, sp, #0
 800280e:	61f8      	str	r0, [r7, #28]
 8002810:	61b9      	str	r1, [r7, #24]
 8002812:	617a      	str	r2, [r7, #20]
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	ed87 0a03 	vstr	s0, [r7, #12]
 800281a:	edc7 0a02 	vstr	s1, [r7, #8]
 800281e:	ed87 1a01 	vstr	s2, [r7, #4]
	 * @input:    theta_x: roll angle
	 * @function: built TX data to be transmitted to stm2 LCD display
	 * */

	// add start_bit to ensure we receive at the correct position
	tx_data[START] = START_BIT;
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	22fe      	movs	r2, #254	; 0xfe
 8002826:	701a      	strb	r2, [r3, #0]

	// EKF fused state
	int16_t lcd_ekfx   = mu[0] * LCD_GAIN;
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	edd3 7a00 	vldr	s15, [r3]
 800282e:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8002af0 <LcdData+0x2e8>
 8002832:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002836:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283a:	ee17 3a90 	vmov	r3, s15
 800283e:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t lcd_ekfy   = mu[1] * LCD_GAIN;
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	3304      	adds	r3, #4
 8002844:	edd3 7a00 	vldr	s15, [r3]
 8002848:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002af0 <LcdData+0x2e8>
 800284c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002850:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002854:	ee17 3a90 	vmov	r3, s15
 8002858:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t lcd_ekfphi = mu[2] * LCD_GAIN;
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	3308      	adds	r3, #8
 800285e:	edd3 7a00 	vldr	s15, [r3]
 8002862:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8002af0 <LcdData+0x2e8>
 8002866:	ee67 7a87 	vmul.f32	s15, s15, s14
 800286a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800286e:	ee17 3a90 	vmov	r3, s15
 8002872:	877b      	strh	r3, [r7, #58]	; 0x3a

	tx_data[EXFx_f] = lcd_ekfx >> 8U;
 8002874:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8002878:	121b      	asrs	r3, r3, #8
 800287a:	b21a      	sxth	r2, r3
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	3302      	adds	r3, #2
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	701a      	strb	r2, [r3, #0]
	tx_data[EKFx_s] = lcd_ekfx;
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	3303      	adds	r3, #3
 8002888:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	701a      	strb	r2, [r3, #0]
	tx_data[EKFy_f] = lcd_ekfy >> 8U;
 800288e:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 8002892:	121b      	asrs	r3, r3, #8
 8002894:	b21a      	sxth	r2, r3
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3304      	adds	r3, #4
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	701a      	strb	r2, [r3, #0]
	tx_data[EKFy_s] = lcd_ekfy;
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	3305      	adds	r3, #5
 80028a2:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	701a      	strb	r2, [r3, #0]
	tx_data[EKFphi_f] = lcd_ekfphi >> 8U;
 80028a8:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 80028ac:	121b      	asrs	r3, r3, #8
 80028ae:	b21a      	sxth	r2, r3
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	3306      	adds	r3, #6
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	701a      	strb	r2, [r3, #0]
	tx_data[EKFphi_s] = lcd_ekfphi;
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	3307      	adds	r3, #7
 80028bc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	701a      	strb	r2, [r3, #0]

	// GPS horizontal accuracy
	int16_t lcd_acc   = accuracy[0] * LCD_GAIN;
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	edd3 7a00 	vldr	s15, [r3]
 80028c8:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8002af0 <LcdData+0x2e8>
 80028cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028d4:	ee17 3a90 	vmov	r3, s15
 80028d8:	873b      	strh	r3, [r7, #56]	; 0x38

	tx_data[GPSacc_f] = lcd_acc >> 8U;
 80028da:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80028de:	121b      	asrs	r3, r3, #8
 80028e0:	b21a      	sxth	r2, r3
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3308      	adds	r3, #8
 80028e6:	b2d2      	uxtb	r2, r2
 80028e8:	701a      	strb	r2, [r3, #0]
	tx_data[GPSacc_s] = lcd_acc;
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3309      	adds	r3, #9
 80028ee:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80028f0:	b2d2      	uxtb	r2, r2
 80028f2:	701a      	strb	r2, [r3, #0]

	// GPS position
	int16_t lcd_gpsx  = point_current[0] * LCD_GAIN;
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	edd3 7a00 	vldr	s15, [r3]
 80028fa:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8002af0 <LcdData+0x2e8>
 80028fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002902:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002906:	ee17 3a90 	vmov	r3, s15
 800290a:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t lcd_gpsy  = point_current[1] * LCD_GAIN;
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	3304      	adds	r3, #4
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8002af0 <LcdData+0x2e8>
 8002918:	ee67 7a87 	vmul.f32	s15, s15, s14
 800291c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002920:	ee17 3a90 	vmov	r3, s15
 8002924:	86bb      	strh	r3, [r7, #52]	; 0x34

	tx_data[GPSx_f] = lcd_gpsx >> 8U;
 8002926:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800292a:	121b      	asrs	r3, r3, #8
 800292c:	b21a      	sxth	r2, r3
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	330a      	adds	r3, #10
 8002932:	b2d2      	uxtb	r2, r2
 8002934:	701a      	strb	r2, [r3, #0]
	tx_data[GPSx_s] = lcd_gpsx;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	330b      	adds	r3, #11
 800293a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	701a      	strb	r2, [r3, #0]
	tx_data[GPSy_f] = lcd_gpsy >> 8U;
 8002940:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8002944:	121b      	asrs	r3, r3, #8
 8002946:	b21a      	sxth	r2, r3
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	330c      	adds	r3, #12
 800294c:	b2d2      	uxtb	r2, r2
 800294e:	701a      	strb	r2, [r3, #0]
	tx_data[GPSy_s] = lcd_gpsy;
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	330d      	adds	r3, #13
 8002954:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002956:	b2d2      	uxtb	r2, r2
 8002958:	701a      	strb	r2, [r3, #0]

	// Bicycle current velocity
	int16_t lcd_vel   = V_current * LCD_GAIN;
 800295a:	edd7 7a03 	vldr	s15, [r7, #12]
 800295e:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8002af0 <LcdData+0x2e8>
 8002962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002966:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800296a:	ee17 3a90 	vmov	r3, s15
 800296e:	867b      	strh	r3, [r7, #50]	; 0x32

	tx_data[VEL_f] = lcd_vel >> 8U;
 8002970:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002974:	121b      	asrs	r3, r3, #8
 8002976:	b21a      	sxth	r2, r3
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	330e      	adds	r3, #14
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	701a      	strb	r2, [r3, #0]
	tx_data[VEL_s] = lcd_vel;
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	330f      	adds	r3, #15
 8002984:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	701a      	strb	r2, [r3, #0]

	// Tilt angle display
	if (tracking_first_flag == 0){
 800298a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800298e:	2b00      	cmp	r3, #0
 8002990:	d152      	bne.n	8002a38 <LcdData+0x230>
		if (theta_x == 0 && theta_y == 0){                             // if no IMU data is received, make all three lights light up
 8002992:	edd7 7a02 	vldr	s15, [r7, #8]
 8002996:	eef5 7a40 	vcmp.f32	s15, #0.0
 800299a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800299e:	d10b      	bne.n	80029b8 <LcdData+0x1b0>
 80029a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80029a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80029a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ac:	d104      	bne.n	80029b8 <LcdData+0x1b0>
			tx_data[IMU] = LED_ALL;
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3310      	adds	r3, #16
 80029b2:	220a      	movs	r2, #10
 80029b4:	701a      	strb	r2, [r3, #0]
 80029b6:	e092      	b.n	8002ade <LcdData+0x2d6>
		}else{
			double angle_margin = 0.02;
 80029b8:	a34b      	add	r3, pc, #300	; (adr r3, 8002ae8 <LcdData+0x2e0>)
 80029ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029be:	e9c7 2308 	strd	r2, r3, [r7, #32]
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 80029c2:	68b8      	ldr	r0, [r7, #8]
 80029c4:	f7fd fd8c 	bl	80004e0 <__aeabi_f2d>
 80029c8:	4604      	mov	r4, r0
 80029ca:	460d      	mov	r5, r1
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80029d8:	f7fd fc24 	bl	8000224 <__adddf3>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4620      	mov	r0, r4
 80029e2:	4629      	mov	r1, r5
 80029e4:	f7fe f864 	bl	8000ab0 <__aeabi_dcmpgt>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d004      	beq.n	80029f8 <LcdData+0x1f0>
				tx_data[IMU] = LED_LEFT;
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	3310      	adds	r3, #16
 80029f2:	220b      	movs	r2, #11
 80029f4:	701a      	strb	r2, [r3, #0]
				tx_data[IMU] = LED_NMID;
			}
		}
	}

}
 80029f6:	e072      	b.n	8002ade <LcdData+0x2d6>
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 80029f8:	68b8      	ldr	r0, [r7, #8]
 80029fa:	f7fd fd71 	bl	80004e0 <__aeabi_f2d>
 80029fe:	4604      	mov	r4, r0
 8002a00:	460d      	mov	r5, r1
 8002a02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a06:	f04f 0000 	mov.w	r0, #0
 8002a0a:	f04f 0100 	mov.w	r1, #0
 8002a0e:	f7fd fc07 	bl	8000220 <__aeabi_dsub>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4620      	mov	r0, r4
 8002a18:	4629      	mov	r1, r5
 8002a1a:	f7fe f82b 	bl	8000a74 <__aeabi_dcmplt>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d004      	beq.n	8002a2e <LcdData+0x226>
				tx_data[IMU] = LED_RIGHT;
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	3310      	adds	r3, #16
 8002a28:	220d      	movs	r2, #13
 8002a2a:	701a      	strb	r2, [r3, #0]
}
 8002a2c:	e057      	b.n	8002ade <LcdData+0x2d6>
				tx_data[IMU] = LED_MID;
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3310      	adds	r3, #16
 8002a32:	220c      	movs	r2, #12
 8002a34:	701a      	strb	r2, [r3, #0]
}
 8002a36:	e052      	b.n	8002ade <LcdData+0x2d6>
		if (theta_x == 0 && theta_y == 0){                             // if no IMU data is received, make all three lights light up
 8002a38:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a3c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a44:	d10b      	bne.n	8002a5e <LcdData+0x256>
 8002a46:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a4a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a52:	d104      	bne.n	8002a5e <LcdData+0x256>
			tx_data[IMU] = LED_ALL;
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	3310      	adds	r3, #16
 8002a58:	220a      	movs	r2, #10
 8002a5a:	701a      	strb	r2, [r3, #0]
 8002a5c:	e03f      	b.n	8002ade <LcdData+0x2d6>
			double angle_margin = 0.02;
 8002a5e:	a322      	add	r3, pc, #136	; (adr r3, 8002ae8 <LcdData+0x2e0>)
 8002a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a64:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 8002a68:	68b8      	ldr	r0, [r7, #8]
 8002a6a:	f7fd fd39 	bl	80004e0 <__aeabi_f2d>
 8002a6e:	4604      	mov	r4, r0
 8002a70:	460d      	mov	r5, r1
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	f04f 0300 	mov.w	r3, #0
 8002a7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002a7e:	f7fd fbd1 	bl	8000224 <__adddf3>
 8002a82:	4602      	mov	r2, r0
 8002a84:	460b      	mov	r3, r1
 8002a86:	4620      	mov	r0, r4
 8002a88:	4629      	mov	r1, r5
 8002a8a:	f7fe f811 	bl	8000ab0 <__aeabi_dcmpgt>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d004      	beq.n	8002a9e <LcdData+0x296>
				tx_data[IMU] = LED_NLEFT;
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	3310      	adds	r3, #16
 8002a98:	220e      	movs	r2, #14
 8002a9a:	701a      	strb	r2, [r3, #0]
}
 8002a9c:	e01f      	b.n	8002ade <LcdData+0x2d6>
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 8002a9e:	68b8      	ldr	r0, [r7, #8]
 8002aa0:	f7fd fd1e 	bl	80004e0 <__aeabi_f2d>
 8002aa4:	4604      	mov	r4, r0
 8002aa6:	460d      	mov	r5, r1
 8002aa8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002aac:	f04f 0000 	mov.w	r0, #0
 8002ab0:	f04f 0100 	mov.w	r1, #0
 8002ab4:	f7fd fbb4 	bl	8000220 <__aeabi_dsub>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	460b      	mov	r3, r1
 8002abc:	4620      	mov	r0, r4
 8002abe:	4629      	mov	r1, r5
 8002ac0:	f7fd ffd8 	bl	8000a74 <__aeabi_dcmplt>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d004      	beq.n	8002ad4 <LcdData+0x2cc>
				tx_data[IMU] = LED_NRIGHT;
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3310      	adds	r3, #16
 8002ace:	2210      	movs	r2, #16
 8002ad0:	701a      	strb	r2, [r3, #0]
}
 8002ad2:	e004      	b.n	8002ade <LcdData+0x2d6>
				tx_data[IMU] = LED_NMID;
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	3310      	adds	r3, #16
 8002ad8:	220f      	movs	r2, #15
 8002ada:	701a      	strb	r2, [r3, #0]
}
 8002adc:	e7ff      	b.n	8002ade <LcdData+0x2d6>
 8002ade:	bf00      	nop
 8002ae0:	3740      	adds	r7, #64	; 0x40
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	47ae147b 	.word	0x47ae147b
 8002aec:	3f947ae1 	.word	0x3f947ae1
 8002af0:	42c80000 	.word	0x42c80000

08002af4 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <LL_TIM_OC_GetCompareCH1>:
  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
  * @param  TIMx Timer instance
  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
  */
__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f06f 0202 	mvn.w	r2, #2
 8002b36:	611a      	str	r2, [r3, #16]
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	f003 0302 	and.w	r3, r3, #2
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d101      	bne.n	8002b5c <LL_TIM_IsActiveFlag_CC1+0x18>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e000      	b.n	8002b5e <LL_TIM_IsActiveFlag_CC1+0x1a>
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7a:	2b40      	cmp	r3, #64	; 0x40
 8002b7c:	bf0c      	ite	eq
 8002b7e:	2301      	moveq	r3, #1
 8002b80:	2300      	movne	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba0:	2b80      	cmp	r3, #128	; 0x80
 8002ba2:	bf0c      	ite	eq
 8002ba4:	2301      	moveq	r3, #1
 8002ba6:	2300      	movne	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b083      	sub	sp, #12
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	f003 0320 	and.w	r3, r3, #32
 8002bc6:	2b20      	cmp	r3, #32
 8002bc8:	bf0c      	ite	eq
 8002bca:	2301      	moveq	r3, #1
 8002bcc:	2300      	movne	r3, #0
 8002bce:	b2db      	uxtb	r3, r3
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	b2db      	uxtb	r3, r3
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	605a      	str	r2, [r3, #4]
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <ClearBuffer256>:

int jk=0;
int sn = 200;
int16_t step[500]={0};

void ClearBuffer256(void) {
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
	gbRxBufferReadPointer = gbRxBufferWritePointer = 0;
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4b05      	ldr	r3, [pc, #20]	; (8002c30 <ClearBuffer256+0x1c>)
 8002c1c:	460a      	mov	r2, r1
 8002c1e:	701a      	strb	r2, [r3, #0]
 8002c20:	4b04      	ldr	r3, [pc, #16]	; (8002c34 <ClearBuffer256+0x20>)
 8002c22:	460a      	mov	r2, r1
 8002c24:	701a      	strb	r2, [r3, #0]
}
 8002c26:	bf00      	nop
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	200001c4 	.word	0x200001c4
 8002c34:	200001c5 	.word	0x200001c5

08002c38 <CheckNewArrive>:

uint8_t CheckNewArrive(void) {
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
	if (gbRxBufferReadPointer != gbRxBufferWritePointer)
 8002c3c:	4b07      	ldr	r3, [pc, #28]	; (8002c5c <CheckNewArrive+0x24>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	4b07      	ldr	r3, [pc, #28]	; (8002c60 <CheckNewArrive+0x28>)
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d001      	beq.n	8002c50 <CheckNewArrive+0x18>
		return 1;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e000      	b.n	8002c52 <CheckNewArrive+0x1a>
	else
		return 0;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	200001c5 	.word	0x200001c5
 8002c60:	200001c4 	.word	0x200001c4

08002c64 <TxDByte_DXL>:

void TxDByte_DXL(uint8_t bTxdData) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]

	LL_USART_IsActiveFlag_TC(UART4);
 8002c6e:	480a      	ldr	r0, [pc, #40]	; (8002c98 <TxDByte_DXL+0x34>)
 8002c70:	f7ff ff7b 	bl	8002b6a <LL_USART_IsActiveFlag_TC>
	LL_USART_TransmitData8(UART4, bTxdData);
 8002c74:	79fb      	ldrb	r3, [r7, #7]
 8002c76:	4619      	mov	r1, r3
 8002c78:	4807      	ldr	r0, [pc, #28]	; (8002c98 <TxDByte_DXL+0x34>)
 8002c7a:	f7ff ffbc 	bl	8002bf6 <LL_USART_TransmitData8>

	while (LL_USART_IsActiveFlag_TC(UART4) == RESET) {
 8002c7e:	bf00      	nop
 8002c80:	4805      	ldr	r0, [pc, #20]	; (8002c98 <TxDByte_DXL+0x34>)
 8002c82:	f7ff ff72 	bl	8002b6a <LL_USART_IsActiveFlag_TC>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0f9      	beq.n	8002c80 <TxDByte_DXL+0x1c>
//	while (LL_USART_IsActiveFlag_TXE(UART4) == RESET) {
//	}

//	printf("bTxData=%x\r\n",bTxdData);
	//printf("TT\r\n");
}
 8002c8c:	bf00      	nop
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40004c00 	.word	0x40004c00

08002c9c <RxDByte_DXL>:

uint8_t RxDByte_DXL(void) {
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
	uint8_t bTemp;

	while (1) {
		if (gbRxBufferReadPointer != gbRxBufferWritePointer)
 8002ca2:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <RxDByte_DXL+0x44>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	4b0e      	ldr	r3, [pc, #56]	; (8002ce4 <RxDByte_DXL+0x48>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d100      	bne.n	8002cb4 <RxDByte_DXL+0x18>
 8002cb2:	e7f6      	b.n	8002ca2 <RxDByte_DXL+0x6>
			break;
 8002cb4:	bf00      	nop
	}

	bTemp = gbpRxInterruptBuffer[gbRxBufferReadPointer];
 8002cb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <RxDByte_DXL+0x44>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <RxDByte_DXL+0x4c>)
 8002cc0:	5c9b      	ldrb	r3, [r3, r2]
 8002cc2:	71fb      	strb	r3, [r7, #7]

	gbRxBufferReadPointer++;
 8002cc4:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <RxDByte_DXL+0x44>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	3301      	adds	r3, #1
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <RxDByte_DXL+0x44>)
 8002cd0:	701a      	strb	r2, [r3, #0]
//	printf("btemp=%d\r\n",bTemp);
	return bTemp;
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	200001c5 	.word	0x200001c5
 8002ce4:	200001c4 	.word	0x200001c4
 8002ce8:	200000c4 	.word	0x200000c4

08002cec <PrintCommStatus>:

void PrintCommStatus(int CommStatus) {
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
	default:
		TxDString("This is unknown error code!\r\n");
		break;
	}
#endif
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <PrintErrorCode>:

// Print error bit of status packet
void PrintErrorCode() {
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
		TxDString("Overload error!\r\n");

	if (dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
		TxDString("Instruction code error!\r\n");
#endif
}
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <TxDWord16>:
void TxDString(uint8_t *bData) {
	while (*bData)
		TxDByte_PC(*bData++);
}

void TxDWord16(uint16_t wSentData) {
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	4603      	mov	r3, r0
 8002d16:	80fb      	strh	r3, [r7, #6]
	TxDByte16((wSentData >> 8) & 0xff);
 8002d18:	88fb      	ldrh	r3, [r7, #6]
 8002d1a:	0a1b      	lsrs	r3, r3, #8
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	4618      	mov	r0, r3
 8002d22:	f000 f809 	bl	8002d38 <TxDByte16>
	TxDByte16(wSentData & 0xff);
 8002d26:	88fb      	ldrh	r3, [r7, #6]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 f804 	bl	8002d38 <TxDByte16>
}
 8002d30:	bf00      	nop
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <TxDByte16>:

void TxDByte16(uint8_t bSentData) {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4603      	mov	r3, r0
 8002d40:	71fb      	strb	r3, [r7, #7]
	uint8_t bTmp;

	bTmp = ((uint8_t) (bSentData >> 4) & 0x0f) + (uint8_t) '0';
 8002d42:	79fb      	ldrb	r3, [r7, #7]
 8002d44:	091b      	lsrs	r3, r3, #4
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	3330      	adds	r3, #48	; 0x30
 8002d4a:	73fb      	strb	r3, [r7, #15]
	if (bTmp > '9')
 8002d4c:	7bfb      	ldrb	r3, [r7, #15]
 8002d4e:	2b39      	cmp	r3, #57	; 0x39
 8002d50:	d902      	bls.n	8002d58 <TxDByte16+0x20>
		bTmp += 7;
 8002d52:	7bfb      	ldrb	r3, [r7, #15]
 8002d54:	3307      	adds	r3, #7
 8002d56:	73fb      	strb	r3, [r7, #15]
	TxDByte_PC(bTmp);
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f814 	bl	8002d88 <TxDByte_PC>
	bTmp = (uint8_t) (bSentData & 0x0f) + (uint8_t) '0';
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	3330      	adds	r3, #48	; 0x30
 8002d6a:	73fb      	strb	r3, [r7, #15]
	if (bTmp > '9')
 8002d6c:	7bfb      	ldrb	r3, [r7, #15]
 8002d6e:	2b39      	cmp	r3, #57	; 0x39
 8002d70:	d902      	bls.n	8002d78 <TxDByte16+0x40>
		bTmp += 7;
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	3307      	adds	r3, #7
 8002d76:	73fb      	strb	r3, [r7, #15]
	TxDByte_PC(bTmp);
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 f804 	bl	8002d88 <TxDByte_PC>
}
 8002d80:	bf00      	nop
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <TxDByte_PC>:

void TxDByte_PC(uint8_t bTxdData) {
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART2, bTxdData);
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	4619      	mov	r1, r3
 8002d96:	4807      	ldr	r0, [pc, #28]	; (8002db4 <TxDByte_PC+0x2c>)
 8002d98:	f7ff ff2d 	bl	8002bf6 <LL_USART_TransmitData8>
	while (LL_USART_IsActiveFlag_TXE(USART2) == RESET);
 8002d9c:	bf00      	nop
 8002d9e:	4805      	ldr	r0, [pc, #20]	; (8002db4 <TxDByte_PC+0x2c>)
 8002da0:	f7ff fef6 	bl	8002b90 <LL_USART_IsActiveFlag_TXE>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0f9      	beq.n	8002d9e <TxDByte_PC+0x16>
}
 8002daa:	bf00      	nop
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40004400 	.word	0x40004400

08002db8 <TimerInterrupt_1ms>:
///////////////////////////////// computer

void TimerInterrupt_1ms(void) //OLLO CONTROL
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_CC1(TIM2) != RESET) // decided by CCR1_Val
 8002dbc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002dc0:	f7ff fec0 	bl	8002b44 <LL_TIM_IsActiveFlag_CC1>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d01f      	beq.n	8002e0a <TimerInterrupt_1ms+0x52>
			{
		capture = LL_TIM_OC_GetCompareCH1(TIM2);
 8002dca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002dce:	f7ff fe9f 	bl	8002b10 <LL_TIM_OC_GetCompareCH1>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	4a0e      	ldr	r2, [pc, #56]	; (8002e10 <TimerInterrupt_1ms+0x58>)
 8002dd6:	6013      	str	r3, [r2, #0]
		LL_TIM_OC_SetCompareCH1(TIM2, capture + CCR1_Val);
 8002dd8:	4b0e      	ldr	r3, [pc, #56]	; (8002e14 <TimerInterrupt_1ms+0x5c>)
 8002dda:	881b      	ldrh	r3, [r3, #0]
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	461a      	mov	r2, r3
 8002de0:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <TimerInterrupt_1ms+0x58>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4413      	add	r3, r2
 8002de6:	4619      	mov	r1, r3
 8002de8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002dec:	f7ff fe82 	bl	8002af4 <LL_TIM_OC_SetCompareCH1>

		if (gw1msCounter > 0){
 8002df0:	4b09      	ldr	r3, [pc, #36]	; (8002e18 <TimerInterrupt_1ms+0x60>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d004      	beq.n	8002e02 <TimerInterrupt_1ms+0x4a>
			gw1msCounter--;
 8002df8:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <TimerInterrupt_1ms+0x60>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	4a06      	ldr	r2, [pc, #24]	; (8002e18 <TimerInterrupt_1ms+0x60>)
 8002e00:	6013      	str	r3, [r2, #0]
		}
		LL_TIM_ClearFlag_CC1(TIM2);
 8002e02:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002e06:	f7ff fe8f 	bl	8002b28 <LL_TIM_ClearFlag_CC1>
	}
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	200001cc 	.word	0x200001cc
 8002e14:	20000000 	.word	0x20000000
 8002e18:	200001c8 	.word	0x200001c8

08002e1c <RxD0Interrupt>:

void RxD0Interrupt(void) {
 8002e1c:	b598      	push	{r3, r4, r7, lr}
 8002e1e:	af00      	add	r7, sp, #0

	if (LL_USART_IsEnabledIT_RXNE(UART4) != RESET) {
 8002e20:	480b      	ldr	r0, [pc, #44]	; (8002e50 <RxD0Interrupt+0x34>)
 8002e22:	f7ff fec8 	bl	8002bb6 <LL_USART_IsEnabledIT_RXNE>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00e      	beq.n	8002e4a <RxD0Interrupt+0x2e>
		gbpRxInterruptBuffer[gbRxBufferWritePointer++] = LL_USART_ReceiveData8(UART4);
 8002e2c:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <RxD0Interrupt+0x38>)
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	1c5a      	adds	r2, r3, #1
 8002e34:	b2d1      	uxtb	r1, r2
 8002e36:	4a07      	ldr	r2, [pc, #28]	; (8002e54 <RxD0Interrupt+0x38>)
 8002e38:	7011      	strb	r1, [r2, #0]
 8002e3a:	461c      	mov	r4, r3
 8002e3c:	4804      	ldr	r0, [pc, #16]	; (8002e50 <RxD0Interrupt+0x34>)
 8002e3e:	f7ff fecd 	bl	8002bdc <LL_USART_ReceiveData8>
 8002e42:	4603      	mov	r3, r0
 8002e44:	461a      	mov	r2, r3
 8002e46:	4b04      	ldr	r3, [pc, #16]	; (8002e58 <RxD0Interrupt+0x3c>)
 8002e48:	551a      	strb	r2, [r3, r4]
	}
}
 8002e4a:	bf00      	nop
 8002e4c:	bd98      	pop	{r3, r4, r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40004c00 	.word	0x40004c00
 8002e54:	200001c4 	.word	0x200001c4
 8002e58:	200000c4 	.word	0x200000c4

08002e5c <StartDiscount>:

void mDelay(uint32_t nTime) {
	HAL_Delay(nTime);
}

void StartDiscount(int32_t StartTime) {
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
	gw1msCounter = StartTime;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a04      	ldr	r2, [pc, #16]	; (8002e78 <StartDiscount+0x1c>)
 8002e68:	6013      	str	r3, [r2, #0]
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	200001c8 	.word	0x200001c8

08002e7c <CheckTimeOut>:

uint8_t CheckTimeOut(void) {
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if (gw1msCounter == 0)
 8002e80:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <CheckTimeOut+0x1c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <CheckTimeOut+0x10>
		return 1;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e000      	b.n	8002e8e <CheckTimeOut+0x12>
	else
		return 0;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	200001c8 	.word	0x200001c8

08002e9c <Motor>:

//////////////////////////
void Motor() {	//test function , have to define DEBUGMX in line 8 to know MxMotor Status
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0

	dxl_initialize(0, 1);	// just remind you to setup the Mxmotor baud rate
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	2000      	movs	r0, #0
 8002ea4:	f000 fee2 	bl	8003c6c <dxl_initialize>

	bMoving = dxl_read_byte(MOTOR_ID, P_MOVING);	//check the motor is moving or not; less than 200us Tx+Rx
 8002ea8:	212e      	movs	r1, #46	; 0x2e
 8002eaa:	2001      	movs	r0, #1
 8002eac:	f001 f90c 	bl	80040c8 <dxl_read_byte>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	b2da      	uxtb	r2, r3
 8002eb4:	4b1c      	ldr	r3, [pc, #112]	; (8002f28 <Motor+0x8c>)
 8002eb6:	701a      	strb	r2, [r3, #0]
	CommStatus = dxl_get_result();
 8002eb8:	f001 f8c2 	bl	8004040 <dxl_get_result>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	4b1a      	ldr	r3, [pc, #104]	; (8002f2c <Motor+0x90>)
 8002ec2:	701a      	strb	r2, [r3, #0]
	if (CommStatus == COMM_RXSUCCESS) {
 8002ec4:	4b19      	ldr	r3, [pc, #100]	; (8002f2c <Motor+0x90>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d125      	bne.n	8002f18 <Motor+0x7c>
		if (bMoving == 0) {
 8002ecc:	4b16      	ldr	r3, [pc, #88]	; (8002f28 <Motor+0x8c>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d106      	bne.n	8002ee2 <Motor+0x46>

			// Write goal position
			dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, GoalPos);	//it is position moving //GoalPos
 8002ed4:	4b16      	ldr	r3, [pc, #88]	; (8002f30 <Motor+0x94>)
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	461a      	mov	r2, r3
 8002eda:	211e      	movs	r1, #30
 8002edc:	2001      	movs	r0, #1
 8002ede:	f001 f94f 	bl	8004180 <dxl_write_word>
		}

		PrintErrorCode();
 8002ee2:	f7ff ff0d 	bl	8002d00 <PrintErrorCode>

		// Read present position
		wPresentPos = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 8002ee6:	2124      	movs	r1, #36	; 0x24
 8002ee8:	2001      	movs	r0, #1
 8002eea:	f001 f917 	bl	800411c <dxl_read_word>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	b29a      	uxth	r2, r3
 8002ef2:	4b10      	ldr	r3, [pc, #64]	; (8002f34 <Motor+0x98>)
 8002ef4:	801a      	strh	r2, [r3, #0]
		TxDWord16(GoalPos);		//bit4~bit7 is current position
 8002ef6:	4b0e      	ldr	r3, [pc, #56]	; (8002f30 <Motor+0x94>)
 8002ef8:	881b      	ldrh	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff ff07 	bl	8002d0e <TxDWord16>
		//TxDString("   ");
		TxDWord16(wPresentPos);
 8002f00:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <Motor+0x98>)
 8002f02:	881b      	ldrh	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff ff02 	bl	8002d0e <TxDWord16>
		TxDByte_PC('\r');
 8002f0a:	200d      	movs	r0, #13
 8002f0c:	f7ff ff3c 	bl	8002d88 <TxDByte_PC>
		TxDByte_PC('\n');
 8002f10:	200a      	movs	r0, #10
 8002f12:	f7ff ff39 	bl	8002d88 <TxDByte_PC>
	} else
		PrintCommStatus(CommStatus);
}
 8002f16:	e004      	b.n	8002f22 <Motor+0x86>
		PrintCommStatus(CommStatus);
 8002f18:	4b04      	ldr	r3, [pc, #16]	; (8002f2c <Motor+0x90>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fee5 	bl	8002cec <PrintCommStatus>
}
 8002f22:	bf00      	nop
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	200001d2 	.word	0x200001d2
 8002f2c:	200001d3 	.word	0x200001d3
 8002f30:	20000002 	.word	0x20000002
 8002f34:	200001d0 	.word	0x200001d0

08002f38 <AngleLimit>:
	dxl_write_byte(MOTOR_ID, P_GAIN, Pgain);
	dxl_write_byte(MOTOR_ID, I_GAIN, Igain);
	dxl_write_byte(MOTOR_ID, D_GAIN, Dgain);
}

void AngleLimit(uint16_t upper_bound, uint16_t lower_bound){
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	460a      	mov	r2, r1
 8002f42:	80fb      	strh	r3, [r7, #6]
 8002f44:	4613      	mov	r3, r2
 8002f46:	80bb      	strh	r3, [r7, #4]
	dxl_write_word(MOTOR_ID, CCW_LIMIT, upper_bound);
 8002f48:	88fb      	ldrh	r3, [r7, #6]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	2108      	movs	r1, #8
 8002f4e:	2001      	movs	r0, #1
 8002f50:	f001 f916 	bl	8004180 <dxl_write_word>
	dxl_write_word(MOTOR_ID, CW_LIMIT , lower_bound);
 8002f54:	88bb      	ldrh	r3, [r7, #4]
 8002f56:	461a      	mov	r2, r3
 8002f58:	2106      	movs	r1, #6
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f001 f910 	bl	8004180 <dxl_write_word>
}
 8002f60:	bf00      	nop
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	619a      	str	r2, [r3, #24]
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	041a      	lsls	r2, r3, #16
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	619a      	str	r2, [r3, #24]
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b085      	sub	sp, #20
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
 8002faa:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	041a      	lsls	r2, r3, #16
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	43d9      	mvns	r1, r3
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	400b      	ands	r3, r1
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	619a      	str	r2, [r3, #24]
}
 8002fc8:	bf00      	nop
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <SPIdelay>:
 */

#include "spi.h"
#include "OpenIMU.h"

void SPIdelay() { 				// SPI write need to some time
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
	int i = 0;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	607b      	str	r3, [r7, #4]
	while (i <= 500) {
 8002fde:	e006      	b.n	8002fee <SPIdelay+0x1a>
		LL_GPIO_TogglePin(GPIOA, LD2_Pin);
 8002fe0:	2120      	movs	r1, #32
 8002fe2:	4807      	ldr	r0, [pc, #28]	; (8003000 <SPIdelay+0x2c>)
 8002fe4:	f7ff ffdd 	bl	8002fa2 <LL_GPIO_TogglePin>
		i = i + 1;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	3301      	adds	r3, #1
 8002fec:	607b      	str	r3, [r7, #4]
	while (i <= 500) {
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ff4:	ddf4      	ble.n	8002fe0 <SPIdelay+0xc>
	}
}
 8002ff6:	bf00      	nop
 8002ff8:	bf00      	nop
 8002ffa:	3708      	adds	r7, #8
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40020000 	.word	0x40020000

08003004 <openIMU>:

void openIMU(float *theta_x, float *acc, float *gyro, float *theta_y) {
 8003004:	b580      	push	{r7, lr}
 8003006:	b09a      	sub	sp, #104	; 0x68
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
 8003010:	603b      	str	r3, [r7, #0]
	uint8_t NUL[2] = { 0x00, 0x00 };
 8003012:	2300      	movs	r3, #0
 8003014:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint8_t Reno[2]; //Receive nothing
	uint8_t theta_address[2] = { 0x00, 0x3D };						//AHRS data
 8003018:	f44f 5374 	mov.w	r3, #15616	; 0x3d00
 800301c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	uint8_t Stat_theta[2];
	uint8_t tmp[2];							//SPI receive data higher than 8 bit
	uint8_t Temperature_theta[2];
	LL_GPIO_ResetOutputPin(GPIOA, SPI_CSG_Pin);				//start spi talking
 8003020:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003024:	48ce      	ldr	r0, [pc, #824]	; (8003360 <openIMU+0x35c>)
 8003026:	f7ff ffad 	bl	8002f84 <LL_GPIO_ResetOutputPin>

	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &theta_address, (uint8_t*) &Reno,1U, HAL_MAX_DELAY);
 800302a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800302e:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8003032:	f04f 33ff 	mov.w	r3, #4294967295
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	2301      	movs	r3, #1
 800303a:	48ca      	ldr	r0, [pc, #808]	; (8003364 <openIMU+0x360>)
 800303c:	f008 ff35 	bl	800beaa <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &Stat_theta, 1U,HAL_MAX_DELAY);		//receive data
 8003040:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003044:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003048:	f04f 33ff 	mov.w	r3, #4294967295
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	2301      	movs	r3, #1
 8003050:	48c4      	ldr	r0, [pc, #784]	; (8003364 <openIMU+0x360>)
 8003052:	f008 ff2a 	bl	800beaa <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 8003056:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800305a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800305e:	f04f 33ff 	mov.w	r3, #4294967295
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	2301      	movs	r3, #1
 8003066:	48bf      	ldr	r0, [pc, #764]	; (8003364 <openIMU+0x360>)
 8003068:	f008 ff1f 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxtx = tmp[1] << 8 | tmp[0]; //roll
 800306c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003070:	021b      	lsls	r3, r3, #8
 8003072:	b21a      	sxth	r2, r3
 8003074:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003078:	b21b      	sxth	r3, r3
 800307a:	4313      	orrs	r3, r2
 800307c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 8003080:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003084:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003088:	f04f 33ff 	mov.w	r3, #4294967295
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	2301      	movs	r3, #1
 8003090:	48b4      	ldr	r0, [pc, #720]	; (8003364 <openIMU+0x360>)
 8003092:	f008 ff0a 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxty = tmp[1] << 8 | tmp[0]; //pitch
 8003096:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800309a:	021b      	lsls	r3, r3, #8
 800309c:	b21a      	sxth	r2, r3
 800309e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80030a2:	b21b      	sxth	r3, r3
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 80030aa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80030ae:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80030b2:	f04f 33ff 	mov.w	r3, #4294967295
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	2301      	movs	r3, #1
 80030ba:	48aa      	ldr	r0, [pc, #680]	; (8003364 <openIMU+0x360>)
 80030bc:	f008 fef5 	bl	800beaa <HAL_SPI_TransmitReceive>
//	int16_t Rxtz = tmp[1] << 8 | tmp[0]; //yaw
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL,(uint8_t*) &Temperature_theta, 1U, HAL_MAX_DELAY);
 80030c0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80030c4:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80030c8:	f04f 33ff 	mov.w	r3, #4294967295
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	2301      	movs	r3, #1
 80030d0:	48a4      	ldr	r0, [pc, #656]	; (8003364 <openIMU+0x360>)
 80030d2:	f008 feea 	bl	800beaa <HAL_SPI_TransmitReceive>
//	SPIdelay();
	LL_GPIO_SetOutputPin(GPIOA, SPI_CSG_Pin);				//end spi talking
 80030d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030da:	48a1      	ldr	r0, [pc, #644]	; (8003360 <openIMU+0x35c>)
 80030dc:	f7ff ff44 	bl	8002f68 <LL_GPIO_SetOutputPin>
	*theta_x = Rxtx * Tpy + Tdy;
 80030e0:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 80030e4:	ee07 3a90 	vmov	s15, r3
 80030e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030ec:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003368 <openIMU+0x364>
 80030f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030f4:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 800336c <openIMU+0x368>
 80030f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	edc3 7a00 	vstr	s15, [r3]
	*theta_y = -(Rxty * Tpy + Tdy);
 8003102:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8003106:	ee07 3a90 	vmov	s15, r3
 800310a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800310e:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8003368 <openIMU+0x364>
 8003112:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003116:	ed9f 7a95 	vldr	s14, [pc, #596]	; 800336c <openIMU+0x368>
 800311a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800311e:	eef1 7a67 	vneg.f32	s15, s15
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	edc3 7a00 	vstr	s15, [r3]
//	*theta_z = Rxtz * Tpy + Tdy;

	SPIdelay();
 8003128:	f7ff ff54 	bl	8002fd4 <SPIdelay>
	uint8_t imu_address[2] = {0x00,0x3E};										//AHRS data
 800312c:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
 8003130:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint8_t Rxax[2];
	uint8_t Rxay[2];
	uint8_t Rxaz[2];
	uint8_t Temperature[2];

	LL_GPIO_ResetOutputPin(GPIOA, SPI_CSG_Pin);				//start spi talking
 8003132:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003136:	488a      	ldr	r0, [pc, #552]	; (8003360 <openIMU+0x35c>)
 8003138:	f7ff ff24 	bl	8002f84 <LL_GPIO_ResetOutputPin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&imu_address, (uint8_t*)&Reno, 1U, HAL_MAX_DELAY);
 800313c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003140:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8003144:	f04f 33ff 	mov.w	r3, #4294967295
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	2301      	movs	r3, #1
 800314c:	4885      	ldr	r0, [pc, #532]	; (8003364 <openIMU+0x360>)
 800314e:	f008 feac 	bl	800beaa <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Stat, 1U, HAL_MAX_DELAY);	//receive data
 8003152:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003156:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800315a:	f04f 33ff 	mov.w	r3, #4294967295
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	2301      	movs	r3, #1
 8003162:	4880      	ldr	r0, [pc, #512]	; (8003364 <openIMU+0x360>)
 8003164:	f008 fea1 	bl	800beaa <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgx, 1U, HAL_MAX_DELAY);
 8003168:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800316c:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003170:	f04f 33ff 	mov.w	r3, #4294967295
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	2301      	movs	r3, #1
 8003178:	487a      	ldr	r0, [pc, #488]	; (8003364 <openIMU+0x360>)
 800317a:	f008 fe96 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxgx_dot = Rxgx[1] << 8 | Rxgx[0];
 800317e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003182:	021b      	lsls	r3, r3, #8
 8003184:	b21a      	sxth	r2, r3
 8003186:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800318a:	b21b      	sxth	r3, r3
 800318c:	4313      	orrs	r3, r2
 800318e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgy, 1U, HAL_MAX_DELAY);
 8003192:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003196:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800319a:	f04f 33ff 	mov.w	r3, #4294967295
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	2301      	movs	r3, #1
 80031a2:	4870      	ldr	r0, [pc, #448]	; (8003364 <openIMU+0x360>)
 80031a4:	f008 fe81 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxgy_dot = Rxgy[1] << 8 | Rxgy[0];
 80031a8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80031ac:	021b      	lsls	r3, r3, #8
 80031ae:	b21a      	sxth	r2, r3
 80031b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80031b4:	b21b      	sxth	r3, r3
 80031b6:	4313      	orrs	r3, r2
 80031b8:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgz, 1U, HAL_MAX_DELAY);
 80031bc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80031c0:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80031c4:	f04f 33ff 	mov.w	r3, #4294967295
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	2301      	movs	r3, #1
 80031cc:	4865      	ldr	r0, [pc, #404]	; (8003364 <openIMU+0x360>)
 80031ce:	f008 fe6c 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxgz_dot = Rxgz[1] << 8 | Rxgz[0];
 80031d2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80031d6:	021b      	lsls	r3, r3, #8
 80031d8:	b21a      	sxth	r2, r3
 80031da:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031de:	b21b      	sxth	r3, r3
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxax, 1U, HAL_MAX_DELAY);
 80031e6:	f107 0220 	add.w	r2, r7, #32
 80031ea:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80031ee:	f04f 33ff 	mov.w	r3, #4294967295
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	2301      	movs	r3, #1
 80031f6:	485b      	ldr	r0, [pc, #364]	; (8003364 <openIMU+0x360>)
 80031f8:	f008 fe57 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxax_dot = Rxax[1] << 8 | Rxax[0];
 80031fc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003200:	021b      	lsls	r3, r3, #8
 8003202:	b21a      	sxth	r2, r3
 8003204:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003208:	b21b      	sxth	r3, r3
 800320a:	4313      	orrs	r3, r2
 800320c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxay, 1U, HAL_MAX_DELAY);
 8003210:	f107 021c 	add.w	r2, r7, #28
 8003214:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003218:	f04f 33ff 	mov.w	r3, #4294967295
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	2301      	movs	r3, #1
 8003220:	4850      	ldr	r0, [pc, #320]	; (8003364 <openIMU+0x360>)
 8003222:	f008 fe42 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxay_dot = Rxay[1] << 8 | Rxay[0];
 8003226:	7f7b      	ldrb	r3, [r7, #29]
 8003228:	021b      	lsls	r3, r3, #8
 800322a:	b21a      	sxth	r2, r3
 800322c:	7f3b      	ldrb	r3, [r7, #28]
 800322e:	b21b      	sxth	r3, r3
 8003230:	4313      	orrs	r3, r2
 8003232:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxaz, 1U, HAL_MAX_DELAY);
 8003236:	f107 0218 	add.w	r2, r7, #24
 800323a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800323e:	f04f 33ff 	mov.w	r3, #4294967295
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2301      	movs	r3, #1
 8003246:	4847      	ldr	r0, [pc, #284]	; (8003364 <openIMU+0x360>)
 8003248:	f008 fe2f 	bl	800beaa <HAL_SPI_TransmitReceive>
	int16_t Rxaz_dot = Rxaz[1] << 8 | Rxaz[0];
 800324c:	7e7b      	ldrb	r3, [r7, #25]
 800324e:	021b      	lsls	r3, r3, #8
 8003250:	b21a      	sxth	r2, r3
 8003252:	7e3b      	ldrb	r3, [r7, #24]
 8003254:	b21b      	sxth	r3, r3
 8003256:	4313      	orrs	r3, r2
 8003258:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Temperature, 1U,HAL_MAX_DELAY);
 800325c:	f107 0214 	add.w	r2, r7, #20
 8003260:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003264:	f04f 33ff 	mov.w	r3, #4294967295
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	2301      	movs	r3, #1
 800326c:	483d      	ldr	r0, [pc, #244]	; (8003364 <openIMU+0x360>)
 800326e:	f008 fe1c 	bl	800beaa <HAL_SPI_TransmitReceive>
	LL_GPIO_SetOutputPin(GPIOA, SPI_CSG_Pin);				//end spi talking
 8003272:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003276:	483a      	ldr	r0, [pc, #232]	; (8003360 <openIMU+0x35c>)
 8003278:	f7ff fe76 	bl	8002f68 <LL_GPIO_SetOutputPin>

	gyro[0] = Rxgx_dot*Gpy1+Gdx;
 800327c:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8003280:	ee07 3a90 	vmov	s15, r3
 8003284:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003288:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003370 <openIMU+0x36c>
 800328c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003290:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800336c <openIMU+0x368>
 8003294:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	edc3 7a00 	vstr	s15, [r3]
	gyro[1] = -(Rxgy_dot*Gpy1+Gdy);
 800329e:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 80032a2:	ee07 3a90 	vmov	s15, r3
 80032a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032aa:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8003370 <openIMU+0x36c>
 80032ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032b2:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800336c <openIMU+0x368>
 80032b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	3304      	adds	r3, #4
 80032be:	eef1 7a67 	vneg.f32	s15, s15
 80032c2:	edc3 7a00 	vstr	s15, [r3]
	gyro[2] = -(Rxgz_dot*Gpy1+Gdz);
 80032c6:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 80032ca:	ee07 3a90 	vmov	s15, r3
 80032ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032d2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003370 <openIMU+0x36c>
 80032d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032da:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8003374 <openIMU+0x370>
 80032de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3308      	adds	r3, #8
 80032e6:	eef1 7a67 	vneg.f32	s15, s15
 80032ea:	edc3 7a00 	vstr	s15, [r3]

	acc[0] = Rxax_dot*Gac*GRAVITY;
 80032ee:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 80032f2:	ee07 3a90 	vmov	s15, r3
 80032f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032fa:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003378 <openIMU+0x374>
 80032fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003302:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800337c <openIMU+0x378>
 8003306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	edc3 7a00 	vstr	s15, [r3]
	acc[1] = Rxay_dot*Gac*GRAVITY;
 8003310:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8003314:	ee07 3a90 	vmov	s15, r3
 8003318:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800331c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003378 <openIMU+0x374>
 8003320:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	3304      	adds	r3, #4
 8003328:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800337c <openIMU+0x378>
 800332c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003330:	edc3 7a00 	vstr	s15, [r3]
	acc[2] = Rxaz_dot*Gac*GRAVITY;
 8003334:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 8003338:	ee07 3a90 	vmov	s15, r3
 800333c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003340:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003378 <openIMU+0x374>
 8003344:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	3308      	adds	r3, #8
 800334c:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800337c <openIMU+0x378>
 8003350:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003354:	edc3 7a00 	vstr	s15, [r3]
//	int bb = gyro[1]*1000 * (180/PI);
//	int cc = (gyro[2]/cosf(*theta_x))*1000 * (180/PI);
//	printf("%d,%d,%d\r\n",aa,bb,cc);
	printf("%d\r\n",cc);
#endif
}
 8003358:	bf00      	nop
 800335a:	3760      	adds	r7, #96	; 0x60
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	40020000 	.word	0x40020000
 8003364:	20001250 	.word	0x20001250
 8003368:	394b59b0 	.word	0x394b59b0
 800336c:	00000000 	.word	0x00000000
 8003370:	3936f9fd 	.word	0x3936f9fd
 8003374:	3a095d0b 	.word	0x3a095d0b
 8003378:	3983126f 	.word	0x3983126f
 800337c:	411ce80a 	.word	0x411ce80a

08003380 <PDD>:
#include "MxMotor.h"
#include "math.h"

extern float V_current;  // @TODO bad habit of using global variables

void PDD(float* state, float v, float* tracking_cmd, float remote_cmd, uint8_t distance_flag){
 8003380:	b5b0      	push	{r4, r5, r7, lr}
 8003382:	b09c      	sub	sp, #112	; 0x70
 8003384:	af00      	add	r7, sp, #0
 8003386:	6178      	str	r0, [r7, #20]
 8003388:	ed87 0a04 	vstr	s0, [r7, #16]
 800338c:	60f9      	str	r1, [r7, #12]
 800338e:	edc7 0a02 	vstr	s1, [r7, #8]
 8003392:	4613      	mov	r3, r2
 8003394:	71fb      	strb	r3, [r7, #7]

#ifdef NOSPEEDMODE
	v = 1.6;
 8003396:	4b8e      	ldr	r3, [pc, #568]	; (80035d0 <PDD+0x250>)
 8003398:	613b      	str	r3, [r7, #16]
#endif

	float Kp = -5.60f;
 800339a:	4b8e      	ldr	r3, [pc, #568]	; (80035d4 <PDD+0x254>)
 800339c:	667b      	str	r3, [r7, #100]	; 0x64
	float Kd = -0.28f;
 800339e:	4b8e      	ldr	r3, [pc, #568]	; (80035d8 <PDD+0x258>)
 80033a0:	663b      	str	r3, [r7, #96]	; 0x60
	float dt = 0.01;
 80033a2:	4b8e      	ldr	r3, [pc, #568]	; (80035dc <PDD+0x25c>)
 80033a4:	65fb      	str	r3, [r7, #92]	; 0x5c
	float b = 1.053;
 80033a6:	4b8e      	ldr	r3, [pc, #568]	; (80035e0 <PDD+0x260>)
 80033a8:	65bb      	str	r3, [r7, #88]	; 0x58
	float diff = 0.012f;
 80033aa:	4b8e      	ldr	r3, [pc, #568]	; (80035e4 <PDD+0x264>)
 80033ac:	657b      	str	r3, [r7, #84]	; 0x54

	float theta = state[0];
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	653b      	str	r3, [r7, #80]	; 0x50
	float theta_dot = state[1];
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	64fb      	str	r3, [r7, #76]	; 0x4c

	// Process remote control command from turn readings to randians
	uint16_t top = REMOTE_CENTER * 1.5;
 80033ba:	f640 03dd 	movw	r3, #2269	; 0x8dd
 80033be:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	uint16_t dow = REMOTE_CENTER * 0.5;
 80033c2:	f44f 733d 	mov.w	r3, #756	; 0x2f4
 80033c6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

	float vd = tracking_cmd[0];
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	647b      	str	r3, [r7, #68]	; 0x44
	float wd = -tracking_cmd[1];
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	3304      	adds	r3, #4
 80033d4:	edd3 7a00 	vldr	s15, [r3]
 80033d8:	eef1 7a67 	vneg.f32	s15, s15
 80033dc:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
//	wd = -0.0;
	float rd = remote_cmd;
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	vd = vd > V_MAX ? V_MAX : vd;
 80033e4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80033e8:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 80035e8 <PDD+0x268>
 80033ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f4:	dd01      	ble.n	80033fa <PDD+0x7a>
 80033f6:	4b7d      	ldr	r3, [pc, #500]	; (80035ec <PDD+0x26c>)
 80033f8:	e000      	b.n	80033fc <PDD+0x7c>
 80033fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033fc:	647b      	str	r3, [r7, #68]	; 0x44
	vd = vd < V_MIN ? V_MIN : vd;
 80033fe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003402:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 80035f0 <PDD+0x270>
 8003406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800340a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340e:	d501      	bpl.n	8003414 <PDD+0x94>
 8003410:	4b6f      	ldr	r3, [pc, #444]	; (80035d0 <PDD+0x250>)
 8003412:	e000      	b.n	8003416 <PDD+0x96>
 8003414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003416:	647b      	str	r3, [r7, #68]	; 0x44
	wd = wd > W_MAX ? W_MAX : wd;
 8003418:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800341c:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80035f4 <PDD+0x274>
 8003420:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003428:	dd01      	ble.n	800342e <PDD+0xae>
 800342a:	4b73      	ldr	r3, [pc, #460]	; (80035f8 <PDD+0x278>)
 800342c:	e000      	b.n	8003430 <PDD+0xb0>
 800342e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003430:	643b      	str	r3, [r7, #64]	; 0x40
	wd = wd < W_MIN ? W_MIN : wd;
 8003432:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003436:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80035fc <PDD+0x27c>
 800343a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800343e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003442:	d501      	bpl.n	8003448 <PDD+0xc8>
 8003444:	4b6e      	ldr	r3, [pc, #440]	; (8003600 <PDD+0x280>)
 8003446:	e000      	b.n	800344a <PDD+0xca>
 8003448:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800344a:	643b      	str	r3, [r7, #64]	; 0x40
	rd = rd > top ? top : rd;
 800344c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003450:	ee07 3a90 	vmov	s15, r3
 8003454:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003458:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800345c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003464:	dd06      	ble.n	8003474 <PDD+0xf4>
 8003466:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800346a:	ee07 3a90 	vmov	s15, r3
 800346e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003472:	e001      	b.n	8003478 <PDD+0xf8>
 8003474:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003478:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	rd = rd < dow ? dow : rd;
 800347c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003480:	ee07 3a90 	vmov	s15, r3
 8003484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003488:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800348c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003494:	d506      	bpl.n	80034a4 <PDD+0x124>
 8003496:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800349a:	ee07 3a90 	vmov	s15, r3
 800349e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034a2:	e001      	b.n	80034a8 <PDD+0x128>
 80034a4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80034a8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	float CMD_DELTA_MAX = 0.436332f;
 80034ac:	4b55      	ldr	r3, [pc, #340]	; (8003604 <PDD+0x284>)
 80034ae:	63bb      	str	r3, [r7, #56]	; 0x38
	float CMD_DELTA_MIN = -0.436332f;
 80034b0:	4b55      	ldr	r3, [pc, #340]	; (8003608 <PDD+0x288>)
 80034b2:	637b      	str	r3, [r7, #52]	; 0x34
	float remote_delta = CMD_DELTA_MAX * (REMOTE_CENTER - rd)/(top - REMOTE_CENTER);
 80034b4:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800360c <PDD+0x28c>
 80034b8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80034bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034c0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80034c4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80034c8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80034cc:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
 80034d0:	ee07 3a90 	vmov	s15, r3
 80034d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034dc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	float remote_delta_lp = remote_delta;
 80034e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	static float remote_delta_lp_old = 0.0f;
	remote_delta_lp = LowpassFilter(remote_delta_lp, remote_delta_lp_old, 4.0f, dt);
 80034e4:	4b4a      	ldr	r3, [pc, #296]	; (8003610 <PDD+0x290>)
 80034e6:	edd3 7a00 	vldr	s15, [r3]
 80034ea:	edd7 1a17 	vldr	s3, [r7, #92]	; 0x5c
 80034ee:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 80034f2:	eef0 0a67 	vmov.f32	s1, s15
 80034f6:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 80034fa:	f000 f963 	bl	80037c4 <LowpassFilter>
 80034fe:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	remote_delta_lp_old = remote_delta_lp;
 8003502:	4a43      	ldr	r2, [pc, #268]	; (8003610 <PDD+0x290>)
 8003504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003506:	6013      	str	r3, [r2, #0]

	// Process tracking command from angular velocity to radians
	float tracking_delta = (atan(b * wd / v) / sin(epsilon));  // vd changed to v for convenience
 8003508:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800350c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003510:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003514:	edd7 7a04 	vldr	s15, [r7, #16]
 8003518:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800351c:	ee16 0a90 	vmov	r0, s13
 8003520:	f7fc ffde 	bl	80004e0 <__aeabi_f2d>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	ec43 2b10 	vmov	d0, r2, r3
 800352c:	f00c fb9c 	bl	800fc68 <atan>
 8003530:	ec51 0b10 	vmov	r0, r1, d0
 8003534:	a324      	add	r3, pc, #144	; (adr r3, 80035c8 <PDD+0x248>)
 8003536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353a:	f7fd f953 	bl	80007e4 <__aeabi_ddiv>
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4610      	mov	r0, r2
 8003544:	4619      	mov	r1, r3
 8003546:	f7fd fb1b 	bl	8000b80 <__aeabi_d2f>
 800354a:	4603      	mov	r3, r0
 800354c:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (fabs(tracking_delta) > CMD_DELTA_MAX) {
 800354e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003552:	eef0 7ae7 	vabs.f32	s15, s15
 8003556:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800355a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003562:	d50f      	bpl.n	8003584 <PDD+0x204>
		if (tracking_delta > 0)
 8003564:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003568:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800356c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003570:	dd02      	ble.n	8003578 <PDD+0x1f8>
			tracking_delta = CMD_DELTA_MAX;
 8003572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003574:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003576:	e005      	b.n	8003584 <PDD+0x204>
		else
			tracking_delta = -CMD_DELTA_MAX;
 8003578:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800357c:	eef1 7a67 	vneg.f32	s15, s15
 8003580:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	}

	// Merge controls from remote and tracking
	float delta_d = tracking_delta + remote_delta;
 8003584:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8003588:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800358c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003590:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	delta_d = delta_d > CMD_DELTA_MAX ? CMD_DELTA_MAX : delta_d;
 8003594:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003598:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800359c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a4:	dd01      	ble.n	80035aa <PDD+0x22a>
 80035a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a8:	e000      	b.n	80035ac <PDD+0x22c>
 80035aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ac:	62bb      	str	r3, [r7, #40]	; 0x28
	delta_d = delta_d < CMD_DELTA_MIN ? CMD_DELTA_MIN : delta_d;
 80035ae:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80035b2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80035b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035be:	d529      	bpl.n	8003614 <PDD+0x294>
 80035c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035c2:	e028      	b.n	8003616 <PDD+0x296>
 80035c4:	f3af 8000 	nop.w
 80035c8:	e9b5c57e 	.word	0xe9b5c57e
 80035cc:	3fee11f5 	.word	0x3fee11f5
 80035d0:	3fcccccd 	.word	0x3fcccccd
 80035d4:	c0b33333 	.word	0xc0b33333
 80035d8:	be8f5c29 	.word	0xbe8f5c29
 80035dc:	3c23d70a 	.word	0x3c23d70a
 80035e0:	3f86c8b4 	.word	0x3f86c8b4
 80035e4:	3c449ba6 	.word	0x3c449ba6
 80035e8:	40266666 	.word	0x40266666
 80035ec:	40266666 	.word	0x40266666
 80035f0:	3fcccccd 	.word	0x3fcccccd
 80035f4:	3fb33333 	.word	0x3fb33333
 80035f8:	3fb33333 	.word	0x3fb33333
 80035fc:	bfb33333 	.word	0xbfb33333
 8003600:	bfb33333 	.word	0xbfb33333
 8003604:	3edf66e8 	.word	0x3edf66e8
 8003608:	bedf66e8 	.word	0xbedf66e8
 800360c:	44bd2000 	.word	0x44bd2000
 8003610:	200001d4 	.word	0x200001d4
 8003614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003616:	62bb      	str	r3, [r7, #40]	; 0x28

	float delta_control = theta * Kp + theta_dot * Kd;
 8003618:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800361c:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8003620:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003624:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8003628:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800362c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003630:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003634:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	#if TESTEKF == 1
		tracking_delta = 0.0f;
 8003638:	f04f 0300 	mov.w	r3, #0
 800363c:	66fb      	str	r3, [r7, #108]	; 0x6c
	#endif

	float tracking_omega_max = 0.436332f; //delta 25(degree)
 800363e:	4b5a      	ldr	r3, [pc, #360]	; (80037a8 <PDD+0x428>)
 8003640:	623b      	str	r3, [r7, #32]
	float tracking_omega_min = -0.436332f; //delta 25(degree)
 8003642:	4b5a      	ldr	r3, [pc, #360]	; (80037ac <PDD+0x42c>)
 8003644:	61fb      	str	r3, [r7, #28]

	static float command_old = 0.0f;
	float command = delta_d + remote_delta_lp; // tracking delta + remote command delta
 8003646:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800364a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800364e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003652:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
//	*tracking_cmd = (atan(1.053 * tracking_delta / v) / sin(epsilon));	//L : bicycle  length = 1.053(meter)

	if (command > tracking_omega_max) {
 8003656:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800365a:	edd7 7a08 	vldr	s15, [r7, #32]
 800365e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003666:	dd01      	ble.n	800366c <PDD+0x2ec>
			command = tracking_omega_max;
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	66bb      	str	r3, [r7, #104]	; 0x68
	}
	if(command < tracking_omega_min) {
 800366c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8003670:	edd7 7a07 	vldr	s15, [r7, #28]
 8003674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367c:	d501      	bpl.n	8003682 <PDD+0x302>
			command = tracking_omega_min;
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	66bb      	str	r3, [r7, #104]	; 0x68
//		if (fabsf(command) > init_bound) {
//			command = command > 0 ? init_bound : -init_bound;
//		}
//	}

	if (command - command_old > diff) {// avoid omega different large
 8003682:	4b4b      	ldr	r3, [pc, #300]	; (80037b0 <PDD+0x430>)
 8003684:	edd3 7a00 	vldr	s15, [r3]
 8003688:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800368c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003690:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8003694:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800369c:	d508      	bpl.n	80036b0 <PDD+0x330>
			command = command_old + diff;
 800369e:	4b44      	ldr	r3, [pc, #272]	; (80037b0 <PDD+0x430>)
 80036a0:	edd3 7a00 	vldr	s15, [r3]
 80036a4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80036a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ac:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	}
	if (command - command_old < -diff) {
 80036b0:	4b3f      	ldr	r3, [pc, #252]	; (80037b0 <PDD+0x430>)
 80036b2:	edd3 7a00 	vldr	s15, [r3]
 80036b6:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80036ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036be:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80036c2:	eef1 7a67 	vneg.f32	s15, s15
 80036c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ce:	d508      	bpl.n	80036e2 <PDD+0x362>
			command = command_old - diff;
 80036d0:	4b37      	ldr	r3, [pc, #220]	; (80037b0 <PDD+0x430>)
 80036d2:	ed93 7a00 	vldr	s14, [r3]
 80036d6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80036da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036de:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	}
	command_old = command;
 80036e2:	4a33      	ldr	r2, [pc, #204]	; (80037b0 <PDD+0x430>)
 80036e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036e6:	6013      	str	r3, [r2, #0]


//	int16_t tracking_cmd_hex = (delta_d + remote_delta_lp) * RAD2DEG / MXHEX2DEC;
	int16_t tracking_cmd_hex = (command) * RAD2DEG / MXHEX2DEC;
 80036e8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80036ec:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80037b4 <PDD+0x434>
 80036f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036f4:	ee17 0a90 	vmov	r0, s15
 80036f8:	f7fc fef2 	bl	80004e0 <__aeabi_f2d>
 80036fc:	a328      	add	r3, pc, #160	; (adr r3, 80037a0 <PDD+0x420>)
 80036fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003702:	f7fd f86f 	bl	80007e4 <__aeabi_ddiv>
 8003706:	4602      	mov	r2, r0
 8003708:	460b      	mov	r3, r1
 800370a:	4610      	mov	r0, r2
 800370c:	4619      	mov	r1, r3
 800370e:	f7fd f9ef 	bl	8000af0 <__aeabi_d2iz>
 8003712:	4603      	mov	r3, r0
 8003714:	837b      	strh	r3, [r7, #26]

	uint16_t hexgoal = (uint16_t) ((MXDEC_CENTER - delta_control*180.0f/PI) / MXHEX2DEC + tracking_cmd_hex);
 8003716:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800371a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80037b8 <PDD+0x438>
 800371e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003722:	eddf 6a26 	vldr	s13, [pc, #152]	; 80037bc <PDD+0x43c>
 8003726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800372a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80037c0 <PDD+0x440>
 800372e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003732:	ee17 0a90 	vmov	r0, s15
 8003736:	f7fc fed3 	bl	80004e0 <__aeabi_f2d>
 800373a:	a319      	add	r3, pc, #100	; (adr r3, 80037a0 <PDD+0x420>)
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f7fd f850 	bl	80007e4 <__aeabi_ddiv>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	4614      	mov	r4, r2
 800374a:	461d      	mov	r5, r3
 800374c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003750:	4618      	mov	r0, r3
 8003752:	f7fc feb3 	bl	80004bc <__aeabi_i2d>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	4620      	mov	r0, r4
 800375c:	4629      	mov	r1, r5
 800375e:	f7fc fd61 	bl	8000224 <__adddf3>
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	4610      	mov	r0, r2
 8003768:	4619      	mov	r1, r3
 800376a:	f7fd f9e9 	bl	8000b40 <__aeabi_d2uiz>
 800376e:	4603      	mov	r3, r0
 8003770:	833b      	strh	r3, [r7, #24]
	if (hexgoal < MXUPPER_BOUND && hexgoal > MXLOWER_BOUND) {
 8003772:	8b3b      	ldrh	r3, [r7, #24]
 8003774:	f640 2239 	movw	r2, #2617	; 0xa39
 8003778:	4293      	cmp	r3, r2
 800377a:	d80a      	bhi.n	8003792 <PDD+0x412>
 800377c:	8b3b      	ldrh	r3, [r7, #24]
 800377e:	f240 529a 	movw	r2, #1434	; 0x59a
 8003782:	4293      	cmp	r3, r2
 8003784:	d905      	bls.n	8003792 <PDD+0x412>
		dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, hexgoal);
 8003786:	8b3b      	ldrh	r3, [r7, #24]
 8003788:	461a      	mov	r2, r3
 800378a:	211e      	movs	r1, #30
 800378c:	2001      	movs	r0, #1
 800378e:	f000 fcf7 	bl	8004180 <dxl_write_word>
	}

}
 8003792:	bf00      	nop
 8003794:	3770      	adds	r7, #112	; 0x70
 8003796:	46bd      	mov	sp, r7
 8003798:	bdb0      	pop	{r4, r5, r7, pc}
 800379a:	bf00      	nop
 800379c:	f3af 8000 	nop.w
 80037a0:	83a53b8e 	.word	0x83a53b8e
 80037a4:	3fb67ff5 	.word	0x3fb67ff5
 80037a8:	3edf66e8 	.word	0x3edf66e8
 80037ac:	bedf66e8 	.word	0xbedf66e8
 80037b0:	200001d8 	.word	0x200001d8
 80037b4:	42652ee6 	.word	0x42652ee6
 80037b8:	43340000 	.word	0x43340000
 80037bc:	40490fd8 	.word	0x40490fd8
 80037c0:	43323e00 	.word	0x43323e00

080037c4 <LowpassFilter>:
//	printf("%.3f,%.3f\r\n", tracking_cmd, *delta_output);
//	printf("= %4.3f %4.3f %4.3f\r\n",*delta_output, *remote ,delta_control);
//	printf("%.3f\r\n", delta_control);
}

float LowpassFilter(float input, float output_old, float frequency, float dt) {
 80037c4:	b480      	push	{r7}
 80037c6:	b087      	sub	sp, #28
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	ed87 0a03 	vstr	s0, [r7, #12]
 80037ce:	edc7 0a02 	vstr	s1, [r7, #8]
 80037d2:	ed87 1a01 	vstr	s2, [r7, #4]
 80037d6:	edc7 1a00 	vstr	s3, [r7]
	float output = 0;
 80037da:	f04f 0300 	mov.w	r3, #0
 80037de:	617b      	str	r3, [r7, #20]
	output = (output_old + frequency * dt * input) / (1 + frequency * dt);
 80037e0:	ed97 7a01 	vldr	s14, [r7, #4]
 80037e4:	edd7 7a00 	vldr	s15, [r7]
 80037e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80037f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80037f8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80037fc:	ed97 7a01 	vldr	s14, [r7, #4]
 8003800:	edd7 7a00 	vldr	s15, [r7]
 8003804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003808:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800380c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003814:	edc7 7a05 	vstr	s15, [r7, #20]
	return output;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	ee07 3a90 	vmov	s15, r3
}
 800381e:	eeb0 0a67 	vmov.f32	s0, s15
 8003822:	371c      	adds	r7, #28
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003830:	4b17      	ldr	r3, [pc, #92]	; (8003890 <MX_CAN1_Init+0x64>)
 8003832:	4a18      	ldr	r2, [pc, #96]	; (8003894 <MX_CAN1_Init+0x68>)
 8003834:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8003836:	4b16      	ldr	r3, [pc, #88]	; (8003890 <MX_CAN1_Init+0x64>)
 8003838:	2205      	movs	r2, #5
 800383a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800383c:	4b14      	ldr	r3, [pc, #80]	; (8003890 <MX_CAN1_Init+0x64>)
 800383e:	2200      	movs	r2, #0
 8003840:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003842:	4b13      	ldr	r3, [pc, #76]	; (8003890 <MX_CAN1_Init+0x64>)
 8003844:	2200      	movs	r2, #0
 8003846:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8003848:	4b11      	ldr	r3, [pc, #68]	; (8003890 <MX_CAN1_Init+0x64>)
 800384a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800384e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003850:	4b0f      	ldr	r3, [pc, #60]	; (8003890 <MX_CAN1_Init+0x64>)
 8003852:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003856:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003858:	4b0d      	ldr	r3, [pc, #52]	; (8003890 <MX_CAN1_Init+0x64>)
 800385a:	2200      	movs	r2, #0
 800385c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800385e:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <MX_CAN1_Init+0x64>)
 8003860:	2201      	movs	r2, #1
 8003862:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003864:	4b0a      	ldr	r3, [pc, #40]	; (8003890 <MX_CAN1_Init+0x64>)
 8003866:	2200      	movs	r2, #0
 8003868:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 800386a:	4b09      	ldr	r3, [pc, #36]	; (8003890 <MX_CAN1_Init+0x64>)
 800386c:	2201      	movs	r2, #1
 800386e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003870:	4b07      	ldr	r3, [pc, #28]	; (8003890 <MX_CAN1_Init+0x64>)
 8003872:	2200      	movs	r2, #0
 8003874:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <MX_CAN1_Init+0x64>)
 8003878:	2200      	movs	r2, #0
 800387a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800387c:	4804      	ldr	r0, [pc, #16]	; (8003890 <MX_CAN1_Init+0x64>)
 800387e:	f006 fcf3 	bl	800a268 <HAL_CAN_Init>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003888:	f002 f9d6 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800388c:	bf00      	nop
 800388e:	bd80      	pop	{r7, pc}
 8003890:	200001dc 	.word	0x200001dc
 8003894:	40006400 	.word	0x40006400

08003898 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08a      	sub	sp, #40	; 0x28
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a0:	f107 0314 	add.w	r3, r7, #20
 80038a4:	2200      	movs	r2, #0
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	605a      	str	r2, [r3, #4]
 80038aa:	609a      	str	r2, [r3, #8]
 80038ac:	60da      	str	r2, [r3, #12]
 80038ae:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a21      	ldr	r2, [pc, #132]	; (800393c <HAL_CAN_MspInit+0xa4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d13c      	bne.n	8003934 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80038ba:	2300      	movs	r3, #0
 80038bc:	613b      	str	r3, [r7, #16]
 80038be:	4b20      	ldr	r3, [pc, #128]	; (8003940 <HAL_CAN_MspInit+0xa8>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	4a1f      	ldr	r2, [pc, #124]	; (8003940 <HAL_CAN_MspInit+0xa8>)
 80038c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038c8:	6413      	str	r3, [r2, #64]	; 0x40
 80038ca:	4b1d      	ldr	r3, [pc, #116]	; (8003940 <HAL_CAN_MspInit+0xa8>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	4b19      	ldr	r3, [pc, #100]	; (8003940 <HAL_CAN_MspInit+0xa8>)
 80038dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038de:	4a18      	ldr	r2, [pc, #96]	; (8003940 <HAL_CAN_MspInit+0xa8>)
 80038e0:	f043 0302 	orr.w	r3, r3, #2
 80038e4:	6313      	str	r3, [r2, #48]	; 0x30
 80038e6:	4b16      	ldr	r3, [pc, #88]	; (8003940 <HAL_CAN_MspInit+0xa8>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80038f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80038f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f8:	2302      	movs	r3, #2
 80038fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003900:	2303      	movs	r3, #3
 8003902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003904:	2309      	movs	r3, #9
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003908:	f107 0314 	add.w	r3, r7, #20
 800390c:	4619      	mov	r1, r3
 800390e:	480d      	ldr	r0, [pc, #52]	; (8003944 <HAL_CAN_MspInit+0xac>)
 8003910:	f008 f860 	bl	800b9d4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003914:	2200      	movs	r2, #0
 8003916:	2100      	movs	r1, #0
 8003918:	2014      	movs	r0, #20
 800391a:	f007 fc22 	bl	800b162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800391e:	2014      	movs	r0, #20
 8003920:	f007 fc3b 	bl	800b19a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003924:	2301      	movs	r3, #1
 8003926:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	//2020_0429 by POOPOO
 8003928:	f107 0314 	add.w	r3, r7, #20
 800392c:	4619      	mov	r1, r3
 800392e:	4805      	ldr	r0, [pc, #20]	; (8003944 <HAL_CAN_MspInit+0xac>)
 8003930:	f008 f850 	bl	800b9d4 <HAL_GPIO_Init>
  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8003934:	bf00      	nop
 8003936:	3728      	adds	r7, #40	; 0x28
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40006400 	.word	0x40006400
 8003940:	40023800 	.word	0x40023800
 8003944:	40020400 	.word	0x40020400

08003948 <CAN_Filter_Init>:
  /* USER CODE END CAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(void){
 8003948:	b580      	push	{r7, lr}
 800394a:	b08a      	sub	sp, #40	; 0x28
 800394c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef CAN_FilterStruct;

	//StdID List x4
	CAN_FilterStruct.FilterIdHigh = CAN_CURRENT_W_ID << 5;
 800394e:	23a0      	movs	r3, #160	; 0xa0
 8003950:	603b      	str	r3, [r7, #0]
	CAN_FilterStruct.FilterIdLow  = CAN_CURRENT_W_ID << 5;
 8003952:	23a0      	movs	r3, #160	; 0xa0
 8003954:	607b      	str	r3, [r7, #4]
	CAN_FilterStruct.FilterMaskIdHigh = 0;
 8003956:	2300      	movs	r3, #0
 8003958:	60bb      	str	r3, [r7, #8]
	CAN_FilterStruct.FilterIdLow = 0;
 800395a:	2300      	movs	r3, #0
 800395c:	607b      	str	r3, [r7, #4]
	CAN_FilterStruct.FilterActivation = ENABLE;
 800395e:	2301      	movs	r3, #1
 8003960:	623b      	str	r3, [r7, #32]
	CAN_FilterStruct.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003962:	2300      	movs	r3, #0
 8003964:	613b      	str	r3, [r7, #16]
	CAN_FilterStruct.FilterBank = 0;
 8003966:	2300      	movs	r3, #0
 8003968:	617b      	str	r3, [r7, #20]
	CAN_FilterStruct.FilterMode = CAN_FILTERMODE_IDLIST;
 800396a:	2301      	movs	r3, #1
 800396c:	61bb      	str	r3, [r7, #24]
	CAN_FilterStruct.FilterScale =  CAN_FILTERSCALE_16BIT;
 800396e:	2300      	movs	r3, #0
 8003970:	61fb      	str	r3, [r7, #28]
	CAN_FilterStruct.SlaveStartFilterBank = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan1, &CAN_FilterStruct) != HAL_OK) {
 8003976:	463b      	mov	r3, r7
 8003978:	4619      	mov	r1, r3
 800397a:	4806      	ldr	r0, [pc, #24]	; (8003994 <CAN_Filter_Init+0x4c>)
 800397c:	f006 fd70 	bl	800a460 <HAL_CAN_ConfigFilter>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <CAN_Filter_Init+0x42>
		Error_Handler();
 8003986:	f002 f957 	bl	8005c38 <Error_Handler>
	}
}
 800398a:	bf00      	nop
 800398c:	3728      	adds	r7, #40	; 0x28
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	200001dc 	.word	0x200001dc

08003998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800399c:	4b04      	ldr	r3, [pc, #16]	; (80039b0 <__NVIC_GetPriorityGrouping+0x18>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	0a1b      	lsrs	r3, r3, #8
 80039a2:	f003 0307 	and.w	r3, r3, #7
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	e000ed00 	.word	0xe000ed00

080039b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	db0b      	blt.n	80039de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039c6:	79fb      	ldrb	r3, [r7, #7]
 80039c8:	f003 021f 	and.w	r2, r3, #31
 80039cc:	4907      	ldr	r1, [pc, #28]	; (80039ec <__NVIC_EnableIRQ+0x38>)
 80039ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	2001      	movs	r0, #1
 80039d6:	fa00 f202 	lsl.w	r2, r0, r2
 80039da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039de:	bf00      	nop
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	e000e100 	.word	0xe000e100

080039f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	4603      	mov	r3, r0
 80039f8:	6039      	str	r1, [r7, #0]
 80039fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	db0a      	blt.n	8003a1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	490c      	ldr	r1, [pc, #48]	; (8003a3c <__NVIC_SetPriority+0x4c>)
 8003a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0e:	0112      	lsls	r2, r2, #4
 8003a10:	b2d2      	uxtb	r2, r2
 8003a12:	440b      	add	r3, r1
 8003a14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a18:	e00a      	b.n	8003a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	4908      	ldr	r1, [pc, #32]	; (8003a40 <__NVIC_SetPriority+0x50>)
 8003a20:	79fb      	ldrb	r3, [r7, #7]
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	3b04      	subs	r3, #4
 8003a28:	0112      	lsls	r2, r2, #4
 8003a2a:	b2d2      	uxtb	r2, r2
 8003a2c:	440b      	add	r3, r1
 8003a2e:	761a      	strb	r2, [r3, #24]
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	e000e100 	.word	0xe000e100
 8003a40:	e000ed00 	.word	0xe000ed00

08003a44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b089      	sub	sp, #36	; 0x24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f1c3 0307 	rsb	r3, r3, #7
 8003a5e:	2b04      	cmp	r3, #4
 8003a60:	bf28      	it	cs
 8003a62:	2304      	movcs	r3, #4
 8003a64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3304      	adds	r3, #4
 8003a6a:	2b06      	cmp	r3, #6
 8003a6c:	d902      	bls.n	8003a74 <NVIC_EncodePriority+0x30>
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	3b03      	subs	r3, #3
 8003a72:	e000      	b.n	8003a76 <NVIC_EncodePriority+0x32>
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a78:	f04f 32ff 	mov.w	r2, #4294967295
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43da      	mvns	r2, r3
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	401a      	ands	r2, r3
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	fa01 f303 	lsl.w	r3, r1, r3
 8003a96:	43d9      	mvns	r1, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a9c:	4313      	orrs	r3, r2
         );
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3724      	adds	r7, #36	; 0x24
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
	...

08003aac <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003ab4:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003ab6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ab8:	4907      	ldr	r1, [pc, #28]	; (8003ad8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003ac0:	4b05      	ldr	r3, [pc, #20]	; (8003ad8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003ac2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003aca:	68fb      	ldr	r3, [r7, #12]
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	40023800 	.word	0x40023800

08003adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8003ae0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003ae4:	f7ff ffe2 	bl	8003aac <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003ae8:	f7ff ff56 	bl	8003998 <__NVIC_GetPriorityGrouping>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2200      	movs	r2, #0
 8003af0:	2100      	movs	r1, #0
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff ffa6 	bl	8003a44 <NVIC_EncodePriority>
 8003af8:	4603      	mov	r3, r0
 8003afa:	4619      	mov	r1, r3
 8003afc:	200c      	movs	r0, #12
 8003afe:	f7ff ff77 	bl	80039f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003b02:	200c      	movs	r0, #12
 8003b04:	f7ff ff56 	bl	80039b4 <__NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003b08:	f7ff ff46 	bl	8003998 <__NVIC_GetPriorityGrouping>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2200      	movs	r2, #0
 8003b10:	2100      	movs	r1, #0
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7ff ff96 	bl	8003a44 <NVIC_EncodePriority>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	200e      	movs	r0, #14
 8003b1e:	f7ff ff67 	bl	80039f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003b22:	200e      	movs	r0, #14
 8003b24:	f7ff ff46 	bl	80039b4 <__NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	2010      	movs	r0, #16
 8003b2e:	f007 fb18 	bl	800b162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003b32:	2010      	movs	r0, #16
 8003b34:	f007 fb31 	bl	800b19a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8003b38:	2200      	movs	r2, #0
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	2011      	movs	r0, #17
 8003b3e:	f007 fb10 	bl	800b162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003b42:	2011      	movs	r0, #17
 8003b44:	f007 fb29 	bl	800b19a <HAL_NVIC_EnableIRQ>

}
 8003b48:	bf00      	nop
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <LL_GPIO_SetOutputPin>:
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	619a      	str	r2, [r3, #24]
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <LL_GPIO_ResetOutputPin>:
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	041a      	lsls	r2, r3, #16
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	619a      	str	r2, [r3, #24]
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr

08003b86 <dxl_hal_open>:
// Dynamixel SDK platform dependent source
#include "dxl_hal.h"

int dxl_hal_open( int devIndex, int baudrate )
{
 8003b86:	b480      	push	{r7}
 8003b88:	b083      	sub	sp, #12
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
 8003b8e:	6039      	str	r1, [r7, #0]
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

	//USART1_Configuration(baudrate);
	return 1;
 8003b90:	2301      	movs	r3, #1
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr

08003b9e <dxl_hal_clear>:
	/* Disable the USART1 */
	//DisableUSART1();
}

void dxl_hal_clear(void)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	af00      	add	r7, sp, #0
	// Clear communication buffer

	ClearBuffer256();
 8003ba2:	f7ff f837 	bl	8002c14 <ClearBuffer256>
}
 8003ba6:	bf00      	nop
 8003ba8:	bd80      	pop	{r7, pc}
	...

08003bac <dxl_hal_tx>:

int dxl_hal_tx( unsigned char *pPacket, int numPacket )
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.


	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_4); // LL_GPIO_PIN_4 is Mx_dir
 8003bb6:	2110      	movs	r1, #16
 8003bb8:	480e      	ldr	r0, [pc, #56]	; (8003bf4 <dxl_hal_tx+0x48>)
 8003bba:	f7ff ffc7 	bl	8003b4c <LL_GPIO_SetOutputPin>
//	LL_USART_DisableIT_RXNE(UART4); 	//2019/12/4 POOPOO
	unsigned char i;
	for(i=0 ; i<numPacket; i++  )
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	73fb      	strb	r3, [r7, #15]
 8003bc2:	e009      	b.n	8003bd8 <dxl_hal_tx+0x2c>
		TxDByte_DXL(pPacket[i]);
 8003bc4:	7bfb      	ldrb	r3, [r7, #15]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	4413      	add	r3, r2
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff f849 	bl	8002c64 <TxDByte_DXL>
	for(i=0 ; i<numPacket; i++  )
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	73fb      	strb	r3, [r7, #15]
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	dcf1      	bgt.n	8003bc4 <dxl_hal_tx+0x18>

//	LL_USART_EnableIT_RXNE(UART4);		//2019/12/4 POOPOO
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4); // LL_GPIO_PIN_4 is Mx_dir
 8003be0:	2110      	movs	r1, #16
 8003be2:	4804      	ldr	r0, [pc, #16]	; (8003bf4 <dxl_hal_tx+0x48>)
 8003be4:	f7ff ffc0 	bl	8003b68 <LL_GPIO_ResetOutputPin>
	return numPacket;
 8003be8:	683b      	ldr	r3, [r7, #0]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40020000 	.word	0x40020000

08003bf8 <dxl_hal_rx>:

int dxl_hal_rx( unsigned char *pPacket, int numPacket )
{
 8003bf8:	b590      	push	{r4, r7, lr}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data received. -1 is error.

	unsigned char i;
	for( i=0 ; i<numPacket ; i++ )
 8003c02:	2300      	movs	r3, #0
 8003c04:	73fb      	strb	r3, [r7, #15]
 8003c06:	e011      	b.n	8003c2c <dxl_hal_rx+0x34>
	{
		if (CheckNewArrive()){
 8003c08:	f7ff f816 	bl	8002c38 <CheckNewArrive>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d007      	beq.n	8003c22 <dxl_hal_rx+0x2a>
			pPacket[i] =  RxDByte_DXL();
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	18d4      	adds	r4, r2, r3
 8003c18:	f7ff f840 	bl	8002c9c <RxDByte_DXL>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	7023      	strb	r3, [r4, #0]
 8003c20:	e001      	b.n	8003c26 <dxl_hal_rx+0x2e>
		}
		else
			return i;
 8003c22:	7bfb      	ldrb	r3, [r7, #15]
 8003c24:	e007      	b.n	8003c36 <dxl_hal_rx+0x3e>
	for( i=0 ; i<numPacket ; i++ )
 8003c26:	7bfb      	ldrb	r3, [r7, #15]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	683a      	ldr	r2, [r7, #0]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	dce9      	bgt.n	8003c08 <dxl_hal_rx+0x10>
	}
	return numPacket;
 8003c34:	683b      	ldr	r3, [r7, #0]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd90      	pop	{r4, r7, pc}

08003c3e <dxl_hal_set_timeout>:

void dxl_hal_set_timeout( int NumRcvByte )
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b082      	sub	sp, #8
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
	// Start stop watch
	// NumRcvByte: number of recieving data(to calculate maximum waiting time)

	//exceed range of int...
	StartDiscount(NumRcvByte*100);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2264      	movs	r2, #100	; 0x64
 8003c4a:	fb02 f303 	mul.w	r3, r2, r3
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7ff f904 	bl	8002e5c <StartDiscount>
}
 8003c54:	bf00      	nop
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <dxl_hal_timeout>:

int dxl_hal_timeout(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	return CheckTimeOut();
 8003c60:	f7ff f90c 	bl	8002e7c <CheckTimeOut>
 8003c64:	4603      	mov	r3, r0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	bd80      	pop	{r7, pc}
	...

08003c6c <dxl_initialize>:
int gbCommStatus = COMM_RXSUCCESS;
int giBusUsing = 0;


int dxl_initialize( int devIndex, int baudnum )
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
	int baudrate;
	baudrate = 2000000 / (baudnum + 1);
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	4a0c      	ldr	r2, [pc, #48]	; (8003cac <dxl_initialize+0x40>)
 8003c7c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003c80:	60fb      	str	r3, [r7, #12]

	if( dxl_hal_open(devIndex, baudrate) == 0 )
 8003c82:	68f9      	ldr	r1, [r7, #12]
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7ff ff7e 	bl	8003b86 <dxl_hal_open>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <dxl_initialize+0x28>
		return 0;
 8003c90:	2300      	movs	r3, #0
 8003c92:	e006      	b.n	8003ca2 <dxl_initialize+0x36>

	gbCommStatus = COMM_RXSUCCESS;
 8003c94:	4b06      	ldr	r3, [pc, #24]	; (8003cb0 <dxl_initialize+0x44>)
 8003c96:	2201      	movs	r2, #1
 8003c98:	601a      	str	r2, [r3, #0]
	giBusUsing = 0;
 8003c9a:	4b06      	ldr	r3, [pc, #24]	; (8003cb4 <dxl_initialize+0x48>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]



	return 1;
 8003ca0:	2301      	movs	r3, #1
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	001e8480 	.word	0x001e8480
 8003cb0:	20000004 	.word	0x20000004
 8003cb4:	200002ec 	.word	0x200002ec

08003cb8 <dxl_tx_packet>:
{
	dxl_hal_close();
}

void dxl_tx_packet()
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
	unsigned char i;
	unsigned char TxNumByte, RealTxNumByte;
	unsigned char checksum = 0;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	71bb      	strb	r3, [r7, #6]

	if( giBusUsing == 1 )
 8003cc2:	4b46      	ldr	r3, [pc, #280]	; (8003ddc <dxl_tx_packet+0x124>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	f000 8083 	beq.w	8003dd2 <dxl_tx_packet+0x11a>
		return;



	giBusUsing = 1;
 8003ccc:	4b43      	ldr	r3, [pc, #268]	; (8003ddc <dxl_tx_packet+0x124>)
 8003cce:	2201      	movs	r2, #1
 8003cd0:	601a      	str	r2, [r3, #0]

	if( gbInstructionPacket[LENGTH] > (MAXNUM_TXPARAM+2) )
 8003cd2:	4b43      	ldr	r3, [pc, #268]	; (8003de0 <dxl_tx_packet+0x128>)
 8003cd4:	78db      	ldrb	r3, [r3, #3]
 8003cd6:	2b98      	cmp	r3, #152	; 0x98
 8003cd8:	d906      	bls.n	8003ce8 <dxl_tx_packet+0x30>
	{
		gbCommStatus = COMM_TXERROR;
 8003cda:	4b42      	ldr	r3, [pc, #264]	; (8003de4 <dxl_tx_packet+0x12c>)
 8003cdc:	2204      	movs	r2, #4
 8003cde:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003ce0:	4b3e      	ldr	r3, [pc, #248]	; (8003ddc <dxl_tx_packet+0x124>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
		return;
 8003ce6:	e075      	b.n	8003dd4 <dxl_tx_packet+0x11c>
	}

	if( gbInstructionPacket[INSTRUCTION] != INST_PING
 8003ce8:	4b3d      	ldr	r3, [pc, #244]	; (8003de0 <dxl_tx_packet+0x128>)
 8003cea:	791b      	ldrb	r3, [r3, #4]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d01e      	beq.n	8003d2e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_READ
 8003cf0:	4b3b      	ldr	r3, [pc, #236]	; (8003de0 <dxl_tx_packet+0x128>)
 8003cf2:	791b      	ldrb	r3, [r3, #4]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d01a      	beq.n	8003d2e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_WRITE
 8003cf8:	4b39      	ldr	r3, [pc, #228]	; (8003de0 <dxl_tx_packet+0x128>)
 8003cfa:	791b      	ldrb	r3, [r3, #4]
 8003cfc:	2b03      	cmp	r3, #3
 8003cfe:	d016      	beq.n	8003d2e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_REG_WRITE
 8003d00:	4b37      	ldr	r3, [pc, #220]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d02:	791b      	ldrb	r3, [r3, #4]
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d012      	beq.n	8003d2e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_ACTION
 8003d08:	4b35      	ldr	r3, [pc, #212]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d0a:	791b      	ldrb	r3, [r3, #4]
 8003d0c:	2b05      	cmp	r3, #5
 8003d0e:	d00e      	beq.n	8003d2e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_RESET
 8003d10:	4b33      	ldr	r3, [pc, #204]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d12:	791b      	ldrb	r3, [r3, #4]
 8003d14:	2b06      	cmp	r3, #6
 8003d16:	d00a      	beq.n	8003d2e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_SYNC_WRITE )
 8003d18:	4b31      	ldr	r3, [pc, #196]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d1a:	791b      	ldrb	r3, [r3, #4]
 8003d1c:	2b83      	cmp	r3, #131	; 0x83
 8003d1e:	d006      	beq.n	8003d2e <dxl_tx_packet+0x76>
	{
		gbCommStatus = COMM_TXERROR;
 8003d20:	4b30      	ldr	r3, [pc, #192]	; (8003de4 <dxl_tx_packet+0x12c>)
 8003d22:	2204      	movs	r2, #4
 8003d24:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003d26:	4b2d      	ldr	r3, [pc, #180]	; (8003ddc <dxl_tx_packet+0x124>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]
		return;
 8003d2c:	e052      	b.n	8003dd4 <dxl_tx_packet+0x11c>
	}

	gbInstructionPacket[0] = 0xff;
 8003d2e:	4b2c      	ldr	r3, [pc, #176]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d30:	22ff      	movs	r2, #255	; 0xff
 8003d32:	701a      	strb	r2, [r3, #0]
	gbInstructionPacket[1] = 0xff;
 8003d34:	4b2a      	ldr	r3, [pc, #168]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d36:	22ff      	movs	r2, #255	; 0xff
 8003d38:	705a      	strb	r2, [r3, #1]
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	71fb      	strb	r3, [r7, #7]
 8003d3e:	e009      	b.n	8003d54 <dxl_tx_packet+0x9c>
		checksum += gbInstructionPacket[i+2];
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	3302      	adds	r3, #2
 8003d44:	4a26      	ldr	r2, [pc, #152]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d46:	5cd2      	ldrb	r2, [r2, r3]
 8003d48:	79bb      	ldrb	r3, [r7, #6]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	71bb      	strb	r3, [r7, #6]
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 8003d4e:	79fb      	ldrb	r3, [r7, #7]
 8003d50:	3301      	adds	r3, #1
 8003d52:	71fb      	strb	r3, [r7, #7]
 8003d54:	4b22      	ldr	r3, [pc, #136]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d56:	78db      	ldrb	r3, [r3, #3]
 8003d58:	79fa      	ldrb	r2, [r7, #7]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d9f0      	bls.n	8003d40 <dxl_tx_packet+0x88>
	gbInstructionPacket[gbInstructionPacket[LENGTH]+3] = ~checksum;
 8003d5e:	4b20      	ldr	r3, [pc, #128]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d60:	78db      	ldrb	r3, [r3, #3]
 8003d62:	3303      	adds	r3, #3
 8003d64:	79ba      	ldrb	r2, [r7, #6]
 8003d66:	43d2      	mvns	r2, r2
 8003d68:	b2d1      	uxtb	r1, r2
 8003d6a:	4a1d      	ldr	r2, [pc, #116]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d6c:	54d1      	strb	r1, [r2, r3]

	if( gbCommStatus == COMM_RXTIMEOUT || gbCommStatus == COMM_RXCORRUPT )
 8003d6e:	4b1d      	ldr	r3, [pc, #116]	; (8003de4 <dxl_tx_packet+0x12c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b06      	cmp	r3, #6
 8003d74:	d003      	beq.n	8003d7e <dxl_tx_packet+0xc6>
 8003d76:	4b1b      	ldr	r3, [pc, #108]	; (8003de4 <dxl_tx_packet+0x12c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2b07      	cmp	r3, #7
 8003d7c:	d101      	bne.n	8003d82 <dxl_tx_packet+0xca>
	{




		dxl_hal_clear();
 8003d7e:	f7ff ff0e 	bl	8003b9e <dxl_hal_clear>
	}

	TxNumByte = gbInstructionPacket[LENGTH] + 4;
 8003d82:	4b17      	ldr	r3, [pc, #92]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d84:	78db      	ldrb	r3, [r3, #3]
 8003d86:	3304      	adds	r3, #4
 8003d88:	717b      	strb	r3, [r7, #5]
//	printf("Txbyte=%d\r\n",TxNumByte);
	RealTxNumByte = dxl_hal_tx( (unsigned char*)gbInstructionPacket, TxNumByte );
 8003d8a:	797b      	ldrb	r3, [r7, #5]
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4814      	ldr	r0, [pc, #80]	; (8003de0 <dxl_tx_packet+0x128>)
 8003d90:	f7ff ff0c 	bl	8003bac <dxl_hal_tx>
 8003d94:	4603      	mov	r3, r0
 8003d96:	713b      	strb	r3, [r7, #4]

	if( TxNumByte != RealTxNumByte )
 8003d98:	797a      	ldrb	r2, [r7, #5]
 8003d9a:	793b      	ldrb	r3, [r7, #4]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d006      	beq.n	8003dae <dxl_tx_packet+0xf6>
	{

		gbCommStatus = COMM_TXFAIL;
 8003da0:	4b10      	ldr	r3, [pc, #64]	; (8003de4 <dxl_tx_packet+0x12c>)
 8003da2:	2202      	movs	r2, #2
 8003da4:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003da6:	4b0d      	ldr	r3, [pc, #52]	; (8003ddc <dxl_tx_packet+0x124>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]
		return;
 8003dac:	e012      	b.n	8003dd4 <dxl_tx_packet+0x11c>
	}

	if( gbInstructionPacket[INSTRUCTION] == INST_READ )
 8003dae:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <dxl_tx_packet+0x128>)
 8003db0:	791b      	ldrb	r3, [r3, #4]
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d106      	bne.n	8003dc4 <dxl_tx_packet+0x10c>
		dxl_hal_set_timeout( gbInstructionPacket[PARAMETER+1] + 6 );
 8003db6:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <dxl_tx_packet+0x128>)
 8003db8:	799b      	ldrb	r3, [r3, #6]
 8003dba:	3306      	adds	r3, #6
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff ff3e 	bl	8003c3e <dxl_hal_set_timeout>
 8003dc2:	e002      	b.n	8003dca <dxl_tx_packet+0x112>
	else
		dxl_hal_set_timeout( 6 );
 8003dc4:	2006      	movs	r0, #6
 8003dc6:	f7ff ff3a 	bl	8003c3e <dxl_hal_set_timeout>

	gbCommStatus = COMM_TXSUCCESS;
 8003dca:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <dxl_tx_packet+0x12c>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e000      	b.n	8003dd4 <dxl_tx_packet+0x11c>
		return;
 8003dd2:	bf00      	nop
}
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	200002ec 	.word	0x200002ec
 8003de0:	20000204 	.word	0x20000204
 8003de4:	20000004 	.word	0x20000004

08003de8 <dxl_rx_packet>:

void dxl_rx_packet()
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
	unsigned char i, j, nRead;
	unsigned char checksum = 0;
 8003dee:	2300      	movs	r3, #0
 8003df0:	717b      	strb	r3, [r7, #5]

	if( giBusUsing == 0 )
 8003df2:	4b83      	ldr	r3, [pc, #524]	; (8004000 <dxl_rx_packet+0x218>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 80fd 	beq.w	8003ff6 <dxl_rx_packet+0x20e>
		return;

	if( gbInstructionPacket[ID] == BROADCAST_ID )
 8003dfc:	4b81      	ldr	r3, [pc, #516]	; (8004004 <dxl_rx_packet+0x21c>)
 8003dfe:	789b      	ldrb	r3, [r3, #2]
 8003e00:	2bfe      	cmp	r3, #254	; 0xfe
 8003e02:	d106      	bne.n	8003e12 <dxl_rx_packet+0x2a>
	{
		gbCommStatus = COMM_RXSUCCESS;
 8003e04:	4b80      	ldr	r3, [pc, #512]	; (8004008 <dxl_rx_packet+0x220>)
 8003e06:	2201      	movs	r2, #1
 8003e08:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003e0a:	4b7d      	ldr	r3, [pc, #500]	; (8004000 <dxl_rx_packet+0x218>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	601a      	str	r2, [r3, #0]
		return;
 8003e10:	e0f2      	b.n	8003ff8 <dxl_rx_packet+0x210>
	}

	if( gbCommStatus == COMM_TXSUCCESS )
 8003e12:	4b7d      	ldr	r3, [pc, #500]	; (8004008 <dxl_rx_packet+0x220>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d105      	bne.n	8003e26 <dxl_rx_packet+0x3e>
	{
		gbRxGetLength = 0;
 8003e1a:	4b7c      	ldr	r3, [pc, #496]	; (800400c <dxl_rx_packet+0x224>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	701a      	strb	r2, [r3, #0]
		gbRxPacketLength = 6;
 8003e20:	4b7b      	ldr	r3, [pc, #492]	; (8004010 <dxl_rx_packet+0x228>)
 8003e22:	2206      	movs	r2, #6
 8003e24:	701a      	strb	r2, [r3, #0]
	}

	nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 8003e26:	4b79      	ldr	r3, [pc, #484]	; (800400c <dxl_rx_packet+0x224>)
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	4b79      	ldr	r3, [pc, #484]	; (8004014 <dxl_rx_packet+0x22c>)
 8003e2e:	4413      	add	r3, r2
 8003e30:	4a77      	ldr	r2, [pc, #476]	; (8004010 <dxl_rx_packet+0x228>)
 8003e32:	7812      	ldrb	r2, [r2, #0]
 8003e34:	4611      	mov	r1, r2
 8003e36:	4a75      	ldr	r2, [pc, #468]	; (800400c <dxl_rx_packet+0x224>)
 8003e38:	7812      	ldrb	r2, [r2, #0]
 8003e3a:	1a8a      	subs	r2, r1, r2
 8003e3c:	4611      	mov	r1, r2
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7ff feda 	bl	8003bf8 <dxl_hal_rx>
 8003e44:	4603      	mov	r3, r0
 8003e46:	713b      	strb	r3, [r7, #4]
/*
	TxDByte16(nRead);
	TxDByte_PC('\r');
	TxDByte_PC('\n');
*/
	gbRxGetLength += nRead;
 8003e48:	4b70      	ldr	r3, [pc, #448]	; (800400c <dxl_rx_packet+0x224>)
 8003e4a:	781a      	ldrb	r2, [r3, #0]
 8003e4c:	793b      	ldrb	r3, [r7, #4]
 8003e4e:	4413      	add	r3, r2
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	4b6e      	ldr	r3, [pc, #440]	; (800400c <dxl_rx_packet+0x224>)
 8003e54:	701a      	strb	r2, [r3, #0]
	if( gbRxGetLength < gbRxPacketLength )
 8003e56:	4b6d      	ldr	r3, [pc, #436]	; (800400c <dxl_rx_packet+0x224>)
 8003e58:	781a      	ldrb	r2, [r3, #0]
 8003e5a:	4b6d      	ldr	r3, [pc, #436]	; (8004010 <dxl_rx_packet+0x228>)
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d213      	bcs.n	8003e8a <dxl_rx_packet+0xa2>
	{
		if( dxl_hal_timeout() == 1 )
 8003e62:	f7ff fefb 	bl	8003c5c <dxl_hal_timeout>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d10e      	bne.n	8003e8a <dxl_rx_packet+0xa2>
		{


			if(gbRxGetLength == 0)
 8003e6c:	4b67      	ldr	r3, [pc, #412]	; (800400c <dxl_rx_packet+0x224>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d103      	bne.n	8003e7c <dxl_rx_packet+0x94>
				gbCommStatus = COMM_RXTIMEOUT;
 8003e74:	4b64      	ldr	r3, [pc, #400]	; (8004008 <dxl_rx_packet+0x220>)
 8003e76:	2206      	movs	r2, #6
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	e002      	b.n	8003e82 <dxl_rx_packet+0x9a>
			else
				gbCommStatus = COMM_RXCORRUPT;
 8003e7c:	4b62      	ldr	r3, [pc, #392]	; (8004008 <dxl_rx_packet+0x220>)
 8003e7e:	2207      	movs	r2, #7
 8003e80:	601a      	str	r2, [r3, #0]
			giBusUsing = 0;
 8003e82:	4b5f      	ldr	r3, [pc, #380]	; (8004000 <dxl_rx_packet+0x218>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
			return;
 8003e88:	e0b6      	b.n	8003ff8 <dxl_rx_packet+0x210>
		}
	}

	// Find packet header
	for( i=0; i<(gbRxGetLength-1); i++ )
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	71fb      	strb	r3, [r7, #7]
 8003e8e:	e01a      	b.n	8003ec6 <dxl_rx_packet+0xde>
	{
		if( gbStatusPacket[i] == 0xff && gbStatusPacket[i+1] == 0xff )
 8003e90:	79fb      	ldrb	r3, [r7, #7]
 8003e92:	4a60      	ldr	r2, [pc, #384]	; (8004014 <dxl_rx_packet+0x22c>)
 8003e94:	5cd3      	ldrb	r3, [r2, r3]
 8003e96:	2bff      	cmp	r3, #255	; 0xff
 8003e98:	d105      	bne.n	8003ea6 <dxl_rx_packet+0xbe>
 8003e9a:	79fb      	ldrb	r3, [r7, #7]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	4a5d      	ldr	r2, [pc, #372]	; (8004014 <dxl_rx_packet+0x22c>)
 8003ea0:	5cd3      	ldrb	r3, [r2, r3]
 8003ea2:	2bff      	cmp	r3, #255	; 0xff
 8003ea4:	d017      	beq.n	8003ed6 <dxl_rx_packet+0xee>
		{
			break;
		}
		else if( i == gbRxGetLength-2 && gbStatusPacket[gbRxGetLength-1] == 0xff )
 8003ea6:	79fa      	ldrb	r2, [r7, #7]
 8003ea8:	4b58      	ldr	r3, [pc, #352]	; (800400c <dxl_rx_packet+0x224>)
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	3b02      	subs	r3, #2
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d106      	bne.n	8003ec0 <dxl_rx_packet+0xd8>
 8003eb2:	4b56      	ldr	r3, [pc, #344]	; (800400c <dxl_rx_packet+0x224>)
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	4a56      	ldr	r2, [pc, #344]	; (8004014 <dxl_rx_packet+0x22c>)
 8003eba:	5cd3      	ldrb	r3, [r2, r3]
 8003ebc:	2bff      	cmp	r3, #255	; 0xff
 8003ebe:	d009      	beq.n	8003ed4 <dxl_rx_packet+0xec>
	for( i=0; i<(gbRxGetLength-1); i++ )
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	71fb      	strb	r3, [r7, #7]
 8003ec6:	79fa      	ldrb	r2, [r7, #7]
 8003ec8:	4b50      	ldr	r3, [pc, #320]	; (800400c <dxl_rx_packet+0x224>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	dbde      	blt.n	8003e90 <dxl_rx_packet+0xa8>
 8003ed2:	e000      	b.n	8003ed6 <dxl_rx_packet+0xee>
		{
			break;
 8003ed4:	bf00      	nop
		}
	}
	if( i > 0 )
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d01c      	beq.n	8003f16 <dxl_rx_packet+0x12e>
	{
		for( j=0; j<(gbRxGetLength-i); j++ )
 8003edc:	2300      	movs	r3, #0
 8003ede:	71bb      	strb	r3, [r7, #6]
 8003ee0:	e00a      	b.n	8003ef8 <dxl_rx_packet+0x110>
			gbStatusPacket[j] = gbStatusPacket[j + i];
 8003ee2:	79ba      	ldrb	r2, [r7, #6]
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	441a      	add	r2, r3
 8003ee8:	79bb      	ldrb	r3, [r7, #6]
 8003eea:	494a      	ldr	r1, [pc, #296]	; (8004014 <dxl_rx_packet+0x22c>)
 8003eec:	5c89      	ldrb	r1, [r1, r2]
 8003eee:	4a49      	ldr	r2, [pc, #292]	; (8004014 <dxl_rx_packet+0x22c>)
 8003ef0:	54d1      	strb	r1, [r2, r3]
		for( j=0; j<(gbRxGetLength-i); j++ )
 8003ef2:	79bb      	ldrb	r3, [r7, #6]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	71bb      	strb	r3, [r7, #6]
 8003ef8:	79ba      	ldrb	r2, [r7, #6]
 8003efa:	4b44      	ldr	r3, [pc, #272]	; (800400c <dxl_rx_packet+0x224>)
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	4619      	mov	r1, r3
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	1acb      	subs	r3, r1, r3
 8003f04:	429a      	cmp	r2, r3
 8003f06:	dbec      	blt.n	8003ee2 <dxl_rx_packet+0xfa>

		gbRxGetLength -= i;
 8003f08:	4b40      	ldr	r3, [pc, #256]	; (800400c <dxl_rx_packet+0x224>)
 8003f0a:	781a      	ldrb	r2, [r3, #0]
 8003f0c:	79fb      	ldrb	r3, [r7, #7]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	4b3e      	ldr	r3, [pc, #248]	; (800400c <dxl_rx_packet+0x224>)
 8003f14:	701a      	strb	r2, [r3, #0]
	}

	if( gbRxGetLength < gbRxPacketLength )
 8003f16:	4b3d      	ldr	r3, [pc, #244]	; (800400c <dxl_rx_packet+0x224>)
 8003f18:	781a      	ldrb	r2, [r3, #0]
 8003f1a:	4b3d      	ldr	r3, [pc, #244]	; (8004010 <dxl_rx_packet+0x228>)
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d203      	bcs.n	8003f2a <dxl_rx_packet+0x142>
	{
		gbCommStatus = COMM_RXWAITING;
 8003f22:	4b39      	ldr	r3, [pc, #228]	; (8004008 <dxl_rx_packet+0x220>)
 8003f24:	2205      	movs	r2, #5
 8003f26:	601a      	str	r2, [r3, #0]
		return;
 8003f28:	e066      	b.n	8003ff8 <dxl_rx_packet+0x210>
	}


	// Check id pairing
	if( gbInstructionPacket[ID] != gbStatusPacket[ID])
 8003f2a:	4b36      	ldr	r3, [pc, #216]	; (8004004 <dxl_rx_packet+0x21c>)
 8003f2c:	789a      	ldrb	r2, [r3, #2]
 8003f2e:	4b39      	ldr	r3, [pc, #228]	; (8004014 <dxl_rx_packet+0x22c>)
 8003f30:	789b      	ldrb	r3, [r3, #2]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d006      	beq.n	8003f44 <dxl_rx_packet+0x15c>
	{
		gbCommStatus = COMM_RXCORRUPT;
 8003f36:	4b34      	ldr	r3, [pc, #208]	; (8004008 <dxl_rx_packet+0x220>)
 8003f38:	2207      	movs	r2, #7
 8003f3a:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003f3c:	4b30      	ldr	r3, [pc, #192]	; (8004000 <dxl_rx_packet+0x218>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]
		return;
 8003f42:	e059      	b.n	8003ff8 <dxl_rx_packet+0x210>
	}

	gbRxPacketLength = gbStatusPacket[LENGTH] + 4;
 8003f44:	4b33      	ldr	r3, [pc, #204]	; (8004014 <dxl_rx_packet+0x22c>)
 8003f46:	78db      	ldrb	r3, [r3, #3]
 8003f48:	3304      	adds	r3, #4
 8003f4a:	b2da      	uxtb	r2, r3
 8003f4c:	4b30      	ldr	r3, [pc, #192]	; (8004010 <dxl_rx_packet+0x228>)
 8003f4e:	701a      	strb	r2, [r3, #0]
	if( gbRxGetLength < gbRxPacketLength )
 8003f50:	4b2e      	ldr	r3, [pc, #184]	; (800400c <dxl_rx_packet+0x224>)
 8003f52:	781a      	ldrb	r2, [r3, #0]
 8003f54:	4b2e      	ldr	r3, [pc, #184]	; (8004010 <dxl_rx_packet+0x228>)
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d221      	bcs.n	8003fa0 <dxl_rx_packet+0x1b8>
	{
		nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 8003f5c:	4b2b      	ldr	r3, [pc, #172]	; (800400c <dxl_rx_packet+0x224>)
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	461a      	mov	r2, r3
 8003f62:	4b2c      	ldr	r3, [pc, #176]	; (8004014 <dxl_rx_packet+0x22c>)
 8003f64:	4413      	add	r3, r2
 8003f66:	4a2a      	ldr	r2, [pc, #168]	; (8004010 <dxl_rx_packet+0x228>)
 8003f68:	7812      	ldrb	r2, [r2, #0]
 8003f6a:	4611      	mov	r1, r2
 8003f6c:	4a27      	ldr	r2, [pc, #156]	; (800400c <dxl_rx_packet+0x224>)
 8003f6e:	7812      	ldrb	r2, [r2, #0]
 8003f70:	1a8a      	subs	r2, r1, r2
 8003f72:	4611      	mov	r1, r2
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff fe3f 	bl	8003bf8 <dxl_hal_rx>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	713b      	strb	r3, [r7, #4]
		gbRxGetLength += nRead;
 8003f7e:	4b23      	ldr	r3, [pc, #140]	; (800400c <dxl_rx_packet+0x224>)
 8003f80:	781a      	ldrb	r2, [r3, #0]
 8003f82:	793b      	ldrb	r3, [r7, #4]
 8003f84:	4413      	add	r3, r2
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	4b20      	ldr	r3, [pc, #128]	; (800400c <dxl_rx_packet+0x224>)
 8003f8a:	701a      	strb	r2, [r3, #0]
		if( gbRxGetLength < gbRxPacketLength )
 8003f8c:	4b1f      	ldr	r3, [pc, #124]	; (800400c <dxl_rx_packet+0x224>)
 8003f8e:	781a      	ldrb	r2, [r3, #0]
 8003f90:	4b1f      	ldr	r3, [pc, #124]	; (8004010 <dxl_rx_packet+0x228>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d203      	bcs.n	8003fa0 <dxl_rx_packet+0x1b8>
		{
			gbCommStatus = COMM_RXWAITING;
 8003f98:	4b1b      	ldr	r3, [pc, #108]	; (8004008 <dxl_rx_packet+0x220>)
 8003f9a:	2205      	movs	r2, #5
 8003f9c:	601a      	str	r2, [r3, #0]
			return;
 8003f9e:	e02b      	b.n	8003ff8 <dxl_rx_packet+0x210>
		}
	}

	// Check checksum
	for( i=0; i<(gbStatusPacket[LENGTH]+1); i++ )
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	71fb      	strb	r3, [r7, #7]
 8003fa4:	e009      	b.n	8003fba <dxl_rx_packet+0x1d2>
		checksum += gbStatusPacket[i+2];
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
 8003fa8:	3302      	adds	r3, #2
 8003faa:	4a1a      	ldr	r2, [pc, #104]	; (8004014 <dxl_rx_packet+0x22c>)
 8003fac:	5cd2      	ldrb	r2, [r2, r3]
 8003fae:	797b      	ldrb	r3, [r7, #5]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	717b      	strb	r3, [r7, #5]
	for( i=0; i<(gbStatusPacket[LENGTH]+1); i++ )
 8003fb4:	79fb      	ldrb	r3, [r7, #7]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	71fb      	strb	r3, [r7, #7]
 8003fba:	4b16      	ldr	r3, [pc, #88]	; (8004014 <dxl_rx_packet+0x22c>)
 8003fbc:	78db      	ldrb	r3, [r3, #3]
 8003fbe:	79fa      	ldrb	r2, [r7, #7]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d9f0      	bls.n	8003fa6 <dxl_rx_packet+0x1be>
	checksum = ~checksum;
 8003fc4:	797b      	ldrb	r3, [r7, #5]
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	717b      	strb	r3, [r7, #5]

	if( gbStatusPacket[gbStatusPacket[LENGTH]+3] != checksum )
 8003fca:	4b12      	ldr	r3, [pc, #72]	; (8004014 <dxl_rx_packet+0x22c>)
 8003fcc:	78db      	ldrb	r3, [r3, #3]
 8003fce:	3303      	adds	r3, #3
 8003fd0:	4a10      	ldr	r2, [pc, #64]	; (8004014 <dxl_rx_packet+0x22c>)
 8003fd2:	5cd3      	ldrb	r3, [r2, r3]
 8003fd4:	797a      	ldrb	r2, [r7, #5]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d006      	beq.n	8003fe8 <dxl_rx_packet+0x200>
	{
		gbCommStatus = COMM_RXCORRUPT;
 8003fda:	4b0b      	ldr	r3, [pc, #44]	; (8004008 <dxl_rx_packet+0x220>)
 8003fdc:	2207      	movs	r2, #7
 8003fde:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003fe0:	4b07      	ldr	r3, [pc, #28]	; (8004000 <dxl_rx_packet+0x218>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
		return;
 8003fe6:	e007      	b.n	8003ff8 <dxl_rx_packet+0x210>
	}

	gbCommStatus = COMM_RXSUCCESS;
 8003fe8:	4b07      	ldr	r3, [pc, #28]	; (8004008 <dxl_rx_packet+0x220>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
	giBusUsing = 0;
 8003fee:	4b04      	ldr	r3, [pc, #16]	; (8004000 <dxl_rx_packet+0x218>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	e000      	b.n	8003ff8 <dxl_rx_packet+0x210>
		return;
 8003ff6:	bf00      	nop
}
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	200002ec 	.word	0x200002ec
 8004004:	20000204 	.word	0x20000204
 8004008:	20000004 	.word	0x20000004
 800400c:	200002eb 	.word	0x200002eb
 8004010:	200002ea 	.word	0x200002ea
 8004014:	200002a4 	.word	0x200002a4

08004018 <dxl_txrx_packet>:

void dxl_txrx_packet()
{
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0

	dxl_tx_packet();
 800401c:	f7ff fe4c 	bl	8003cb8 <dxl_tx_packet>

	if( gbCommStatus != COMM_TXSUCCESS )
 8004020:	4b06      	ldr	r3, [pc, #24]	; (800403c <dxl_txrx_packet+0x24>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d106      	bne.n	8004036 <dxl_txrx_packet+0x1e>
		return;

	do{

		dxl_rx_packet();
 8004028:	f7ff fede 	bl	8003de8 <dxl_rx_packet>

	}while( gbCommStatus == COMM_RXWAITING );
 800402c:	4b03      	ldr	r3, [pc, #12]	; (800403c <dxl_txrx_packet+0x24>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b05      	cmp	r3, #5
 8004032:	d0f9      	beq.n	8004028 <dxl_txrx_packet+0x10>
 8004034:	e000      	b.n	8004038 <dxl_txrx_packet+0x20>
		return;
 8004036:	bf00      	nop
//	LL_GPIO_SetOutputPin(GPIOA, LD2_Pin);

}
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	20000004 	.word	0x20000004

08004040 <dxl_get_result>:

int dxl_get_result()
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
	return gbCommStatus;
 8004044:	4b03      	ldr	r3, [pc, #12]	; (8004054 <dxl_get_result+0x14>)
 8004046:	681b      	ldr	r3, [r3, #0]
}
 8004048:	4618      	mov	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	20000004 	.word	0x20000004

08004058 <dxl_makeword>:
{
	return (int)gbStatusPacket[PARAMETER+index];
}

int dxl_makeword( int lowbyte, int highbyte )
{
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
	unsigned short word;

	word = highbyte;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	81fb      	strh	r3, [r7, #14]
	word = word << 8;
 8004066:	89fb      	ldrh	r3, [r7, #14]
 8004068:	021b      	lsls	r3, r3, #8
 800406a:	81fb      	strh	r3, [r7, #14]
	word = word + lowbyte;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	b29a      	uxth	r2, r3
 8004070:	89fb      	ldrh	r3, [r7, #14]
 8004072:	4413      	add	r3, r2
 8004074:	81fb      	strh	r3, [r7, #14]
	return (int)word;
 8004076:	89fb      	ldrh	r3, [r7, #14]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <dxl_get_lowbyte>:

int dxl_get_lowbyte( int word )
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
	unsigned short temp;

	temp = word & 0xff;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	b29b      	uxth	r3, r3
 8004090:	b2db      	uxtb	r3, r3
 8004092:	81fb      	strh	r3, [r7, #14]
	return (int)temp;
 8004094:	89fb      	ldrh	r3, [r7, #14]
}
 8004096:	4618      	mov	r0, r3
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr

080040a2 <dxl_get_highbyte>:

int dxl_get_highbyte( int word )
{
 80040a2:	b480      	push	{r7}
 80040a4:	b085      	sub	sp, #20
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
	unsigned short temp;

	temp = word & 0xff00;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040b2:	81fb      	strh	r3, [r7, #14]
	temp = temp >> 8;
 80040b4:	89fb      	ldrh	r3, [r7, #14]
 80040b6:	0a1b      	lsrs	r3, r3, #8
 80040b8:	81fb      	strh	r3, [r7, #14]
	return (int)temp;
 80040ba:	89fb      	ldrh	r3, [r7, #14]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3714      	adds	r7, #20
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <dxl_read_byte>:

	dxl_txrx_packet();
}

int dxl_read_byte( int id, int address )
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
	while(giBusUsing);
 80040d2:	bf00      	nop
 80040d4:	4b0e      	ldr	r3, [pc, #56]	; (8004110 <dxl_read_byte+0x48>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1fb      	bne.n	80040d4 <dxl_read_byte+0xc>

	gbInstructionPacket[ID] = (unsigned char)id;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	b2da      	uxtb	r2, r3
 80040e0:	4b0c      	ldr	r3, [pc, #48]	; (8004114 <dxl_read_byte+0x4c>)
 80040e2:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 80040e4:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <dxl_read_byte+0x4c>)
 80040e6:	2202      	movs	r2, #2
 80040e8:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	4b09      	ldr	r3, [pc, #36]	; (8004114 <dxl_read_byte+0x4c>)
 80040f0:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = 1;
 80040f2:	4b08      	ldr	r3, [pc, #32]	; (8004114 <dxl_read_byte+0x4c>)
 80040f4:	2201      	movs	r2, #1
 80040f6:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[LENGTH] = 4;
 80040f8:	4b06      	ldr	r3, [pc, #24]	; (8004114 <dxl_read_byte+0x4c>)
 80040fa:	2204      	movs	r2, #4
 80040fc:	70da      	strb	r2, [r3, #3]

	dxl_txrx_packet();
 80040fe:	f7ff ff8b 	bl	8004018 <dxl_txrx_packet>

	return (int)gbStatusPacket[PARAMETER];
 8004102:	4b05      	ldr	r3, [pc, #20]	; (8004118 <dxl_read_byte+0x50>)
 8004104:	795b      	ldrb	r3, [r3, #5]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	200002ec 	.word	0x200002ec
 8004114:	20000204 	.word	0x20000204
 8004118:	200002a4 	.word	0x200002a4

0800411c <dxl_read_word>:

	dxl_txrx_packet();
}

int dxl_read_word( int id, int address )
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
	while(giBusUsing);
 8004126:	bf00      	nop
 8004128:	4b12      	ldr	r3, [pc, #72]	; (8004174 <dxl_read_word+0x58>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1fb      	bne.n	8004128 <dxl_read_word+0xc>

	gbInstructionPacket[ID] = (unsigned char)id;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	b2da      	uxtb	r2, r3
 8004134:	4b10      	ldr	r3, [pc, #64]	; (8004178 <dxl_read_word+0x5c>)
 8004136:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 8004138:	4b0f      	ldr	r3, [pc, #60]	; (8004178 <dxl_read_word+0x5c>)
 800413a:	2202      	movs	r2, #2
 800413c:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	b2da      	uxtb	r2, r3
 8004142:	4b0d      	ldr	r3, [pc, #52]	; (8004178 <dxl_read_word+0x5c>)
 8004144:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = 2;
 8004146:	4b0c      	ldr	r3, [pc, #48]	; (8004178 <dxl_read_word+0x5c>)
 8004148:	2202      	movs	r2, #2
 800414a:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[LENGTH] = 4;
 800414c:	4b0a      	ldr	r3, [pc, #40]	; (8004178 <dxl_read_word+0x5c>)
 800414e:	2204      	movs	r2, #4
 8004150:	70da      	strb	r2, [r3, #3]




	dxl_txrx_packet();
 8004152:	f7ff ff61 	bl	8004018 <dxl_txrx_packet>

	return dxl_makeword((int)gbStatusPacket[PARAMETER], (int)gbStatusPacket[PARAMETER+1]);
 8004156:	4b09      	ldr	r3, [pc, #36]	; (800417c <dxl_read_word+0x60>)
 8004158:	795b      	ldrb	r3, [r3, #5]
 800415a:	461a      	mov	r2, r3
 800415c:	4b07      	ldr	r3, [pc, #28]	; (800417c <dxl_read_word+0x60>)
 800415e:	799b      	ldrb	r3, [r3, #6]
 8004160:	4619      	mov	r1, r3
 8004162:	4610      	mov	r0, r2
 8004164:	f7ff ff78 	bl	8004058 <dxl_makeword>
 8004168:	4603      	mov	r3, r0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	200002ec 	.word	0x200002ec
 8004178:	20000204 	.word	0x20000204
 800417c:	200002a4 	.word	0x200002a4

08004180 <dxl_write_word>:

void dxl_write_word( int id, int address, int value )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
//	uint32_t now = HAL_GetTick();
	while(giBusUsing); // TODO@know gibusUsing
 800418c:	bf00      	nop
 800418e:	4b13      	ldr	r3, [pc, #76]	; (80041dc <dxl_write_word+0x5c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1fb      	bne.n	800418e <dxl_write_word+0xe>
//	LL_GPIO_ResetOutputPin(GPIOA, LD2_Pin);

	gbInstructionPacket[ID] = (unsigned char)id;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	b2da      	uxtb	r2, r3
 800419a:	4b11      	ldr	r3, [pc, #68]	; (80041e0 <dxl_write_word+0x60>)
 800419c:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
 800419e:	4b10      	ldr	r3, [pc, #64]	; (80041e0 <dxl_write_word+0x60>)
 80041a0:	2203      	movs	r2, #3
 80041a2:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	4b0d      	ldr	r3, [pc, #52]	; (80041e0 <dxl_write_word+0x60>)
 80041aa:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f7ff ff69 	bl	8004084 <dxl_get_lowbyte>
 80041b2:	4603      	mov	r3, r0
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4b0a      	ldr	r3, [pc, #40]	; (80041e0 <dxl_write_word+0x60>)
 80041b8:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[PARAMETER+2] = (unsigned char)dxl_get_highbyte(value);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7ff ff71 	bl	80040a2 <dxl_get_highbyte>
 80041c0:	4603      	mov	r3, r0
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	4b06      	ldr	r3, [pc, #24]	; (80041e0 <dxl_write_word+0x60>)
 80041c6:	71da      	strb	r2, [r3, #7]
	gbInstructionPacket[LENGTH] = 5;
 80041c8:	4b05      	ldr	r3, [pc, #20]	; (80041e0 <dxl_write_word+0x60>)
 80041ca:	2205      	movs	r2, #5
 80041cc:	70da      	strb	r2, [r3, #3]

	dxl_txrx_packet();
 80041ce:	f7ff ff23 	bl	8004018 <dxl_txrx_packet>
}
 80041d2:	bf00      	nop
 80041d4:	3710      	adds	r7, #16
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	200002ec 	.word	0x200002ec
 80041e0:	20000204 	.word	0x20000204
 80041e4:	00000000 	.word	0x00000000

080041e8 <estimator>:
#include "controller.h"
#include "MxMotor.h"
#include "math.h"

void estimator(float theta, float theta_dot, float *bias){
 80041e8:	b5b0      	push	{r4, r5, r7, lr}
 80041ea:	b0c4      	sub	sp, #272	; 0x110
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80041f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80041f6:	ed83 0a00 	vstr	s0, [r3]
 80041fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80041fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004202:	edc3 0a00 	vstr	s1, [r3]
 8004206:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800420a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800420e:	6018      	str	r0, [r3, #0]
	static float count = 0.0f;
	if(count<1000000){count=count+1.0f;}
 8004210:	4bbd      	ldr	r3, [pc, #756]	; (8004508 <estimator+0x320>)
 8004212:	edd3 7a00 	vldr	s15, [r3]
 8004216:	ed9f 7abd 	vldr	s14, [pc, #756]	; 800450c <estimator+0x324>
 800421a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800421e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004222:	d509      	bpl.n	8004238 <estimator+0x50>
 8004224:	4bb8      	ldr	r3, [pc, #736]	; (8004508 <estimator+0x320>)
 8004226:	edd3 7a00 	vldr	s15, [r3]
 800422a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800422e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004232:	4bb5      	ldr	r3, [pc, #724]	; (8004508 <estimator+0x320>)
 8004234:	edc3 7a00 	vstr	s15, [r3]
	// Get MX motor delta data
	int delta_refu16_tmp = 0;
 8004238:	2300      	movs	r3, #0
 800423a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
	static float delta_ref = MXHEX_CENTER* PI / 180.0f;  // 2022.8.17 changed to static float
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 800423e:	2124      	movs	r1, #36	; 0x24
 8004240:	2001      	movs	r0, #1
 8004242:	f7ff ff6b 	bl	800411c <dxl_read_word>
 8004246:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
	position_state = dxl_get_result();
 800424a:	f7ff fef9 	bl	8004040 <dxl_get_result>
 800424e:	4603      	mov	r3, r0
 8004250:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
	if (position_state == COMM_RXSUCCESS) {
 8004254:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d12f      	bne.n	80042bc <estimator+0xd4>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 800425c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004260:	f640 2239 	movw	r2, #2617	; 0xa39
 8004264:	4293      	cmp	r3, r2
 8004266:	dc29      	bgt.n	80042bc <estimator+0xd4>
 8004268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800426c:	f240 529a 	movw	r2, #1434	; 0x59a
 8004270:	4293      	cmp	r3, r2
 8004272:	dd23      	ble.n	80042bc <estimator+0xd4>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;
 8004274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004278:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 800427c:	3302      	adds	r3, #2
 800427e:	ee07 3a90 	vmov	s15, r3
 8004282:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004286:	ee17 0a90 	vmov	r0, s15
 800428a:	f7fc f929 	bl	80004e0 <__aeabi_f2d>
 800428e:	a39a      	add	r3, pc, #616	; (adr r3, 80044f8 <estimator+0x310>)
 8004290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004294:	f7fc f97c 	bl	8000590 <__aeabi_dmul>
 8004298:	4602      	mov	r2, r0
 800429a:	460b      	mov	r3, r1
 800429c:	4610      	mov	r0, r2
 800429e:	4619      	mov	r1, r3
 80042a0:	a397      	add	r3, pc, #604	; (adr r3, 8004500 <estimator+0x318>)
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	f7fc f973 	bl	8000590 <__aeabi_dmul>
 80042aa:	4602      	mov	r2, r0
 80042ac:	460b      	mov	r3, r1
 80042ae:	4610      	mov	r0, r2
 80042b0:	4619      	mov	r1, r3
 80042b2:	f7fc fc65 	bl	8000b80 <__aeabi_d2f>
 80042b6:	4603      	mov	r3, r0
 80042b8:	4a95      	ldr	r2, [pc, #596]	; (8004510 <estimator+0x328>)
 80042ba:	6013      	str	r3, [r2, #0]
		}
	}

	// Design an observer to calculate the IMU theta bias
	float K[3] = {25.8319,    6.6856,   -0.8369};
 80042bc:	4a95      	ldr	r2, [pc, #596]	; (8004514 <estimator+0x32c>)
 80042be:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80042c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80042c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float x[3] = {theta, theta_dot, delta_ref};
 80042c8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80042cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80042d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80042da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80042e4:	4b8a      	ldr	r3, [pc, #552]	; (8004510 <estimator+0x328>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	float u_init = 0;
 80042ec:	f04f 0300 	mov.w	r3, #0
 80042f0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	for(int i = 0; i < 3; i ++){
 80042f4:	2300      	movs	r3, #0
 80042f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80042fa:	e01e      	b.n	800433a <estimator+0x152>
		u_init -= K[i]*x[i];
 80042fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004306:	443b      	add	r3, r7
 8004308:	3b2c      	subs	r3, #44	; 0x2c
 800430a:	ed93 7a00 	vldr	s14, [r3]
 800430e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004318:	443b      	add	r3, r7
 800431a:	3b38      	subs	r3, #56	; 0x38
 800431c:	edd3 7a00 	vldr	s15, [r3]
 8004320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004324:	ed97 7a43 	vldr	s14, [r7, #268]	; 0x10c
 8004328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800432c:	edc7 7a43 	vstr	s15, [r7, #268]	; 0x10c
	for(int i = 0; i < 3; i ++){
 8004330:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004334:	3301      	adds	r3, #1
 8004336:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800433a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800433e:	2b02      	cmp	r3, #2
 8004340:	dddc      	ble.n	80042fc <estimator+0x114>
//				 0.1852,    1.0009,         0,      0,
//					  0,         0, expf(-2*2/79),  0,
//					  0,         0,         0,      1};
//
//	float B[] = {0.0001, 0.0133, -(79*(expf(-2*2/79)-1)/200/2), 0};
	float A[] = {1.0009,    0.0100,         0,      0,
 8004342:	4b75      	ldr	r3, [pc, #468]	; (8004518 <estimator+0x330>)
 8004344:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8004348:	461d      	mov	r5, r3
 800434a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800434c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800434e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004350:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004352:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004354:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004356:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800435a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0.1852,    1.0009,         0,      0,
					  0,         0,    0.9506,      0,
					  0,         0,         0,      1};

	float B[] = {0.0001, 0.0133, 0.0098, 0};
 800435e:	4b6f      	ldr	r3, [pc, #444]	; (800451c <estimator+0x334>)
 8004360:	f107 0488 	add.w	r4, r7, #136	; 0x88
 8004364:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004366:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	float C[] = {1,0,0,1,
 800436a:	4b6d      	ldr	r3, [pc, #436]	; (8004520 <estimator+0x338>)
 800436c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8004370:	461d      	mov	r5, r3
 8004372:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004374:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004376:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004378:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800437a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800437e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0,1,0,0,
				 0,0,1,0};

	float L[] = {1.1208,    9.0902,         0,
 8004382:	4b68      	ldr	r3, [pc, #416]	; (8004524 <estimator+0x33c>)
 8004384:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8004388:	461d      	mov	r5, r3
 800438a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800438c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800438e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004392:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004396:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0.1587,    2.6012,         0,
					  0,         0,    1.0506,
				 0.1799,   -9.0729,         0};

	static float xk[4] = {0};
	float xk_new[3] = {0};
 800439a:	f107 031c 	add.w	r3, r7, #28
 800439e:	2200      	movs	r2, #0
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	605a      	str	r2, [r3, #4]
 80043a4:	609a      	str	r2, [r3, #8]
	float measure_err[3] = {theta, theta_dot, delta_ref};
 80043a6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80043aa:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80043ae:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80043b2:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 80043b6:	6812      	ldr	r2, [r2, #0]
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80043be:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80043c2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80043c6:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 80043ca:	6812      	ldr	r2, [r2, #0]
 80043cc:	605a      	str	r2, [r3, #4]
 80043ce:	4b50      	ldr	r3, [pc, #320]	; (8004510 <estimator+0x328>)
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80043d6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80043da:	609a      	str	r2, [r3, #8]
	static float accum = 0;

	for(int i = 0; i < 4; i++){
 80043dc:	2300      	movs	r3, #0
 80043de:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80043e2:	e052      	b.n	800448a <estimator+0x2a2>
		xk_new[i] = A[4*i]*xk[0] + A[4*i+1]*xk[1] + A[4*i+2]*xk[2] + A[4*i+3]*xk[3];
 80043e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80043f0:	443b      	add	r3, r7
 80043f2:	3b78      	subs	r3, #120	; 0x78
 80043f4:	ed93 7a00 	vldr	s14, [r3]
 80043f8:	4b4b      	ldr	r3, [pc, #300]	; (8004528 <estimator+0x340>)
 80043fa:	edd3 7a00 	vldr	s15, [r3]
 80043fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004402:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	3301      	adds	r3, #1
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004410:	443b      	add	r3, r7
 8004412:	3b78      	subs	r3, #120	; 0x78
 8004414:	edd3 6a00 	vldr	s13, [r3]
 8004418:	4b43      	ldr	r3, [pc, #268]	; (8004528 <estimator+0x340>)
 800441a:	edd3 7a01 	vldr	s15, [r3, #4]
 800441e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004422:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004426:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	3302      	adds	r3, #2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004434:	443b      	add	r3, r7
 8004436:	3b78      	subs	r3, #120	; 0x78
 8004438:	edd3 6a00 	vldr	s13, [r3]
 800443c:	4b3a      	ldr	r3, [pc, #232]	; (8004528 <estimator+0x340>)
 800443e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004446:	ee37 7a27 	vadd.f32	s14, s14, s15
 800444a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	3303      	adds	r3, #3
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004458:	443b      	add	r3, r7
 800445a:	3b78      	subs	r3, #120	; 0x78
 800445c:	edd3 6a00 	vldr	s13, [r3]
 8004460:	4b31      	ldr	r3, [pc, #196]	; (8004528 <estimator+0x340>)
 8004462:	edd3 7a03 	vldr	s15, [r3, #12]
 8004466:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800446a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800446e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004478:	443b      	add	r3, r7
 800447a:	3bf4      	subs	r3, #244	; 0xf4
 800447c:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 4; i++){
 8004480:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004484:	3301      	adds	r3, #1
 8004486:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800448a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800448e:	2b03      	cmp	r3, #3
 8004490:	dda8      	ble.n	80043e4 <estimator+0x1fc>
	}
	for(int i = 0; i < 4; i++){
 8004492:	2300      	movs	r3, #0
 8004494:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004498:	e025      	b.n	80044e6 <estimator+0x2fe>
		xk_new[i] += B[i]*(u_init); //B*u, u must be positive
 800449a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80044a4:	443b      	add	r3, r7
 80044a6:	3bf4      	subs	r3, #244	; 0xf4
 80044a8:	ed93 7a00 	vldr	s14, [r3]
 80044ac:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80044b6:	443b      	add	r3, r7
 80044b8:	3b88      	subs	r3, #136	; 0x88
 80044ba:	edd3 6a00 	vldr	s13, [r3]
 80044be:	edd7 7a43 	vldr	s15, [r7, #268]	; 0x10c
 80044c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044ca:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80044d4:	443b      	add	r3, r7
 80044d6:	3bf4      	subs	r3, #244	; 0xf4
 80044d8:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 4; i++){
 80044dc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80044e0:	3301      	adds	r3, #1
 80044e2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80044e6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80044ea:	2b03      	cmp	r3, #3
 80044ec:	ddd5      	ble.n	800449a <estimator+0x2b2>
	}
	for(int i = 0; i < 3; i++){
 80044ee:	2300      	movs	r3, #0
 80044f0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80044f4:	e07a      	b.n	80045ec <estimator+0x404>
 80044f6:	bf00      	nop
 80044f8:	83a53b8e 	.word	0x83a53b8e
 80044fc:	3fb67ff5 	.word	0x3fb67ff5
 8004500:	00000000 	.word	0x00000000
 8004504:	3f91df33 	.word	0x3f91df33
 8004508:	200002f0 	.word	0x200002f0
 800450c:	49742400 	.word	0x49742400
 8004510:	20000008 	.word	0x20000008
 8004514:	080138c0 	.word	0x080138c0
 8004518:	080138cc 	.word	0x080138cc
 800451c:	0801390c 	.word	0x0801390c
 8004520:	0801391c 	.word	0x0801391c
 8004524:	0801394c 	.word	0x0801394c
 8004528:	200002f4 	.word	0x200002f4
		measure_err[i] -= (C[4*i+0]*xk[0]+C[4*i+1]*xk[1]+C[4*i+2]*xk[2]+C[4*i+3]*xk[3]);
 800452c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004530:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8004534:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	4413      	add	r3, r2
 800453c:	ed93 7a00 	vldr	s14, [r3]
 8004540:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800454c:	443b      	add	r3, r7
 800454e:	3bb8      	subs	r3, #184	; 0xb8
 8004550:	edd3 6a00 	vldr	s13, [r3]
 8004554:	4b74      	ldr	r3, [pc, #464]	; (8004728 <estimator+0x540>)
 8004556:	edd3 7a00 	vldr	s15, [r3]
 800455a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800455e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	3301      	adds	r3, #1
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800456c:	443b      	add	r3, r7
 800456e:	3bb8      	subs	r3, #184	; 0xb8
 8004570:	ed93 6a00 	vldr	s12, [r3]
 8004574:	4b6c      	ldr	r3, [pc, #432]	; (8004728 <estimator+0x540>)
 8004576:	edd3 7a01 	vldr	s15, [r3, #4]
 800457a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800457e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8004582:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	3302      	adds	r3, #2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004590:	443b      	add	r3, r7
 8004592:	3bb8      	subs	r3, #184	; 0xb8
 8004594:	ed93 6a00 	vldr	s12, [r3]
 8004598:	4b63      	ldr	r3, [pc, #396]	; (8004728 <estimator+0x540>)
 800459a:	edd3 7a02 	vldr	s15, [r3, #8]
 800459e:	ee66 7a27 	vmul.f32	s15, s12, s15
 80045a2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80045a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	3303      	adds	r3, #3
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80045b4:	443b      	add	r3, r7
 80045b6:	3bb8      	subs	r3, #184	; 0xb8
 80045b8:	ed93 6a00 	vldr	s12, [r3]
 80045bc:	4b5a      	ldr	r3, [pc, #360]	; (8004728 <estimator+0x540>)
 80045be:	edd3 7a03 	vldr	s15, [r3, #12]
 80045c2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80045c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80045d2:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 80045d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4413      	add	r3, r2
 80045de:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 3; i++){
 80045e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045e6:	3301      	adds	r3, #1
 80045e8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80045ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	dd9b      	ble.n	800452c <estimator+0x344>
	}
	for(int i = 0; i < 4; i++){
 80045f4:	2300      	movs	r3, #0
 80045f6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80045fa:	e068      	b.n	80046ce <estimator+0x4e6>
		xk_new[i] += L[3*i]*measure_err[0]+L[3*i+1]*measure_err[1]+L[3*i+2]*measure_err[2];
 80045fc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004606:	443b      	add	r3, r7
 8004608:	3bf4      	subs	r3, #244	; 0xf4
 800460a:	ed93 7a00 	vldr	s14, [r3]
 800460e:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8004612:	4613      	mov	r3, r2
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	4413      	add	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800461e:	443b      	add	r3, r7
 8004620:	3be8      	subs	r3, #232	; 0xe8
 8004622:	edd3 6a00 	vldr	s13, [r3]
 8004626:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800462a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800462e:	edd3 7a00 	vldr	s15, [r3]
 8004632:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004636:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800463a:	4613      	mov	r3, r2
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	4413      	add	r3, r2
 8004640:	3301      	adds	r3, #1
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004648:	443b      	add	r3, r7
 800464a:	3be8      	subs	r3, #232	; 0xe8
 800464c:	ed93 6a00 	vldr	s12, [r3]
 8004650:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004654:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004658:	edd3 7a01 	vldr	s15, [r3, #4]
 800465c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004660:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8004664:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8004668:	4613      	mov	r3, r2
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	4413      	add	r3, r2
 800466e:	3302      	adds	r3, #2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004676:	443b      	add	r3, r7
 8004678:	3be8      	subs	r3, #232	; 0xe8
 800467a:	ed93 6a00 	vldr	s12, [r3]
 800467e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004682:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004686:	edd3 7a02 	vldr	s15, [r3, #8]
 800468a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800468e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004696:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80046a0:	443b      	add	r3, r7
 80046a2:	3bf4      	subs	r3, #244	; 0xf4
 80046a4:	edc3 7a00 	vstr	s15, [r3]
		xk[i] = xk_new[i];
 80046a8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80046b2:	443b      	add	r3, r7
 80046b4:	3bf4      	subs	r3, #244	; 0xf4
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	491b      	ldr	r1, [pc, #108]	; (8004728 <estimator+0x540>)
 80046ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 4; i++){
 80046c4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80046c8:	3301      	adds	r3, #1
 80046ca:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80046ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80046d2:	2b03      	cmp	r3, #3
 80046d4:	dd92      	ble.n	80045fc <estimator+0x414>
	}

	if(count<1000000){
 80046d6:	4b15      	ldr	r3, [pc, #84]	; (800472c <estimator+0x544>)
 80046d8:	edd3 7a00 	vldr	s15, [r3]
 80046dc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004730 <estimator+0x548>
 80046e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e8:	d509      	bpl.n	80046fe <estimator+0x516>
		accum += xk_new[3];
 80046ea:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80046ee:	4b11      	ldr	r3, [pc, #68]	; (8004734 <estimator+0x54c>)
 80046f0:	edd3 7a00 	vldr	s15, [r3]
 80046f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046f8:	4b0e      	ldr	r3, [pc, #56]	; (8004734 <estimator+0x54c>)
 80046fa:	edc3 7a00 	vstr	s15, [r3]
	}
	*bias = accum/count;
 80046fe:	4b0d      	ldr	r3, [pc, #52]	; (8004734 <estimator+0x54c>)
 8004700:	edd3 6a00 	vldr	s13, [r3]
 8004704:	4b09      	ldr	r3, [pc, #36]	; (800472c <estimator+0x544>)
 8004706:	ed93 7a00 	vldr	s14, [r3]
 800470a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800470e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004712:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	edc3 7a00 	vstr	s15, [r3]
//	printf("%.3f, %.3f, %.3f, %.3f\r\n", theta, theta_dot, delta_ref, u_init);
//	printf("%.3f, %.3f, %.3f, %.3f, %.3f, %.1f\r\n", xk_new[0], xk_new[1], xk_new[2], xk_new[3], *bias, count);
//	printf("%.3f\r\n", *bias);
}
 800471c:	bf00      	nop
 800471e:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8004722:	46bd      	mov	sp, r7
 8004724:	bdb0      	pop	{r4, r5, r7, pc}
 8004726:	bf00      	nop
 8004728:	200002f4 	.word	0x200002f4
 800472c:	200002f0 	.word	0x200002f0
 8004730:	49742400 	.word	0x49742400
 8004734:	20000304 	.word	0x20000304

08004738 <LL_AHB1_GRP1_EnableClock>:
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004740:	4b08      	ldr	r3, [pc, #32]	; (8004764 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004744:	4907      	ldr	r1, [pc, #28]	; (8004764 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4313      	orrs	r3, r2
 800474a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800474c:	4b05      	ldr	r3, [pc, #20]	; (8004764 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800474e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4013      	ands	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004756:	68fb      	ldr	r3, [r7, #12]
}
 8004758:	bf00      	nop
 800475a:	3714      	adds	r7, #20
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	40023800 	.word	0x40023800

08004768 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8004772:	4a13      	ldr	r2, [pc, #76]	; (80047c0 <LL_SYSCFG_SetEXTISource+0x58>)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	b2db      	uxtb	r3, r3
 8004778:	3302      	adds	r3, #2
 800477a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	0c1b      	lsrs	r3, r3, #16
 8004782:	43db      	mvns	r3, r3
 8004784:	ea02 0103 	and.w	r1, r2, r3
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	0c1b      	lsrs	r3, r3, #16
 800478c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	fa93 f3a3 	rbit	r3, r3
 8004794:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	fab3 f383 	clz	r3, r3
 800479c:	b2db      	uxtb	r3, r3
 800479e:	461a      	mov	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	fa03 f202 	lsl.w	r2, r3, r2
 80047a6:	4806      	ldr	r0, [pc, #24]	; (80047c0 <LL_SYSCFG_SetEXTISource+0x58>)
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	430a      	orrs	r2, r1
 80047ae:	3302      	adds	r3, #2
 80047b0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80047b4:	bf00      	nop
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	40013800 	.word	0x40013800

080047c4 <LL_GPIO_SetPinMode>:
{
 80047c4:	b480      	push	{r7}
 80047c6:	b089      	sub	sp, #36	; 0x24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	fa93 f3a3 	rbit	r3, r3
 80047de:	613b      	str	r3, [r7, #16]
  return result;
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	fab3 f383 	clz	r3, r3
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	2103      	movs	r1, #3
 80047ec:	fa01 f303 	lsl.w	r3, r1, r3
 80047f0:	43db      	mvns	r3, r3
 80047f2:	401a      	ands	r2, r3
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	fa93 f3a3 	rbit	r3, r3
 80047fe:	61bb      	str	r3, [r7, #24]
  return result;
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	fab3 f383 	clz	r3, r3
 8004806:	b2db      	uxtb	r3, r3
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	fa01 f303 	lsl.w	r3, r1, r3
 8004810:	431a      	orrs	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	601a      	str	r2, [r3, #0]
}
 8004816:	bf00      	nop
 8004818:	3724      	adds	r7, #36	; 0x24
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <LL_GPIO_SetPinPull>:
{
 8004822:	b480      	push	{r7}
 8004824:	b089      	sub	sp, #36	; 0x24
 8004826:	af00      	add	r7, sp, #0
 8004828:	60f8      	str	r0, [r7, #12]
 800482a:	60b9      	str	r1, [r7, #8]
 800482c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	fa93 f3a3 	rbit	r3, r3
 800483c:	613b      	str	r3, [r7, #16]
  return result;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	fab3 f383 	clz	r3, r3
 8004844:	b2db      	uxtb	r3, r3
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	2103      	movs	r1, #3
 800484a:	fa01 f303 	lsl.w	r3, r1, r3
 800484e:	43db      	mvns	r3, r3
 8004850:	401a      	ands	r2, r3
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	fa93 f3a3 	rbit	r3, r3
 800485c:	61bb      	str	r3, [r7, #24]
  return result;
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	fab3 f383 	clz	r3, r3
 8004864:	b2db      	uxtb	r3, r3
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	fa01 f303 	lsl.w	r3, r1, r3
 800486e:	431a      	orrs	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	60da      	str	r2, [r3, #12]
}
 8004874:	bf00      	nop
 8004876:	3724      	adds	r7, #36	; 0x24
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <LL_GPIO_ResetOutputPin>:
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	041a      	lsls	r2, r3, #16
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	619a      	str	r2, [r3, #24]
}
 8004892:	bf00      	nop
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80048a6:	f107 0318 	add.w	r3, r7, #24
 80048aa:	2200      	movs	r2, #0
 80048ac:	601a      	str	r2, [r3, #0]
 80048ae:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b0:	463b      	mov	r3, r7
 80048b2:	2200      	movs	r2, #0
 80048b4:	601a      	str	r2, [r3, #0]
 80048b6:	605a      	str	r2, [r3, #4]
 80048b8:	609a      	str	r2, [r3, #8]
 80048ba:	60da      	str	r2, [r3, #12]
 80048bc:	611a      	str	r2, [r3, #16]
 80048be:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80048c0:	2004      	movs	r0, #4
 80048c2:	f7ff ff39 	bl	8004738 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80048c6:	2080      	movs	r0, #128	; 0x80
 80048c8:	f7ff ff36 	bl	8004738 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80048cc:	2001      	movs	r0, #1
 80048ce:	f7ff ff33 	bl	8004738 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80048d2:	2002      	movs	r0, #2
 80048d4:	f7ff ff30 	bl	8004738 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin|Act_On_Pin|test_pin_Pin);
 80048d8:	2123      	movs	r1, #35	; 0x23
 80048da:	483e      	ldr	r0, [pc, #248]	; (80049d4 <MX_GPIO_Init+0x134>)
 80048dc:	f7ff ffd0 	bl	8004880 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, Mx_dir_Pin|LD2_Pin|SPI_CSG_Pin|SPI_CSXM_Pin);
 80048e0:	f641 0130 	movw	r1, #6192	; 0x1830
 80048e4:	483c      	ldr	r0, [pc, #240]	; (80049d8 <MX_GPIO_Init+0x138>)
 80048e6:	f7ff ffcb 	bl	8004880 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, EXT_Orange_LED_Pin|EXT_Yellow_LED_Pin|EXT_Green_LED_Pin|LL_GPIO_PIN_4);
 80048ea:	f240 4116 	movw	r1, #1046	; 0x416
 80048ee:	483b      	ldr	r0, [pc, #236]	; (80049dc <MX_GPIO_Init+0x13c>)
 80048f0:	f7ff ffc6 	bl	8004880 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80048f4:	493a      	ldr	r1, [pc, #232]	; (80049e0 <MX_GPIO_Init+0x140>)
 80048f6:	2002      	movs	r0, #2
 80048f8:	f7ff ff36 	bl	8004768 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE8);
 80048fc:	4939      	ldr	r1, [pc, #228]	; (80049e4 <MX_GPIO_Init+0x144>)
 80048fe:	2000      	movs	r0, #0
 8004900:	f7ff ff32 	bl	8004768 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8004904:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004908:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800490a:	2301      	movs	r3, #1
 800490c:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800490e:	2300      	movs	r3, #0
 8004910:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8004912:	2302      	movs	r3, #2
 8004914:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8004916:	f107 0318 	add.w	r3, r7, #24
 800491a:	4618      	mov	r0, r3
 800491c:	f00a f80c 	bl	800e938 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_8;
 8004920:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004924:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8004926:	2301      	movs	r3, #1
 8004928:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800492a:	2300      	movs	r3, #0
 800492c:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800492e:	2301      	movs	r3, #1
 8004930:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8004932:	f107 0318 	add.w	r3, r7, #24
 8004936:	4618      	mov	r0, r3
 8004938:	f009 fffe 	bl	800e938 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 800493c:	2200      	movs	r2, #0
 800493e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004942:	4824      	ldr	r0, [pc, #144]	; (80049d4 <MX_GPIO_Init+0x134>)
 8004944:	f7ff ff6d 	bl	8004822 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_8, LL_GPIO_PULL_NO);
 8004948:	2200      	movs	r2, #0
 800494a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800494e:	4822      	ldr	r0, [pc, #136]	; (80049d8 <MX_GPIO_Init+0x138>)
 8004950:	f7ff ff67 	bl	8004822 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8004954:	2200      	movs	r2, #0
 8004956:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800495a:	481e      	ldr	r0, [pc, #120]	; (80049d4 <MX_GPIO_Init+0x134>)
 800495c:	f7ff ff32 	bl	80047c4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_8, LL_GPIO_MODE_INPUT);
 8004960:	2200      	movs	r2, #0
 8004962:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004966:	481c      	ldr	r0, [pc, #112]	; (80049d8 <MX_GPIO_Init+0x138>)
 8004968:	f7ff ff2c 	bl	80047c4 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = Act_Off_Pin|Act_On_Pin|test_pin_Pin;
 800496c:	2323      	movs	r3, #35	; 0x23
 800496e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004970:	2301      	movs	r3, #1
 8004972:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004974:	2300      	movs	r3, #0
 8004976:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800497c:	2300      	movs	r3, #0
 800497e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004980:	463b      	mov	r3, r7
 8004982:	4619      	mov	r1, r3
 8004984:	4813      	ldr	r0, [pc, #76]	; (80049d4 <MX_GPIO_Init+0x134>)
 8004986:	f00a f95d 	bl	800ec44 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Mx_dir_Pin|LD2_Pin|SPI_CSG_Pin|SPI_CSXM_Pin;
 800498a:	f641 0330 	movw	r3, #6192	; 0x1830
 800498e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004990:	2301      	movs	r3, #1
 8004992:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004994:	2300      	movs	r3, #0
 8004996:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004998:	2300      	movs	r3, #0
 800499a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800499c:	2300      	movs	r3, #0
 800499e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049a0:	463b      	mov	r3, r7
 80049a2:	4619      	mov	r1, r3
 80049a4:	480c      	ldr	r0, [pc, #48]	; (80049d8 <MX_GPIO_Init+0x138>)
 80049a6:	f00a f94d 	bl	800ec44 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EXT_Orange_LED_Pin|EXT_Yellow_LED_Pin|EXT_Green_LED_Pin|LL_GPIO_PIN_4;
 80049aa:	f240 4316 	movw	r3, #1046	; 0x416
 80049ae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80049b0:	2301      	movs	r3, #1
 80049b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80049b4:	2300      	movs	r3, #0
 80049b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80049bc:	2300      	movs	r3, #0
 80049be:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049c0:	463b      	mov	r3, r7
 80049c2:	4619      	mov	r1, r3
 80049c4:	4805      	ldr	r0, [pc, #20]	; (80049dc <MX_GPIO_Init+0x13c>)
 80049c6:	f00a f93d 	bl	800ec44 <LL_GPIO_Init>

}
 80049ca:	bf00      	nop
 80049cc:	3720      	adds	r7, #32
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40020800 	.word	0x40020800
 80049d8:	40020000 	.word	0x40020000
 80049dc:	40020400 	.word	0x40020400
 80049e0:	00f00003 	.word	0x00f00003
 80049e4:	000f0002 	.word	0x000f0002

080049e8 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 80049f4:	4a0d      	ldr	r2, [pc, #52]	; (8004a2c <LL_DMA_SetDataLength+0x44>)
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	4413      	add	r3, r2
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	461a      	mov	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	4413      	add	r3, r2
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	0c1b      	lsrs	r3, r3, #16
 8004a06:	041b      	lsls	r3, r3, #16
 8004a08:	4908      	ldr	r1, [pc, #32]	; (8004a2c <LL_DMA_SetDataLength+0x44>)
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	440a      	add	r2, r1
 8004a0e:	7812      	ldrb	r2, [r2, #0]
 8004a10:	4611      	mov	r1, r2
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	440a      	add	r2, r1
 8004a16:	4611      	mov	r1, r2
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	604b      	str	r3, [r1, #4]
}
 8004a1e:	bf00      	nop
 8004a20:	3714      	adds	r7, #20
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	08013b38 	.word	0x08013b38

08004a30 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8004a3c:	4a07      	ldr	r2, [pc, #28]	; (8004a5c <LL_DMA_SetMemoryAddress+0x2c>)
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	4413      	add	r3, r2
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	461a      	mov	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	4413      	add	r3, r2
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	60d3      	str	r3, [r2, #12]
}
 8004a50:	bf00      	nop
 8004a52:	3714      	adds	r7, #20
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr
 8004a5c:	08013b38 	.word	0x08013b38

08004a60 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8004a6c:	4a07      	ldr	r2, [pc, #28]	; (8004a8c <LL_DMA_SetPeriphAddress+0x2c>)
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	4413      	add	r3, r2
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	461a      	mov	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	4413      	add	r3, r2
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6093      	str	r3, [r2, #8]
}
 8004a80:	bf00      	nop
 8004a82:	3714      	adds	r7, #20
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr
 8004a8c:	08013b38 	.word	0x08013b38

08004a90 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 8004a90:	b480      	push	{r7}
 8004a92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8004a94:	4b05      	ldr	r3, [pc, #20]	; (8004aac <LL_RCC_HSE_EnableBypass+0x1c>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a04      	ldr	r2, [pc, #16]	; (8004aac <LL_RCC_HSE_EnableBypass+0x1c>)
 8004a9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a9e:	6013      	str	r3, [r2, #0]
}
 8004aa0:	bf00      	nop
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40023800 	.word	0x40023800

08004ab0 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004ab4:	4b05      	ldr	r3, [pc, #20]	; (8004acc <LL_RCC_HSE_Enable+0x1c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a04      	ldr	r2, [pc, #16]	; (8004acc <LL_RCC_HSE_Enable+0x1c>)
 8004aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004abe:	6013      	str	r3, [r2, #0]
}
 8004ac0:	bf00      	nop
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40023800 	.word	0x40023800

08004ad0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8004ad4:	4b07      	ldr	r3, [pc, #28]	; (8004af4 <LL_RCC_HSE_IsReady+0x24>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004adc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ae0:	bf0c      	ite	eq
 8004ae2:	2301      	moveq	r3, #1
 8004ae4:	2300      	movne	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40023800 	.word	0x40023800

08004af8 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004b00:	4b06      	ldr	r3, [pc, #24]	; (8004b1c <LL_RCC_SetSysClkSource+0x24>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f023 0203 	bic.w	r2, r3, #3
 8004b08:	4904      	ldr	r1, [pc, #16]	; (8004b1c <LL_RCC_SetSysClkSource+0x24>)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	608b      	str	r3, [r1, #8]
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	40023800 	.word	0x40023800

08004b20 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004b24:	4b04      	ldr	r3, [pc, #16]	; (8004b38 <LL_RCC_GetSysClkSource+0x18>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f003 030c 	and.w	r3, r3, #12
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	40023800 	.word	0x40023800

08004b3c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004b44:	4b06      	ldr	r3, [pc, #24]	; (8004b60 <LL_RCC_SetAHBPrescaler+0x24>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b4c:	4904      	ldr	r1, [pc, #16]	; (8004b60 <LL_RCC_SetAHBPrescaler+0x24>)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	608b      	str	r3, [r1, #8]
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	40023800 	.word	0x40023800

08004b64 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004b6c:	4b06      	ldr	r3, [pc, #24]	; (8004b88 <LL_RCC_SetAPB1Prescaler+0x24>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b74:	4904      	ldr	r1, [pc, #16]	; (8004b88 <LL_RCC_SetAPB1Prescaler+0x24>)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	608b      	str	r3, [r1, #8]
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr
 8004b88:	40023800 	.word	0x40023800

08004b8c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004b94:	4b06      	ldr	r3, [pc, #24]	; (8004bb0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b9c:	4904      	ldr	r1, [pc, #16]	; (8004bb0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	608b      	str	r3, [r1, #8]
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	40023800 	.word	0x40023800

08004bb4 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8004bbc:	4b07      	ldr	r3, [pc, #28]	; (8004bdc <LL_RCC_SetTIMPrescaler+0x28>)
 8004bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bc2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004bc6:	4905      	ldr	r1, [pc, #20]	; (8004bdc <LL_RCC_SetTIMPrescaler+0x28>)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	40023800 	.word	0x40023800

08004be0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004be4:	4b05      	ldr	r3, [pc, #20]	; (8004bfc <LL_RCC_PLL_Enable+0x1c>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a04      	ldr	r2, [pc, #16]	; (8004bfc <LL_RCC_PLL_Enable+0x1c>)
 8004bea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bee:	6013      	str	r3, [r2, #0]
}
 8004bf0:	bf00      	nop
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	40023800 	.word	0x40023800

08004c00 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8004c04:	4b07      	ldr	r3, [pc, #28]	; (8004c24 <LL_RCC_PLL_IsReady+0x24>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c10:	bf0c      	ite	eq
 8004c12:	2301      	moveq	r3, #1
 8004c14:	2300      	movne	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	40023800 	.word	0x40023800

08004c28 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8004c36:	4b11      	ldr	r3, [pc, #68]	; (8004c7c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	4b11      	ldr	r3, [pc, #68]	; (8004c80 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	68f9      	ldr	r1, [r7, #12]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	4311      	orrs	r1, r2
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	0192      	lsls	r2, r2, #6
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	490c      	ldr	r1, [pc, #48]	; (8004c7c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8004c50:	4b0a      	ldr	r3, [pc, #40]	; (8004c7c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c58:	4908      	ldr	r1, [pc, #32]	; (8004c7c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 8004c60:	4b06      	ldr	r3, [pc, #24]	; (8004c7c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004c68:	4904      	ldr	r1, [pc, #16]	; (8004c7c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8004c70:	bf00      	nop
 8004c72:	3714      	adds	r7, #20
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	ffbf8000 	.word	0xffbf8000

08004c84 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8004c8c:	4b06      	ldr	r3, [pc, #24]	; (8004ca8 <LL_FLASH_SetLatency+0x24>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f023 020f 	bic.w	r2, r3, #15
 8004c94:	4904      	ldr	r1, [pc, #16]	; (8004ca8 <LL_FLASH_SetLatency+0x24>)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	600b      	str	r3, [r1, #0]
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	40023c00 	.word	0x40023c00

08004cac <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8004cb0:	4b04      	ldr	r3, [pc, #16]	; (8004cc4 <LL_FLASH_GetLatency+0x18>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 030f 	and.w	r3, r3, #15
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	40023c00 	.word	0x40023c00

08004cc8 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8004cd0:	4b05      	ldr	r3, [pc, #20]	; (8004ce8 <LL_EXTI_EnableIT_0_31+0x20>)
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	4904      	ldr	r1, [pc, #16]	; (8004ce8 <LL_EXTI_EnableIT_0_31+0x20>)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	600b      	str	r3, [r1, #0]
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr
 8004ce8:	40013c00 	.word	0x40013c00

08004cec <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8004cf4:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004cf6:	689a      	ldr	r2, [r3, #8]
 8004cf8:	4904      	ldr	r1, [pc, #16]	; (8004d0c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	608b      	str	r3, [r1, #8]

}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	40013c00 	.word	0x40013c00

08004d10 <LL_EXTI_ReadFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8004d18:	4b04      	ldr	r3, [pc, #16]	; (8004d2c <LL_EXTI_ReadFlag_0_31+0x1c>)
 8004d1a:	695a      	ldr	r2, [r3, #20]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4013      	ands	r3, r2
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	40013c00 	.word	0x40013c00

08004d30 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8004d38:	4a04      	ldr	r2, [pc, #16]	; (8004d4c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6153      	str	r3, [r2, #20]
}
 8004d3e:	bf00      	nop
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	40013c00 	.word	0x40013c00

08004d50 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	d106      	bne.n	8004d6c <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8004d5e:	4b09      	ldr	r3, [pc, #36]	; (8004d84 <LL_SYSTICK_SetClkSource+0x34>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a08      	ldr	r2, [pc, #32]	; (8004d84 <LL_SYSTICK_SetClkSource+0x34>)
 8004d64:	f043 0304 	orr.w	r3, r3, #4
 8004d68:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8004d6a:	e005      	b.n	8004d78 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8004d6c:	4b05      	ldr	r3, [pc, #20]	; (8004d84 <LL_SYSTICK_SetClkSource+0x34>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a04      	ldr	r2, [pc, #16]	; (8004d84 <LL_SYSTICK_SetClkSource+0x34>)
 8004d72:	f023 0304 	bic.w	r3, r3, #4
 8004d76:	6013      	str	r3, [r2, #0]
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr
 8004d84:	e000e010 	.word	0xe000e010

08004d88 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004d8c:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <LL_SYSTICK_EnableIT+0x1c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a04      	ldr	r2, [pc, #16]	; (8004da4 <LL_SYSTICK_EnableIT+0x1c>)
 8004d92:	f043 0302 	orr.w	r3, r3, #2
 8004d96:	6013      	str	r3, [r2, #0]
}
 8004d98:	bf00      	nop
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	e000e010 	.word	0xe000e010

08004da8 <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 8004da8:	b480      	push	{r7}
 8004daa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_ODEN);
 8004dac:	4b05      	ldr	r3, [pc, #20]	; (8004dc4 <LL_PWR_EnableOverDriveMode+0x1c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a04      	ldr	r2, [pc, #16]	; (8004dc4 <LL_PWR_EnableOverDriveMode+0x1c>)
 8004db2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004db6:	6013      	str	r3, [r2, #0]
}
 8004db8:	bf00      	nop
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40007000 	.word	0x40007000

08004dc8 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8004dd0:	4b06      	ldr	r3, [pc, #24]	; (8004dec <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004dd8:	4904      	ldr	r1, [pc, #16]	; (8004dec <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	600b      	str	r3, [r1, #0]
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr
 8004dec:	40007000 	.word	0x40007000

08004df0 <LL_TIM_EnableCounter>:
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f043 0201 	orr.w	r2, r3, #1
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	601a      	str	r2, [r3, #0]
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <LL_TIM_CC_EnableChannel>:
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1a      	ldr	r2, [r3, #32]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	621a      	str	r2, [r3, #32]
}
 8004e26:	bf00      	nop
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <LL_TIM_IC_GetCaptureCH1>:
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <LL_TIM_IC_GetCaptureCH3>:
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b083      	sub	sp, #12
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR3));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <LL_TIM_IC_GetCaptureCH4>:
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR4));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <LL_TIM_EnableIT_CC1>:
  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b083      	sub	sp, #12
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	f043 0202 	orr.w	r2, r3, #2
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	60da      	str	r2, [r3, #12]
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <LL_USART_EnableIT_RXNE>:
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b089      	sub	sp, #36	; 0x24
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	330c      	adds	r3, #12
 8004ea6:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	e853 3f00 	ldrex	r3, [r3]
 8004eae:	60bb      	str	r3, [r7, #8]
   return(result);
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	f043 0320 	orr.w	r3, r3, #32
 8004eb6:	61fb      	str	r3, [r7, #28]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	330c      	adds	r3, #12
 8004ebc:	69fa      	ldr	r2, [r7, #28]
 8004ebe:	61ba      	str	r2, [r7, #24]
 8004ec0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	6979      	ldr	r1, [r7, #20]
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	613b      	str	r3, [r7, #16]
   return(result);
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e7      	bne.n	8004ea2 <LL_USART_EnableIT_RXNE+0x8>
}
 8004ed2:	bf00      	nop
 8004ed4:	bf00      	nop
 8004ed6:	3724      	adds	r7, #36	; 0x24
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <LL_USART_DMA_GetRegAddr>:
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  return ((uint32_t) &(USARTx->DR));
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	3304      	adds	r3, #4
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <LL_GPIO_SetOutputPin>:
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	683a      	ldr	r2, [r7, #0]
 8004f06:	619a      	str	r2, [r3, #24]
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <LL_GPIO_ResetOutputPin>:
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	041a      	lsls	r2, r3, #16
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	619a      	str	r2, [r3, #24]
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <TxMSG_Init>:
static inline void CAN_ClearFlag_ERRI(CAN_HandleTypeDef *hcan)
{
  WRITE_REG(hcan->Instance->MSR, CAN_MSR_ERRI);
}

static inline void TxMSG_Init(CAN_TxHeaderTypeDef* TxMSG) {
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
	TxMSG->RTR = CAN_RTR_DATA;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	60da      	str	r2, [r3, #12]
	TxMSG->IDE = CAN_ID_STD;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	609a      	str	r2, [r3, #8]
	TxMSG->DLC = 8U;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2208      	movs	r2, #8
 8004f4a:	611a      	str	r2, [r3, #16]
	TxMSG->TransmitGlobalTime = DISABLE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	751a      	strb	r2, [r3, #20]
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
	...

08004f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004f60:	b5b0      	push	{r4, r5, r7, lr}
 8004f62:	ed2d 8b02 	vpush	{d8}
 8004f66:	b0c6      	sub	sp, #280	; 0x118
 8004f68:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004f6a:	f005 f8e7 	bl	800a13c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004f6e:	f000 fcfd 	bl	800596c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  LL_Init1msTick(180000000);			//Add here to fix MX generated code
 8004f72:	481d      	ldr	r0, [pc, #116]	; (8004fe8 <main+0x88>)
 8004f74:	f00a fe44 	bl	800fc00 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8004f78:	2004      	movs	r0, #4
 8004f7a:	f7ff fee9 	bl	8004d50 <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 8004f7e:	f7ff ff03 	bl	8004d88 <LL_SYSTICK_EnableIT>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004f82:	f7ff fc8d 	bl	80048a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004f86:	f7fe fda9 	bl	8003adc <MX_DMA_Init>
  MX_CAN1_Init();
 8004f8a:	f7fe fc4f 	bl	800382c <MX_CAN1_Init>
  MX_SPI2_Init();
 8004f8e:	f003 fb49 	bl	8008624 <MX_SPI2_Init>
  MX_TIM2_Init();
 8004f92:	f004 f957 	bl	8009244 <MX_TIM2_Init>
  MX_TIM5_Init();
 8004f96:	f004 f9d1 	bl	800933c <MX_TIM5_Init>
  MX_TIM8_Init();
 8004f9a:	f004 fa25 	bl	80093e8 <MX_TIM8_Init>
  MX_UART4_Init();
 8004f9e:	f004 fe3f 	bl	8009c20 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8004fa2:	f004 fec9 	bl	8009d38 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004fa6:	f004 fef1 	bl	8009d8c <MX_USART3_UART_Init>
  MX_UART5_Init();
 8004faa:	f004 fe9b 	bl	8009ce4 <MX_UART5_Init>
  MX_TIM14_Init();
 8004fae:	f004 fb6d 	bl	800968c <MX_TIM14_Init>
  MX_TIM12_Init();
 8004fb2:	f004 fb31 	bl	8009618 <MX_TIM12_Init>
  MX_TIM11_Init();
 8004fb6:	f004 fb0b 	bl	80095d0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
#ifdef USE_ROS
  setup();
 8004fba:	f002 fc1f 	bl	80077fc <setup>
  HAL_TIM_Base_Start_IT(&htim14);
 8004fbe:	480b      	ldr	r0, [pc, #44]	; (8004fec <main+0x8c>)
 8004fc0:	f007 fa30 	bl	800c424 <HAL_TIM_Base_Start_IT>
#endif
//  HAL_TIM_Base_Start_IT(&htim5);
  HAL_TIM_Base_Start_IT(&htim11);
 8004fc4:	480a      	ldr	r0, [pc, #40]	; (8004ff0 <main+0x90>)
 8004fc6:	f007 fa2d 	bl	800c424 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim12);
 8004fca:	480a      	ldr	r0, [pc, #40]	; (8004ff4 <main+0x94>)
 8004fcc:	f007 fa2a 	bl	800c424 <HAL_TIM_Base_Start_IT>

  // ========== INITIALIZE CAN =======================
  CAN_Filter_Init();
 8004fd0:	f7fe fcba 	bl	8003948 <CAN_Filter_Init>
  TxMSG_Init(&TxMSG);
 8004fd4:	4808      	ldr	r0, [pc, #32]	; (8004ff8 <main+0x98>)
 8004fd6:	f7ff ffac 	bl	8004f32 <TxMSG_Init>
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8004fda:	4808      	ldr	r0, [pc, #32]	; (8004ffc <main+0x9c>)
 8004fdc:	f005 fb20 	bl	800a620 <HAL_CAN_Start>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00c      	beq.n	8005000 <main+0xa0>
   while (1);
 8004fe6:	e7fe      	b.n	8004fe6 <main+0x86>
 8004fe8:	0aba9500 	.word	0x0aba9500
 8004fec:	20001388 	.word	0x20001388
 8004ff0:	200012f8 	.word	0x200012f8
 8004ff4:	20001340 	.word	0x20001340
 8004ff8:	20000308 	.word	0x20000308
 8004ffc:	200001dc 	.word	0x200001dc
  }
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8005000:	2102      	movs	r1, #2
 8005002:	48c6      	ldr	r0, [pc, #792]	; (800531c <main+0x3bc>)
 8005004:	f005 fd72 	bl	800aaec <HAL_CAN_ActivateNotification>

  // =========== INTERRUPT ENABLE ====================
  LL_USART_EnableIT_RXNE(UART4);
 8005008:	48c5      	ldr	r0, [pc, #788]	; (8005320 <main+0x3c0>)
 800500a:	f7ff ff46 	bl	8004e9a <LL_USART_EnableIT_RXNE>
  LL_TIM_EnableIT_CC1(TIM2);
 800500e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005012:	f7ff ff32 	bl	8004e7a <LL_TIM_EnableIT_CC1>
  LL_USART_EnableIT_RXNE(USART3);
 8005016:	48c3      	ldr	r0, [pc, #780]	; (8005324 <main+0x3c4>)
 8005018:	f7ff ff3f 	bl	8004e9a <LL_USART_EnableIT_RXNE>
  LL_TIM_CC_EnableChannel(TIM8,	TIM_CCER_CC1E | TIM_CCER_CC2E |
 800501c:	f241 1111 	movw	r1, #4369	; 0x1111
 8005020:	48c1      	ldr	r0, [pc, #772]	; (8005328 <main+0x3c8>)
 8005022:	f7ff fef5 	bl	8004e10 <LL_TIM_CC_EnableChannel>
     TIM_CCER_CC3E | TIM_CCER_CC4E);	// Enable all PWM input port
  LL_TIM_EnableIT_CC1(TIM8);			// Enable PWM input capture interrupt
 8005026:	48c0      	ldr	r0, [pc, #768]	; (8005328 <main+0x3c8>)
 8005028:	f7ff ff27 	bl	8004e7a <LL_TIM_EnableIT_CC1>
  LL_TIM_EnableCounter(TIM8);			// Start timer8 for PWM input capture
 800502c:	48be      	ldr	r0, [pc, #760]	; (8005328 <main+0x3c8>)
 800502e:	f7ff fedf 	bl	8004df0 <LL_TIM_EnableCounter>
  LL_EXTI_EnableRisingTrig_0_31(LL_EXTI_LINE_8);
 8005032:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005036:	f7ff fe59 	bl	8004cec <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_8);
 800503a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800503e:	f7ff fe43 	bl	8004cc8 <LL_EXTI_EnableIT_0_31>

  // ============ GPS DMA SETUP =======================
  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_1, LL_USART_DMA_GetRegAddr(USART3));
 8005042:	48b8      	ldr	r0, [pc, #736]	; (8005324 <main+0x3c4>)
 8005044:	f7ff ff4c 	bl	8004ee0 <LL_USART_DMA_GetRegAddr>
 8005048:	4603      	mov	r3, r0
 800504a:	461a      	mov	r2, r3
 800504c:	2101      	movs	r1, #1
 800504e:	48b7      	ldr	r0, [pc, #732]	; (800532c <main+0x3cc>)
 8005050:	f7ff fd06 	bl	8004a60 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_1, (uint32_t) gpsdata);
 8005054:	4bb6      	ldr	r3, [pc, #728]	; (8005330 <main+0x3d0>)
 8005056:	461a      	mov	r2, r3
 8005058:	2101      	movs	r1, #1
 800505a:	48b4      	ldr	r0, [pc, #720]	; (800532c <main+0x3cc>)
 800505c:	f7ff fce8 	bl	8004a30 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_1, sizeof(gpsdata));
 8005060:	2224      	movs	r2, #36	; 0x24
 8005062:	2101      	movs	r1, #1
 8005064:	48b1      	ldr	r0, [pc, #708]	; (800532c <main+0x3cc>)
 8005066:	f7ff fcbf 	bl	80049e8 <LL_DMA_SetDataLength>

  // ============ HAL Time Interrupt Initialize =======
  uint32_t now = 0;
 800506a:	2300      	movs	r3, #0
 800506c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  uint32_t oldlog_time = 0;
 8005070:	2300      	movs	r3, #0
 8005072:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  uint32_t oldfir_time = 0;
 8005076:	2300      	movs	r3, #0
 8005078:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  uint32_t oldcan_time = 0;
 800507c:	2300      	movs	r3, #0
 800507e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t olddebug_time = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t oldcol_time = 0;
 8005088:	2300      	movs	r3, #0
 800508a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  uint32_t oldekf_time = 0;
 800508e:	2300      	movs	r3, #0
 8005090:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t oldrmt_time = 0;
 8005094:	2300      	movs	r3, #0
 8005096:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t time_start = 0;				// to record back support down time
 800509a:	2300      	movs	r3, #0
 800509c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  uint32_t time_stop = 0;
 80050a0:	2300      	movs	r3, #0
 80050a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  // ============ Flag Parameter Initialize ===========
  uint8_t vel_first_flag = 0;			// velocity > limit minimum velocity (1.5)
 80050a6:	2300      	movs	r3, #0
 80050a8:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
//  uint8_t velocity_cmd_flag = 0;		// Remote on mean velocity > 0
  uint8_t check_flag = 0; 				// GPS check sum
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
  uint8_t turn_circle_flag = 0;			// tracking line or arc
 80050b2:	2300      	movs	r3, #0
 80050b4:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
//  uint8_t tracking_first_flag = 0;		// to recoder the first shift time	//Remember
//  uint8_t emergency_brake_flag = 0;		// Emergency Brake System
//
  // ============ Tracking Parameter Initialize =======
  float way_point_begin[2] = { 60.2217f, 8.9381f};	  // tracking begin way_point
 80050b8:	4a9e      	ldr	r2, [pc, #632]	; (8005334 <main+0x3d4>)
 80050ba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80050be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050c2:	e883 0003 	stmia.w	r3, {r0, r1}
  float way_point_end[2]   = { 10.06f, 32.6295f };    // tracking end way_point
 80050c6:	4a9c      	ldr	r2, [pc, #624]	; (8005338 <main+0x3d8>)
 80050c8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80050cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050d0:	e883 0003 	stmia.w	r3, {r0, r1}
  float circle_point[2]    = { 13.2039f, 39.2861f };  // if tracking trajectory is arc
 80050d4:	4a99      	ldr	r2, [pc, #612]	; (800533c <main+0x3dc>)
 80050d6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80050da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050de:	e883 0003 	stmia.w	r3, {r0, r1}
  float radius = 7.3617f;					          // tracking trajectory arc radius
 80050e2:	4b97      	ldr	r3, [pc, #604]	; (8005340 <main+0x3e0>)
 80050e4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
//  float tracking_control[2] = { 0 };                  // tracking output (1):velocity (m/s) (2):omega (rad/s)
  float stateD[3] = { 0.0f };
 80050e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]
 80050f0:	605a      	str	r2, [r3, #4]
 80050f2:	609a      	str	r2, [r3, #8]
//  float imu_bias = 0;
  uint8_t line = 3;									  // tracking stage
 80050f4:	2303      	movs	r3, #3
 80050f6:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
  uint8_t stage = 8;
 80050fa:	2308      	movs	r3, #8
 80050fc:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
  uint32_t time_shift = 0;	                          // normalize time in tracking process each stage
 8005100:	2300      	movs	r3, #0
 8005102:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
//  float theta_y = 0.0f;
//  float acc[3]  = { 0.0f, 0.0f, -GRAVITY };
//  float gyro[3] = { 0.0f };
//
  // ============= Controller Parameters ===========
  float remote_control = 0.0f;
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  float delta_goal     = 0.0f;
 800510e:	f04f 0300 	mov.w	r3, #0
 8005112:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  // ============= EKF Parameters ==================
  float init_x = 79.5f;								//the vehicle initial point
 8005116:	4b8b      	ldr	r3, [pc, #556]	; (8005344 <main+0x3e4>)
 8005118:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  float init_y = -3.0f;
 800511c:	4b8a      	ldr	r3, [pc, #552]	; (8005348 <main+0x3e8>)
 800511e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  float init_phi = 2.7f;
 8005122:	4b8a      	ldr	r3, [pc, #552]	; (800534c <main+0x3ec>)
 8005124:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  float point_current[2] = { init_x, init_y };
 8005128:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800512c:	653b      	str	r3, [r7, #80]	; 0x50
 800512e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005132:	657b      	str	r3, [r7, #84]	; 0x54
  float gps_drift[2] = {0.0f};
 8005134:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005138:	2200      	movs	r2, #0
 800513a:	601a      	str	r2, [r3, #0]
 800513c:	605a      	str	r2, [r3, #4]
  float horizontal_accuracy = 0.0f;
 800513e:	f04f 0300 	mov.w	r3, #0
 8005142:	647b      	str	r3, [r7, #68]	; 0x44
  float vertical_accuracy = 0.0f;
 8005144:	f04f 0300 	mov.w	r3, #0
 8005148:	643b      	str	r3, [r7, #64]	; 0x40
  double lat_current;
  double lon_current;
  float mu[4] = { init_x, init_y, init_phi, 0.0f }; // X Y Phi velocity
 800514a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800514e:	623b      	str	r3, [r7, #32]
 8005150:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005154:	627b      	str	r3, [r7, #36]	; 0x24
 8005156:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800515a:	62bb      	str	r3, [r7, #40]	; 0x28
 800515c:	f04f 0300 	mov.w	r3, #0
 8005160:	62fb      	str	r3, [r7, #44]	; 0x2c

  // ============= LCD Parameters ==================
  uint8_t LCD_tx[17] = {0};
 8005162:	2300      	movs	r3, #0
 8005164:	60fb      	str	r3, [r7, #12]
 8005166:	f107 0310 	add.w	r3, r7, #16
 800516a:	2200      	movs	r2, #0
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	605a      	str	r2, [r3, #4]
 8005170:	609a      	str	r2, [r3, #8]
 8005172:	731a      	strb	r2, [r3, #12]


  // ============= MX Motor Initialization ========
#ifdef INIT_MX
  HAL_Delay(1000);							//wait init 1(second)
 8005174:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005178:	f005 f852 	bl	800a220 <HAL_Delay>
#if MXSPEEDCTRL == 0
  AngleLimit(MXUPPER_BOUND, MXLOWER_BOUND); // setup the Mx motor limit angle
 800517c:	f240 519a 	movw	r1, #1434	; 0x59a
 8005180:	f640 203a 	movw	r0, #2618	; 0xa3a
 8005184:	f7fd fed8 	bl	8002f38 <AngleLimit>
//	PIDsetup(185,115,15);					// Mx motor setup PID gain
  Motor();									// so min control angle 0.088 degree
 8005188:	f7fd fe88 	bl	8002e9c <Motor>
//	Torque_off();
#endif

  // ====== Lower Back Support Of Bicycle ========
#ifdef REMOTE_START
  LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin);	// down
 800518c:	2101      	movs	r1, #1
 800518e:	4870      	ldr	r0, [pc, #448]	; (8005350 <main+0x3f0>)
 8005190:	f7ff fec0 	bl	8004f14 <LL_GPIO_ResetOutputPin>
  LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 8005194:	2102      	movs	r1, #2
 8005196:	486e      	ldr	r0, [pc, #440]	; (8005350 <main+0x3f0>)
 8005198:	f7ff feae 	bl	8004ef8 <LL_GPIO_SetOutputPin>
#endif

  // ============= LCD Initialization ========
  HAL_HalfDuplex_EnableTransmitter(&huart5); 	// LCD display
 800519c:	486d      	ldr	r0, [pc, #436]	; (8005354 <main+0x3f4>)
 800519e:	f008 fc69 	bl	800da74 <HAL_HalfDuplex_EnableTransmitter>
  while (1)
  {

	// ================== Start CAN Logger And LCD ================
#ifdef CANLOG
	now = HAL_GetTick();
 80051a2:	f005 f831 	bl	800a208 <HAL_GetTick>
 80051a6:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
	uint16_t logdt = now - oldlog_time;
 80051aa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
	if (logdt >= CANLOGSAMPLE) {
 80051bc:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80051c0:	2b09      	cmp	r3, #9
 80051c2:	d950      	bls.n	8005266 <main+0x306>
		oldlog_time = HAL_GetTick();
 80051c4:	f005 f820 	bl	800a208 <HAL_GetTick>
 80051c8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
		float accuracy[2] = {vertical_accuracy, horizontal_accuracy};
 80051cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051ce:	607b      	str	r3, [r7, #4]
 80051d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051d2:	60bb      	str	r3, [r7, #8]
		CanLogger(theta_x, theta_y, gyro, acc, mu, check_flag,
 80051d4:	4b60      	ldr	r3, [pc, #384]	; (8005358 <main+0x3f8>)
 80051d6:	edd3 7a00 	vldr	s15, [r3]
 80051da:	4b60      	ldr	r3, [pc, #384]	; (800535c <main+0x3fc>)
 80051dc:	ed93 7a00 	vldr	s14, [r3]
 80051e0:	4b5f      	ldr	r3, [pc, #380]	; (8005360 <main+0x400>)
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	f897 00f2 	ldrb.w	r0, [r7, #242]	; 0xf2
 80051e8:	f107 0120 	add.w	r1, r7, #32
 80051ec:	1d3a      	adds	r2, r7, #4
 80051ee:	9204      	str	r2, [sp, #16]
 80051f0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80051f4:	9203      	str	r2, [sp, #12]
 80051f6:	9302      	str	r3, [sp, #8]
 80051f8:	4b5a      	ldr	r3, [pc, #360]	; (8005364 <main+0x404>)
 80051fa:	9301      	str	r3, [sp, #4]
 80051fc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	edd7 1a2f 	vldr	s3, [r7, #188]	; 0xbc
 8005206:	ed97 1a30 	vldr	s2, [r7, #192]	; 0xc0
 800520a:	4603      	mov	r3, r0
 800520c:	460a      	mov	r2, r1
 800520e:	4956      	ldr	r1, [pc, #344]	; (8005368 <main+0x408>)
 8005210:	4856      	ldr	r0, [pc, #344]	; (800536c <main+0x40c>)
 8005212:	eef0 0a47 	vmov.f32	s1, s14
 8005216:	eeb0 0a67 	vmov.f32	s0, s15
 800521a:	f7fb feb1 	bl	8000f80 <CanLogger>
				remote_control, delta_goal, point_current, tracking_control,
				tracking_first_flag, stateD, accuracy); // need final test

		// ============ Pass LCD Data At Every Can Tick ============
#ifdef LCD
		LcdData(LCD_tx, mu, accuracy, point_current, V_current, theta_x, theta_y, tracking_first_flag);
 800521e:	4b54      	ldr	r3, [pc, #336]	; (8005370 <main+0x410>)
 8005220:	edd3 7a00 	vldr	s15, [r3]
 8005224:	4b4c      	ldr	r3, [pc, #304]	; (8005358 <main+0x3f8>)
 8005226:	ed93 7a00 	vldr	s14, [r3]
 800522a:	4b4c      	ldr	r3, [pc, #304]	; (800535c <main+0x3fc>)
 800522c:	edd3 6a00 	vldr	s13, [r3]
 8005230:	4b4b      	ldr	r3, [pc, #300]	; (8005360 <main+0x400>)
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8005238:	1d3a      	adds	r2, r7, #4
 800523a:	f107 0120 	add.w	r1, r7, #32
 800523e:	f107 000c 	add.w	r0, r7, #12
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	eeb0 1a66 	vmov.f32	s2, s13
 8005248:	eef0 0a47 	vmov.f32	s1, s14
 800524c:	eeb0 0a67 	vmov.f32	s0, s15
 8005250:	4623      	mov	r3, r4
 8005252:	f7fd fad9 	bl	8002808 <LcdData>
		HAL_UART_Transmit(&huart5, LCD_tx, sizeof(LCD_tx), 2000);
 8005256:	f107 010c 	add.w	r1, r7, #12
 800525a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800525e:	2211      	movs	r2, #17
 8005260:	483c      	ldr	r0, [pc, #240]	; (8005354 <main+0x3f4>)
 8005262:	f008 f80f 	bl	800d284 <HAL_UART_Transmit>
#endif
	}
#endif

	//  ========================== Remote control ==========================
	if(!velocity_cmd_flag){
 8005266:	4b43      	ldr	r3, [pc, #268]	; (8005374 <main+0x414>)
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10c      	bne.n	8005288 <main+0x328>
	    estimator(theta_x, gyro[0], &imu_bias);
 800526e:	4b3a      	ldr	r3, [pc, #232]	; (8005358 <main+0x3f8>)
 8005270:	edd3 7a00 	vldr	s15, [r3]
 8005274:	4b3d      	ldr	r3, [pc, #244]	; (800536c <main+0x40c>)
 8005276:	ed93 7a00 	vldr	s14, [r3]
 800527a:	483f      	ldr	r0, [pc, #252]	; (8005378 <main+0x418>)
 800527c:	eef0 0a47 	vmov.f32	s1, s14
 8005280:	eeb0 0a67 	vmov.f32	s0, s15
 8005284:	f7fe ffb0 	bl	80041e8 <estimator>
	}

	if (!vel_first_flag) {
 8005288:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d17f      	bne.n	8005390 <main+0x430>
#ifdef VELOCITY
#ifdef REMOTE_START
		if (RX3 >= REMOTE_UPPER * (1 - REMOTE_ERROR) && RX3 <= REMOTE_UPPER * (1 + REMOTE_ERROR)) {//if remote is on
 8005290:	4b3a      	ldr	r3, [pc, #232]	; (800537c <main+0x41c>)
 8005292:	881b      	ldrh	r3, [r3, #0]
 8005294:	ee07 3a90 	vmov	s15, r3
 8005298:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800529c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8005380 <main+0x420>
 80052a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052a8:	db14      	blt.n	80052d4 <main+0x374>
 80052aa:	4b34      	ldr	r3, [pc, #208]	; (800537c <main+0x41c>)
 80052ac:	881b      	ldrh	r3, [r3, #0]
 80052ae:	ee07 3a90 	vmov	s15, r3
 80052b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052b6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8005384 <main+0x424>
 80052ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c2:	d807      	bhi.n	80052d4 <main+0x374>
			// Activates when the switch on the side is switched up! Turn the velocity_cmd_flag on
			velocity_cmd = V_REF;
 80052c4:	4b30      	ldr	r3, [pc, #192]	; (8005388 <main+0x428>)
 80052c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80052ca:	601a      	str	r2, [r3, #0]
			velocity_cmd_flag = 1;
 80052cc:	4b29      	ldr	r3, [pc, #164]	; (8005374 <main+0x414>)
 80052ce:	2201      	movs	r2, #1
 80052d0:	701a      	strb	r2, [r3, #0]
 80052d2:	e006      	b.n	80052e2 <main+0x382>
		} else {
			velocity_cmd = 0.0f;
 80052d4:	4b2c      	ldr	r3, [pc, #176]	; (8005388 <main+0x428>)
 80052d6:	f04f 0200 	mov.w	r2, #0
 80052da:	601a      	str	r2, [r3, #0]
			velocity_cmd_flag = 0;
 80052dc:	4b25      	ldr	r3, [pc, #148]	; (8005374 <main+0x414>)
 80052de:	2200      	movs	r2, #0
 80052e0:	701a      	strb	r2, [r3, #0]
		}
#endif
		// =========== Lift Back Support Of Bicycle At V_STD ==============
		if (V_current > V_STD) {
 80052e2:	4b23      	ldr	r3, [pc, #140]	; (8005370 <main+0x410>)
 80052e4:	edd3 7a00 	vldr	s15, [r3]
 80052e8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800538c <main+0x42c>
 80052ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052f4:	dd0a      	ble.n	800530c <main+0x3ac>
			vel_first_flag = 1;							//@TODO maybe need to check v0 > 1.5(m/s) if velocity have peak
 80052f6:	2301      	movs	r3, #1
 80052f8:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
			LL_GPIO_SetOutputPin(GPIOC, Act_Off_Pin);	//up
 80052fc:	2101      	movs	r1, #1
 80052fe:	4814      	ldr	r0, [pc, #80]	; (8005350 <main+0x3f0>)
 8005300:	f7ff fdfa 	bl	8004ef8 <LL_GPIO_SetOutputPin>
			LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 8005304:	2102      	movs	r1, #2
 8005306:	4812      	ldr	r0, [pc, #72]	; (8005350 <main+0x3f0>)
 8005308:	f7ff fdf6 	bl	8004ef8 <LL_GPIO_SetOutputPin>
		}

#ifdef NOSPEEDMODE
		if(velocity_cmd_flag)vel_first_flag = 1;
 800530c:	4b19      	ldr	r3, [pc, #100]	; (8005374 <main+0x414>)
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d07e      	beq.n	8005412 <main+0x4b2>
 8005314:	2301      	movs	r3, #1
 8005316:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
 800531a:	e07a      	b.n	8005412 <main+0x4b2>
 800531c:	200001dc 	.word	0x200001dc
 8005320:	40004c00 	.word	0x40004c00
 8005324:	40004800 	.word	0x40004800
 8005328:	40010400 	.word	0x40010400
 800532c:	40026000 	.word	0x40026000
 8005330:	20000354 	.word	0x20000354
 8005334:	0801397c 	.word	0x0801397c
 8005338:	08013984 	.word	0x08013984
 800533c:	0801398c 	.word	0x0801398c
 8005340:	40eb930c 	.word	0x40eb930c
 8005344:	429f0000 	.word	0x429f0000
 8005348:	c0400000 	.word	0xc0400000
 800534c:	402ccccd 	.word	0x402ccccd
 8005350:	40020800 	.word	0x40020800
 8005354:	200013d0 	.word	0x200013d0
 8005358:	20000384 	.word	0x20000384
 800535c:	20000388 	.word	0x20000388
 8005360:	20000382 	.word	0x20000382
 8005364:	200003a4 	.word	0x200003a4
 8005368:	20000014 	.word	0x20000014
 800536c:	2000038c 	.word	0x2000038c
 8005370:	20000350 	.word	0x20000350
 8005374:	20000381 	.word	0x20000381
 8005378:	2000037c 	.word	0x2000037c
 800537c:	20000024 	.word	0x20000024
 8005380:	44dd6666 	.word	0x44dd6666
 8005384:	45074ccd 	.word	0x45074ccd
 8005388:	2000000c 	.word	0x2000000c
 800538c:	3fbeb852 	.word	0x3fbeb852

#endif
	}else{
#ifdef REMOTE_STOP
		// ============== Situation Where The Remote Is Switched Off =========
		if (RX3 <= REMOTE_LOWER * (1 + REMOTE_ERROR) && RX3 >= REMOTE_LOWER * (1 - REMOTE_ERROR)) {
 8005390:	4b93      	ldr	r3, [pc, #588]	; (80055e0 <main+0x680>)
 8005392:	881b      	ldrh	r3, [r3, #0]
 8005394:	ee07 3a90 	vmov	s15, r3
 8005398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800539c:	ed9f 7a91 	vldr	s14, [pc, #580]	; 80055e4 <main+0x684>
 80053a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053a8:	d833      	bhi.n	8005412 <main+0x4b2>
 80053aa:	4b8d      	ldr	r3, [pc, #564]	; (80055e0 <main+0x680>)
 80053ac:	881b      	ldrh	r3, [r3, #0]
 80053ae:	ee07 3a90 	vmov	s15, r3
 80053b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053b6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80055e8 <main+0x688>
 80053ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c2:	db26      	blt.n	8005412 <main+0x4b2>
			// ========== Lower back support ==================================
			LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin);	//down
 80053c4:	2101      	movs	r1, #1
 80053c6:	4889      	ldr	r0, [pc, #548]	; (80055ec <main+0x68c>)
 80053c8:	f7ff fda4 	bl	8004f14 <LL_GPIO_ResetOutputPin>
			LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 80053cc:	2102      	movs	r1, #2
 80053ce:	4887      	ldr	r0, [pc, #540]	; (80055ec <main+0x68c>)
 80053d0:	f7ff fd92 	bl	8004ef8 <LL_GPIO_SetOutputPin>

			// ========== Count down time till back support is fully lowered, then stop the vehicle
			if (time_start == 0) {
 80053d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d104      	bne.n	80053e6 <main+0x486>
				time_start = HAL_GetTick();
 80053dc:	f004 ff14 	bl	800a208 <HAL_GetTick>
 80053e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
 80053e4:	e015      	b.n	8005412 <main+0x4b2>
			} else {
				time_stop = HAL_GetTick();
 80053e6:	f004 ff0f 	bl	800a208 <HAL_GetTick>
 80053ea:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
				uint16_t cntdt = time_stop - time_start;
 80053ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
				if (cntdt > BACKSUPTIME) {		// to calculate 18 second
 8005400:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8005404:	f244 6250 	movw	r2, #18000	; 0x4650
 8005408:	4293      	cmp	r3, r2
 800540a:	d902      	bls.n	8005412 <main+0x4b2>
					emergency_brake_flag = 1;
 800540c:	4b78      	ldr	r3, [pc, #480]	; (80055f0 <main+0x690>)
 800540e:	2201      	movs	r2, #1
 8005410:	701a      	strb	r2, [r3, #0]
		}
#endif
	}

#if TESTEKF == 1
	if (RX2 <= REMOTE_LOWER * (1 + REMOTE_ERROR) && RX2 >= (1 - REMOTE_ERROR) * REMOTE_LOWER) {
 8005412:	4b78      	ldr	r3, [pc, #480]	; (80055f4 <main+0x694>)
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	ee07 3a90 	vmov	s15, r3
 800541a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800541e:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80055e4 <main+0x684>
 8005422:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800542a:	d815      	bhi.n	8005458 <main+0x4f8>
 800542c:	4b71      	ldr	r3, [pc, #452]	; (80055f4 <main+0x694>)
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	ee07 3a90 	vmov	s15, r3
 8005434:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005438:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80055e8 <main+0x688>
 800543c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005444:	db08      	blt.n	8005458 <main+0x4f8>
		// Pull down the trigger to lift the back support up
		LL_GPIO_SetOutputPin(GPIOC, Act_Off_Pin);
 8005446:	2101      	movs	r1, #1
 8005448:	4868      	ldr	r0, [pc, #416]	; (80055ec <main+0x68c>)
 800544a:	f7ff fd55 	bl	8004ef8 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 800544e:	2102      	movs	r1, #2
 8005450:	4866      	ldr	r0, [pc, #408]	; (80055ec <main+0x68c>)
 8005452:	f7ff fd51 	bl	8004ef8 <LL_GPIO_SetOutputPin>
 8005456:	e00b      	b.n	8005470 <main+0x510>
	}else{
		if(velocity_cmd_flag) {
 8005458:	4b67      	ldr	r3, [pc, #412]	; (80055f8 <main+0x698>)
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d007      	beq.n	8005470 <main+0x510>
			velocity_cmd = V_REF;
 8005460:	4b66      	ldr	r3, [pc, #408]	; (80055fc <main+0x69c>)
 8005462:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005466:	601a      	str	r2, [r3, #0]
			tracking_control[0] = V_REF;
 8005468:	4b65      	ldr	r3, [pc, #404]	; (8005600 <main+0x6a0>)
 800546a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800546e:	601a      	str	r2, [r3, #0]
		}
	}
#endif

	// Stop bicycle by pulling up the controller trigger (Actual breaking system!!)
	if (RX2 <= REMOTE_UPPER * (1 + REMOTE_ERROR) && RX2 >= REMOTE_UPPER * (1 - REMOTE_ERROR)){
 8005470:	4b60      	ldr	r3, [pc, #384]	; (80055f4 <main+0x694>)
 8005472:	881b      	ldrh	r3, [r3, #0]
 8005474:	ee07 3a90 	vmov	s15, r3
 8005478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800547c:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8005604 <main+0x6a4>
 8005480:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005488:	d80f      	bhi.n	80054aa <main+0x54a>
 800548a:	4b5a      	ldr	r3, [pc, #360]	; (80055f4 <main+0x694>)
 800548c:	881b      	ldrh	r3, [r3, #0]
 800548e:	ee07 3a90 	vmov	s15, r3
 8005492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005496:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8005608 <main+0x6a8>
 800549a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800549e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a2:	db02      	blt.n	80054aa <main+0x54a>
		emergency_brake_flag = 1;
 80054a4:	4b52      	ldr	r3, [pc, #328]	; (80055f0 <main+0x690>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	701a      	strb	r2, [r3, #0]
	}
	if(emergency_brake_flag) EmergencyBrake();
 80054aa:	4b51      	ldr	r3, [pc, #324]	; (80055f0 <main+0x690>)
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <main+0x556>
 80054b2:	f000 fb07 	bl	8005ac4 <EmergencyBrake>


	// ================= Read IMU Data Through SPI2 =======================
#ifdef USE_OPENIMU
	if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_8)) {  // Read IMU data when external interrupt triggered from IMU
 80054b6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80054ba:	f7ff fc29 	bl	8004d10 <LL_EXTI_ReadFlag_0_31>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <main+0x578>
		openIMU(&theta_x, acc, gyro, &theta_y);
 80054c4:	4b51      	ldr	r3, [pc, #324]	; (800560c <main+0x6ac>)
 80054c6:	4a52      	ldr	r2, [pc, #328]	; (8005610 <main+0x6b0>)
 80054c8:	4952      	ldr	r1, [pc, #328]	; (8005614 <main+0x6b4>)
 80054ca:	4853      	ldr	r0, [pc, #332]	; (8005618 <main+0x6b8>)
 80054cc:	f7fd fd9a 	bl	8003004 <openIMU>
		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_8);
 80054d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80054d4:	f7ff fc2c 	bl	8004d30 <LL_EXTI_ClearFlag_0_31>
	}
#endif

	// ================= IMU Position Display (LED Shield) =================
#ifdef USE_TILTLED
	if (tracking_first_flag == 0){
 80054d8:	4b50      	ldr	r3, [pc, #320]	; (800561c <main+0x6bc>)
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f040 80b1 	bne.w	8005644 <main+0x6e4>
		// light signal (shield LED)
		if (theta_x == 0 && theta_y == 0){                       	   // if no IMU data is received, make all three lights light up
 80054e2:	4b4d      	ldr	r3, [pc, #308]	; (8005618 <main+0x6b8>)
 80054e4:	edd3 7a00 	vldr	s15, [r3]
 80054e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f0:	d118      	bne.n	8005524 <main+0x5c4>
 80054f2:	4b46      	ldr	r3, [pc, #280]	; (800560c <main+0x6ac>)
 80054f4:	edd3 7a00 	vldr	s15, [r3]
 80054f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005500:	d110      	bne.n	8005524 <main+0x5c4>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET); 	   // Green LED (right)
 8005502:	2201      	movs	r2, #1
 8005504:	2102      	movs	r1, #2
 8005506:	4846      	ldr	r0, [pc, #280]	; (8005620 <main+0x6c0>)
 8005508:	f006 fbf8 	bl	800bcfc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);  	   // Red   LED (middle)
 800550c:	2201      	movs	r2, #1
 800550e:	2104      	movs	r1, #4
 8005510:	4843      	ldr	r0, [pc, #268]	; (8005620 <main+0x6c0>)
 8005512:	f006 fbf3 	bl	800bcfc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);  	   // Green LED (left)
 8005516:	2201      	movs	r2, #1
 8005518:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800551c:	4840      	ldr	r0, [pc, #256]	; (8005620 <main+0x6c0>)
 800551e:	f006 fbed 	bl	800bcfc <HAL_GPIO_WritePin>
 8005522:	e08f      	b.n	8005644 <main+0x6e4>
		}
		else{
			double angle_margin = 0.02;
 8005524:	a32c      	add	r3, pc, #176	; (adr r3, 80055d8 <main+0x678>)
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 800552e:	4b3a      	ldr	r3, [pc, #232]	; (8005618 <main+0x6b8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4618      	mov	r0, r3
 8005534:	f7fa ffd4 	bl	80004e0 <__aeabi_f2d>
 8005538:	4604      	mov	r4, r0
 800553a:	460d      	mov	r5, r1
 800553c:	f04f 0200 	mov.w	r2, #0
 8005540:	f04f 0300 	mov.w	r3, #0
 8005544:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005548:	f7fa fe6c 	bl	8000224 <__adddf3>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	4620      	mov	r0, r4
 8005552:	4629      	mov	r1, r5
 8005554:	f7fb faac 	bl	8000ab0 <__aeabi_dcmpgt>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d010      	beq.n	8005580 <main+0x620>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET);  // Green LED
 800555e:	2200      	movs	r2, #0
 8005560:	2102      	movs	r1, #2
 8005562:	482f      	ldr	r0, [pc, #188]	; (8005620 <main+0x6c0>)
 8005564:	f006 fbca 	bl	800bcfc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);    // Red   LED
 8005568:	2201      	movs	r2, #1
 800556a:	2104      	movs	r1, #4
 800556c:	482c      	ldr	r0, [pc, #176]	; (8005620 <main+0x6c0>)
 800556e:	f006 fbc5 	bl	800bcfc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);  // Green LED
 8005572:	2200      	movs	r2, #0
 8005574:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005578:	4829      	ldr	r0, [pc, #164]	; (8005620 <main+0x6c0>)
 800557a:	f006 fbbf 	bl	800bcfc <HAL_GPIO_WritePin>
 800557e:	e061      	b.n	8005644 <main+0x6e4>
			}
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 8005580:	4b25      	ldr	r3, [pc, #148]	; (8005618 <main+0x6b8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4618      	mov	r0, r3
 8005586:	f7fa ffab 	bl	80004e0 <__aeabi_f2d>
 800558a:	4604      	mov	r4, r0
 800558c:	460d      	mov	r5, r1
 800558e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8005592:	f04f 0000 	mov.w	r0, #0
 8005596:	f04f 0100 	mov.w	r1, #0
 800559a:	f7fa fe41 	bl	8000220 <__aeabi_dsub>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	4620      	mov	r0, r4
 80055a4:	4629      	mov	r1, r5
 80055a6:	f7fb fa65 	bl	8000a74 <__aeabi_dcmplt>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d039      	beq.n	8005624 <main+0x6c4>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET);  // Green LED
 80055b0:	2200      	movs	r2, #0
 80055b2:	2102      	movs	r1, #2
 80055b4:	481a      	ldr	r0, [pc, #104]	; (8005620 <main+0x6c0>)
 80055b6:	f006 fba1 	bl	800bcfc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET);  // Red   LED
 80055ba:	2200      	movs	r2, #0
 80055bc:	2104      	movs	r1, #4
 80055be:	4818      	ldr	r0, [pc, #96]	; (8005620 <main+0x6c0>)
 80055c0:	f006 fb9c 	bl	800bcfc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);    // Green LED
 80055c4:	2201      	movs	r2, #1
 80055c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80055ca:	4815      	ldr	r0, [pc, #84]	; (8005620 <main+0x6c0>)
 80055cc:	f006 fb96 	bl	800bcfc <HAL_GPIO_WritePin>
 80055d0:	e038      	b.n	8005644 <main+0x6e4>
 80055d2:	bf00      	nop
 80055d4:	f3af 8000 	nop.w
 80055d8:	47ae147b 	.word	0x47ae147b
 80055dc:	3f947ae1 	.word	0x3f947ae1
 80055e0:	20000024 	.word	0x20000024
 80055e4:	44936667 	.word	0x44936667
 80055e8:	44713333 	.word	0x44713333
 80055ec:	40020800 	.word	0x40020800
 80055f0:	20000380 	.word	0x20000380
 80055f4:	20000022 	.word	0x20000022
 80055f8:	20000381 	.word	0x20000381
 80055fc:	2000000c 	.word	0x2000000c
 8005600:	200003a4 	.word	0x200003a4
 8005604:	45074ccd 	.word	0x45074ccd
 8005608:	44dd6666 	.word	0x44dd6666
 800560c:	20000388 	.word	0x20000388
 8005610:	2000038c 	.word	0x2000038c
 8005614:	20000014 	.word	0x20000014
 8005618:	20000384 	.word	0x20000384
 800561c:	20000382 	.word	0x20000382
 8005620:	40020400 	.word	0x40020400
			}
			else{                                                      // if the bicycle is tilted right (about x-axis), light up the right green LED
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET);    // Green LED
 8005624:	2201      	movs	r2, #1
 8005626:	2102      	movs	r1, #2
 8005628:	48c3      	ldr	r0, [pc, #780]	; (8005938 <main+0x9d8>)
 800562a:	f006 fb67 	bl	800bcfc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET);  // Red   LED
 800562e:	2200      	movs	r2, #0
 8005630:	2104      	movs	r1, #4
 8005632:	48c1      	ldr	r0, [pc, #772]	; (8005938 <main+0x9d8>)
 8005634:	f006 fb62 	bl	800bcfc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);  // Green LED
 8005638:	2200      	movs	r2, #0
 800563a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800563e:	48be      	ldr	r0, [pc, #760]	; (8005938 <main+0x9d8>)
 8005640:	f006 fb5c 	bl	800bcfc <HAL_GPIO_WritePin>
	}
#endif

	// ========================== Open RTK GPS ==========================
#ifdef RTK_GPS
	now = HAL_GetTick();
 8005644:	f004 fde0 	bl	800a208 <HAL_GetTick>
 8005648:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
	uint16_t ekfdt = now - oldekf_time;
 800564c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005650:	b29a      	uxth	r2, r3
 8005652:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005656:	b29b      	uxth	r3, r3
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
	if (ekfdt >= EKFSAMPLE) {
 800565e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8005662:	2b09      	cmp	r3, #9
 8005664:	d961      	bls.n	800572a <main+0x7ca>
		if(update_gps && velocity_cmd_flag){        // First check if the GPS data is correct
 8005666:	4bb5      	ldr	r3, [pc, #724]	; (800593c <main+0x9dc>)
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00f      	beq.n	800568e <main+0x72e>
 800566e:	4bb4      	ldr	r3, [pc, #720]	; (8005940 <main+0x9e0>)
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00b      	beq.n	800568e <main+0x72e>
			check_flag = check_sum();
 8005676:	f000 f9ed 	bl	8005a54 <check_sum>
 800567a:	4603      	mov	r3, r0
 800567c:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
			if (check_flag != 3) {
 8005680:	f897 30f2 	ldrb.w	r3, [r7, #242]	; 0xf2
 8005684:	2b03      	cmp	r3, #3
 8005686:	d002      	beq.n	800568e <main+0x72e>
				update_gps = 0;						// if check sum error (not equal to 3), don't update GPS
 8005688:	4bac      	ldr	r3, [pc, #688]	; (800593c <main+0x9dc>)
 800568a:	2200      	movs	r2, #0
 800568c:	701a      	strb	r2, [r3, #0]
			}
		}
		if (update_gps) {							// Process the "correct" GPS data
 800568e:	4bab      	ldr	r3, [pc, #684]	; (800593c <main+0x9dc>)
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d020      	beq.n	80056d8 <main+0x778>
			readGPS(&lat_current, &lon_current);
 8005696:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800569a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800569e:	4611      	mov	r1, r2
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7fc fb09 	bl	8001cb8 <readGPS>
			gpsXY(lat_current, lon_current, point_current);
 80056a6:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80056aa:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
 80056ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80056b2:	4618      	mov	r0, r3
 80056b4:	eeb0 1a46 	vmov.f32	s2, s12
 80056b8:	eef0 1a66 	vmov.f32	s3, s13
 80056bc:	eeb0 0a47 	vmov.f32	s0, s14
 80056c0:	eef0 0a67 	vmov.f32	s1, s15
 80056c4:	f7fc fb98 	bl	8001df8 <gpsXY>
			ReadAccuracyEstimate(&horizontal_accuracy,&vertical_accuracy);
 80056c8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80056cc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80056d0:	4611      	mov	r1, r2
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fc fb3c 	bl	8001d50 <ReadAccuracyEstimate>
		}
		if (velocity_cmd_flag) {					// "velocity_cmd_flag":= The bicycle is moving
 80056d8:	4b99      	ldr	r3, [pc, #612]	; (8005940 <main+0x9e0>)
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d014      	beq.n	800570a <main+0x7aa>
			if(update_gps){
 80056e0:	4b96      	ldr	r3, [pc, #600]	; (800593c <main+0x9dc>)
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d020      	beq.n	800572a <main+0x7ca>
				point_current[0] = point_current[0] + gps_drift[0];
 80056e8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80056ec:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80056f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056f4:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
				point_current[1] = point_current[1] + gps_drift[1];
 80056f8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80056fc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8005700:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005704:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
 8005708:	e00f      	b.n	800572a <main+0x7ca>
			}
			// ========== Perform The EKF Algorithm For Localization ===========
//			EKF_filter(mu, theta_x, acc, gyro, point_current, V_current, theta_y, horizontal_accuracy);
		} else {
			gps_drift[0] = init_x - point_current[0];  // Seems like the distance difference instead of drift?
 800570a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800570e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8005712:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005716:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			gps_drift[1] = init_y - point_current[1];
 800571a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800571e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8005722:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005726:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	}
#endif

	// ================ EKF Mode, Pass current velocity to EKF ===============
#ifndef EKF
	mu[3] = V_current;  // Seems unnecessary?
 800572a:	4b86      	ldr	r3, [pc, #536]	; (8005944 <main+0x9e4>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

// ======================= Read MX Motor Position ======================
	int delta_refu16_tmp = 0;
 8005730:	2300      	movs	r3, #0
 8005732:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 8005736:	2124      	movs	r1, #36	; 0x24
 8005738:	2001      	movs	r0, #1
 800573a:	f7fe fcef 	bl	800411c <dxl_read_word>
 800573e:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
	position_state = dxl_get_result();
 8005742:	f7fe fc7d 	bl	8004040 <dxl_get_result>
 8005746:	4603      	mov	r3, r0
 8005748:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	if (position_state == COMM_RXSUCCESS) {
 800574c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8005750:	2b01      	cmp	r3, #1
 8005752:	d12f      	bne.n	80057b4 <main+0x854>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 8005754:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005758:	f640 2239 	movw	r2, #2617	; 0xa39
 800575c:	4293      	cmp	r3, r2
 800575e:	dc29      	bgt.n	80057b4 <main+0x854>
 8005760:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005764:	f240 529a 	movw	r2, #1434	; 0x59a
 8005768:	4293      	cmp	r3, r2
 800576a:	dd23      	ble.n	80057b4 <main+0x854>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;
 800576c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005770:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 8005774:	3302      	adds	r3, #2
 8005776:	ee07 3a90 	vmov	s15, r3
 800577a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800577e:	ee17 0a90 	vmov	r0, s15
 8005782:	f7fa fead 	bl	80004e0 <__aeabi_f2d>
 8005786:	a368      	add	r3, pc, #416	; (adr r3, 8005928 <main+0x9c8>)
 8005788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578c:	f7fa ff00 	bl	8000590 <__aeabi_dmul>
 8005790:	4602      	mov	r2, r0
 8005792:	460b      	mov	r3, r1
 8005794:	4610      	mov	r0, r2
 8005796:	4619      	mov	r1, r3
 8005798:	a365      	add	r3, pc, #404	; (adr r3, 8005930 <main+0x9d0>)
 800579a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579e:	f7fa fef7 	bl	8000590 <__aeabi_dmul>
 80057a2:	4602      	mov	r2, r0
 80057a4:	460b      	mov	r3, r1
 80057a6:	4610      	mov	r0, r2
 80057a8:	4619      	mov	r1, r3
 80057aa:	f7fb f9e9 	bl	8000b80 <__aeabi_d2f>
 80057ae:	4603      	mov	r3, r0
 80057b0:	4a65      	ldr	r2, [pc, #404]	; (8005948 <main+0x9e8>)
 80057b2:	6013      	str	r3, [r2, #0]
		}
	}

	// ====================== Compute state ======================
	state[0] = theta_x;
 80057b4:	4b65      	ldr	r3, [pc, #404]	; (800594c <main+0x9ec>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a65      	ldr	r2, [pc, #404]	; (8005950 <main+0x9f0>)
 80057ba:	6013      	str	r3, [r2, #0]
	state[1] = gyro[0];
 80057bc:	4b65      	ldr	r3, [pc, #404]	; (8005954 <main+0x9f4>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a63      	ldr	r2, [pc, #396]	; (8005950 <main+0x9f0>)
 80057c2:	6053      	str	r3, [r2, #4]
	state[2] = delta_ref;
 80057c4:	4b60      	ldr	r3, [pc, #384]	; (8005948 <main+0x9e8>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a61      	ldr	r2, [pc, #388]	; (8005950 <main+0x9f0>)
 80057ca:	6093      	str	r3, [r2, #8]

	// ================ Bicycle Control ======================================
#ifdef CONTROL
	now = HAL_GetTick();
 80057cc:	f004 fd1c 	bl	800a208 <HAL_GetTick>
 80057d0:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
	uint16_t coldt = now - oldcol_time;
 80057d4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80057d8:	b29a      	uxth	r2, r3
 80057da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80057de:	b29b      	uxth	r3, r3
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	if (coldt >= COLSAMPLE && vel_first_flag) {
 80057e6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80057ea:	2b09      	cmp	r3, #9
 80057ec:	d95b      	bls.n	80058a6 <main+0x946>
 80057ee:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d057      	beq.n	80058a6 <main+0x946>
		oldcol_time = HAL_GetTick();
 80057f6:	f004 fd07 	bl	800a208 <HAL_GetTick>
 80057fa:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
#if MXSPEEDCTRL == 0
		float disx = powf(mu[0] - stateD[0], 2);  // Distance between "current state" and "tracking virtual state"
 80057fe:	ed97 7a08 	vldr	s14, [r7, #32]
 8005802:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8005806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800580a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800580e:	eeb0 0a67 	vmov.f32	s0, s15
 8005812:	f00a fde3 	bl	80103dc <powf>
 8005816:	ed87 0a24 	vstr	s0, [r7, #144]	; 0x90
		float disy = powf(mu[1] - stateD[1], 2);
 800581a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800581e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005822:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005826:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800582a:	eeb0 0a67 	vmov.f32	s0, s15
 800582e:	f00a fdd5 	bl	80103dc <powf>
 8005832:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c
		float dis_mu2state = sqrtf(disx + disy);
 8005836:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800583a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800583e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005842:	eeb0 0a67 	vmov.f32	s0, s15
 8005846:	f00a fe21 	bl	801048c <sqrtf>
 800584a:	ed87 0a22 	vstr	s0, [r7, #136]	; 0x88
		uint8_t dis_flag = dis_mu2state > 0.5f ? 1 : 0;
 800584e:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8005852:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005856:	eef4 7ac7 	vcmpe.f32	s15, s14
 800585a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800585e:	bfcc      	ite	gt
 8005860:	2301      	movgt	r3, #1
 8005862:	2300      	movle	r3, #0
 8005864:	b2db      	uxtb	r3, r3
 8005866:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		dis_flag = line == 3 ? dis_flag : 0;
 800586a:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800586e:	2b03      	cmp	r3, #3
 8005870:	d102      	bne.n	8005878 <main+0x918>
 8005872:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8005876:	e000      	b.n	800587a <main+0x91a>
 8005878:	2300      	movs	r3, #0
 800587a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
//		PDControl(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal,dis_flag, imu_bias);
//		LMII(theta_x, gyro[0], tracking_control[0], tracking_control[1], &remote_control, &delta_goal, V_current,dis_flag, imu_bias);

//		LMIII(state, V_current, tracking_control, RX1);
		PDD(state, V_current, tracking_control, RX1, dis_flag);
 800587e:	4b31      	ldr	r3, [pc, #196]	; (8005944 <main+0x9e4>)
 8005880:	edd3 7a00 	vldr	s15, [r3]
 8005884:	4b34      	ldr	r3, [pc, #208]	; (8005958 <main+0x9f8>)
 8005886:	881b      	ldrh	r3, [r3, #0]
 8005888:	ee07 3a10 	vmov	s14, r3
 800588c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005890:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8005894:	461a      	mov	r2, r3
 8005896:	eef0 0a47 	vmov.f32	s1, s14
 800589a:	4930      	ldr	r1, [pc, #192]	; (800595c <main+0x9fc>)
 800589c:	eeb0 0a67 	vmov.f32	s0, s15
 80058a0:	482b      	ldr	r0, [pc, #172]	; (8005950 <main+0x9f0>)
 80058a2:	f7fd fd6d 	bl	8003380 <PDD>
		controldesign(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal, mu[3]);
#endif
	}
#endif

	float acc_x = acc[0] + GRAVITY*sinf(theta_y);
 80058a6:	4b2e      	ldr	r3, [pc, #184]	; (8005960 <main+0xa00>)
 80058a8:	ed93 8a00 	vldr	s16, [r3]
 80058ac:	4b2d      	ldr	r3, [pc, #180]	; (8005964 <main+0xa04>)
 80058ae:	edd3 7a00 	vldr	s15, [r3]
 80058b2:	eeb0 0a67 	vmov.f32	s0, s15
 80058b6:	f00a fcaf 	bl	8010218 <sinf>
 80058ba:	eef0 7a40 	vmov.f32	s15, s0
 80058be:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005968 <main+0xa08>
 80058c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058c6:	ee78 7a27 	vadd.f32	s15, s16, s15
 80058ca:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	float position_omega = gyro[2]/cosf(theta_x);
 80058ce:	4b21      	ldr	r3, [pc, #132]	; (8005954 <main+0x9f4>)
 80058d0:	ed93 8a02 	vldr	s16, [r3, #8]
 80058d4:	4b1d      	ldr	r3, [pc, #116]	; (800594c <main+0x9ec>)
 80058d6:	edd3 7a00 	vldr	s15, [r3]
 80058da:	eeb0 0a67 	vmov.f32	s0, s15
 80058de:	f00a fc4f 	bl	8010180 <cosf>
 80058e2:	eeb0 7a40 	vmov.f32	s14, s0
 80058e6:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80058ea:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	loop2(&theta_x, &gyro[0], &delta_ref, &V_current, tracking_control, acc_x, position_omega, &lat_current, &lon_current, &horizontal_accuracy, &vertical_accuracy, point_current);
 80058ee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80058f2:	9305      	str	r3, [sp, #20]
 80058f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80058f8:	9304      	str	r3, [sp, #16]
 80058fa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80058fe:	9303      	str	r3, [sp, #12]
 8005900:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005904:	9302      	str	r3, [sp, #8]
 8005906:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800590a:	9301      	str	r3, [sp, #4]
 800590c:	4b13      	ldr	r3, [pc, #76]	; (800595c <main+0x9fc>)
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	edd7 0a1f 	vldr	s1, [r7, #124]	; 0x7c
 8005914:	ed97 0a20 	vldr	s0, [r7, #128]	; 0x80
 8005918:	4b0a      	ldr	r3, [pc, #40]	; (8005944 <main+0x9e4>)
 800591a:	4a0b      	ldr	r2, [pc, #44]	; (8005948 <main+0x9e8>)
 800591c:	490d      	ldr	r1, [pc, #52]	; (8005954 <main+0x9f4>)
 800591e:	480b      	ldr	r0, [pc, #44]	; (800594c <main+0x9ec>)
 8005920:	f001 ff88 	bl	8007834 <loop2>
  {
 8005924:	e43d      	b.n	80051a2 <main+0x242>
 8005926:	bf00      	nop
 8005928:	83a53b8e 	.word	0x83a53b8e
 800592c:	3fb67ff5 	.word	0x3fb67ff5
 8005930:	00000000 	.word	0x00000000
 8005934:	3f91df33 	.word	0x3f91df33
 8005938:	40020400 	.word	0x40020400
 800593c:	20000378 	.word	0x20000378
 8005940:	20000381 	.word	0x20000381
 8005944:	20000350 	.word	0x20000350
 8005948:	20000010 	.word	0x20000010
 800594c:	20000384 	.word	0x20000384
 8005950:	20000398 	.word	0x20000398
 8005954:	2000038c 	.word	0x2000038c
 8005958:	20000020 	.word	0x20000020
 800595c:	200003a4 	.word	0x200003a4
 8005960:	20000014 	.word	0x20000014
 8005964:	20000388 	.word	0x20000388
 8005968:	411ce80a 	.word	0x411ce80a

0800596c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8005970:	2005      	movs	r0, #5
 8005972:	f7ff f987 	bl	8004c84 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8005976:	bf00      	nop
 8005978:	f7ff f998 	bl	8004cac <LL_FLASH_GetLatency>
 800597c:	4603      	mov	r3, r0
 800597e:	2b05      	cmp	r3, #5
 8005980:	d1fa      	bne.n	8005978 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8005982:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8005986:	f7ff fa1f 	bl	8004dc8 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_EnableOverDriveMode();
 800598a:	f7ff fa0d 	bl	8004da8 <LL_PWR_EnableOverDriveMode>
  LL_RCC_HSE_EnableBypass();
 800598e:	f7ff f87f 	bl	8004a90 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 8005992:	f7ff f88d 	bl	8004ab0 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8005996:	bf00      	nop
 8005998:	f7ff f89a 	bl	8004ad0 <LL_RCC_HSE_IsReady>
 800599c:	4603      	mov	r3, r0
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d1fa      	bne.n	8005998 <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_8, 360, LL_RCC_PLLP_DIV_2);
 80059a2:	2300      	movs	r3, #0
 80059a4:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80059a8:	2108      	movs	r1, #8
 80059aa:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80059ae:	f7ff f93b 	bl	8004c28 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80059b2:	f7ff f915 	bl	8004be0 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80059b6:	bf00      	nop
 80059b8:	f7ff f922 	bl	8004c00 <LL_RCC_PLL_IsReady>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d1fa      	bne.n	80059b8 <SystemClock_Config+0x4c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80059c2:	2000      	movs	r0, #0
 80059c4:	f7ff f8ba 	bl	8004b3c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80059c8:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80059cc:	f7ff f8ca 	bl	8004b64 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80059d0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059d4:	f7ff f8da 	bl	8004b8c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80059d8:	2002      	movs	r0, #2
 80059da:	f7ff f88d 	bl	8004af8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80059de:	bf00      	nop
 80059e0:	f7ff f89e 	bl	8004b20 <LL_RCC_GetSysClkSource>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b08      	cmp	r3, #8
 80059e8:	d1fa      	bne.n	80059e0 <SystemClock_Config+0x74>
  {

  }
  LL_SetSystemCoreClock(180000000);
 80059ea:	4808      	ldr	r0, [pc, #32]	; (8005a0c <SystemClock_Config+0xa0>)
 80059ec:	f00a f916 	bl	800fc1c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80059f0:	2000      	movs	r0, #0
 80059f2:	f004 fbc5 	bl	800a180 <HAL_InitTick>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d001      	beq.n	8005a00 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80059fc:	f000 f91c 	bl	8005c38 <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8005a00:	2000      	movs	r0, #0
 8005a02:	f7ff f8d7 	bl	8004bb4 <LL_RCC_SetTIMPrescaler>
}
 8005a06:	bf00      	nop
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	0aba9500 	.word	0x0aba9500

08005a10 <start_read>:
			;
	}
	return len;
}

void start_read(uint16_t *RX1, uint16_t *RX2, uint16_t *RX3) {
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
	*RX1 = LL_TIM_IC_GetCaptureCH1(TIM8);
 8005a1c:	480c      	ldr	r0, [pc, #48]	; (8005a50 <start_read+0x40>)
 8005a1e:	f7ff fa08 	bl	8004e32 <LL_TIM_IC_GetCaptureCH1>
 8005a22:	4603      	mov	r3, r0
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	801a      	strh	r2, [r3, #0]
	*RX2 = LL_TIM_IC_GetCaptureCH3(TIM8);
 8005a2a:	4809      	ldr	r0, [pc, #36]	; (8005a50 <start_read+0x40>)
 8005a2c:	f7ff fa0d 	bl	8004e4a <LL_TIM_IC_GetCaptureCH3>
 8005a30:	4603      	mov	r3, r0
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	801a      	strh	r2, [r3, #0]
	*RX3 = LL_TIM_IC_GetCaptureCH4(TIM8);	// *this is correct to read CH3
 8005a38:	4805      	ldr	r0, [pc, #20]	; (8005a50 <start_read+0x40>)
 8005a3a:	f7ff fa12 	bl	8004e62 <LL_TIM_IC_GetCaptureCH4>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	801a      	strh	r2, [r3, #0]
}
 8005a46:	bf00      	nop
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	40010400 	.word	0x40010400

08005a54 <check_sum>:

uint8_t check_sum() {	//checkSum A OK is one , checkSum B OK is two , if all OK return three
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
	uint8_t flag = 0;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	71fb      	strb	r3, [r7, #7]
	uint8_t CK_A = 0;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	71bb      	strb	r3, [r7, #6]
	uint8_t CK_B = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	717b      	strb	r3, [r7, #5]
	for (int i = 2; i < sizeof(gpsdata) - 2; i++) {
 8005a66:	2302      	movs	r3, #2
 8005a68:	603b      	str	r3, [r7, #0]
 8005a6a:	e00d      	b.n	8005a88 <check_sum+0x34>
		CK_A = CK_A + gpsdata[i];
 8005a6c:	4a14      	ldr	r2, [pc, #80]	; (8005ac0 <check_sum+0x6c>)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	4413      	add	r3, r2
 8005a72:	781a      	ldrb	r2, [r3, #0]
 8005a74:	79bb      	ldrb	r3, [r7, #6]
 8005a76:	4413      	add	r3, r2
 8005a78:	71bb      	strb	r3, [r7, #6]
		CK_B = CK_B + CK_A;
 8005a7a:	797a      	ldrb	r2, [r7, #5]
 8005a7c:	79bb      	ldrb	r3, [r7, #6]
 8005a7e:	4413      	add	r3, r2
 8005a80:	717b      	strb	r3, [r7, #5]
	for (int i = 2; i < sizeof(gpsdata) - 2; i++) {
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	3301      	adds	r3, #1
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	2b21      	cmp	r3, #33	; 0x21
 8005a8c:	d9ee      	bls.n	8005a6c <check_sum+0x18>
	}
	if (CK_A == gpsdata[sizeof(gpsdata) - 2]) {
 8005a8e:	4b0c      	ldr	r3, [pc, #48]	; (8005ac0 <check_sum+0x6c>)
 8005a90:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8005a94:	79ba      	ldrb	r2, [r7, #6]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d101      	bne.n	8005a9e <check_sum+0x4a>
		flag = 2;
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	71fb      	strb	r3, [r7, #7]
	}
	if (CK_B == gpsdata[sizeof(gpsdata) - 1]) {
 8005a9e:	4b08      	ldr	r3, [pc, #32]	; (8005ac0 <check_sum+0x6c>)
 8005aa0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8005aa4:	797a      	ldrb	r2, [r7, #5]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d102      	bne.n	8005ab0 <check_sum+0x5c>
		flag++;
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	3301      	adds	r3, #1
 8005aae:	71fb      	strb	r3, [r7, #7]
	}
	return flag;
 8005ab0:	79fb      	ldrb	r3, [r7, #7]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	20000354 	.word	0x20000354

08005ac4 <EmergencyBrake>:

void EmergencyBrake(void){	// make vehicle stop and shut down system
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0

	float velocity_cmd_stop =0.1f; // the FOC v_cmd 0-m/s is 0 Torque
 8005aca:	4b21      	ldr	r3, [pc, #132]	; (8005b50 <EmergencyBrake+0x8c>)
 8005acc:	60fb      	str	r3, [r7, #12]

	uint32_t now = 0;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60bb      	str	r3, [r7, #8]
	now = HAL_GetTick();
 8005ad2:	f004 fb99 	bl	800a208 <HAL_GetTick>
 8005ad6:	60b8      	str	r0, [r7, #8]
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8005ad8:	e006      	b.n	8005ae8 <EmergencyBrake+0x24>
		if ((HAL_GetTick() - now) > 4U) {
 8005ada:	f004 fb95 	bl	800a208 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b04      	cmp	r3, #4
 8005ae6:	d806      	bhi.n	8005af6 <EmergencyBrake+0x32>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8005ae8:	481a      	ldr	r0, [pc, #104]	; (8005b54 <EmergencyBrake+0x90>)
 8005aea:	f004 feb8 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0f2      	beq.n	8005ada <EmergencyBrake+0x16>
 8005af4:	e000      	b.n	8005af8 <EmergencyBrake+0x34>
			break;
 8005af6:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8005af8:	4816      	ldr	r0, [pc, #88]	; (8005b54 <EmergencyBrake+0x90>)
 8005afa:	f004 feb0 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d01d      	beq.n	8005b40 <EmergencyBrake+0x7c>
		uint16_t v_cmd;
		v_cmd = velocity_cmd_stop * CAN_TX_GAIN;
 8005b04:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b08:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8005b58 <EmergencyBrake+0x94>
 8005b0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b14:	ee17 3a90 	vmov	r3, s15
 8005b18:	80fb      	strh	r3, [r7, #6]
		TxData[1] = v_cmd >> 8U;
 8005b1a:	88fb      	ldrh	r3, [r7, #6]
 8005b1c:	0a1b      	lsrs	r3, r3, #8
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	b2da      	uxtb	r2, r3
 8005b22:	4b0e      	ldr	r3, [pc, #56]	; (8005b5c <EmergencyBrake+0x98>)
 8005b24:	705a      	strb	r2, [r3, #1]
		TxData[0] = v_cmd;
 8005b26:	88fb      	ldrh	r3, [r7, #6]
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	4b0c      	ldr	r3, [pc, #48]	; (8005b5c <EmergencyBrake+0x98>)
 8005b2c:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_V_CMD_ID;
 8005b2e:	4b0c      	ldr	r3, [pc, #48]	; (8005b60 <EmergencyBrake+0x9c>)
 8005b30:	220a      	movs	r2, #10
 8005b32:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8005b34:	4b0b      	ldr	r3, [pc, #44]	; (8005b64 <EmergencyBrake+0xa0>)
 8005b36:	4a09      	ldr	r2, [pc, #36]	; (8005b5c <EmergencyBrake+0x98>)
 8005b38:	4909      	ldr	r1, [pc, #36]	; (8005b60 <EmergencyBrake+0x9c>)
 8005b3a:	4806      	ldr	r0, [pc, #24]	; (8005b54 <EmergencyBrake+0x90>)
 8005b3c:	f004 fdb4 	bl	800a6a8 <HAL_CAN_AddTxMessage>
//		printf("yoyoyo\r\n");
	}
	HAL_Delay(15000);	// let the vehicle stop and receive nothing command
 8005b40:	f643 2098 	movw	r0, #15000	; 0x3a98
 8005b44:	f004 fb6c 	bl	800a220 <HAL_Delay>
}
 8005b48:	bf00      	nop
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	3dcccccd 	.word	0x3dcccccd
 8005b54:	200001dc 	.word	0x200001dc
 8005b58:	42c80000 	.word	0x42c80000
 8005b5c:	2000033c 	.word	0x2000033c
 8005b60:	20000308 	.word	0x20000308
 8005b64:	2000034c 	.word	0x2000034c

08005b68 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
//    	loop2(&theta_x, &gyro[0], &delta_ref, &V_current, tracking_control);
//#endif
    }

   	// ======= Transmit v_tmp Through CAN Bus To Rear Wheel ========
	if (htim->Instance == htim12.Instance)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	4b23      	ldr	r3, [pc, #140]	; (8005c04 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d134      	bne.n	8005be6 <HAL_TIM_PeriodElapsedCallback+0x7e>
	{
		if(!emergency_brake_flag){
 8005b7c:	4b22      	ldr	r3, [pc, #136]	; (8005c08 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d130      	bne.n	8005be6 <HAL_TIM_PeriodElapsedCallback+0x7e>
#ifdef VELOCITY
			// ======= Transmit v_tmp Through CAN Bus To Rear Wheel ========
			float v_tmp = velocity_cmd;
 8005b84:	4b21      	ldr	r3, [pc, #132]	; (8005c0c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	60fb      	str	r3, [r7, #12]
			if(!velocity_cmd_flag){
 8005b8a:	4b21      	ldr	r3, [pc, #132]	; (8005c10 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d102      	bne.n	8005b98 <HAL_TIM_PeriodElapsedCallback+0x30>
				v_tmp = 0;
 8005b92:	f04f 0300 	mov.w	r3, #0
 8005b96:	60fb      	str	r3, [r7, #12]
				if (tracking_control[0] < V_MIN) v_tmp = V_MIN;
			}
#endif

#ifdef NOSPEEDMODE
			v_tmp = 0;
 8005b98:	f04f 0300 	mov.w	r3, #0
 8005b9c:	60fb      	str	r3, [r7, #12]
#endif
			if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8005b9e:	481d      	ldr	r0, [pc, #116]	; (8005c14 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8005ba0:	f004 fe5d 	bl	800a85e <HAL_CAN_GetTxMailboxesFreeLevel>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d01d      	beq.n	8005be6 <HAL_TIM_PeriodElapsedCallback+0x7e>
				uint16_t v_cmd;
				v_cmd = v_tmp * CAN_TX_GAIN;
 8005baa:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bae:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8005c18 <HAL_TIM_PeriodElapsedCallback+0xb0>
 8005bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005bb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bba:	ee17 3a90 	vmov	r3, s15
 8005bbe:	817b      	strh	r3, [r7, #10]
				TxData[1] = v_cmd >> 8U;
 8005bc0:	897b      	ldrh	r3, [r7, #10]
 8005bc2:	0a1b      	lsrs	r3, r3, #8
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	4b14      	ldr	r3, [pc, #80]	; (8005c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8005bca:	705a      	strb	r2, [r3, #1]
				TxData[0] = v_cmd;
 8005bcc:	897b      	ldrh	r3, [r7, #10]
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	4b12      	ldr	r3, [pc, #72]	; (8005c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8005bd2:	701a      	strb	r2, [r3, #0]
				TxMSG.StdId = CAN_V_CMD_ID;
 8005bd4:	4b12      	ldr	r3, [pc, #72]	; (8005c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8005bd6:	220a      	movs	r2, #10
 8005bd8:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8005bda:	4b12      	ldr	r3, [pc, #72]	; (8005c24 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8005bdc:	4a0f      	ldr	r2, [pc, #60]	; (8005c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8005bde:	4910      	ldr	r1, [pc, #64]	; (8005c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8005be0:	480c      	ldr	r0, [pc, #48]	; (8005c14 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8005be2:	f004 fd61 	bl	800a6a8 <HAL_CAN_AddTxMessage>
#endif
		}
	}

    // ================== Remote Control Interrupt 10Hz ======================
    if (htim->Instance == htim11.Instance)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	4b0f      	ldr	r3, [pc, #60]	; (8005c28 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d104      	bne.n	8005bfc <HAL_TIM_PeriodElapsedCallback+0x94>
	{
    	start_read(&RX1, &RX2, &RX3);
 8005bf2:	4a0e      	ldr	r2, [pc, #56]	; (8005c2c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8005bf4:	490e      	ldr	r1, [pc, #56]	; (8005c30 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8005bf6:	480f      	ldr	r0, [pc, #60]	; (8005c34 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8005bf8:	f7ff ff0a 	bl	8005a10 <start_read>
	}
}
 8005bfc:	bf00      	nop
 8005bfe:	3710      	adds	r7, #16
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	20001340 	.word	0x20001340
 8005c08:	20000380 	.word	0x20000380
 8005c0c:	2000000c 	.word	0x2000000c
 8005c10:	20000381 	.word	0x20000381
 8005c14:	200001dc 	.word	0x200001dc
 8005c18:	42c80000 	.word	0x42c80000
 8005c1c:	2000033c 	.word	0x2000033c
 8005c20:	20000308 	.word	0x20000308
 8005c24:	2000034c 	.word	0x2000034c
 8005c28:	200012f8 	.word	0x200012f8
 8005c2c:	20000024 	.word	0x20000024
 8005c30:	20000022 	.word	0x20000022
 8005c34:	20000020 	.word	0x20000020

08005c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005c3c:	b672      	cpsid	i
}
 8005c3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005c40:	e7fe      	b.n	8005c40 <Error_Handler+0x8>

08005c42 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8005c42:	b480      	push	{r7}
 8005c44:	b083      	sub	sp, #12
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	601a      	str	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	605a      	str	r2, [r3, #4]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	4a04      	ldr	r2, [pc, #16]	; (8005c80 <_ZN3ros3MsgC1Ev+0x1c>)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	601a      	str	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4618      	mov	r0, r3
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	08013c4c 	.word	0x08013c4c

08005c84 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
      data()
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7ff ffe8 	bl	8005c64 <_ZN3ros3MsgC1Ev>
 8005c94:	4a06      	ldr	r2, [pc, #24]	; (8005cb0 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7ff ffcf 	bl	8005c42 <_ZN3ros4TimeC1Ev>
    {
    }
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	08013c34 	.word	0x08013c34

08005cb4 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6859      	ldr	r1, [r3, #4]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	4413      	add	r3, r2
 8005ccc:	b2ca      	uxtb	r2, r1
 8005cce:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	0a19      	lsrs	r1, r3, #8
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	4413      	add	r3, r2
 8005cde:	b2ca      	uxtb	r2, r1
 8005ce0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	0c19      	lsrs	r1, r3, #16
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3302      	adds	r3, #2
 8005cec:	683a      	ldr	r2, [r7, #0]
 8005cee:	4413      	add	r3, r2
 8005cf0:	b2ca      	uxtb	r2, r1
 8005cf2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	0e19      	lsrs	r1, r3, #24
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	3303      	adds	r3, #3
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	4413      	add	r3, r2
 8005d02:	b2ca      	uxtb	r2, r1
 8005d04:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	3304      	adds	r3, #4
 8005d0a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6899      	ldr	r1, [r3, #8]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	4413      	add	r3, r2
 8005d16:	b2ca      	uxtb	r2, r1
 8005d18:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	0a19      	lsrs	r1, r3, #8
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	3301      	adds	r3, #1
 8005d24:	683a      	ldr	r2, [r7, #0]
 8005d26:	4413      	add	r3, r2
 8005d28:	b2ca      	uxtb	r2, r1
 8005d2a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	0c19      	lsrs	r1, r3, #16
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	3302      	adds	r3, #2
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	4413      	add	r3, r2
 8005d3a:	b2ca      	uxtb	r2, r1
 8005d3c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	0e19      	lsrs	r1, r3, #24
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	3303      	adds	r3, #3
 8005d48:	683a      	ldr	r2, [r7, #0]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	b2ca      	uxtb	r2, r1
 8005d4e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	3304      	adds	r3, #4
 8005d54:	60fb      	str	r3, [r7, #12]
      return offset;
 8005d56:	68fb      	ldr	r3, [r7, #12]
    }
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8005d64:	b480      	push	{r7}
 8005d66:	b085      	sub	sp, #20
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	4413      	add	r3, r2
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	3301      	adds	r3, #1
 8005d88:	6839      	ldr	r1, [r7, #0]
 8005d8a:	440b      	add	r3, r1
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	021b      	lsls	r3, r3, #8
 8005d90:	431a      	orrs	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	3302      	adds	r3, #2
 8005d9e:	6839      	ldr	r1, [r7, #0]
 8005da0:	440b      	add	r3, r1
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	041b      	lsls	r3, r3, #16
 8005da6:	431a      	orrs	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	3303      	adds	r3, #3
 8005db4:	6839      	ldr	r1, [r7, #0]
 8005db6:	440b      	add	r3, r1
 8005db8:	781b      	ldrb	r3, [r3, #0]
 8005dba:	061b      	lsls	r3, r3, #24
 8005dbc:	431a      	orrs	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	3304      	adds	r3, #4
 8005dc6:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	4413      	add	r3, r2
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	689a      	ldr	r2, [r3, #8]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	3301      	adds	r3, #1
 8005dde:	6839      	ldr	r1, [r7, #0]
 8005de0:	440b      	add	r3, r1
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	021b      	lsls	r3, r3, #8
 8005de6:	431a      	orrs	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689a      	ldr	r2, [r3, #8]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	3302      	adds	r3, #2
 8005df4:	6839      	ldr	r1, [r7, #0]
 8005df6:	440b      	add	r3, r1
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	041b      	lsls	r3, r3, #16
 8005dfc:	431a      	orrs	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	689a      	ldr	r2, [r3, #8]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	3303      	adds	r3, #3
 8005e0a:	6839      	ldr	r1, [r7, #0]
 8005e0c:	440b      	add	r3, r1
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	061b      	lsls	r3, r3, #24
 8005e12:	431a      	orrs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3304      	adds	r3, #4
 8005e1c:	60fb      	str	r3, [r7, #12]
     return offset;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
    }
 8005e20:	4618      	mov	r0, r3
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	4b03      	ldr	r3, [pc, #12]	; (8005e44 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8005e36:	4618      	mov	r0, r3
 8005e38:	370c      	adds	r7, #12
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	08013994 	.word	0x08013994

08005e48 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	4b03      	ldr	r3, [pc, #12]	; (8005e60 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8005e52:	4618      	mov	r0, r3
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	080139a4 	.word	0x080139a4

08005e64 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7ff fef8 	bl	8005c64 <_ZN3ros3MsgC1Ev>
 8005e74:	4a0b      	ldr	r2, [pc, #44]	; (8005ea4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	601a      	str	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	809a      	strh	r2, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a09      	ldr	r2, [pc, #36]	; (8005ea8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8005e84:	609a      	str	r2, [r3, #8]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a07      	ldr	r2, [pc, #28]	; (8005ea8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8005e8a:	60da      	str	r2, [r3, #12]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a06      	ldr	r2, [pc, #24]	; (8005ea8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8005e90:	611a      	str	r2, [r3, #16]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	615a      	str	r2, [r3, #20]
    {
    }
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3708      	adds	r7, #8
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	08013c1c 	.word	0x08013c1c
 8005ea8:	080139c8 	.word	0x080139c8

08005eac <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	8899      	ldrh	r1, [r3, #4]
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	683a      	ldr	r2, [r7, #0]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	b2ca      	uxtb	r2, r1
 8005ec6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	889b      	ldrh	r3, [r3, #4]
 8005ecc:	0a1b      	lsrs	r3, r3, #8
 8005ece:	b299      	uxth	r1, r3
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	b2ca      	uxtb	r2, r1
 8005eda:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	3302      	adds	r3, #2
 8005ee0:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7fa f98e 	bl	8000208 <strlen>
 8005eec:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	683a      	ldr	r2, [r7, #0]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	69b9      	ldr	r1, [r7, #24]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f001 fd4e 	bl	8007998 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	3304      	adds	r3, #4
 8005f00:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	683a      	ldr	r2, [r7, #0]
 8005f06:	18d0      	adds	r0, r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	69ba      	ldr	r2, [r7, #24]
 8005f0e:	4619      	mov	r1, r3
 8005f10:	f00d fb30 	bl	8013574 <memcpy>
      offset += length_topic_name;
 8005f14:	69fa      	ldr	r2, [r7, #28]
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	4413      	add	r3, r2
 8005f1a:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7fa f971 	bl	8000208 <strlen>
 8005f26:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	6979      	ldr	r1, [r7, #20]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f001 fd31 	bl	8007998 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	3304      	adds	r3, #4
 8005f3a:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	683a      	ldr	r2, [r7, #0]
 8005f40:	18d0      	adds	r0, r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	4619      	mov	r1, r3
 8005f4a:	f00d fb13 	bl	8013574 <memcpy>
      offset += length_message_type;
 8005f4e:	69fa      	ldr	r2, [r7, #28]
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	4413      	add	r3, r2
 8005f54:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fa f954 	bl	8000208 <strlen>
 8005f60:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	683a      	ldr	r2, [r7, #0]
 8005f66:	4413      	add	r3, r2
 8005f68:	6939      	ldr	r1, [r7, #16]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f001 fd14 	bl	8007998 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	3304      	adds	r3, #4
 8005f74:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	683a      	ldr	r2, [r7, #0]
 8005f7a:	18d0      	adds	r0, r2, r3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4619      	mov	r1, r3
 8005f84:	f00d faf6 	bl	8013574 <memcpy>
      offset += length_md5sum;
 8005f88:	69fa      	ldr	r2, [r7, #28]
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	695b      	ldr	r3, [r3, #20]
 8005f94:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8005f96:	68f9      	ldr	r1, [r7, #12]
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	683a      	ldr	r2, [r7, #0]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	b2ca      	uxtb	r2, r1
 8005fa0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	0a19      	lsrs	r1, r3, #8
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	4413      	add	r3, r2
 8005fae:	b2ca      	uxtb	r2, r1
 8005fb0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	0c19      	lsrs	r1, r3, #16
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	3302      	adds	r3, #2
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	b2ca      	uxtb	r2, r1
 8005fc0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	0e19      	lsrs	r1, r3, #24
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	3303      	adds	r3, #3
 8005fca:	683a      	ldr	r2, [r7, #0]
 8005fcc:	4413      	add	r3, r2
 8005fce:	b2ca      	uxtb	r2, r1
 8005fd0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	3304      	adds	r3, #4
 8005fd6:	61fb      	str	r3, [r7, #28]
      return offset;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
    }
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3720      	adds	r7, #32
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}

08005fe2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8005fe2:	b580      	push	{r7, lr}
 8005fe4:	b08a      	sub	sp, #40	; 0x28
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
 8005fea:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005fec:	2300      	movs	r3, #0
 8005fee:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	683a      	ldr	r2, [r7, #0]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	889b      	ldrh	r3, [r3, #4]
 8006002:	b21a      	sxth	r2, r3
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	3301      	adds	r3, #1
 8006008:	6839      	ldr	r1, [r7, #0]
 800600a:	440b      	add	r3, r1
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	021b      	lsls	r3, r3, #8
 8006010:	b21b      	sxth	r3, r3
 8006012:	4313      	orrs	r3, r2
 8006014:	b21b      	sxth	r3, r3
 8006016:	b29a      	uxth	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	3302      	adds	r3, #2
 8006020:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	441a      	add	r2, r3
 8006028:	f107 0314 	add.w	r3, r7, #20
 800602c:	4611      	mov	r1, r2
 800602e:	4618      	mov	r0, r3
 8006030:	f001 fcd0 	bl	80079d4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	3304      	adds	r3, #4
 8006038:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	627b      	str	r3, [r7, #36]	; 0x24
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	4413      	add	r3, r2
 8006044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006046:	429a      	cmp	r2, r3
 8006048:	d20c      	bcs.n	8006064 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604e:	441a      	add	r2, r3
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006052:	3b01      	subs	r3, #1
 8006054:	6839      	ldr	r1, [r7, #0]
 8006056:	440b      	add	r3, r1
 8006058:	7812      	ldrb	r2, [r2, #0]
 800605a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605e:	3301      	adds	r3, #1
 8006060:	627b      	str	r3, [r7, #36]	; 0x24
 8006062:	e7ec      	b.n	800603e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8006064:	69ba      	ldr	r2, [r7, #24]
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	4413      	add	r3, r2
 800606a:	3b01      	subs	r3, #1
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	4413      	add	r3, r2
 8006070:	2200      	movs	r2, #0
 8006072:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	3b01      	subs	r3, #1
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	441a      	add	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	4413      	add	r3, r2
 8006086:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	441a      	add	r2, r3
 800608e:	f107 0310 	add.w	r3, r7, #16
 8006092:	4611      	mov	r1, r2
 8006094:	4618      	mov	r0, r3
 8006096:	f001 fc9d 	bl	80079d4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	3304      	adds	r3, #4
 800609e:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	623b      	str	r3, [r7, #32]
 80060a4:	69ba      	ldr	r2, [r7, #24]
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	4413      	add	r3, r2
 80060aa:	6a3a      	ldr	r2, [r7, #32]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d20c      	bcs.n	80060ca <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 80060b0:	683a      	ldr	r2, [r7, #0]
 80060b2:	6a3b      	ldr	r3, [r7, #32]
 80060b4:	441a      	add	r2, r3
 80060b6:	6a3b      	ldr	r3, [r7, #32]
 80060b8:	3b01      	subs	r3, #1
 80060ba:	6839      	ldr	r1, [r7, #0]
 80060bc:	440b      	add	r3, r1
 80060be:	7812      	ldrb	r2, [r2, #0]
 80060c0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80060c2:	6a3b      	ldr	r3, [r7, #32]
 80060c4:	3301      	adds	r3, #1
 80060c6:	623b      	str	r3, [r7, #32]
 80060c8:	e7ec      	b.n	80060a4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	4413      	add	r3, r2
 80060d0:	3b01      	subs	r3, #1
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	4413      	add	r3, r2
 80060d6:	2200      	movs	r2, #0
 80060d8:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	3b01      	subs	r3, #1
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	441a      	add	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80060e6:	69ba      	ldr	r2, [r7, #24]
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	4413      	add	r3, r2
 80060ec:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	441a      	add	r2, r3
 80060f4:	f107 030c 	add.w	r3, r7, #12
 80060f8:	4611      	mov	r1, r2
 80060fa:	4618      	mov	r0, r3
 80060fc:	f001 fc6a 	bl	80079d4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	3304      	adds	r3, #4
 8006104:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	61fb      	str	r3, [r7, #28]
 800610a:	69ba      	ldr	r2, [r7, #24]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	4413      	add	r3, r2
 8006110:	69fa      	ldr	r2, [r7, #28]
 8006112:	429a      	cmp	r2, r3
 8006114:	d20c      	bcs.n	8006130 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8006116:	683a      	ldr	r2, [r7, #0]
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	441a      	add	r2, r3
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	3b01      	subs	r3, #1
 8006120:	6839      	ldr	r1, [r7, #0]
 8006122:	440b      	add	r3, r1
 8006124:	7812      	ldrb	r2, [r2, #0]
 8006126:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	3301      	adds	r3, #1
 800612c:	61fb      	str	r3, [r7, #28]
 800612e:	e7ec      	b.n	800610a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4413      	add	r3, r2
 8006136:	3b01      	subs	r3, #1
 8006138:	683a      	ldr	r2, [r7, #0]
 800613a:	4413      	add	r3, r2
 800613c:	2200      	movs	r2, #0
 800613e:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	3b01      	subs	r3, #1
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	441a      	add	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 800614c:	69ba      	ldr	r2, [r7, #24]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	4413      	add	r3, r2
 8006152:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8006154:	2300      	movs	r3, #0
 8006156:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	6839      	ldr	r1, [r7, #0]
 800615e:	440a      	add	r2, r1
 8006160:	7812      	ldrb	r2, [r2, #0]
 8006162:	4313      	orrs	r3, r2
 8006164:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	3301      	adds	r3, #1
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	440b      	add	r3, r1
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	021b      	lsls	r3, r3, #8
 8006174:	4313      	orrs	r3, r2
 8006176:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8006178:	68ba      	ldr	r2, [r7, #8]
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	3302      	adds	r3, #2
 800617e:	6839      	ldr	r1, [r7, #0]
 8006180:	440b      	add	r3, r1
 8006182:	781b      	ldrb	r3, [r3, #0]
 8006184:	041b      	lsls	r3, r3, #16
 8006186:	4313      	orrs	r3, r2
 8006188:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800618a:	68ba      	ldr	r2, [r7, #8]
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	3303      	adds	r3, #3
 8006190:	6839      	ldr	r1, [r7, #0]
 8006192:	440b      	add	r3, r1
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	061b      	lsls	r3, r3, #24
 8006198:	4313      	orrs	r3, r2
 800619a:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	3304      	adds	r3, #4
 80061a6:	61bb      	str	r3, [r7, #24]
     return offset;
 80061a8:	69bb      	ldr	r3, [r7, #24]
    }
 80061aa:	4618      	mov	r0, r3
 80061ac:	3728      	adds	r7, #40	; 0x28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
	...

080061b4 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	4b03      	ldr	r3, [pc, #12]	; (80061cc <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 80061be:	4618      	mov	r0, r3
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	080139cc 	.word	0x080139cc

080061d0 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	4b03      	ldr	r3, [pc, #12]	; (80061e8 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 80061da:	4618      	mov	r0, r3
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	080139e8 	.word	0x080139e8

080061ec <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b082      	sub	sp, #8
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff fd34 	bl	8005c64 <_ZN3ros3MsgC1Ev>
 80061fc:	4a06      	ldr	r2, [pc, #24]	; (8006218 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	711a      	strb	r2, [r3, #4]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a04      	ldr	r2, [pc, #16]	; (800621c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 800620c:	609a      	str	r2, [r3, #8]
    {
    }
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4618      	mov	r0, r3
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	08013c04 	.word	0x08013c04
 800621c:	080139c8 	.word	0x080139c8

08006220 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800622a:	2300      	movs	r3, #0
 800622c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	4413      	add	r3, r2
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	7912      	ldrb	r2, [r2, #4]
 8006238:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3301      	adds	r3, #1
 800623e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	4618      	mov	r0, r3
 8006246:	f7f9 ffdf 	bl	8000208 <strlen>
 800624a:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	4413      	add	r3, r2
 8006252:	68b9      	ldr	r1, [r7, #8]
 8006254:	4618      	mov	r0, r3
 8006256:	f001 fb9f 	bl	8007998 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	3304      	adds	r3, #4
 800625e:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	683a      	ldr	r2, [r7, #0]
 8006264:	18d0      	adds	r0, r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	4619      	mov	r1, r3
 800626e:	f00d f981 	bl	8013574 <memcpy>
      offset += length_msg;
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	4413      	add	r3, r2
 8006278:	60fb      	str	r3, [r7, #12]
      return offset;
 800627a:	68fb      	ldr	r3, [r7, #12]
    }
 800627c:	4618      	mov	r0, r3
 800627e:	3710      	adds	r7, #16
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800628e:	2300      	movs	r3, #0
 8006290:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	683a      	ldr	r2, [r7, #0]
 8006296:	4413      	add	r3, r2
 8006298:	781a      	ldrb	r2, [r3, #0]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	3301      	adds	r3, #1
 80062a2:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	683a      	ldr	r2, [r7, #0]
 80062a8:	441a      	add	r2, r3
 80062aa:	f107 030c 	add.w	r3, r7, #12
 80062ae:	4611      	mov	r1, r2
 80062b0:	4618      	mov	r0, r3
 80062b2:	f001 fb8f 	bl	80079d4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	3304      	adds	r3, #4
 80062ba:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	617b      	str	r3, [r7, #20]
 80062c0:	693a      	ldr	r2, [r7, #16]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	4413      	add	r3, r2
 80062c6:	697a      	ldr	r2, [r7, #20]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d20c      	bcs.n	80062e6 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	441a      	add	r2, r3
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	3b01      	subs	r3, #1
 80062d6:	6839      	ldr	r1, [r7, #0]
 80062d8:	440b      	add	r3, r1
 80062da:	7812      	ldrb	r2, [r2, #0]
 80062dc:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	3301      	adds	r3, #1
 80062e2:	617b      	str	r3, [r7, #20]
 80062e4:	e7ec      	b.n	80062c0 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	4413      	add	r3, r2
 80062ec:	3b01      	subs	r3, #1
 80062ee:	683a      	ldr	r2, [r7, #0]
 80062f0:	4413      	add	r3, r2
 80062f2:	2200      	movs	r2, #0
 80062f4:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	3b01      	subs	r3, #1
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	441a      	add	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4413      	add	r3, r2
 8006308:	613b      	str	r3, [r7, #16]
     return offset;
 800630a:	693b      	ldr	r3, [r7, #16]
    }
 800630c:	4618      	mov	r0, r3
 800630e:	3718      	adds	r7, #24
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	4b03      	ldr	r3, [pc, #12]	; (800632c <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 800631e:	4618      	mov	r0, r3
 8006320:	370c      	adds	r7, #12
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	08013a0c 	.word	0x08013a0c

08006330 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	4b03      	ldr	r3, [pc, #12]	; (8006348 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 800633a:	4618      	mov	r0, r3
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	08013a20 	.word	0x08013a20

0800634c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4618      	mov	r0, r3
 8006358:	f7ff fc84 	bl	8005c64 <_ZN3ros3MsgC1Ev>
 800635c:	4a0c      	ldr	r2, [pc, #48]	; (8006390 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	605a      	str	r2, [r3, #4]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	60da      	str	r2, [r3, #12]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	611a      	str	r2, [r3, #16]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	619a      	str	r2, [r3, #24]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	61da      	str	r2, [r3, #28]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4618      	mov	r0, r3
 800638a:	3708      	adds	r7, #8
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	08013bec 	.word	0x08013bec

08006394 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8006394:	b580      	push	{r7, lr}
 8006396:	b08a      	sub	sp, #40	; 0x28
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800639e:	2300      	movs	r3, #0
 80063a0:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6859      	ldr	r1, [r3, #4]
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	4413      	add	r3, r2
 80063ac:	b2ca      	uxtb	r2, r1
 80063ae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	0a19      	lsrs	r1, r3, #8
 80063b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b8:	3301      	adds	r3, #1
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	4413      	add	r3, r2
 80063be:	b2ca      	uxtb	r2, r1
 80063c0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	0c19      	lsrs	r1, r3, #16
 80063c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ca:	3302      	adds	r3, #2
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	4413      	add	r3, r2
 80063d0:	b2ca      	uxtb	r2, r1
 80063d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	0e19      	lsrs	r1, r3, #24
 80063da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063dc:	3303      	adds	r3, #3
 80063de:	683a      	ldr	r2, [r7, #0]
 80063e0:	4413      	add	r3, r2
 80063e2:	b2ca      	uxtb	r2, r1
 80063e4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 80063e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e8:	3304      	adds	r3, #4
 80063ea:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80063ec:	2300      	movs	r3, #0
 80063ee:	623b      	str	r3, [r7, #32]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	6a3a      	ldr	r2, [r7, #32]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d22b      	bcs.n	8006452 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	68da      	ldr	r2, [r3, #12]
 80063fe:	6a3b      	ldr	r3, [r7, #32]
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4413      	add	r3, r2
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8006408:	6939      	ldr	r1, [r7, #16]
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	4413      	add	r3, r2
 8006410:	b2ca      	uxtb	r2, r1
 8006412:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	0a19      	lsrs	r1, r3, #8
 8006418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641a:	3301      	adds	r3, #1
 800641c:	683a      	ldr	r2, [r7, #0]
 800641e:	4413      	add	r3, r2
 8006420:	b2ca      	uxtb	r2, r1
 8006422:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	0c19      	lsrs	r1, r3, #16
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	3302      	adds	r3, #2
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	4413      	add	r3, r2
 8006430:	b2ca      	uxtb	r2, r1
 8006432:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	0e19      	lsrs	r1, r3, #24
 8006438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643a:	3303      	adds	r3, #3
 800643c:	683a      	ldr	r2, [r7, #0]
 800643e:	4413      	add	r3, r2
 8006440:	b2ca      	uxtb	r2, r1
 8006442:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8006444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006446:	3304      	adds	r3, #4
 8006448:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	3301      	adds	r3, #1
 800644e:	623b      	str	r3, [r7, #32]
 8006450:	e7ce      	b.n	80063f0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6919      	ldr	r1, [r3, #16]
 8006456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	4413      	add	r3, r2
 800645c:	b2ca      	uxtb	r2, r1
 800645e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	0a19      	lsrs	r1, r3, #8
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	3301      	adds	r3, #1
 800646a:	683a      	ldr	r2, [r7, #0]
 800646c:	4413      	add	r3, r2
 800646e:	b2ca      	uxtb	r2, r1
 8006470:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	0c19      	lsrs	r1, r3, #16
 8006478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647a:	3302      	adds	r3, #2
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	4413      	add	r3, r2
 8006480:	b2ca      	uxtb	r2, r1
 8006482:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	0e19      	lsrs	r1, r3, #24
 800648a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648c:	3303      	adds	r3, #3
 800648e:	683a      	ldr	r2, [r7, #0]
 8006490:	4413      	add	r3, r2
 8006492:	b2ca      	uxtb	r2, r1
 8006494:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8006496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006498:	3304      	adds	r3, #4
 800649a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800649c:	2300      	movs	r3, #0
 800649e:	61fb      	str	r3, [r7, #28]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	69fa      	ldr	r2, [r7, #28]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d22b      	bcs.n	8006502 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	699a      	ldr	r2, [r3, #24]
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4413      	add	r3, r2
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 80064b8:	68f9      	ldr	r1, [r7, #12]
 80064ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	4413      	add	r3, r2
 80064c0:	b2ca      	uxtb	r2, r1
 80064c2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	0a19      	lsrs	r1, r3, #8
 80064c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ca:	3301      	adds	r3, #1
 80064cc:	683a      	ldr	r2, [r7, #0]
 80064ce:	4413      	add	r3, r2
 80064d0:	b2ca      	uxtb	r2, r1
 80064d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	0c19      	lsrs	r1, r3, #16
 80064d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064da:	3302      	adds	r3, #2
 80064dc:	683a      	ldr	r2, [r7, #0]
 80064de:	4413      	add	r3, r2
 80064e0:	b2ca      	uxtb	r2, r1
 80064e2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	0e19      	lsrs	r1, r3, #24
 80064e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ea:	3303      	adds	r3, #3
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	4413      	add	r3, r2
 80064f0:	b2ca      	uxtb	r2, r1
 80064f2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	3304      	adds	r3, #4
 80064f8:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	3301      	adds	r3, #1
 80064fe:	61fb      	str	r3, [r7, #28]
 8006500:	e7ce      	b.n	80064a0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	69d9      	ldr	r1, [r3, #28]
 8006506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006508:	683a      	ldr	r2, [r7, #0]
 800650a:	4413      	add	r3, r2
 800650c:	b2ca      	uxtb	r2, r1
 800650e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	69db      	ldr	r3, [r3, #28]
 8006514:	0a19      	lsrs	r1, r3, #8
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	3301      	adds	r3, #1
 800651a:	683a      	ldr	r2, [r7, #0]
 800651c:	4413      	add	r3, r2
 800651e:	b2ca      	uxtb	r2, r1
 8006520:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	0c19      	lsrs	r1, r3, #16
 8006528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652a:	3302      	adds	r3, #2
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	4413      	add	r3, r2
 8006530:	b2ca      	uxtb	r2, r1
 8006532:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	69db      	ldr	r3, [r3, #28]
 8006538:	0e19      	lsrs	r1, r3, #24
 800653a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653c:	3303      	adds	r3, #3
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	4413      	add	r3, r2
 8006542:	b2ca      	uxtb	r2, r1
 8006544:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8006546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006548:	3304      	adds	r3, #4
 800654a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 800654c:	2300      	movs	r3, #0
 800654e:	61bb      	str	r3, [r7, #24]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	69db      	ldr	r3, [r3, #28]
 8006554:	69ba      	ldr	r2, [r7, #24]
 8006556:	429a      	cmp	r2, r3
 8006558:	d228      	bcs.n	80065ac <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	4413      	add	r3, r2
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4618      	mov	r0, r3
 8006568:	f7f9 fe4e 	bl	8000208 <strlen>
 800656c:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	4413      	add	r3, r2
 8006574:	6979      	ldr	r1, [r7, #20]
 8006576:	4618      	mov	r0, r3
 8006578:	f001 fa0e 	bl	8007998 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	3304      	adds	r3, #4
 8006580:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8006582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006584:	683a      	ldr	r2, [r7, #0]
 8006586:	18d0      	adds	r0, r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	4413      	add	r3, r2
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	4619      	mov	r1, r3
 8006598:	f00c ffec 	bl	8013574 <memcpy>
      offset += length_stringsi;
 800659c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	4413      	add	r3, r2
 80065a2:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	3301      	adds	r3, #1
 80065a8:	61bb      	str	r3, [r7, #24]
 80065aa:	e7d1      	b.n	8006550 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 80065ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80065ae:	4618      	mov	r0, r3
 80065b0:	3728      	adds	r7, #40	; 0x28
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80065b6:	b580      	push	{r7, lr}
 80065b8:	b08e      	sub	sp, #56	; 0x38
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80065c0:	2300      	movs	r3, #0
 80065c2:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80065c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	4413      	add	r3, r2
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80065ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d0:	3301      	adds	r3, #1
 80065d2:	683a      	ldr	r2, [r7, #0]
 80065d4:	4413      	add	r3, r2
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	021b      	lsls	r3, r3, #8
 80065da:	6a3a      	ldr	r2, [r7, #32]
 80065dc:	4313      	orrs	r3, r2
 80065de:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80065e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065e2:	3302      	adds	r3, #2
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	4413      	add	r3, r2
 80065e8:	781b      	ldrb	r3, [r3, #0]
 80065ea:	041b      	lsls	r3, r3, #16
 80065ec:	6a3a      	ldr	r2, [r7, #32]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80065f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065f4:	3303      	adds	r3, #3
 80065f6:	683a      	ldr	r2, [r7, #0]
 80065f8:	4413      	add	r3, r2
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	061b      	lsls	r3, r3, #24
 80065fe:	6a3a      	ldr	r2, [r7, #32]
 8006600:	4313      	orrs	r3, r2
 8006602:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8006604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006606:	3304      	adds	r3, #4
 8006608:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	6a3a      	ldr	r2, [r7, #32]
 8006610:	429a      	cmp	r2, r3
 8006612:	d90a      	bls.n	800662a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68da      	ldr	r2, [r3, #12]
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4619      	mov	r1, r3
 800661e:	4610      	mov	r0, r2
 8006620:	f00c ffbe 	bl	80135a0 <realloc>
 8006624:	4602      	mov	r2, r0
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a3a      	ldr	r2, [r7, #32]
 800662e:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8006630:	2300      	movs	r3, #0
 8006632:	633b      	str	r3, [r7, #48]	; 0x30
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800663a:	429a      	cmp	r2, r3
 800663c:	d236      	bcs.n	80066ac <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 800663e:	2300      	movs	r3, #0
 8006640:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006646:	6839      	ldr	r1, [r7, #0]
 8006648:	440a      	add	r2, r1
 800664a:	7812      	ldrb	r2, [r2, #0]
 800664c:	4313      	orrs	r3, r2
 800664e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006650:	697a      	ldr	r2, [r7, #20]
 8006652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006654:	3301      	adds	r3, #1
 8006656:	6839      	ldr	r1, [r7, #0]
 8006658:	440b      	add	r3, r1
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	021b      	lsls	r3, r3, #8
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006666:	3302      	adds	r3, #2
 8006668:	6839      	ldr	r1, [r7, #0]
 800666a:	440b      	add	r3, r1
 800666c:	781b      	ldrb	r3, [r3, #0]
 800666e:	041b      	lsls	r3, r3, #16
 8006670:	4313      	orrs	r3, r2
 8006672:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006678:	3303      	adds	r3, #3
 800667a:	6839      	ldr	r1, [r7, #0]
 800667c:	440b      	add	r3, r1
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	061b      	lsls	r3, r3, #24
 8006682:	4313      	orrs	r3, r2
 8006684:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8006686:	697a      	ldr	r2, [r7, #20]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 800668c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800668e:	3304      	adds	r3, #4
 8006690:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	68da      	ldr	r2, [r3, #12]
 8006696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	4413      	add	r3, r2
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	3208      	adds	r2, #8
 80066a0:	6812      	ldr	r2, [r2, #0]
 80066a2:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 80066a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a6:	3301      	adds	r3, #1
 80066a8:	633b      	str	r3, [r7, #48]	; 0x30
 80066aa:	e7c3      	b.n	8006634 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80066ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ae:	683a      	ldr	r2, [r7, #0]
 80066b0:	4413      	add	r3, r2
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80066b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b8:	3301      	adds	r3, #1
 80066ba:	683a      	ldr	r2, [r7, #0]
 80066bc:	4413      	add	r3, r2
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	021b      	lsls	r3, r3, #8
 80066c2:	69fa      	ldr	r2, [r7, #28]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80066c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ca:	3302      	adds	r3, #2
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	4413      	add	r3, r2
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	041b      	lsls	r3, r3, #16
 80066d4:	69fa      	ldr	r2, [r7, #28]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80066da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066dc:	3303      	adds	r3, #3
 80066de:	683a      	ldr	r2, [r7, #0]
 80066e0:	4413      	add	r3, r2
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	061b      	lsls	r3, r3, #24
 80066e6:	69fa      	ldr	r2, [r7, #28]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 80066ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ee:	3304      	adds	r3, #4
 80066f0:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	691b      	ldr	r3, [r3, #16]
 80066f6:	69fa      	ldr	r2, [r7, #28]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d90a      	bls.n	8006712 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	699a      	ldr	r2, [r3, #24]
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4619      	mov	r1, r3
 8006706:	4610      	mov	r0, r2
 8006708:	f00c ff4a 	bl	80135a0 <realloc>
 800670c:	4602      	mov	r2, r0
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	69fa      	ldr	r2, [r7, #28]
 8006716:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8006718:	2300      	movs	r3, #0
 800671a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006722:	429a      	cmp	r2, r3
 8006724:	d236      	bcs.n	8006794 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8006726:	2300      	movs	r3, #0
 8006728:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800672e:	6839      	ldr	r1, [r7, #0]
 8006730:	440a      	add	r2, r1
 8006732:	7812      	ldrb	r2, [r2, #0]
 8006734:	4313      	orrs	r3, r2
 8006736:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800673c:	3301      	adds	r3, #1
 800673e:	6839      	ldr	r1, [r7, #0]
 8006740:	440b      	add	r3, r1
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	021b      	lsls	r3, r3, #8
 8006746:	4313      	orrs	r3, r2
 8006748:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800674e:	3302      	adds	r3, #2
 8006750:	6839      	ldr	r1, [r7, #0]
 8006752:	440b      	add	r3, r1
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	041b      	lsls	r3, r3, #16
 8006758:	4313      	orrs	r3, r2
 800675a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800675c:	693a      	ldr	r2, [r7, #16]
 800675e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006760:	3303      	adds	r3, #3
 8006762:	6839      	ldr	r1, [r7, #0]
 8006764:	440b      	add	r3, r1
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	061b      	lsls	r3, r3, #24
 800676a:	4313      	orrs	r3, r2
 800676c:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8006774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006776:	3304      	adds	r3, #4
 8006778:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	699a      	ldr	r2, [r3, #24]
 800677e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	4413      	add	r3, r2
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	3214      	adds	r2, #20
 8006788:	6812      	ldr	r2, [r2, #0]
 800678a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 800678c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800678e:	3301      	adds	r3, #1
 8006790:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006792:	e7c3      	b.n	800671c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8006794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006796:	683a      	ldr	r2, [r7, #0]
 8006798:	4413      	add	r3, r2
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800679e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067a0:	3301      	adds	r3, #1
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	4413      	add	r3, r2
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	021b      	lsls	r3, r3, #8
 80067aa:	69ba      	ldr	r2, [r7, #24]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80067b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067b2:	3302      	adds	r3, #2
 80067b4:	683a      	ldr	r2, [r7, #0]
 80067b6:	4413      	add	r3, r2
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	041b      	lsls	r3, r3, #16
 80067bc:	69ba      	ldr	r2, [r7, #24]
 80067be:	4313      	orrs	r3, r2
 80067c0:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80067c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067c4:	3303      	adds	r3, #3
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	4413      	add	r3, r2
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	061b      	lsls	r3, r3, #24
 80067ce:	69ba      	ldr	r2, [r7, #24]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 80067d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067d6:	3304      	adds	r3, #4
 80067d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	69ba      	ldr	r2, [r7, #24]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d90a      	bls.n	80067fa <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	4619      	mov	r1, r3
 80067ee:	4610      	mov	r0, r2
 80067f0:	f00c fed6 	bl	80135a0 <realloc>
 80067f4:	4602      	mov	r2, r0
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	69ba      	ldr	r2, [r7, #24]
 80067fe:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8006800:	2300      	movs	r3, #0
 8006802:	62bb      	str	r3, [r7, #40]	; 0x28
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800680a:	429a      	cmp	r2, r3
 800680c:	d23f      	bcs.n	800688e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 800680e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006810:	683a      	ldr	r2, [r7, #0]
 8006812:	441a      	add	r2, r3
 8006814:	f107 030c 	add.w	r3, r7, #12
 8006818:	4611      	mov	r1, r2
 800681a:	4618      	mov	r0, r3
 800681c:	f001 f8da 	bl	80079d4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8006820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006822:	3304      	adds	r3, #4
 8006824:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8006826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006828:	627b      	str	r3, [r7, #36]	; 0x24
 800682a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4413      	add	r3, r2
 8006830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006832:	429a      	cmp	r2, r3
 8006834:	d20c      	bcs.n	8006850 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8006836:	683a      	ldr	r2, [r7, #0]
 8006838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683a:	441a      	add	r2, r3
 800683c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683e:	3b01      	subs	r3, #1
 8006840:	6839      	ldr	r1, [r7, #0]
 8006842:	440b      	add	r3, r1
 8006844:	7812      	ldrb	r2, [r2, #0]
 8006846:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8006848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800684a:	3301      	adds	r3, #1
 800684c:	627b      	str	r3, [r7, #36]	; 0x24
 800684e:	e7ec      	b.n	800682a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8006850:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	4413      	add	r3, r2
 8006856:	3b01      	subs	r3, #1
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	4413      	add	r3, r2
 800685c:	2200      	movs	r2, #0
 800685e:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8006860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006862:	3b01      	subs	r3, #1
 8006864:	683a      	ldr	r2, [r7, #0]
 8006866:	441a      	add	r2, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 800686c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	4413      	add	r3, r2
 8006872:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	3220      	adds	r2, #32
 8006882:	6812      	ldr	r2, [r2, #0]
 8006884:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8006886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006888:	3301      	adds	r3, #1
 800688a:	62bb      	str	r3, [r7, #40]	; 0x28
 800688c:	e7ba      	b.n	8006804 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 800688e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8006890:	4618      	mov	r0, r3
 8006892:	3738      	adds	r7, #56	; 0x38
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	4b03      	ldr	r3, [pc, #12]	; (80068b0 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 80068a2:	4618      	mov	r0, r3
 80068a4:	370c      	adds	r7, #12
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	08013b40 	.word	0x08013b40

080068b4 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	4b03      	ldr	r3, [pc, #12]	; (80068cc <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 80068be:	4618      	mov	r0, r3
 80068c0:	370c      	adds	r7, #12
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	08013a44 	.word	0x08013a44

080068d0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
 80068dc:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	601a      	str	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	605a      	str	r2, [r3, #4]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	683a      	ldr	r2, [r7, #0]
 80068ee:	611a      	str	r2, [r3, #16]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4618      	mov	r0, r3
 80068f4:	3714      	adds	r7, #20
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr

080068fe <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 80068fe:	b580      	push	{r7, lr}
 8006900:	b082      	sub	sp, #8
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
 8006906:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	68d8      	ldr	r0, [r3, #12]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	6891      	ldr	r1, [r2, #8]
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	4798      	blx	r3
 800691c:	4603      	mov	r3, r0
  };
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8006926:	b480      	push	{r7}
 8006928:	b083      	sub	sp, #12
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	691b      	ldr	r3, [r3, #16]
  }
 8006932:	4618      	mov	r0, r3
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr

0800693e <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 1024;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8006954:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006958:	4618      	mov	r0, r3
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 1024;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a0a      	ldr	r2, [pc, #40]	; (8006998 <_ZN13STM32HardwareC1Ev+0x34>)
 8006970:	601a      	str	r2, [r3, #0]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
    }
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4618      	mov	r0, r3
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr
 8006998:	20001414 	.word	0x20001414

0800699c <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f804 	bl	80069b2 <_ZN13STM32Hardware10reset_rbufEv>
    }
 80069aa:	bf00      	nop
 80069ac:	3708      	adds	r7, #8
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b082      	sub	sp, #8
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6818      	ldr	r0, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	3304      	adds	r3, #4
 80069c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80069c6:	4619      	mov	r1, r3
 80069c8:	f006 fd6c 	bl	800d4a4 <HAL_UART_Receive_DMA>
    }
 80069cc:	bf00      	nop
 80069ce:	3708      	adds	r7, #8
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <_ZN13STM32Hardware4readEv>:

    int read(){
 80069d4:	b590      	push	{r4, r7, lr}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
      int c = -1;
 80069dc:	f04f 33ff 	mov.w	r3, #4294967295
 80069e0:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f7ff ffa8 	bl	800693e <_ZN13STM32Hardware10getRdmaIndEv>
 80069ee:	4603      	mov	r3, r0
 80069f0:	429c      	cmp	r4, r3
 80069f2:	bf14      	ite	ne
 80069f4:	2301      	movne	r3, #1
 80069f6:	2300      	moveq	r3, #0
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d012      	beq.n	8006a24 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006a04:	1c59      	adds	r1, r3, #1
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	4413      	add	r3, r2
 8006a10:	791b      	ldrb	r3, [r3, #4]
 8006a12:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006a1a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
      }
      return c;
 8006a24:	68fb      	ldr	r3, [r7, #12]
    }
 8006a26:	4618      	mov	r0, r3
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd90      	pop	{r4, r7, pc}
	...

08006a30 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b084      	sub	sp, #16
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	2b20      	cmp	r3, #32
 8006a44:	d108      	bne.n	8006a58 <_ZN13STM32Hardware5flushEv+0x28>
 8006a46:	4b35      	ldr	r3, [pc, #212]	; (8006b1c <_ZN13STM32Hardware5flushEv+0xec>)
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	f083 0301 	eor.w	r3, r3, #1
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d001      	beq.n	8006a58 <_ZN13STM32Hardware5flushEv+0x28>
 8006a54:	2301      	movs	r3, #1
 8006a56:	e000      	b.n	8006a5a <_ZN13STM32Hardware5flushEv+0x2a>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d059      	beq.n	8006b12 <_ZN13STM32Hardware5flushEv+0xe2>
        mutex = true;
 8006a5e:	4b2f      	ldr	r3, [pc, #188]	; (8006b1c <_ZN13STM32Hardware5flushEv+0xec>)
 8006a60:	2201      	movs	r2, #1
 8006a62:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d04b      	beq.n	8006b0c <_ZN13STM32Hardware5flushEv+0xdc>
          uint16_t len = 0;
 8006a74:	2300      	movs	r3, #0
 8006a76:	81fb      	strh	r3, [r7, #14]
		  if(tfind < twind){
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d217      	bcs.n	8006ab8 <_ZN13STM32Hardware5flushEv+0x88>
			len = twind - tfind;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6818      	ldr	r0, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8006aa6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	4413      	add	r3, r2
 8006aae:	89fa      	ldrh	r2, [r7, #14]
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	f006 fc79 	bl	800d3a8 <HAL_UART_Transmit_DMA>
 8006ab6:	e023      	b.n	8006b00 <_ZN13STM32Hardware5flushEv+0xd0>
		  }else{
			len = tbuflen - tfind;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8006ac4:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8006ad0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	89fa      	ldrh	r2, [r7, #14]
 8006ada:	4619      	mov	r1, r3
 8006adc:	f006 fc64 	bl	800d3a8 <HAL_UART_Transmit_DMA>
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), twind);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8006aea:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	18d1      	adds	r1, r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	461a      	mov	r2, r3
 8006afc:	f006 fc54 	bl	800d3a8 <HAL_UART_Transmit_DMA>
		  }
          tfind = twind;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
        }
        mutex = false;
 8006b0c:	4b03      	ldr	r3, [pc, #12]	; (8006b1c <_ZN13STM32Hardware5flushEv+0xec>)
 8006b0e:	2200      	movs	r2, #0
 8006b10:	701a      	strb	r2, [r3, #0]
      }
    }
 8006b12:	bf00      	nop
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	200003ac 	.word	0x200003ac

08006b20 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
      int n = length;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b36:	bfa8      	it	ge
 8006b38:	f44f 6380 	movge.w	r3, #1024	; 0x400
 8006b3c:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8006b44:	f5c3 6280 	rsb	r2, r3, #1024	; 0x400
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	bf28      	it	cs
 8006b4e:	4613      	movcs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8006b58:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	4413      	add	r3, r2
 8006b60:	693a      	ldr	r2, [r7, #16]
 8006b62:	68b9      	ldr	r1, [r7, #8]
 8006b64:	4618      	mov	r0, r3
 8006b66:	f00c fd05 	bl	8013574 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	4413      	add	r3, r2
 8006b74:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808

      if(n != n_tail){
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d00b      	beq.n	8006b9e <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f503 6081 	add.w	r0, r3, #1032	; 0x408
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	68ba      	ldr	r2, [r7, #8]
 8006b90:	18d1      	adds	r1, r2, r3
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	1ad3      	subs	r3, r2, r3
 8006b98:	461a      	mov	r2, r3
 8006b9a:	f00c fceb 	bl	8013574 <memcpy>
      }

      flush();
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f7ff ff46 	bl	8006a30 <_ZN13STM32Hardware5flushEv>
    }
 8006ba4:	bf00      	nop
 8006ba6:	3718      	adds	r7, #24
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	f003 fb28 	bl	800a208 <HAL_GetTick>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
	...

08006bc4 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b082      	sub	sp, #8
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7ff f848 	bl	8005c64 <_ZN3ros3MsgC1Ev>
 8006bd4:	4a0e      	ldr	r2, [pc, #56]	; (8006c10 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	6879      	ldr	r1, [r7, #4]
 8006bdc:	f04f 0200 	mov.w	r2, #0
 8006be0:	f04f 0300 	mov.w	r3, #0
 8006be4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8006be8:	6879      	ldr	r1, [r7, #4]
 8006bea:	f04f 0200 	mov.w	r2, #0
 8006bee:	f04f 0300 	mov.w	r3, #0
 8006bf2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8006bf6:	6879      	ldr	r1, [r7, #4]
 8006bf8:	f04f 0200 	mov.w	r2, #0
 8006bfc:	f04f 0300 	mov.w	r3, #0
 8006c00:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4618      	mov	r0, r3
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	08013ba8 	.word	0x08013ba8

08006c14 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8006c14:	b480      	push	{r7}
 8006c16:	b08b      	sub	sp, #44	; 0x2c
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006c28:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 8006c2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c32:	6838      	ldr	r0, [r7, #0]
 8006c34:	4401      	add	r1, r0
 8006c36:	b2d3      	uxtb	r3, r2
 8006c38:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 8006c3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c3e:	f04f 0200 	mov.w	r2, #0
 8006c42:	f04f 0300 	mov.w	r3, #0
 8006c46:	0a02      	lsrs	r2, r0, #8
 8006c48:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006c4c:	0a0b      	lsrs	r3, r1, #8
 8006c4e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c50:	3101      	adds	r1, #1
 8006c52:	6838      	ldr	r0, [r7, #0]
 8006c54:	4401      	add	r1, r0
 8006c56:	b2d3      	uxtb	r3, r2
 8006c58:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 8006c5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c5e:	f04f 0200 	mov.w	r2, #0
 8006c62:	f04f 0300 	mov.w	r3, #0
 8006c66:	0c02      	lsrs	r2, r0, #16
 8006c68:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006c6c:	0c0b      	lsrs	r3, r1, #16
 8006c6e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c70:	3102      	adds	r1, #2
 8006c72:	6838      	ldr	r0, [r7, #0]
 8006c74:	4401      	add	r1, r0
 8006c76:	b2d3      	uxtb	r3, r2
 8006c78:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 8006c7a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c7e:	f04f 0200 	mov.w	r2, #0
 8006c82:	f04f 0300 	mov.w	r3, #0
 8006c86:	0e02      	lsrs	r2, r0, #24
 8006c88:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006c8c:	0e0b      	lsrs	r3, r1, #24
 8006c8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c90:	3103      	adds	r1, #3
 8006c92:	6838      	ldr	r0, [r7, #0]
 8006c94:	4401      	add	r1, r0
 8006c96:	b2d3      	uxtb	r3, r2
 8006c98:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 8006c9a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	f04f 0300 	mov.w	r3, #0
 8006ca6:	000a      	movs	r2, r1
 8006ca8:	2300      	movs	r3, #0
 8006caa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cac:	3104      	adds	r1, #4
 8006cae:	6838      	ldr	r0, [r7, #0]
 8006cb0:	4401      	add	r1, r0
 8006cb2:	b2d3      	uxtb	r3, r2
 8006cb4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 8006cb6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006cba:	f04f 0200 	mov.w	r2, #0
 8006cbe:	f04f 0300 	mov.w	r3, #0
 8006cc2:	0a0a      	lsrs	r2, r1, #8
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cc8:	3105      	adds	r1, #5
 8006cca:	6838      	ldr	r0, [r7, #0]
 8006ccc:	4401      	add	r1, r0
 8006cce:	b2d3      	uxtb	r3, r2
 8006cd0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 8006cd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006cd6:	f04f 0200 	mov.w	r2, #0
 8006cda:	f04f 0300 	mov.w	r3, #0
 8006cde:	0c0a      	lsrs	r2, r1, #16
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ce4:	3106      	adds	r1, #6
 8006ce6:	6838      	ldr	r0, [r7, #0]
 8006ce8:	4401      	add	r1, r0
 8006cea:	b2d3      	uxtb	r3, r2
 8006cec:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 8006cee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006cf2:	f04f 0200 	mov.w	r2, #0
 8006cf6:	f04f 0300 	mov.w	r3, #0
 8006cfa:	0e0a      	lsrs	r2, r1, #24
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d00:	3107      	adds	r1, #7
 8006d02:	6838      	ldr	r0, [r7, #0]
 8006d04:	4401      	add	r1, r0
 8006d06:	b2d3      	uxtb	r3, r2
 8006d08:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 8006d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0c:	3308      	adds	r3, #8
 8006d0e:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006d16:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 8006d1a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006d1e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d20:	6838      	ldr	r0, [r7, #0]
 8006d22:	4401      	add	r1, r0
 8006d24:	b2d3      	uxtb	r3, r2
 8006d26:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 8006d28:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006d2c:	f04f 0200 	mov.w	r2, #0
 8006d30:	f04f 0300 	mov.w	r3, #0
 8006d34:	0a02      	lsrs	r2, r0, #8
 8006d36:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006d3a:	0a0b      	lsrs	r3, r1, #8
 8006d3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d3e:	3101      	adds	r1, #1
 8006d40:	6838      	ldr	r0, [r7, #0]
 8006d42:	4401      	add	r1, r0
 8006d44:	b2d3      	uxtb	r3, r2
 8006d46:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8006d48:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006d4c:	f04f 0200 	mov.w	r2, #0
 8006d50:	f04f 0300 	mov.w	r3, #0
 8006d54:	0c02      	lsrs	r2, r0, #16
 8006d56:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006d5a:	0c0b      	lsrs	r3, r1, #16
 8006d5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d5e:	3102      	adds	r1, #2
 8006d60:	6838      	ldr	r0, [r7, #0]
 8006d62:	4401      	add	r1, r0
 8006d64:	b2d3      	uxtb	r3, r2
 8006d66:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8006d68:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006d6c:	f04f 0200 	mov.w	r2, #0
 8006d70:	f04f 0300 	mov.w	r3, #0
 8006d74:	0e02      	lsrs	r2, r0, #24
 8006d76:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006d7a:	0e0b      	lsrs	r3, r1, #24
 8006d7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d7e:	3103      	adds	r1, #3
 8006d80:	6838      	ldr	r0, [r7, #0]
 8006d82:	4401      	add	r1, r0
 8006d84:	b2d3      	uxtb	r3, r2
 8006d86:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8006d88:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006d8c:	f04f 0200 	mov.w	r2, #0
 8006d90:	f04f 0300 	mov.w	r3, #0
 8006d94:	000a      	movs	r2, r1
 8006d96:	2300      	movs	r3, #0
 8006d98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d9a:	3104      	adds	r1, #4
 8006d9c:	6838      	ldr	r0, [r7, #0]
 8006d9e:	4401      	add	r1, r0
 8006da0:	b2d3      	uxtb	r3, r2
 8006da2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 8006da4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006da8:	f04f 0200 	mov.w	r2, #0
 8006dac:	f04f 0300 	mov.w	r3, #0
 8006db0:	0a0a      	lsrs	r2, r1, #8
 8006db2:	2300      	movs	r3, #0
 8006db4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006db6:	3105      	adds	r1, #5
 8006db8:	6838      	ldr	r0, [r7, #0]
 8006dba:	4401      	add	r1, r0
 8006dbc:	b2d3      	uxtb	r3, r2
 8006dbe:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8006dc0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006dc4:	f04f 0200 	mov.w	r2, #0
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	0c0a      	lsrs	r2, r1, #16
 8006dce:	2300      	movs	r3, #0
 8006dd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006dd2:	3106      	adds	r1, #6
 8006dd4:	6838      	ldr	r0, [r7, #0]
 8006dd6:	4401      	add	r1, r0
 8006dd8:	b2d3      	uxtb	r3, r2
 8006dda:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 8006ddc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006de0:	f04f 0200 	mov.w	r2, #0
 8006de4:	f04f 0300 	mov.w	r3, #0
 8006de8:	0e0a      	lsrs	r2, r1, #24
 8006dea:	2300      	movs	r3, #0
 8006dec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006dee:	3107      	adds	r1, #7
 8006df0:	6838      	ldr	r0, [r7, #0]
 8006df2:	4401      	add	r1, r0
 8006df4:	b2d3      	uxtb	r3, r2
 8006df6:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 8006df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfa:	3308      	adds	r3, #8
 8006dfc:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006e04:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8006e08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e0e:	6838      	ldr	r0, [r7, #0]
 8006e10:	4401      	add	r1, r0
 8006e12:	b2d3      	uxtb	r3, r2
 8006e14:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 8006e16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e1a:	f04f 0200 	mov.w	r2, #0
 8006e1e:	f04f 0300 	mov.w	r3, #0
 8006e22:	0a02      	lsrs	r2, r0, #8
 8006e24:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006e28:	0a0b      	lsrs	r3, r1, #8
 8006e2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e2c:	3101      	adds	r1, #1
 8006e2e:	6838      	ldr	r0, [r7, #0]
 8006e30:	4401      	add	r1, r0
 8006e32:	b2d3      	uxtb	r3, r2
 8006e34:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8006e36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e3a:	f04f 0200 	mov.w	r2, #0
 8006e3e:	f04f 0300 	mov.w	r3, #0
 8006e42:	0c02      	lsrs	r2, r0, #16
 8006e44:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006e48:	0c0b      	lsrs	r3, r1, #16
 8006e4a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e4c:	3102      	adds	r1, #2
 8006e4e:	6838      	ldr	r0, [r7, #0]
 8006e50:	4401      	add	r1, r0
 8006e52:	b2d3      	uxtb	r3, r2
 8006e54:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8006e56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e5a:	f04f 0200 	mov.w	r2, #0
 8006e5e:	f04f 0300 	mov.w	r3, #0
 8006e62:	0e02      	lsrs	r2, r0, #24
 8006e64:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006e68:	0e0b      	lsrs	r3, r1, #24
 8006e6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e6c:	3103      	adds	r1, #3
 8006e6e:	6838      	ldr	r0, [r7, #0]
 8006e70:	4401      	add	r1, r0
 8006e72:	b2d3      	uxtb	r3, r2
 8006e74:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8006e76:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e7a:	f04f 0200 	mov.w	r2, #0
 8006e7e:	f04f 0300 	mov.w	r3, #0
 8006e82:	000a      	movs	r2, r1
 8006e84:	2300      	movs	r3, #0
 8006e86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e88:	3104      	adds	r1, #4
 8006e8a:	6838      	ldr	r0, [r7, #0]
 8006e8c:	4401      	add	r1, r0
 8006e8e:	b2d3      	uxtb	r3, r2
 8006e90:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8006e92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e96:	f04f 0200 	mov.w	r2, #0
 8006e9a:	f04f 0300 	mov.w	r3, #0
 8006e9e:	0a0a      	lsrs	r2, r1, #8
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ea4:	3105      	adds	r1, #5
 8006ea6:	6838      	ldr	r0, [r7, #0]
 8006ea8:	4401      	add	r1, r0
 8006eaa:	b2d3      	uxtb	r3, r2
 8006eac:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 8006eae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006eb2:	f04f 0200 	mov.w	r2, #0
 8006eb6:	f04f 0300 	mov.w	r3, #0
 8006eba:	0c0a      	lsrs	r2, r1, #16
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ec0:	3106      	adds	r1, #6
 8006ec2:	6838      	ldr	r0, [r7, #0]
 8006ec4:	4401      	add	r1, r0
 8006ec6:	b2d3      	uxtb	r3, r2
 8006ec8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 8006eca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ece:	f04f 0200 	mov.w	r2, #0
 8006ed2:	f04f 0300 	mov.w	r3, #0
 8006ed6:	0e0a      	lsrs	r2, r1, #24
 8006ed8:	2300      	movs	r3, #0
 8006eda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006edc:	3107      	adds	r1, #7
 8006ede:	6838      	ldr	r0, [r7, #0]
 8006ee0:	4401      	add	r1, r0
 8006ee2:	b2d3      	uxtb	r3, r2
 8006ee4:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 8006ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee8:	3308      	adds	r3, #8
 8006eea:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 8006eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006eee:	4618      	mov	r0, r3
 8006ef0:	372c      	adds	r7, #44	; 0x2c
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8006efa:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006efe:	b0eb      	sub	sp, #428	; 0x1ac
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 8006f06:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8006f10:	f04f 0200 	mov.w	r2, #0
 8006f14:	f04f 0300 	mov.w	r3, #0
 8006f18:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8006f1c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8006f20:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8006f24:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006f28:	4413      	add	r3, r2
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2200      	movs	r2, #0
 8006f30:	461c      	mov	r4, r3
 8006f32:	4615      	mov	r5, r2
 8006f34:	ea40 0804 	orr.w	r8, r0, r4
 8006f38:	ea41 0905 	orr.w	r9, r1, r5
 8006f3c:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006f40:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8006f44:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006f48:	1c5a      	adds	r2, r3, #1
 8006f4a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006f4e:	4413      	add	r3, r2
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2200      	movs	r2, #0
 8006f56:	469a      	mov	sl, r3
 8006f58:	4693      	mov	fp, r2
 8006f5a:	f04f 0200 	mov.w	r2, #0
 8006f5e:	f04f 0300 	mov.w	r3, #0
 8006f62:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8006f66:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 8006f6a:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8006f6e:	ea40 0402 	orr.w	r4, r0, r2
 8006f72:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 8006f76:	430b      	orrs	r3, r1
 8006f78:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8006f7c:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8006f80:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8006f84:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8006f88:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006f8c:	1c9a      	adds	r2, r3, #2
 8006f8e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006f92:	4413      	add	r3, r2
 8006f94:	781b      	ldrb	r3, [r3, #0]
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8006f9e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8006fa2:	f04f 0200 	mov.w	r2, #0
 8006fa6:	f04f 0300 	mov.w	r3, #0
 8006faa:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 8006fae:	464c      	mov	r4, r9
 8006fb0:	0423      	lsls	r3, r4, #16
 8006fb2:	4644      	mov	r4, r8
 8006fb4:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8006fb8:	4644      	mov	r4, r8
 8006fba:	0422      	lsls	r2, r4, #16
 8006fbc:	ea40 0402 	orr.w	r4, r0, r2
 8006fc0:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 8006fc4:	430b      	orrs	r3, r1
 8006fc6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8006fca:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8006fce:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8006fd2:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8006fd6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006fda:	1cda      	adds	r2, r3, #3
 8006fdc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006fe0:	4413      	add	r3, r2
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8006fec:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8006ff0:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8006ff4:	4623      	mov	r3, r4
 8006ff6:	0a1b      	lsrs	r3, r3, #8
 8006ff8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8006ffc:	4623      	mov	r3, r4
 8006ffe:	061b      	lsls	r3, r3, #24
 8007000:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8007004:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8007008:	4623      	mov	r3, r4
 800700a:	4303      	orrs	r3, r0
 800700c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007010:	462b      	mov	r3, r5
 8007012:	430b      	orrs	r3, r1
 8007014:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8007018:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 800701c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8007020:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8007024:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007028:	1d1a      	adds	r2, r3, #4
 800702a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800702e:	4413      	add	r3, r2
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2200      	movs	r2, #0
 8007036:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800703a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800703e:	f04f 0200 	mov.w	r2, #0
 8007042:	f04f 0300 	mov.w	r3, #0
 8007046:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800704a:	0023      	movs	r3, r4
 800704c:	2200      	movs	r2, #0
 800704e:	ea40 0402 	orr.w	r4, r0, r2
 8007052:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 8007056:	430b      	orrs	r3, r1
 8007058:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800705c:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8007060:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8007064:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8007068:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800706c:	1d5a      	adds	r2, r3, #5
 800706e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8007072:	4413      	add	r3, r2
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2200      	movs	r2, #0
 800707a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800707e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8007082:	f04f 0200 	mov.w	r2, #0
 8007086:	f04f 0300 	mov.w	r3, #0
 800708a:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 800708e:	0223      	lsls	r3, r4, #8
 8007090:	2200      	movs	r2, #0
 8007092:	ea40 0402 	orr.w	r4, r0, r2
 8007096:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800709a:	430b      	orrs	r3, r1
 800709c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80070a0:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 80070a4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80070a8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80070ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80070b0:	1d9a      	adds	r2, r3, #6
 80070b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80070b6:	4413      	add	r3, r2
 80070b8:	781b      	ldrb	r3, [r3, #0]
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	2200      	movs	r2, #0
 80070be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80070c2:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 80070c6:	f04f 0200 	mov.w	r2, #0
 80070ca:	f04f 0300 	mov.w	r3, #0
 80070ce:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 80070d2:	0423      	lsls	r3, r4, #16
 80070d4:	2200      	movs	r2, #0
 80070d6:	ea40 0402 	orr.w	r4, r0, r2
 80070da:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 80070de:	430b      	orrs	r3, r1
 80070e0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80070e4:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 80070e8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80070ec:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80070f0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80070f4:	1dda      	adds	r2, r3, #7
 80070f6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80070fa:	4413      	add	r3, r2
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	2200      	movs	r2, #0
 8007102:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007106:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800710a:	f04f 0200 	mov.w	r2, #0
 800710e:	f04f 0300 	mov.w	r3, #0
 8007112:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8007116:	0623      	lsls	r3, r4, #24
 8007118:	2200      	movs	r2, #0
 800711a:	ea40 0402 	orr.w	r4, r0, r2
 800711e:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 8007122:	430b      	orrs	r3, r1
 8007124:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007128:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 800712c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8007130:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8007134:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8007138:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 800713c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007140:	3308      	adds	r3, #8
 8007142:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8007146:	f04f 0200 	mov.w	r2, #0
 800714a:	f04f 0300 	mov.w	r3, #0
 800714e:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8007152:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8007156:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 800715a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800715e:	4413      	add	r3, r2
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2200      	movs	r2, #0
 8007166:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800716a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800716e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8007172:	4623      	mov	r3, r4
 8007174:	4303      	orrs	r3, r0
 8007176:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800717a:	462b      	mov	r3, r5
 800717c:	430b      	orrs	r3, r1
 800717e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007182:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8007186:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800718a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800718e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007192:	1c5a      	adds	r2, r3, #1
 8007194:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8007198:	4413      	add	r3, r2
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2200      	movs	r2, #0
 80071a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80071a4:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 80071a8:	f04f 0200 	mov.w	r2, #0
 80071ac:	f04f 0300 	mov.w	r3, #0
 80071b0:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 80071b4:	464c      	mov	r4, r9
 80071b6:	0223      	lsls	r3, r4, #8
 80071b8:	4644      	mov	r4, r8
 80071ba:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80071be:	4644      	mov	r4, r8
 80071c0:	0222      	lsls	r2, r4, #8
 80071c2:	ea40 0402 	orr.w	r4, r0, r2
 80071c6:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 80071ca:	430b      	orrs	r3, r1
 80071cc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80071d0:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 80071d4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80071d8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80071dc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80071e0:	1c9a      	adds	r2, r3, #2
 80071e2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80071e6:	4413      	add	r3, r2
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2200      	movs	r2, #0
 80071ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071f6:	f04f 0200 	mov.w	r2, #0
 80071fa:	f04f 0300 	mov.w	r3, #0
 80071fe:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8007202:	464c      	mov	r4, r9
 8007204:	0423      	lsls	r3, r4, #16
 8007206:	4644      	mov	r4, r8
 8007208:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 800720c:	4644      	mov	r4, r8
 800720e:	0422      	lsls	r2, r4, #16
 8007210:	ea40 0402 	orr.w	r4, r0, r2
 8007214:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8007218:	430b      	orrs	r3, r1
 800721a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800721e:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8007222:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8007226:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800722a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800722e:	1cda      	adds	r2, r3, #3
 8007230:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8007234:	4413      	add	r3, r2
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	b2db      	uxtb	r3, r3
 800723a:	2200      	movs	r2, #0
 800723c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007240:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007244:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8007248:	4623      	mov	r3, r4
 800724a:	0a1b      	lsrs	r3, r3, #8
 800724c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007250:	4623      	mov	r3, r4
 8007252:	061b      	lsls	r3, r3, #24
 8007254:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007258:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 800725c:	4623      	mov	r3, r4
 800725e:	4303      	orrs	r3, r0
 8007260:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007264:	462b      	mov	r3, r5
 8007266:	430b      	orrs	r3, r1
 8007268:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800726c:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8007270:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8007274:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8007278:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800727c:	1d1a      	adds	r2, r3, #4
 800727e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8007282:	4413      	add	r3, r2
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	b2db      	uxtb	r3, r3
 8007288:	2200      	movs	r2, #0
 800728a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800728e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007292:	f04f 0200 	mov.w	r2, #0
 8007296:	f04f 0300 	mov.w	r3, #0
 800729a:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 800729e:	0023      	movs	r3, r4
 80072a0:	2200      	movs	r2, #0
 80072a2:	ea40 0402 	orr.w	r4, r0, r2
 80072a6:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 80072aa:	430b      	orrs	r3, r1
 80072ac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80072b0:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 80072b4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80072b8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80072bc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80072c0:	1d5a      	adds	r2, r3, #5
 80072c2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80072c6:	4413      	add	r3, r2
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	2200      	movs	r2, #0
 80072ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072d2:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80072d6:	f04f 0200 	mov.w	r2, #0
 80072da:	f04f 0300 	mov.w	r3, #0
 80072de:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 80072e2:	0223      	lsls	r3, r4, #8
 80072e4:	2200      	movs	r2, #0
 80072e6:	ea40 0402 	orr.w	r4, r0, r2
 80072ea:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80072ee:	430b      	orrs	r3, r1
 80072f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80072f4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 80072f8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80072fc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8007300:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007304:	1d9a      	adds	r2, r3, #6
 8007306:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800730a:	4413      	add	r3, r2
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2200      	movs	r2, #0
 8007312:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007316:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800731a:	f04f 0200 	mov.w	r2, #0
 800731e:	f04f 0300 	mov.w	r3, #0
 8007322:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8007326:	0423      	lsls	r3, r4, #16
 8007328:	2200      	movs	r2, #0
 800732a:	ea40 0402 	orr.w	r4, r0, r2
 800732e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8007332:	430b      	orrs	r3, r1
 8007334:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007338:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800733c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8007340:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8007344:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007348:	1dda      	adds	r2, r3, #7
 800734a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800734e:	4413      	add	r3, r2
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	b2db      	uxtb	r3, r3
 8007354:	2200      	movs	r2, #0
 8007356:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800735a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800735e:	f04f 0200 	mov.w	r2, #0
 8007362:	f04f 0300 	mov.w	r3, #0
 8007366:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 800736a:	0623      	lsls	r3, r4, #24
 800736c:	2200      	movs	r2, #0
 800736e:	ea40 0402 	orr.w	r4, r0, r2
 8007372:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 8007376:	430b      	orrs	r3, r1
 8007378:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800737c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8007380:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8007384:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8007388:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800738c:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8007390:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007394:	3308      	adds	r3, #8
 8007396:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 800739a:	f04f 0200 	mov.w	r2, #0
 800739e:	f04f 0300 	mov.w	r3, #0
 80073a2:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80073a6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80073aa:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 80073ae:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80073b2:	4413      	add	r3, r2
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	2200      	movs	r2, #0
 80073ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80073be:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80073c2:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80073c6:	4623      	mov	r3, r4
 80073c8:	4303      	orrs	r3, r0
 80073ca:	67bb      	str	r3, [r7, #120]	; 0x78
 80073cc:	462b      	mov	r3, r5
 80073ce:	430b      	orrs	r3, r1
 80073d0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80073d2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80073d6:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80073da:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80073de:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80073e2:	1c5a      	adds	r2, r3, #1
 80073e4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80073e8:	4413      	add	r3, r2
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	2200      	movs	r2, #0
 80073f0:	673b      	str	r3, [r7, #112]	; 0x70
 80073f2:	677a      	str	r2, [r7, #116]	; 0x74
 80073f4:	f04f 0200 	mov.w	r2, #0
 80073f8:	f04f 0300 	mov.w	r3, #0
 80073fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007400:	464c      	mov	r4, r9
 8007402:	0223      	lsls	r3, r4, #8
 8007404:	4644      	mov	r4, r8
 8007406:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800740a:	4644      	mov	r4, r8
 800740c:	0222      	lsls	r2, r4, #8
 800740e:	ea40 0402 	orr.w	r4, r0, r2
 8007412:	66bc      	str	r4, [r7, #104]	; 0x68
 8007414:	430b      	orrs	r3, r1
 8007416:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007418:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800741c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8007420:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8007424:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007428:	1c9a      	adds	r2, r3, #2
 800742a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800742e:	4413      	add	r3, r2
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	b2db      	uxtb	r3, r3
 8007434:	2200      	movs	r2, #0
 8007436:	663b      	str	r3, [r7, #96]	; 0x60
 8007438:	667a      	str	r2, [r7, #100]	; 0x64
 800743a:	f04f 0200 	mov.w	r2, #0
 800743e:	f04f 0300 	mov.w	r3, #0
 8007442:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007446:	464c      	mov	r4, r9
 8007448:	0423      	lsls	r3, r4, #16
 800744a:	4644      	mov	r4, r8
 800744c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8007450:	4644      	mov	r4, r8
 8007452:	0422      	lsls	r2, r4, #16
 8007454:	ea40 0402 	orr.w	r4, r0, r2
 8007458:	65bc      	str	r4, [r7, #88]	; 0x58
 800745a:	430b      	orrs	r3, r1
 800745c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800745e:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8007462:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8007466:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800746a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800746e:	1cda      	adds	r2, r3, #3
 8007470:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8007474:	4413      	add	r3, r2
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	b2db      	uxtb	r3, r3
 800747a:	2200      	movs	r2, #0
 800747c:	653b      	str	r3, [r7, #80]	; 0x50
 800747e:	657a      	str	r2, [r7, #84]	; 0x54
 8007480:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8007484:	4623      	mov	r3, r4
 8007486:	0a1b      	lsrs	r3, r3, #8
 8007488:	64fb      	str	r3, [r7, #76]	; 0x4c
 800748a:	4623      	mov	r3, r4
 800748c:	061b      	lsls	r3, r3, #24
 800748e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007490:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8007494:	4623      	mov	r3, r4
 8007496:	4303      	orrs	r3, r0
 8007498:	643b      	str	r3, [r7, #64]	; 0x40
 800749a:	462b      	mov	r3, r5
 800749c:	430b      	orrs	r3, r1
 800749e:	647b      	str	r3, [r7, #68]	; 0x44
 80074a0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80074a4:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 80074a8:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80074ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80074b0:	1d1a      	adds	r2, r3, #4
 80074b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80074b6:	4413      	add	r3, r2
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	2200      	movs	r2, #0
 80074be:	63bb      	str	r3, [r7, #56]	; 0x38
 80074c0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80074c2:	f04f 0200 	mov.w	r2, #0
 80074c6:	f04f 0300 	mov.w	r3, #0
 80074ca:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 80074cc:	0023      	movs	r3, r4
 80074ce:	2200      	movs	r2, #0
 80074d0:	ea40 0402 	orr.w	r4, r0, r2
 80074d4:	633c      	str	r4, [r7, #48]	; 0x30
 80074d6:	430b      	orrs	r3, r1
 80074d8:	637b      	str	r3, [r7, #52]	; 0x34
 80074da:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80074de:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80074e2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80074e6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80074ea:	1d5a      	adds	r2, r3, #5
 80074ec:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80074f0:	4413      	add	r3, r2
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	2200      	movs	r2, #0
 80074f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80074fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80074fc:	f04f 0200 	mov.w	r2, #0
 8007500:	f04f 0300 	mov.w	r3, #0
 8007504:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8007506:	0223      	lsls	r3, r4, #8
 8007508:	2200      	movs	r2, #0
 800750a:	ea40 0402 	orr.w	r4, r0, r2
 800750e:	623c      	str	r4, [r7, #32]
 8007510:	430b      	orrs	r3, r1
 8007512:	627b      	str	r3, [r7, #36]	; 0x24
 8007514:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8007518:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 800751c:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8007520:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8007524:	3306      	adds	r3, #6
 8007526:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 800752a:	4413      	add	r3, r2
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2200      	movs	r2, #0
 8007532:	61bb      	str	r3, [r7, #24]
 8007534:	61fa      	str	r2, [r7, #28]
 8007536:	f04f 0200 	mov.w	r2, #0
 800753a:	f04f 0300 	mov.w	r3, #0
 800753e:	69bc      	ldr	r4, [r7, #24]
 8007540:	0423      	lsls	r3, r4, #16
 8007542:	2200      	movs	r2, #0
 8007544:	ea40 0402 	orr.w	r4, r0, r2
 8007548:	613c      	str	r4, [r7, #16]
 800754a:	430b      	orrs	r3, r1
 800754c:	617b      	str	r3, [r7, #20]
 800754e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8007552:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8007556:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800755a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800755e:	3307      	adds	r3, #7
 8007560:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8007564:	4413      	add	r3, r2
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2200      	movs	r2, #0
 800756c:	60bb      	str	r3, [r7, #8]
 800756e:	60fa      	str	r2, [r7, #12]
 8007570:	f04f 0200 	mov.w	r2, #0
 8007574:	f04f 0300 	mov.w	r3, #0
 8007578:	68bc      	ldr	r4, [r7, #8]
 800757a:	0623      	lsls	r3, r4, #24
 800757c:	2200      	movs	r2, #0
 800757e:	ea40 0402 	orr.w	r4, r0, r2
 8007582:	603c      	str	r4, [r7, #0]
 8007584:	430b      	orrs	r3, r1
 8007586:	607b      	str	r3, [r7, #4]
 8007588:	e9d7 3400 	ldrd	r3, r4, [r7]
 800758c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8007590:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8007594:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8007598:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 800759c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80075a0:	3308      	adds	r3, #8
 80075a2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 80075a6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 80075aa:	4618      	mov	r0, r3
 80075ac:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 80075b0:	46bd      	mov	sp, r7
 80075b2:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80075b6:	4770      	bx	lr

080075b8 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	4b03      	ldr	r3, [pc, #12]	; (80075d0 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 80075c2:	4618      	mov	r0, r3
 80075c4:	370c      	adds	r7, #12
 80075c6:	46bd      	mov	sp, r7
 80075c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop
 80075d0:	08013a68 	.word	0x08013a68

080075d4 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	4b03      	ldr	r3, [pc, #12]	; (80075ec <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 80075de:	4618      	mov	r0, r3
 80075e0:	370c      	adds	r7, #12
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop
 80075ec:	08013a80 	.word	0x08013a80

080075f0 <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4618      	mov	r0, r3
 80075fc:	f7fe fb32 	bl	8005c64 <_ZN3ros3MsgC1Ev>
 8007600:	4a08      	ldr	r2, [pc, #32]	; (8007624 <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	601a      	str	r2, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	3308      	adds	r3, #8
 800760a:	4618      	mov	r0, r3
 800760c:	f7ff fada 	bl	8006bc4 <_ZN13geometry_msgs7Vector3C1Ev>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	3328      	adds	r3, #40	; 0x28
 8007614:	4618      	mov	r0, r3
 8007616:	f7ff fad5 	bl	8006bc4 <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4618      	mov	r0, r3
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	08013b90 	.word	0x08013b90

08007628 <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8007632:	2300      	movs	r3, #0
 8007634:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f103 0008 	add.w	r0, r3, #8
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	683a      	ldr	r2, [r7, #0]
 8007640:	4413      	add	r3, r2
 8007642:	4619      	mov	r1, r3
 8007644:	f7ff fae6 	bl	8006c14 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8007648:	4602      	mov	r2, r0
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	4413      	add	r3, r2
 800764e:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	683a      	ldr	r2, [r7, #0]
 800765a:	4413      	add	r3, r2
 800765c:	4619      	mov	r1, r3
 800765e:	f7ff fad9 	bl	8006c14 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8007662:	4602      	mov	r2, r0
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	4413      	add	r3, r2
 8007668:	60fb      	str	r3, [r7, #12]
      return offset;
 800766a:	68fb      	ldr	r3, [r7, #12]
    }
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800767e:	2300      	movs	r3, #0
 8007680:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f103 0008 	add.w	r0, r3, #8
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	683a      	ldr	r2, [r7, #0]
 800768c:	4413      	add	r3, r2
 800768e:	4619      	mov	r1, r3
 8007690:	f7ff fc33 	bl	8006efa <_ZN13geometry_msgs7Vector311deserializeEPh>
 8007694:	4602      	mov	r2, r0
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	4413      	add	r3, r2
 800769a:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f103 0028 	add.w	r0, r3, #40	; 0x28
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	683a      	ldr	r2, [r7, #0]
 80076a6:	4413      	add	r3, r2
 80076a8:	4619      	mov	r1, r3
 80076aa:	f7ff fc26 	bl	8006efa <_ZN13geometry_msgs7Vector311deserializeEPh>
 80076ae:	4602      	mov	r2, r0
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	4413      	add	r3, r2
 80076b4:	60fb      	str	r3, [r7, #12]
     return offset;
 80076b6:	68fb      	ldr	r3, [r7, #12]
    }
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <_ZN13geometry_msgs5Twist7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Twist"; };
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	4b03      	ldr	r3, [pc, #12]	; (80076d8 <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 80076ca:	4618      	mov	r0, r3
 80076cc:	370c      	adds	r7, #12
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	08013aa4 	.word	0x08013aa4

080076dc <_ZN13geometry_msgs5Twist6getMD5Ev>:
    const char * getMD5(){ return "9f195f881246fdfa2798d1d3eebca84a"; };
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	4b03      	ldr	r3, [pc, #12]	; (80076f4 <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 80076e6:	4618      	mov	r0, r3
 80076e8:	370c      	adds	r7, #12
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	08013ab8 	.word	0x08013ab8

080076f8 <_ZN3ros3MsgaSERKS0_>:
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4618      	mov	r0, r3
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr

08007710 <_ZN13geometry_msgs7Vector3aSERKS0_>:
  class Vector3 : public ros::Msg
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	683a      	ldr	r2, [r7, #0]
 800771e:	4611      	mov	r1, r2
 8007720:	4618      	mov	r0, r3
 8007722:	f7ff ffe9 	bl	80076f8 <_ZN3ros3MsgaSERKS0_>
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800772c:	6879      	ldr	r1, [r7, #4]
 800772e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007738:	6879      	ldr	r1, [r7, #4]
 800773a:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8007744:	6879      	ldr	r1, [r7, #4]
 8007746:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4618      	mov	r0, r3
 800774e:	3708      	adds	r7, #8
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <_ZN13geometry_msgs5TwistaSERKS0_>:
  class Twist : public ros::Msg
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	683a      	ldr	r2, [r7, #0]
 8007762:	4611      	mov	r1, r2
 8007764:	4618      	mov	r0, r3
 8007766:	f7ff ffc7 	bl	80076f8 <_ZN3ros3MsgaSERKS0_>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f103 0208 	add.w	r2, r3, #8
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	3308      	adds	r3, #8
 8007774:	4619      	mov	r1, r3
 8007776:	4610      	mov	r0, r2
 8007778:	f7ff ffca 	bl	8007710 <_ZN13geometry_msgs7Vector3aSERKS0_>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	3328      	adds	r3, #40	; 0x28
 8007786:	4619      	mov	r1, r3
 8007788:	4610      	mov	r0, r2
 800778a:	f7ff ffc1 	bl	8007710 <_ZN13geometry_msgs7Vector3aSERKS0_>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4618      	mov	r0, r3
 8007792:	3708      	adds	r7, #8
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <_Z10command_cbRKN13geometry_msgs5TwistE>:
geometry_msgs::Twist pub_gps;

ros::Publisher state_pub("/output", &pub_state);
ros::Publisher gps_pub("/stm_gps", &pub_gps);

void command_cb(const geometry_msgs::Twist& msg){
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
	vel_cmd = msg;
 80077a0:	6879      	ldr	r1, [r7, #4]
 80077a2:	4803      	ldr	r0, [pc, #12]	; (80077b0 <_Z10command_cbRKN13geometry_msgs5TwistE+0x18>)
 80077a4:	f7ff ffd6 	bl	8007754 <_ZN13geometry_msgs5TwistaSERKS0_>
}
 80077a8:	bf00      	nop
 80077aa:	3708      	adds	r7, #8
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	200010f0 	.word	0x200010f0

080077b4 <HAL_UART_TxCpltCallback>:

ros::Subscriber<geometry_msgs::Twist> vel_cmd_sub("/cmd_vel", &command_cb);


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 80077bc:	4805      	ldr	r0, [pc, #20]	; (80077d4 <HAL_UART_TxCpltCallback+0x20>)
 80077be:	f000 f9f3 	bl	8007ba8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 80077c2:	4603      	mov	r3, r0
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7ff f933 	bl	8006a30 <_ZN13STM32Hardware5flushEv>
}
 80077ca:	bf00      	nop
 80077cc:	3708      	adds	r7, #8
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	bf00      	nop
 80077d4:	200003b0 	.word	0x200003b0

080077d8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 80077e0:	4805      	ldr	r0, [pc, #20]	; (80077f8 <HAL_UART_RxCpltCallback+0x20>)
 80077e2:	f000 f9e1 	bl	8007ba8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 80077e6:	4603      	mov	r3, r0
 80077e8:	4618      	mov	r0, r3
 80077ea:	f7ff f8e2 	bl	80069b2 <_ZN13STM32Hardware10reset_rbufEv>
}
 80077ee:	bf00      	nop
 80077f0:	3708      	adds	r7, #8
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	200003b0 	.word	0x200003b0

080077fc <setup>:


void setup(void)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	af00      	add	r7, sp, #0
  nh.initNode();
 8007800:	4808      	ldr	r0, [pc, #32]	; (8007824 <setup+0x28>)
 8007802:	f000 f9dd 	bl	8007bc0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
  nh.advertise(state_pub);
 8007806:	4908      	ldr	r1, [pc, #32]	; (8007828 <setup+0x2c>)
 8007808:	4806      	ldr	r0, [pc, #24]	; (8007824 <setup+0x28>)
 800780a:	f000 f9f6 	bl	8007bfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.advertise(gps_pub);
 800780e:	4907      	ldr	r1, [pc, #28]	; (800782c <setup+0x30>)
 8007810:	4804      	ldr	r0, [pc, #16]	; (8007824 <setup+0x28>)
 8007812:	f000 f9f2 	bl	8007bfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.subscribe(vel_cmd_sub);
 8007816:	4906      	ldr	r1, [pc, #24]	; (8007830 <setup+0x34>)
 8007818:	4802      	ldr	r0, [pc, #8]	; (8007824 <setup+0x28>)
 800781a:	f000 fa1e 	bl	8007c5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>
}
 800781e:	bf00      	nop
 8007820:	bd80      	pop	{r7, pc}
 8007822:	bf00      	nop
 8007824:	200003b0 	.word	0x200003b0
 8007828:	200011c8 	.word	0x200011c8
 800782c:	200011dc 	.word	0x200011dc
 8007830:	200011f0 	.word	0x200011f0

08007834 <loop2>:
	}
	nh.spinOnce();
}

void loop2(float* theta, float* theta_dot, float* delta, float* v, float* cmd, float acc_x,
		float position_omega, double* lat_current, double* lon_current, float* horizontal_accuracy, float* vertical_accuracy, float* point_current){
 8007834:	b590      	push	{r4, r7, lr}
 8007836:	b087      	sub	sp, #28
 8007838:	af00      	add	r7, sp, #0
 800783a:	6178      	str	r0, [r7, #20]
 800783c:	6139      	str	r1, [r7, #16]
 800783e:	60fa      	str	r2, [r7, #12]
 8007840:	60bb      	str	r3, [r7, #8]
 8007842:	ed87 0a01 	vstr	s0, [r7, #4]
 8007846:	edc7 0a00 	vstr	s1, [r7]

//	nh.setSpinTimeout(10);
	if (nh.connected()){
 800784a:	484d      	ldr	r0, [pc, #308]	; (8007980 <loop2+0x14c>)
 800784c:	f000 fa30 	bl	8007cb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	f000 808a 	beq.w	800796c <loop2+0x138>
		pub_state.linear.x = *theta;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4618      	mov	r0, r3
 800785e:	f7f8 fe3f 	bl	80004e0 <__aeabi_f2d>
 8007862:	4602      	mov	r2, r0
 8007864:	460b      	mov	r3, r1
 8007866:	4947      	ldr	r1, [pc, #284]	; (8007984 <loop2+0x150>)
 8007868:	e9c1 2304 	strd	r2, r3, [r1, #16]
		pub_state.linear.y = *theta_dot;
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4618      	mov	r0, r3
 8007872:	f7f8 fe35 	bl	80004e0 <__aeabi_f2d>
 8007876:	4602      	mov	r2, r0
 8007878:	460b      	mov	r3, r1
 800787a:	4942      	ldr	r1, [pc, #264]	; (8007984 <loop2+0x150>)
 800787c:	e9c1 2306 	strd	r2, r3, [r1, #24]
		pub_state.linear.z = *delta;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4618      	mov	r0, r3
 8007886:	f7f8 fe2b 	bl	80004e0 <__aeabi_f2d>
 800788a:	4602      	mov	r2, r0
 800788c:	460b      	mov	r3, r1
 800788e:	493d      	ldr	r1, [pc, #244]	; (8007984 <loop2+0x150>)
 8007890:	e9c1 2308 	strd	r2, r3, [r1, #32]
		pub_state.angular.x = *v;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4618      	mov	r0, r3
 800789a:	f7f8 fe21 	bl	80004e0 <__aeabi_f2d>
 800789e:	4602      	mov	r2, r0
 80078a0:	460b      	mov	r3, r1
 80078a2:	4938      	ldr	r1, [pc, #224]	; (8007984 <loop2+0x150>)
 80078a4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		pub_state.angular.y = acc_x;  // acceleration
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f7f8 fe19 	bl	80004e0 <__aeabi_f2d>
 80078ae:	4602      	mov	r2, r0
 80078b0:	460b      	mov	r3, r1
 80078b2:	4934      	ldr	r1, [pc, #208]	; (8007984 <loop2+0x150>)
 80078b4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		pub_state.angular.z = position_omega;   // phi_dot
 80078b8:	6838      	ldr	r0, [r7, #0]
 80078ba:	f7f8 fe11 	bl	80004e0 <__aeabi_f2d>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4930      	ldr	r1, [pc, #192]	; (8007984 <loop2+0x150>)
 80078c4:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

		pub_gps.linear.x = *lat_current;
 80078c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ce:	492e      	ldr	r1, [pc, #184]	; (8007988 <loop2+0x154>)
 80078d0:	e9c1 2304 	strd	r2, r3, [r1, #16]
		pub_gps.linear.y = *lon_current;
 80078d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078da:	492b      	ldr	r1, [pc, #172]	; (8007988 <loop2+0x154>)
 80078dc:	e9c1 2306 	strd	r2, r3, [r1, #24]
		pub_gps.linear.z = *horizontal_accuracy;
 80078e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7f8 fdfb 	bl	80004e0 <__aeabi_f2d>
 80078ea:	4602      	mov	r2, r0
 80078ec:	460b      	mov	r3, r1
 80078ee:	4926      	ldr	r1, [pc, #152]	; (8007988 <loop2+0x154>)
 80078f0:	e9c1 2308 	strd	r2, r3, [r1, #32]
		pub_gps.angular.x = point_current[0];
 80078f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7f8 fdf1 	bl	80004e0 <__aeabi_f2d>
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4921      	ldr	r1, [pc, #132]	; (8007988 <loop2+0x154>)
 8007904:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		pub_gps.angular.y = point_current[1];
 8007908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800790a:	3304      	adds	r3, #4
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4618      	mov	r0, r3
 8007910:	f7f8 fde6 	bl	80004e0 <__aeabi_f2d>
 8007914:	4602      	mov	r2, r0
 8007916:	460b      	mov	r3, r1
 8007918:	491b      	ldr	r1, [pc, #108]	; (8007988 <loop2+0x154>)
 800791a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		pub_gps.angular.z = *vertical_accuracy;
 800791e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4618      	mov	r0, r3
 8007924:	f7f8 fddc 	bl	80004e0 <__aeabi_f2d>
 8007928:	4602      	mov	r2, r0
 800792a:	460b      	mov	r3, r1
 800792c:	4916      	ldr	r1, [pc, #88]	; (8007988 <loop2+0x154>)
 800792e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

		cmd[0] = vel_cmd.linear.x;
 8007932:	4b16      	ldr	r3, [pc, #88]	; (800798c <loop2+0x158>)
 8007934:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007938:	4610      	mov	r0, r2
 800793a:	4619      	mov	r1, r3
 800793c:	f7f9 f920 	bl	8000b80 <__aeabi_d2f>
 8007940:	4602      	mov	r2, r0
 8007942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007944:	601a      	str	r2, [r3, #0]
		cmd[1] = vel_cmd.linear.y;
 8007946:	4b11      	ldr	r3, [pc, #68]	; (800798c <loop2+0x158>)
 8007948:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800794c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800794e:	1d0c      	adds	r4, r1, #4
 8007950:	4610      	mov	r0, r2
 8007952:	4619      	mov	r1, r3
 8007954:	f7f9 f914 	bl	8000b80 <__aeabi_d2f>
 8007958:	4603      	mov	r3, r0
 800795a:	6023      	str	r3, [r4, #0]

		state_pub.publish(&pub_state);
 800795c:	4909      	ldr	r1, [pc, #36]	; (8007984 <loop2+0x150>)
 800795e:	480c      	ldr	r0, [pc, #48]	; (8007990 <loop2+0x15c>)
 8007960:	f7fe ffcd 	bl	80068fe <_ZN3ros9Publisher7publishEPKNS_3MsgE>
		gps_pub.publish(&pub_gps);
 8007964:	4908      	ldr	r1, [pc, #32]	; (8007988 <loop2+0x154>)
 8007966:	480b      	ldr	r0, [pc, #44]	; (8007994 <loop2+0x160>)
 8007968:	f7fe ffc9 	bl	80068fe <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	}
	nh.spinOnce();
 800796c:	4804      	ldr	r0, [pc, #16]	; (8007980 <loop2+0x14c>)
 800796e:	f000 f9ac 	bl	8007cca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	HAL_Delay(10);
 8007972:	200a      	movs	r0, #10
 8007974:	f002 fc54 	bl	800a220 <HAL_Delay>
}
 8007978:	bf00      	nop
 800797a:	371c      	adds	r7, #28
 800797c:	46bd      	mov	sp, r7
 800797e:	bd90      	pop	{r4, r7, pc}
 8007980:	200003b0 	.word	0x200003b0
 8007984:	20001138 	.word	0x20001138
 8007988:	20001180 	.word	0x20001180
 800798c:	200010f0 	.word	0x200010f0
 8007990:	200011c8 	.word	0x200011c8
 8007994:	200011dc 	.word	0x200011dc

08007998 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8007998:	b480      	push	{r7}
 800799a:	b085      	sub	sp, #20
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80079a2:	2300      	movs	r3, #0
 80079a4:	60fb      	str	r3, [r7, #12]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2b03      	cmp	r3, #3
 80079aa:	d80d      	bhi.n	80079c8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	00db      	lsls	r3, r3, #3
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	fa22 f103 	lsr.w	r1, r2, r3
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	4413      	add	r3, r2
 80079bc:	b2ca      	uxtb	r2, r1
 80079be:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	3301      	adds	r3, #1
 80079c4:	60fb      	str	r3, [r7, #12]
 80079c6:	e7ee      	b.n	80079a6 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 80079c8:	bf00      	nop
 80079ca:	3714      	adds	r7, #20
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80079e4:	2300      	movs	r3, #0
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2b03      	cmp	r3, #3
 80079ec:	d811      	bhi.n	8007a12 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	6839      	ldr	r1, [r7, #0]
 80079f4:	68fa      	ldr	r2, [r7, #12]
 80079f6:	440a      	add	r2, r1
 80079f8:	7812      	ldrb	r2, [r2, #0]
 80079fa:	4611      	mov	r1, r2
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	00d2      	lsls	r2, r2, #3
 8007a00:	fa01 f202 	lsl.w	r2, r1, r2
 8007a04:	431a      	orrs	r2, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	60fb      	str	r3, [r7, #12]
 8007a10:	e7ea      	b.n	80079e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8007a12:	bf00      	nop
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
	...

08007a20 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	4a04      	ldr	r2, [pc, #16]	; (8007a3c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4618      	mov	r0, r3
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr
 8007a3c:	08013bd8 	.word	0x08013bd8

08007a40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f7ff ffe8 	bl	8007a20 <_ZN3ros15NodeHandleBase_C1Ev>
 8007a50:	4a3a      	ldr	r2, [pc, #232]	; (8007b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xfc>)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	601a      	str	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	3304      	adds	r3, #4
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fe ff82 	bl	8006964 <_ZN13STM32HardwareC1Ev>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f603 5314 	addw	r3, r3, #3348	; 0xd14
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7fe fc6c 	bl	800634c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8007a74:	2300      	movs	r3, #0
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	2b18      	cmp	r3, #24
 8007a7c:	d80b      	bhi.n	8007a96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	3301      	adds	r3, #1
 8007a92:	617b      	str	r3, [r7, #20]
 8007a94:	e7f0      	b.n	8007a78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8007a96:	2300      	movs	r3, #0
 8007a98:	613b      	str	r3, [r7, #16]
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	2b18      	cmp	r3, #24
 8007a9e:	d80a      	bhi.n	8007ab6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	f202 3222 	addw	r2, r2, #802	; 0x322
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	613b      	str	r3, [r7, #16]
 8007ab4:	e7f1      	b.n	8007a9a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5a>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	60fb      	str	r3, [r7, #12]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ac0:	d20a      	bcs.n	8007ad8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8007acc:	2200      	movs	r2, #0
 8007ace:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	60fb      	str	r3, [r7, #12]
 8007ad6:	e7f0      	b.n	8007aba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8007ad8:	2300      	movs	r3, #0
 8007ada:	60bb      	str	r3, [r7, #8]
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ae2:	d20a      	bcs.n	8007afa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xba>
      message_out[i] = 0;
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f603 2324 	addw	r3, r3, #2596	; 0xa24
 8007aee:	2200      	movs	r2, #0
 8007af0:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	3301      	adds	r3, #1
 8007af6:	60bb      	str	r3, [r7, #8]
 8007af8:	e7f0      	b.n	8007adc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9c>

    req_param_resp.ints_length = 0;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f8c3 2d18 	str.w	r2, [r3, #3352]	; 0xd18
    req_param_resp.ints = NULL;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
    req_param_resp.floats_length = 0;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f8c3 2d24 	str.w	r2, [r3, #3364]	; 0xd24
    req_param_resp.floats = NULL;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f8c3 2d2c 	str.w	r2, [r3, #3372]	; 0xd2c
    req_param_resp.ints_length = 0;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f8c3 2d18 	str.w	r2, [r3, #3352]	; 0xd18
    req_param_resp.ints = NULL;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20

    spin_timeout_ = 0;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  }
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4618      	mov	r0, r3
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	08013b7c 	.word	0x08013b7c

08007b40 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	4a04      	ldr	r2, [pc, #16]	; (8007b5c <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	601a      	str	r2, [r3, #0]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4618      	mov	r0, r3
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr
 8007b5c:	08013bc0 	.word	0x08013bc0

08007b60 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	607a      	str	r2, [r7, #4]
 8007b6c:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff ffe5 	bl	8007b40 <_ZN3ros11Subscriber_C1Ev>
 8007b76:	4a0b      	ldr	r2, [pc, #44]	; (8007ba4 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei+0x44>)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	601a      	str	r2, [r3, #0]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	3310      	adds	r3, #16
 8007b80:	4618      	mov	r0, r3
 8007b82:	f7ff fd35 	bl	80075f0 <_ZN13geometry_msgs5TwistC1Ev>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	659a      	str	r2, [r3, #88]	; 0x58
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	683a      	ldr	r2, [r7, #0]
 8007b90:	65da      	str	r2, [r3, #92]	; 0x5c
  {
    topic_ = topic_name;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	68ba      	ldr	r2, [r7, #8]
 8007b96:	609a      	str	r2, [r3, #8]
  };
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3710      	adds	r7, #16
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	08013b64 	.word	0x08013b64

08007ba8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	3304      	adds	r3, #4
  }
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	3304      	adds	r3, #4
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f7fe fee5 	bl	800699c <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
    bytes_ = 0;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
    index_ = 0;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f8c3 2cf8 	str.w	r2, [r3, #3320]	; 0xcf8
    topic_ = 0;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
  };
 8007bf2:	bf00      	nop
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 8007bfa:	b480      	push	{r7}
 8007bfc:	b085      	sub	sp, #20
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8007c04:	2300      	movs	r3, #0
 8007c06:	60fb      	str	r3, [r7, #12]
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2b18      	cmp	r3, #24
 8007c0c:	dc1e      	bgt.n	8007c4c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
    {
      if (publishers[i] == 0) // empty slot
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d111      	bne.n	8007c44 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
      {
        publishers[i] = &p;
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	683a      	ldr	r2, [r7, #0]
 8007c2e:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	60da      	str	r2, [r3, #12]
        return true;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e004      	b.n	8007c4e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	3301      	adds	r3, #1
 8007c48:	60fb      	str	r3, [r7, #12]
 8007c4a:	e7dd      	b.n	8007c08 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
      }
    }
    return false;
 8007c4c:	2300      	movs	r3, #0
  }
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3714      	adds	r7, #20
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>:

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8007c5a:	b480      	push	{r7}
 8007c5c:	b085      	sub	sp, #20
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
 8007c62:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8007c64:	2300      	movs	r3, #0
 8007c66:	60fb      	str	r3, [r7, #12]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2b18      	cmp	r3, #24
 8007c6c:	dc19      	bgt.n	8007ca2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	f202 3222 	addw	r2, r2, #802	; 0x322
 8007c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d10d      	bne.n	8007c9a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x40>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8007c7e:	6839      	ldr	r1, [r7, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	f202 3222 	addw	r2, r2, #802	; 0x322
 8007c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	605a      	str	r2, [r3, #4]
        return true;
 8007c96:	2301      	movs	r3, #1
 8007c98:	e004      	b.n	8007ca4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	e7e2      	b.n	8007c68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0xe>
      }
    }
    return false;
 8007ca2:	2300      	movs	r3, #0
  }
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	3714      	adds	r7, #20
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8007cb0:	b480      	push	{r7}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
    return configured_;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
  };
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b084      	sub	sp, #16
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fe ff68 	bl	8006bac <_ZN13STM32Hardware4timeEv>
 8007cdc:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	1ad3      	subs	r3, r2, r3
 8007ce8:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d903      	bls.n	8007cf8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
    if (mode_ != MODE_FIRST_FF)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d009      	beq.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d903      	bls.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
      if (spin_timeout_ > 0)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d014      	beq.n	8007d4a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	3304      	adds	r3, #4
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7fe ff41 	bl	8006bac <_ZN13STM32Hardware4timeEv>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	1ad2      	subs	r2, r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8007d36:	429a      	cmp	r2, r3
 8007d38:	bf8c      	ite	hi
 8007d3a:	2301      	movhi	r3, #1
 8007d3c:	2300      	movls	r3, #0
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d002      	beq.n	8007d4a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 8007d44:	f06f 0301 	mvn.w	r3, #1
 8007d48:	e194      	b.n	8008074 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      int data = hardware_.read();
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	3304      	adds	r3, #4
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f7fe fe40 	bl	80069d4 <_ZN13STM32Hardware4readEv>
 8007d54:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f2c0 8174 	blt.w	8008046 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x37c>
      checksum_ += data;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f8d3 2cfc 	ldr.w	r2, [r3, #3324]	; 0xcfc
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	441a      	add	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8c3 2cfc 	str.w	r2, [r3, #3324]	; 0xcfc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007d74:	2b07      	cmp	r3, #7
 8007d76:	d11e      	bne.n	8007db6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f8d3 3cf8 	ldr.w	r3, [r3, #3320]	; 0xcf8
 8007d7e:	1c59      	adds	r1, r3, #1
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	f8c2 1cf8 	str.w	r1, [r2, #3320]	; 0xcf8
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	b2d1      	uxtb	r1, r2
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	4413      	add	r3, r2
 8007d8e:	460a      	mov	r2, r1
 8007d90:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
        bytes_--;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 3cf0 	ldr.w	r3, [r3, #3312]	; 0xcf0
 8007d9a:	1e5a      	subs	r2, r3, #1
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f8d3 3cf0 	ldr.w	r3, [r3, #3312]	; 0xcf0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1b4      	bne.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2208      	movs	r2, #8
 8007db0:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007db4:	e7af      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d128      	bne.n	8007e12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	2bff      	cmp	r3, #255	; 0xff
 8007dc4:	d10d      	bne.n	8007de2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007dcc:	1c5a      	adds	r2, r3, #1
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f103 0214 	add.w	r2, r3, #20
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f8c3 2d0c 	str.w	r2, [r3, #3340]	; 0xd0c
 8007de0:	e799      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	3304      	adds	r3, #4
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7fe fee0 	bl	8006bac <_ZN13STM32Hardware4timeEv>
 8007dec:	4602      	mov	r2, r0
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007df6:	4293      	cmp	r3, r2
 8007df8:	bf8c      	ite	hi
 8007dfa:	2301      	movhi	r3, #1
 8007dfc:	2300      	movls	r3, #0
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d088      	beq.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
          return SPIN_TIMEOUT;
 8007e0c:	f06f 0301 	mvn.w	r3, #1
 8007e10:	e130      	b.n	8008074 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      else if (mode_ == MODE_PROTOCOL_VER)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d118      	bne.n	8007e4e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	2bfe      	cmp	r3, #254	; 0xfe
 8007e20:	d107      	bne.n	8007e32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007e28:	1c5a      	adds	r2, r3, #1
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007e30:	e771      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
          if (configured_ == false)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f47f af68 	bne.w	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 f918 	bl	800807c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8007e4c:	e763      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	d113      	bne.n	8007e80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
        index_ = 0;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f8c3 2cf8 	str.w	r2, [r3, #3320]	; 0xcf8
        mode_++;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007e6e:	1c5a      	adds	r2, r3, #1
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        checksum_ = data;               /* first byte for calculating size checksum */
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68ba      	ldr	r2, [r7, #8]
 8007e7a:	f8c3 2cfc 	str.w	r2, [r3, #3324]	; 0xcfc
 8007e7e:	e74a      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007e86:	2b03      	cmp	r3, #3
 8007e88:	d110      	bne.n	8007eac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f8d3 2cf0 	ldr.w	r2, [r3, #3312]	; 0xcf0
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	021b      	lsls	r3, r3, #8
 8007e94:	441a      	add	r2, r3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
        mode_++;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007ea2:	1c5a      	adds	r2, r3, #1
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007eaa:	e734      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007eb2:	2b04      	cmp	r3, #4
 8007eb4:	d116      	bne.n	8007ee4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f8d3 3cfc 	ldr.w	r3, [r3, #3324]	; 0xcfc
 8007ebc:	425a      	negs	r2, r3
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	b2d2      	uxtb	r2, r2
 8007ec2:	bf58      	it	pl
 8007ec4:	4253      	negpl	r3, r2
 8007ec6:	2bff      	cmp	r3, #255	; 0xff
 8007ec8:	d107      	bne.n	8007eda <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007ed0:	1c5a      	adds	r2, r3, #1
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007ed8:	e71d      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007ee2:	e718      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007eea:	2b05      	cmp	r3, #5
 8007eec:	d10f      	bne.n	8007f0e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	68ba      	ldr	r2, [r7, #8]
 8007ef2:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
        mode_++;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007efc:	1c5a      	adds	r2, r3, #1
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        checksum_ = data;               /* first byte included in checksum */
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	f8c3 2cfc 	str.w	r2, [r3, #3324]	; 0xcfc
 8007f0c:	e703      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007f14:	2b06      	cmp	r3, #6
 8007f16:	d117      	bne.n	8007f48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 2cf4 	ldr.w	r2, [r3, #3316]	; 0xcf4
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	021b      	lsls	r3, r3, #8
 8007f22:	441a      	add	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
        mode_ = MODE_MESSAGE;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2207      	movs	r2, #7
 8007f2e:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        if (bytes_ == 0)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8d3 3cf0 	ldr.w	r3, [r3, #3312]	; 0xcf0
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	f47f aeec 	bne.w	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2208      	movs	r2, #8
 8007f42:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007f46:	e6e6      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007f4e:	2b08      	cmp	r3, #8
 8007f50:	f47f aee1 	bne.w	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        if ((checksum_ % 256) == 255)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 3cfc 	ldr.w	r3, [r3, #3324]	; 0xcfc
 8007f62:	425a      	negs	r2, r3
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	b2d2      	uxtb	r2, r2
 8007f68:	bf58      	it	pl
 8007f6a:	4253      	negpl	r3, r2
 8007f6c:	2bff      	cmp	r3, #255	; 0xff
 8007f6e:	f47f aed2 	bne.w	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d110      	bne.n	8007f9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 f87d 	bl	800807c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f898 	bl	80080b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	68fa      	ldr	r2, [r7, #12]
 8007f8c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
            last_sync_receive_time = c_time;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08
            return SPIN_ERR;
 8007f98:	f04f 33ff 	mov.w	r3, #4294967295
 8007f9c:	e06a      	b.n	8008074 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
          else if (topic_ == TopicInfo::ID_TIME)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007fa4:	2b0a      	cmp	r3, #10
 8007fa6:	d107      	bne.n	8007fb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ee>
            syncTime(message_in);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8007fae:	4619      	mov	r1, r3
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 f961 	bl	8008278 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8007fb6:	e6ae      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007fbe:	2b06      	cmp	r3, #6
 8007fc0:	d10e      	bne.n	8007fe0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x316>
            req_param_resp.deserialize(message_in);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f603 5214 	addw	r2, r3, #3348	; 0xd14
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8007fce:	4619      	mov	r1, r3
 8007fd0:	4610      	mov	r0, r2
 8007fd2:	f7fe faf0 	bl	80065b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	f883 2d10 	strb.w	r2, [r3, #3344]	; 0xd10
 8007fde:	e69a      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007fe6:	2b0b      	cmp	r3, #11
 8007fe8:	d104      	bne.n	8007ff4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x32a>
            configured_ = false;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
 8007ff2:	e690      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007ffa:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f202 3222 	addw	r2, r2, #802	; 0x322
 8008004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008008:	2b00      	cmp	r3, #0
 800800a:	f43f ae84 	beq.w	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8008014:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f202 3222 	addw	r2, r2, #802	; 0x322
 800801e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8008028:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f202 3222 	addw	r2, r2, #802	; 0x322
 8008032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8008040:	4611      	mov	r1, r2
 8008042:	4798      	blx	r3
    while (true)
 8008044:	e667      	b.n	8007d16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8008046:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00f      	beq.n	8008072 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008060:	4293      	cmp	r3, r2
 8008062:	d906      	bls.n	8008072 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
      requestSyncTime();
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 f809 	bl	800807c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	68fa      	ldr	r2, [r7, #12]
 800806e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
    return SPIN_OK;
 8008072:	2300      	movs	r3, #0
  }
 8008074:	4618      	mov	r0, r3
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8008084:	f107 030c 	add.w	r3, r7, #12
 8008088:	4618      	mov	r0, r3
 800808a:	f7fd fdfb 	bl	8005c84 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f107 020c 	add.w	r2, r7, #12
 8008098:	210a      	movs	r1, #10
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	4798      	blx	r3
    rt_time = hardware_.time();
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	3304      	adds	r3, #4
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7fe fd82 	bl	8006bac <_ZN13STM32Hardware4timeEv>
 80080a8:	4602      	mov	r2, r0
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  }
 80080b0:	bf00      	nop
 80080b2:	3718      	adds	r7, #24
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 80080b8:	b590      	push	{r4, r7, lr}
 80080ba:	b08b      	sub	sp, #44	; 0x2c
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 80080c0:	f107 030c 	add.w	r3, r7, #12
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7fd fecd 	bl	8005e64 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80080ca:	2300      	movs	r3, #0
 80080cc:	627b      	str	r3, [r7, #36]	; 0x24
 80080ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d0:	2b18      	cmp	r3, #24
 80080d2:	dc63      	bgt.n	800819c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d8:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	4413      	add	r3, r2
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d056      	beq.n	8008194 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ea:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	4413      	add	r3, r2
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fe:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	4413      	add	r3, r2
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008110:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	6859      	ldr	r1, [r3, #4]
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008120:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	4413      	add	r3, r2
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3308      	adds	r3, #8
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4608      	mov	r0, r1
 8008134:	4798      	blx	r3
 8008136:	4603      	mov	r3, r0
 8008138:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800813e:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	4413      	add	r3, r2
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	6859      	ldr	r1, [r3, #4]
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814e:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	4413      	add	r3, r2
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	330c      	adds	r3, #12
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4608      	mov	r0, r1
 8008162:	4798      	blx	r3
 8008164:	4603      	mov	r3, r0
 8008166:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8008168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800816c:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	681c      	ldr	r4, [r3, #0]
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008178:	f503 7342 	add.w	r3, r3, #776	; 0x308
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	4413      	add	r3, r2
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	4618      	mov	r0, r3
 8008184:	f7fe fbcf 	bl	8006926 <_ZN3ros9Publisher15getEndpointTypeEv>
 8008188:	4601      	mov	r1, r0
 800818a:	f107 030c 	add.w	r3, r7, #12
 800818e:	461a      	mov	r2, r3
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8008194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008196:	3301      	adds	r3, #1
 8008198:	627b      	str	r3, [r7, #36]	; 0x24
 800819a:	e798      	b.n	80080ce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 800819c:	2300      	movs	r3, #0
 800819e:	627b      	str	r3, [r7, #36]	; 0x24
 80081a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a2:	2b18      	cmp	r3, #24
 80081a4:	dc5f      	bgt.n	8008266 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081aa:	f202 3222 	addw	r2, r2, #802	; 0x322
 80081ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d053      	beq.n	800825e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081ba:	f202 3222 	addw	r2, r2, #802	; 0x322
 80081be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081cc:	f202 3222 	addw	r2, r2, #802	; 0x322
 80081d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081dc:	f202 3222 	addw	r2, r2, #802	; 0x322
 80081e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e8:	f202 3222 	addw	r2, r2, #802	; 0x322
 80081ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3308      	adds	r3, #8
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4608      	mov	r0, r1
 80081f8:	4798      	blx	r3
 80081fa:	4603      	mov	r3, r0
 80081fc:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008202:	f202 3222 	addw	r2, r2, #802	; 0x322
 8008206:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800820e:	f202 3222 	addw	r2, r2, #802	; 0x322
 8008212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	330c      	adds	r3, #12
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4608      	mov	r0, r1
 800821e:	4798      	blx	r3
 8008220:	4603      	mov	r3, r0
 8008222:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8008224:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008228:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	681c      	ldr	r4, [r3, #0]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008234:	f202 3222 	addw	r2, r2, #802	; 0x322
 8008238:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008240:	f202 3222 	addw	r2, r2, #802	; 0x322
 8008244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3304      	adds	r3, #4
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4608      	mov	r0, r1
 8008250:	4798      	blx	r3
 8008252:	4601      	mov	r1, r0
 8008254:	f107 030c 	add.w	r3, r7, #12
 8008258:	461a      	mov	r2, r3
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 800825e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008260:	3301      	adds	r3, #1
 8008262:	627b      	str	r3, [r7, #36]	; 0x24
 8008264:	e79c      	b.n	80081a0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
  }
 800826e:	bf00      	nop
 8008270:	372c      	adds	r7, #44	; 0x2c
 8008272:	46bd      	mov	sp, r7
 8008274:	bd90      	pop	{r4, r7, pc}
	...

08008278 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8008278:	b580      	push	{r7, lr}
 800827a:	b086      	sub	sp, #24
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8008282:	f107 0308 	add.w	r3, r7, #8
 8008286:	4618      	mov	r0, r3
 8008288:	f7fd fcfc 	bl	8005c84 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	3304      	adds	r3, #4
 8008290:	4618      	mov	r0, r3
 8008292:	f7fe fc8b 	bl	8006bac <_ZN13STM32Hardware4timeEv>
 8008296:	4602      	mov	r2, r0
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 80082a2:	f107 0308 	add.w	r3, r7, #8
 80082a6:	6839      	ldr	r1, [r7, #0]
 80082a8:	4618      	mov	r0, r3
 80082aa:	f7fd fd5b 	bl	8005d64 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	4915      	ldr	r1, [pc, #84]	; (8008308 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 80082b4:	fba1 1303 	umull	r1, r3, r1, r3
 80082b8:	099b      	lsrs	r3, r3, #6
 80082ba:	4413      	add	r3, r2
 80082bc:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 80082be:	6939      	ldr	r1, [r7, #16]
 80082c0:	697a      	ldr	r2, [r7, #20]
 80082c2:	4b11      	ldr	r3, [pc, #68]	; (8008308 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 80082c4:	fba3 0302 	umull	r0, r3, r3, r2
 80082c8:	099b      	lsrs	r3, r3, #6
 80082ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80082ce:	fb00 f303 	mul.w	r3, r0, r3
 80082d2:	1ad3      	subs	r3, r2, r3
 80082d4:	4a0d      	ldr	r2, [pc, #52]	; (800830c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 80082d6:	fb02 f303 	mul.w	r3, r2, r3
 80082da:	440b      	add	r3, r1
 80082dc:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 80082de:	f107 0308 	add.w	r3, r7, #8
 80082e2:	3304      	adds	r3, #4
 80082e4:	4619      	mov	r1, r3
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f8a6 	bl	8008438 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	3304      	adds	r3, #4
 80082f0:	4618      	mov	r0, r3
 80082f2:	f7fe fc5b 	bl	8006bac <_ZN13STM32Hardware4timeEv>
 80082f6:	4602      	mov	r2, r0
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08
  }
 80082fe:	bf00      	nop
 8008300:	3718      	adds	r7, #24
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	10624dd3 	.word	0x10624dd3
 800830c:	000f4240 	.word	0x000f4240

08008310 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8008310:	b580      	push	{r7, lr}
 8008312:	b088      	sub	sp, #32
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	2b63      	cmp	r3, #99	; 0x63
 8008320:	dd09      	ble.n	8008336 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
 8008328:	f083 0301 	eor.w	r3, r3, #1
 800832c:	b2db      	uxtb	r3, r3
 800832e:	2b00      	cmp	r3, #0
 8008330:	d001      	beq.n	8008336 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8008332:	2300      	movs	r3, #0
 8008334:	e079      	b.n	800842a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	f602 2224 	addw	r2, r2, #2596	; 0xa24
 8008342:	3207      	adds	r2, #7
 8008344:	4611      	mov	r1, r2
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	4798      	blx	r3
 800834a:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	22ff      	movs	r2, #255	; 0xff
 8008350:	f883 2a24 	strb.w	r2, [r3, #2596]	; 0xa24
    message_out[1] = PROTOCOL_VER;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	22fe      	movs	r2, #254	; 0xfe
 8008358:	f883 2a25 	strb.w	r2, [r3, #2597]	; 0xa25
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	b2da      	uxtb	r2, r3
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f883 2a26 	strb.w	r2, [r3, #2598]	; 0xa26
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	b29b      	uxth	r3, r3
 800836a:	0a1b      	lsrs	r3, r3, #8
 800836c:	b29b      	uxth	r3, r3
 800836e:	b2da      	uxtb	r2, r3
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f883 2a27 	strb.w	r2, [r3, #2599]	; 0xa27
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f893 2a26 	ldrb.w	r2, [r3, #2598]	; 0xa26
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f893 3a27 	ldrb.w	r3, [r3, #2599]	; 0xa27
 8008382:	4413      	add	r3, r2
 8008384:	b2db      	uxtb	r3, r3
 8008386:	43db      	mvns	r3, r3
 8008388:	b2da      	uxtb	r2, r3
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f883 2a28 	strb.w	r2, [r3, #2600]	; 0xa28
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	b2da      	uxtb	r2, r3
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f883 2a29 	strb.w	r2, [r3, #2601]	; 0xa29
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	b21b      	sxth	r3, r3
 800839e:	121b      	asrs	r3, r3, #8
 80083a0:	b21b      	sxth	r3, r3
 80083a2:	b2da      	uxtb	r2, r3
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f883 2a2a 	strb.w	r2, [r3, #2602]	; 0xa2a

    /* calculate checksum */
    int chk = 0;
 80083aa:	2300      	movs	r3, #0
 80083ac:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 80083ae:	2305      	movs	r3, #5
 80083b0:	61bb      	str	r3, [r7, #24]
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	3306      	adds	r3, #6
 80083b6:	69ba      	ldr	r2, [r7, #24]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	dc0d      	bgt.n	80083d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc8>
      chk += message_out[i];
 80083bc:	68fa      	ldr	r2, [r7, #12]
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	4413      	add	r3, r2
 80083c2:	f603 2324 	addw	r3, r3, #2596	; 0xa24
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	461a      	mov	r2, r3
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	4413      	add	r3, r2
 80083ce:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	3301      	adds	r3, #1
 80083d4:	61bb      	str	r3, [r7, #24]
 80083d6:	e7ec      	b.n	80083b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa2>
    l += 7;
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	3307      	adds	r3, #7
 80083dc:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	425a      	negs	r2, r3
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	b2d2      	uxtb	r2, r2
 80083e6:	bf58      	it	pl
 80083e8:	4253      	negpl	r3, r2
 80083ea:	b2da      	uxtb	r2, r3
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	1c59      	adds	r1, r3, #1
 80083f0:	6179      	str	r1, [r7, #20]
 80083f2:	43d2      	mvns	r2, r2
 80083f4:	b2d1      	uxtb	r1, r2
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	4413      	add	r3, r2
 80083fa:	460a      	mov	r2, r1
 80083fc:	f883 2a24 	strb.w	r2, [r3, #2596]	; 0xa24

    if (l <= OUTPUT_SIZE)
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008406:	dc0a      	bgt.n	800841e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	1d18      	adds	r0, r3, #4
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f603 2324 	addw	r3, r3, #2596	; 0xa24
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	4619      	mov	r1, r3
 8008416:	f7fe fb83 	bl	8006b20 <_ZN13STM32Hardware5writeEPhi>
      return l;
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	e005      	b.n	800842a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 800841e:	4905      	ldr	r1, [pc, #20]	; (8008434 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f000 f849 	bl	80084b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8008426:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 800842a:	4618      	mov	r0, r3
 800842c:	3720      	adds	r7, #32
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	08013adc 	.word	0x08013adc

08008438 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	3304      	adds	r3, #4
 8008446:	4618      	mov	r0, r3
 8008448:	f7fe fbb0 	bl	8006bac <_ZN13STM32Hardware4timeEv>
 800844c:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	4915      	ldr	r1, [pc, #84]	; (80084ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8008456:	fba1 1303 	umull	r1, r3, r1, r3
 800845a:	099b      	lsrs	r3, r3, #6
 800845c:	1ad3      	subs	r3, r2, r3
 800845e:	1e5a      	subs	r2, r3, #1
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	6859      	ldr	r1, [r3, #4]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4b0f      	ldr	r3, [pc, #60]	; (80084ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 800846e:	fba3 0302 	umull	r0, r3, r3, r2
 8008472:	099b      	lsrs	r3, r3, #6
 8008474:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008478:	fb00 f303 	mul.w	r3, r0, r3
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	4a0c      	ldr	r2, [pc, #48]	; (80084b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 8008480:	fb02 f303 	mul.w	r3, r2, r3
 8008484:	1aca      	subs	r2, r1, r3
 8008486:	4b0b      	ldr	r3, [pc, #44]	; (80084b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8008488:	4413      	add	r3, r2
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c
    normalizeSecNSec(sec_offset, nsec_offset);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f603 0218 	addw	r2, r3, #2072	; 0x818
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f603 031c 	addw	r3, r3, #2076	; 0x81c
 800849c:	4619      	mov	r1, r3
 800849e:	4610      	mov	r0, r2
 80084a0:	f7f8 fd40 	bl	8000f24 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 80084a4:	bf00      	nop
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	10624dd3 	.word	0x10624dd3
 80084b0:	000f4240 	.word	0x000f4240
 80084b4:	3b9aca00 	.word	0x3b9aca00

080084b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b082      	sub	sp, #8
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 80084c2:	683a      	ldr	r2, [r7, #0]
 80084c4:	2103      	movs	r1, #3
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 f804 	bl	80084d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 80084cc:	bf00      	nop
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b088      	sub	sp, #32
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	460b      	mov	r3, r1
 80084de:	607a      	str	r2, [r7, #4]
 80084e0:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 80084e2:	f107 0314 	add.w	r3, r7, #20
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7fd fe80 	bl	80061ec <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 80084ec:	7afb      	ldrb	r3, [r7, #11]
 80084ee:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f107 0214 	add.w	r2, r7, #20
 80084fe:	2107      	movs	r1, #7
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	4798      	blx	r3
  }
 8008504:	bf00      	nop
 8008506:	3720      	adds	r7, #32
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <_Z41__static_initialization_and_destruction_0ii>:
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2b01      	cmp	r3, #1
 800851a:	d122      	bne.n	8008562 <_Z41__static_initialization_and_destruction_0ii+0x56>
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008522:	4293      	cmp	r3, r2
 8008524:	d11d      	bne.n	8008562 <_Z41__static_initialization_and_destruction_0ii+0x56>
ros::NodeHandle nh;
 8008526:	4811      	ldr	r0, [pc, #68]	; (800856c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8008528:	f7ff fa8a 	bl	8007a40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
geometry_msgs::Twist vel_cmd;
 800852c:	4810      	ldr	r0, [pc, #64]	; (8008570 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800852e:	f7ff f85f 	bl	80075f0 <_ZN13geometry_msgs5TwistC1Ev>
geometry_msgs::Twist pub_state;
 8008532:	4810      	ldr	r0, [pc, #64]	; (8008574 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8008534:	f7ff f85c 	bl	80075f0 <_ZN13geometry_msgs5TwistC1Ev>
geometry_msgs::Twist pub_gps;
 8008538:	480f      	ldr	r0, [pc, #60]	; (8008578 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800853a:	f7ff f859 	bl	80075f0 <_ZN13geometry_msgs5TwistC1Ev>
ros::Publisher state_pub("/output", &pub_state);
 800853e:	2300      	movs	r3, #0
 8008540:	4a0c      	ldr	r2, [pc, #48]	; (8008574 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8008542:	490e      	ldr	r1, [pc, #56]	; (800857c <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8008544:	480e      	ldr	r0, [pc, #56]	; (8008580 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8008546:	f7fe f9c3 	bl	80068d0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher gps_pub("/stm_gps", &pub_gps);
 800854a:	2300      	movs	r3, #0
 800854c:	4a0a      	ldr	r2, [pc, #40]	; (8008578 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800854e:	490d      	ldr	r1, [pc, #52]	; (8008584 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8008550:	480d      	ldr	r0, [pc, #52]	; (8008588 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8008552:	f7fe f9bd 	bl	80068d0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<geometry_msgs::Twist> vel_cmd_sub("/cmd_vel", &command_cb);
 8008556:	2301      	movs	r3, #1
 8008558:	4a0c      	ldr	r2, [pc, #48]	; (800858c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 800855a:	490d      	ldr	r1, [pc, #52]	; (8008590 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800855c:	480d      	ldr	r0, [pc, #52]	; (8008594 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800855e:	f7ff faff 	bl	8007b60 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>
}
 8008562:	bf00      	nop
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	200003b0 	.word	0x200003b0
 8008570:	200010f0 	.word	0x200010f0
 8008574:	20001138 	.word	0x20001138
 8008578:	20001180 	.word	0x20001180
 800857c:	08013b18 	.word	0x08013b18
 8008580:	200011c8 	.word	0x200011c8
 8008584:	08013b20 	.word	0x08013b20
 8008588:	200011dc 	.word	0x200011dc
 800858c:	08007799 	.word	0x08007799
 8008590:	08013b2c 	.word	0x08013b2c
 8008594:	200011f0 	.word	0x200011f0

08008598 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	3310      	adds	r3, #16
 80085a6:	6839      	ldr	r1, [r7, #0]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f7ff f863 	bl	8007674 <_ZN13geometry_msgs5Twist11deserializeEPh>
    this->cb_(msg);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	3210      	adds	r2, #16
 80085b6:	4610      	mov	r0, r2
 80085b8:	4798      	blx	r3
  }
 80085ba:	bf00      	nop
 80085bc:	3708      	adds	r7, #8
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}

080085c2 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 80085c2:	b480      	push	{r7}
 80085c4:	b083      	sub	sp, #12
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  }
 80085ce:	4618      	mov	r0, r3
 80085d0:	370c      	adds	r7, #12
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr

080085da <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 80085da:	b580      	push	{r7, lr}
 80085dc:	b082      	sub	sp, #8
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	3310      	adds	r3, #16
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7ff f86a 	bl	80076c0 <_ZN13geometry_msgs5Twist7getTypeEv>
 80085ec:	4603      	mov	r3, r0
  }
 80085ee:	4618      	mov	r0, r3
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b082      	sub	sp, #8
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	3310      	adds	r3, #16
 8008602:	4618      	mov	r0, r3
 8008604:	f7ff f86a 	bl	80076dc <_ZN13geometry_msgs5Twist6getMD5Ev>
 8008608:	4603      	mov	r3, r0
  }
 800860a:	4618      	mov	r0, r3
 800860c:	3708      	adds	r7, #8
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}

08008612 <_GLOBAL__sub_I_nh>:
 8008612:	b580      	push	{r7, lr}
 8008614:	af00      	add	r7, sp, #0
 8008616:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800861a:	2001      	movs	r0, #1
 800861c:	f7ff ff76 	bl	800850c <_Z41__static_initialization_and_destruction_0ii>
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8008628:	4b18      	ldr	r3, [pc, #96]	; (800868c <MX_SPI2_Init+0x68>)
 800862a:	4a19      	ldr	r2, [pc, #100]	; (8008690 <MX_SPI2_Init+0x6c>)
 800862c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800862e:	4b17      	ldr	r3, [pc, #92]	; (800868c <MX_SPI2_Init+0x68>)
 8008630:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008634:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8008636:	4b15      	ldr	r3, [pc, #84]	; (800868c <MX_SPI2_Init+0x68>)
 8008638:	2200      	movs	r2, #0
 800863a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800863c:	4b13      	ldr	r3, [pc, #76]	; (800868c <MX_SPI2_Init+0x68>)
 800863e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008642:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8008644:	4b11      	ldr	r3, [pc, #68]	; (800868c <MX_SPI2_Init+0x68>)
 8008646:	2202      	movs	r2, #2
 8008648:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800864a:	4b10      	ldr	r3, [pc, #64]	; (800868c <MX_SPI2_Init+0x68>)
 800864c:	2201      	movs	r2, #1
 800864e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8008650:	4b0e      	ldr	r3, [pc, #56]	; (800868c <MX_SPI2_Init+0x68>)
 8008652:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008656:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8008658:	4b0c      	ldr	r3, [pc, #48]	; (800868c <MX_SPI2_Init+0x68>)
 800865a:	2230      	movs	r2, #48	; 0x30
 800865c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800865e:	4b0b      	ldr	r3, [pc, #44]	; (800868c <MX_SPI2_Init+0x68>)
 8008660:	2200      	movs	r2, #0
 8008662:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8008664:	4b09      	ldr	r3, [pc, #36]	; (800868c <MX_SPI2_Init+0x68>)
 8008666:	2200      	movs	r2, #0
 8008668:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800866a:	4b08      	ldr	r3, [pc, #32]	; (800868c <MX_SPI2_Init+0x68>)
 800866c:	2200      	movs	r2, #0
 800866e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8008670:	4b06      	ldr	r3, [pc, #24]	; (800868c <MX_SPI2_Init+0x68>)
 8008672:	220a      	movs	r2, #10
 8008674:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8008676:	4805      	ldr	r0, [pc, #20]	; (800868c <MX_SPI2_Init+0x68>)
 8008678:	f003 fb8e 	bl	800bd98 <HAL_SPI_Init>
 800867c:	4603      	mov	r3, r0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d001      	beq.n	8008686 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8008682:	f7fd fad9 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8008686:	bf00      	nop
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	20001250 	.word	0x20001250
 8008690:	40003800 	.word	0x40003800

08008694 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b08a      	sub	sp, #40	; 0x28
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800869c:	f107 0314 	add.w	r3, r7, #20
 80086a0:	2200      	movs	r2, #0
 80086a2:	601a      	str	r2, [r3, #0]
 80086a4:	605a      	str	r2, [r3, #4]
 80086a6:	609a      	str	r2, [r3, #8]
 80086a8:	60da      	str	r2, [r3, #12]
 80086aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a19      	ldr	r2, [pc, #100]	; (8008718 <HAL_SPI_MspInit+0x84>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d12c      	bne.n	8008710 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80086b6:	2300      	movs	r3, #0
 80086b8:	613b      	str	r3, [r7, #16]
 80086ba:	4b18      	ldr	r3, [pc, #96]	; (800871c <HAL_SPI_MspInit+0x88>)
 80086bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086be:	4a17      	ldr	r2, [pc, #92]	; (800871c <HAL_SPI_MspInit+0x88>)
 80086c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80086c4:	6413      	str	r3, [r2, #64]	; 0x40
 80086c6:	4b15      	ldr	r3, [pc, #84]	; (800871c <HAL_SPI_MspInit+0x88>)
 80086c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086ce:	613b      	str	r3, [r7, #16]
 80086d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80086d2:	2300      	movs	r3, #0
 80086d4:	60fb      	str	r3, [r7, #12]
 80086d6:	4b11      	ldr	r3, [pc, #68]	; (800871c <HAL_SPI_MspInit+0x88>)
 80086d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086da:	4a10      	ldr	r2, [pc, #64]	; (800871c <HAL_SPI_MspInit+0x88>)
 80086dc:	f043 0302 	orr.w	r3, r3, #2
 80086e0:	6313      	str	r3, [r2, #48]	; 0x30
 80086e2:	4b0e      	ldr	r3, [pc, #56]	; (800871c <HAL_SPI_MspInit+0x88>)
 80086e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086e6:	f003 0302 	and.w	r3, r3, #2
 80086ea:	60fb      	str	r3, [r7, #12]
 80086ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80086ee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80086f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086f4:	2302      	movs	r3, #2
 80086f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086f8:	2300      	movs	r3, #0
 80086fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086fc:	2300      	movs	r3, #0
 80086fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8008700:	2305      	movs	r3, #5
 8008702:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008704:	f107 0314 	add.w	r3, r7, #20
 8008708:	4619      	mov	r1, r3
 800870a:	4805      	ldr	r0, [pc, #20]	; (8008720 <HAL_SPI_MspInit+0x8c>)
 800870c:	f003 f962 	bl	800b9d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8008710:	bf00      	nop
 8008712:	3728      	adds	r7, #40	; 0x28
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}
 8008718:	40003800 	.word	0x40003800
 800871c:	40023800 	.word	0x40023800
 8008720:	40020400 	.word	0x40020400

08008724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800872a:	2300      	movs	r3, #0
 800872c:	607b      	str	r3, [r7, #4]
 800872e:	4b10      	ldr	r3, [pc, #64]	; (8008770 <HAL_MspInit+0x4c>)
 8008730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008732:	4a0f      	ldr	r2, [pc, #60]	; (8008770 <HAL_MspInit+0x4c>)
 8008734:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008738:	6453      	str	r3, [r2, #68]	; 0x44
 800873a:	4b0d      	ldr	r3, [pc, #52]	; (8008770 <HAL_MspInit+0x4c>)
 800873c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800873e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008742:	607b      	str	r3, [r7, #4]
 8008744:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008746:	2300      	movs	r3, #0
 8008748:	603b      	str	r3, [r7, #0]
 800874a:	4b09      	ldr	r3, [pc, #36]	; (8008770 <HAL_MspInit+0x4c>)
 800874c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874e:	4a08      	ldr	r2, [pc, #32]	; (8008770 <HAL_MspInit+0x4c>)
 8008750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008754:	6413      	str	r3, [r2, #64]	; 0x40
 8008756:	4b06      	ldr	r3, [pc, #24]	; (8008770 <HAL_MspInit+0x4c>)
 8008758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800875a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800875e:	603b      	str	r3, [r7, #0]
 8008760:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8008762:	2007      	movs	r0, #7
 8008764:	f002 fcf2 	bl	800b14c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008768:	bf00      	nop
 800876a:	3708      	adds	r7, #8
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}
 8008770:	40023800 	.word	0x40023800

08008774 <LL_DMA_EnableStream>:
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800877e:	4a0c      	ldr	r2, [pc, #48]	; (80087b0 <LL_DMA_EnableStream+0x3c>)
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	4413      	add	r3, r2
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	461a      	mov	r2, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4413      	add	r3, r2
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4908      	ldr	r1, [pc, #32]	; (80087b0 <LL_DMA_EnableStream+0x3c>)
 8008790:	683a      	ldr	r2, [r7, #0]
 8008792:	440a      	add	r2, r1
 8008794:	7812      	ldrb	r2, [r2, #0]
 8008796:	4611      	mov	r1, r2
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	440a      	add	r2, r1
 800879c:	f043 0301 	orr.w	r3, r3, #1
 80087a0:	6013      	str	r3, [r2, #0]
}
 80087a2:	bf00      	nop
 80087a4:	370c      	adds	r7, #12
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	08013c5c 	.word	0x08013c5c

080087b4 <LL_DMA_DisableStream>:
{
 80087b4:	b480      	push	{r7}
 80087b6:	b083      	sub	sp, #12
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80087be:	4a0c      	ldr	r2, [pc, #48]	; (80087f0 <LL_DMA_DisableStream+0x3c>)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	4413      	add	r3, r2
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	461a      	mov	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4413      	add	r3, r2
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4908      	ldr	r1, [pc, #32]	; (80087f0 <LL_DMA_DisableStream+0x3c>)
 80087d0:	683a      	ldr	r2, [r7, #0]
 80087d2:	440a      	add	r2, r1
 80087d4:	7812      	ldrb	r2, [r2, #0]
 80087d6:	4611      	mov	r1, r2
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	440a      	add	r2, r1
 80087dc:	f023 0301 	bic.w	r3, r3, #1
 80087e0:	6013      	str	r3, [r2, #0]
}
 80087e2:	bf00      	nop
 80087e4:	370c      	adds	r7, #12
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	08013c5c 	.word	0x08013c5c

080087f4 <LL_DMA_IsActiveFlag_TC3>:
  * @rmtoll LISR  TCIF3    LL_DMA_IsActiveFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3));
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008804:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008808:	bf0c      	ite	eq
 800880a:	2301      	moveq	r3, #1
 800880c:	2300      	movne	r3, #0
 800880e:	b2db      	uxtb	r3, r3
}
 8008810:	4618      	mov	r0, r3
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <LL_DMA_ClearFlag_TC3>:
  * @rmtoll LIFCR  CTCIF3    LL_DMA_ClearFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF3);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800882a:	609a      	str	r2, [r3, #8]
}
 800882c:	bf00      	nop
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <LL_TIM_ClearFlag_CC1>:
{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f06f 0202 	mvn.w	r2, #2
 8008846:	611a      	str	r2, [r3, #16]
}
 8008848:	bf00      	nop
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <LL_TIM_IsActiveFlag_CC1>:
{
 8008854:	b480      	push	{r7}
 8008856:	b083      	sub	sp, #12
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	f003 0302 	and.w	r3, r3, #2
 8008864:	2b02      	cmp	r3, #2
 8008866:	d101      	bne.n	800886c <LL_TIM_IsActiveFlag_CC1+0x18>
 8008868:	2301      	movs	r3, #1
 800886a:	e000      	b.n	800886e <LL_TIM_IsActiveFlag_CC1+0x1a>
 800886c:	2300      	movs	r3, #0
}
 800886e:	4618      	mov	r0, r3
 8008870:	370c      	adds	r7, #12
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr

0800887a <LL_USART_IsActiveFlag_RXNE>:
{
 800887a:	b480      	push	{r7}
 800887c:	b083      	sub	sp, #12
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f003 0320 	and.w	r3, r3, #32
 800888a:	2b20      	cmp	r3, #32
 800888c:	bf0c      	ite	eq
 800888e:	2301      	moveq	r3, #1
 8008890:	2300      	movne	r3, #0
 8008892:	b2db      	uxtb	r3, r3
}
 8008894:	4618      	mov	r0, r3
 8008896:	370c      	adds	r7, #12
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <LL_USART_ClearFlag_RXNE>:
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f06f 0220 	mvn.w	r2, #32
 80088ae:	601a      	str	r2, [r3, #0]
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <LL_USART_EnableDMAReq_RX>:
{
 80088bc:	b480      	push	{r7}
 80088be:	b089      	sub	sp, #36	; 0x24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	3314      	adds	r3, #20
 80088c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	e853 3f00 	ldrex	r3, [r3]
 80088d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088d8:	61fb      	str	r3, [r7, #28]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	3314      	adds	r3, #20
 80088de:	69fa      	ldr	r2, [r7, #28]
 80088e0:	61ba      	str	r2, [r7, #24]
 80088e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	6979      	ldr	r1, [r7, #20]
 80088e6:	69ba      	ldr	r2, [r7, #24]
 80088e8:	e841 2300 	strex	r3, r2, [r1]
 80088ec:	613b      	str	r3, [r7, #16]
   return(result);
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1e7      	bne.n	80088c4 <LL_USART_EnableDMAReq_RX+0x8>
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	3724      	adds	r7, #36	; 0x24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <LL_USART_DisableDMAReq_RX>:
{
 8008902:	b480      	push	{r7}
 8008904:	b089      	sub	sp, #36	; 0x24
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	3314      	adds	r3, #20
 800890e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	60bb      	str	r3, [r7, #8]
   return(result);
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800891e:	61fb      	str	r3, [r7, #28]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	3314      	adds	r3, #20
 8008924:	69fa      	ldr	r2, [r7, #28]
 8008926:	61ba      	str	r2, [r7, #24]
 8008928:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892a:	6979      	ldr	r1, [r7, #20]
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	e841 2300 	strex	r3, r2, [r1]
 8008932:	613b      	str	r3, [r7, #16]
   return(result);
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d1e7      	bne.n	800890a <LL_USART_DisableDMAReq_RX+0x8>
}
 800893a:	bf00      	nop
 800893c:	bf00      	nop
 800893e:	3724      	adds	r7, #36	; 0x24
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <LL_GPIO_TogglePin>:
{
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	695b      	ldr	r3, [r3, #20]
 8008956:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	4013      	ands	r3, r2
 800895e:	041a      	lsls	r2, r3, #16
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	43d9      	mvns	r1, r3
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	400b      	ands	r3, r1
 8008968:	431a      	orrs	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	619a      	str	r2, [r3, #24]
}
 800896e:	bf00      	nop
 8008970:	3714      	adds	r7, #20
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr

0800897a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800897a:	b480      	push	{r7}
 800897c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800897e:	e7fe      	b.n	800897e <NMI_Handler+0x4>

08008980 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008980:	b480      	push	{r7}
 8008982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008984:	e7fe      	b.n	8008984 <HardFault_Handler+0x4>

08008986 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008986:	b480      	push	{r7}
 8008988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800898a:	e7fe      	b.n	800898a <MemManage_Handler+0x4>

0800898c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800898c:	b480      	push	{r7}
 800898e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008990:	e7fe      	b.n	8008990 <BusFault_Handler+0x4>

08008992 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008992:	b480      	push	{r7}
 8008994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008996:	e7fe      	b.n	8008996 <UsageFault_Handler+0x4>

08008998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008998:	b480      	push	{r7}
 800899a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800899c:	bf00      	nop
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80089a6:	b480      	push	{r7}
 80089a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80089aa:	bf00      	nop
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80089b4:	b480      	push	{r7}
 80089b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80089b8:	bf00      	nop
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr

080089c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80089c6:	f001 fc0b 	bl	800a1e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80089ca:	bf00      	nop
 80089cc:	bd80      	pop	{r7, pc}

080089ce <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80089ce:	b480      	push	{r7}
 80089d0:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80089d2:	bf00      	nop
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr

080089dc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC3(DMA1)) {
 80089e0:	4807      	ldr	r0, [pc, #28]	; (8008a00 <DMA1_Stream3_IRQHandler+0x24>)
 80089e2:	f7ff ff07 	bl	80087f4 <LL_DMA_IsActiveFlag_TC3>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d006      	beq.n	80089fa <DMA1_Stream3_IRQHandler+0x1e>
		LL_DMA_ClearFlag_TC3(DMA1);
 80089ec:	4804      	ldr	r0, [pc, #16]	; (8008a00 <DMA1_Stream3_IRQHandler+0x24>)
 80089ee:	f7ff ff15 	bl	800881c <LL_DMA_ClearFlag_TC3>
		LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_3);
 80089f2:	2103      	movs	r1, #3
 80089f4:	4802      	ldr	r0, [pc, #8]	; (8008a00 <DMA1_Stream3_IRQHandler+0x24>)
 80089f6:	f7ff fedd 	bl	80087b4 <LL_DMA_DisableStream>
  /* USER CODE END DMA1_Stream3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80089fa:	bf00      	nop
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop
 8008a00:	40026000 	.word	0x40026000

08008a04 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8008a08:	4802      	ldr	r0, [pc, #8]	; (8008a14 <DMA1_Stream5_IRQHandler+0x10>)
 8008a0a:	f002 fd79 	bl	800b500 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8008a0e:	bf00      	nop
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	20001458 	.word	0x20001458

08008a18 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8008a1c:	4802      	ldr	r0, [pc, #8]	; (8008a28 <DMA1_Stream6_IRQHandler+0x10>)
 8008a1e:	f002 fd6f 	bl	800b500 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8008a22:	bf00      	nop
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	200014b8 	.word	0x200014b8

08008a2c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b082      	sub	sp, #8
 8008a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
	if((READ_REG(hcan1.Instance->RF0R) & CAN_RF0R_FMP0) != RESET){
 8008a32:	4b17      	ldr	r3, [pc, #92]	; (8008a90 <CAN1_RX0_IRQHandler+0x64>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	68db      	ldr	r3, [r3, #12]
 8008a38:	f003 0303 	and.w	r3, r3, #3
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d01f      	beq.n	8008a80 <CAN1_RX0_IRQHandler+0x54>
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxMSG, RxData);
 8008a40:	4b14      	ldr	r3, [pc, #80]	; (8008a94 <CAN1_RX0_IRQHandler+0x68>)
 8008a42:	4a15      	ldr	r2, [pc, #84]	; (8008a98 <CAN1_RX0_IRQHandler+0x6c>)
 8008a44:	2100      	movs	r1, #0
 8008a46:	4812      	ldr	r0, [pc, #72]	; (8008a90 <CAN1_RX0_IRQHandler+0x64>)
 8008a48:	f001 ff3e 	bl	800a8c8 <HAL_CAN_GetRxMessage>
		if(RxMSG.StdId == CAN_CURRENT_W_ID){
 8008a4c:	4b12      	ldr	r3, [pc, #72]	; (8008a98 <CAN1_RX0_IRQHandler+0x6c>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2b05      	cmp	r3, #5
 8008a52:	d115      	bne.n	8008a80 <CAN1_RX0_IRQHandler+0x54>
			uint16_t velocity_tmp;
			velocity_tmp = RxData[1] << 8 | RxData[0];
 8008a54:	4b0f      	ldr	r3, [pc, #60]	; (8008a94 <CAN1_RX0_IRQHandler+0x68>)
 8008a56:	785b      	ldrb	r3, [r3, #1]
 8008a58:	021b      	lsls	r3, r3, #8
 8008a5a:	b21a      	sxth	r2, r3
 8008a5c:	4b0d      	ldr	r3, [pc, #52]	; (8008a94 <CAN1_RX0_IRQHandler+0x68>)
 8008a5e:	781b      	ldrb	r3, [r3, #0]
 8008a60:	b21b      	sxth	r3, r3
 8008a62:	4313      	orrs	r3, r2
 8008a64:	b21b      	sxth	r3, r3
 8008a66:	80fb      	strh	r3, [r7, #6]
			V_current = velocity_tmp*CAN_RX_GAIN;
 8008a68:	88fb      	ldrh	r3, [r7, #6]
 8008a6a:	ee07 3a90 	vmov	s15, r3
 8008a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a72:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8008a9c <CAN1_RX0_IRQHandler+0x70>
 8008a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a7a:	4b09      	ldr	r3, [pc, #36]	; (8008aa0 <CAN1_RX0_IRQHandler+0x74>)
 8008a7c:	edc3 7a00 	vstr	s15, [r3]
		}
	}
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008a80:	4803      	ldr	r0, [pc, #12]	; (8008a90 <CAN1_RX0_IRQHandler+0x64>)
 8008a82:	f002 f859 	bl	800ab38 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8008a86:	bf00      	nop
 8008a88:	3708      	adds	r7, #8
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	200001dc 	.word	0x200001dc
 8008a94:	20000344 	.word	0x20000344
 8008a98:	20000320 	.word	0x20000320
 8008a9c:	3c23d70a 	.word	0x3c23d70a
 8008aa0:	20000350 	.word	0x20000350

08008aa4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8008aa8:	4802      	ldr	r0, [pc, #8]	; (8008ab4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8008aaa:	f003 fd7a 	bl	800c5a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8008aae:	bf00      	nop
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	200012f8 	.word	0x200012f8

08008ab8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	TimerInterrupt_1ms();
 8008abc:	f7fa f97c 	bl	8002db8 <TimerInterrupt_1ms>
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8008ac0:	bf00      	nop
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008ac8:	4802      	ldr	r0, [pc, #8]	; (8008ad4 <USART2_IRQHandler+0x10>)
 8008aca:	f004 fd1b 	bl	800d504 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008ace:	bf00      	nop
 8008ad0:	bd80      	pop	{r7, pc}
 8008ad2:	bf00      	nop
 8008ad4:	20001414 	.word	0x20001414

08008ad8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */
	if(LL_USART_IsActiveFlag_RXNE(USART3)){
 8008adc:	4817      	ldr	r0, [pc, #92]	; (8008b3c <USART3_IRQHandler+0x64>)
 8008ade:	f7ff fecc 	bl	800887a <LL_USART_IsActiveFlag_RXNE>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d027      	beq.n	8008b38 <USART3_IRQHandler+0x60>
		LL_GPIO_TogglePin(GPIOA, LD2_Pin);			// for initial check the GPS data transmit
 8008ae8:	2120      	movs	r1, #32
 8008aea:	4815      	ldr	r0, [pc, #84]	; (8008b40 <USART3_IRQHandler+0x68>)
 8008aec:	f7ff ff2c 	bl	8008948 <LL_GPIO_TogglePin>
		LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_1);
 8008af0:	2101      	movs	r1, #1
 8008af2:	4814      	ldr	r0, [pc, #80]	; (8008b44 <USART3_IRQHandler+0x6c>)
 8008af4:	f7ff fe3e 	bl	8008774 <LL_DMA_EnableStream>
		LL_USART_EnableDMAReq_RX(USART3);
 8008af8:	4810      	ldr	r0, [pc, #64]	; (8008b3c <USART3_IRQHandler+0x64>)
 8008afa:	f7ff fedf 	bl	80088bc <LL_USART_EnableDMAReq_RX>
		LL_USART_ClearFlag_RXNE(USART3);
 8008afe:	480f      	ldr	r0, [pc, #60]	; (8008b3c <USART3_IRQHandler+0x64>)
 8008b00:	f7ff fece 	bl	80088a0 <LL_USART_ClearFlag_RXNE>
		static uint8_t check_dma = 0;
		check_dma++;
 8008b04:	4b10      	ldr	r3, [pc, #64]	; (8008b48 <USART3_IRQHandler+0x70>)
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	b2da      	uxtb	r2, r3
 8008b0c:	4b0e      	ldr	r3, [pc, #56]	; (8008b48 <USART3_IRQHandler+0x70>)
 8008b0e:	701a      	strb	r2, [r3, #0]
		if(check_dma >= sizeof(gpsdata)){
 8008b10:	4b0d      	ldr	r3, [pc, #52]	; (8008b48 <USART3_IRQHandler+0x70>)
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	2b23      	cmp	r3, #35	; 0x23
 8008b16:	d90c      	bls.n	8008b32 <USART3_IRQHandler+0x5a>
			LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_1);
 8008b18:	2101      	movs	r1, #1
 8008b1a:	480a      	ldr	r0, [pc, #40]	; (8008b44 <USART3_IRQHandler+0x6c>)
 8008b1c:	f7ff fe4a 	bl	80087b4 <LL_DMA_DisableStream>
			LL_USART_DisableDMAReq_RX(USART3);
 8008b20:	4806      	ldr	r0, [pc, #24]	; (8008b3c <USART3_IRQHandler+0x64>)
 8008b22:	f7ff feee 	bl	8008902 <LL_USART_DisableDMAReq_RX>
			check_dma = 0;
 8008b26:	4b08      	ldr	r3, [pc, #32]	; (8008b48 <USART3_IRQHandler+0x70>)
 8008b28:	2200      	movs	r2, #0
 8008b2a:	701a      	strb	r2, [r3, #0]
			update_gps = 1;
 8008b2c:	4b07      	ldr	r3, [pc, #28]	; (8008b4c <USART3_IRQHandler+0x74>)
 8008b2e:	2201      	movs	r2, #1
 8008b30:	701a      	strb	r2, [r3, #0]
		}
			LL_USART_DisableDMAReq_RX(USART3);
 8008b32:	4802      	ldr	r0, [pc, #8]	; (8008b3c <USART3_IRQHandler+0x64>)
 8008b34:	f7ff fee5 	bl	8008902 <LL_USART_DisableDMAReq_RX>
	}
  /* USER CODE END USART3_IRQn 1 */
}
 8008b38:	bf00      	nop
 8008b3a:	bd80      	pop	{r7, pc}
 8008b3c:	40004800 	.word	0x40004800
 8008b40:	40020000 	.word	0x40020000
 8008b44:	40026000 	.word	0x40026000
 8008b48:	200012a8 	.word	0x200012a8
 8008b4c:	20000378 	.word	0x20000378

08008b50 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8008b54:	4802      	ldr	r0, [pc, #8]	; (8008b60 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8008b56:	f003 fd24 	bl	800c5a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8008b5a:	bf00      	nop
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	20001340 	.word	0x20001340

08008b64 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8008b68:	4802      	ldr	r0, [pc, #8]	; (8008b74 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8008b6a:	f003 fd1a 	bl	800c5a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8008b6e:	bf00      	nop
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop
 8008b74:	20001388 	.word	0x20001388

08008b78 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */
	if (LL_TIM_IsActiveFlag_CC1(TIM8) != RESET) {
 8008b7c:	4805      	ldr	r0, [pc, #20]	; (8008b94 <TIM8_CC_IRQHandler+0x1c>)
 8008b7e:	f7ff fe69 	bl	8008854 <LL_TIM_IsActiveFlag_CC1>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d002      	beq.n	8008b8e <TIM8_CC_IRQHandler+0x16>
		LL_TIM_ClearFlag_CC1(TIM8);
 8008b88:	4802      	ldr	r0, [pc, #8]	; (8008b94 <TIM8_CC_IRQHandler+0x1c>)
 8008b8a:	f7ff fe55 	bl	8008838 <LL_TIM_ClearFlag_CC1>
	}
  /* USER CODE END TIM8_CC_IRQn 0 */
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8008b8e:	bf00      	nop
 8008b90:	bd80      	pop	{r7, pc}
 8008b92:	bf00      	nop
 8008b94:	40010400 	.word	0x40010400

08008b98 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	RxD0Interrupt();
 8008b9c:	f7fa f93e 	bl	8002e1c <RxD0Interrupt>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8008ba0:	bf00      	nop
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	af00      	add	r7, sp, #0
	return 1;
 8008ba8:	2301      	movs	r3, #1
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <_kill>:

int _kill(int pid, int sig)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8008bbe:	f00a fcaf 	bl	8013520 <__errno>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	2216      	movs	r2, #22
 8008bc6:	601a      	str	r2, [r3, #0]
	return -1;
 8008bc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3708      	adds	r7, #8
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <_exit>:

void _exit (int status)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b082      	sub	sp, #8
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f7ff ffe7 	bl	8008bb4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8008be6:	e7fe      	b.n	8008be6 <_exit+0x12>

08008be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b086      	sub	sp, #24
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008bf0:	4a14      	ldr	r2, [pc, #80]	; (8008c44 <_sbrk+0x5c>)
 8008bf2:	4b15      	ldr	r3, [pc, #84]	; (8008c48 <_sbrk+0x60>)
 8008bf4:	1ad3      	subs	r3, r2, r3
 8008bf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008bfc:	4b13      	ldr	r3, [pc, #76]	; (8008c4c <_sbrk+0x64>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d102      	bne.n	8008c0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008c04:	4b11      	ldr	r3, [pc, #68]	; (8008c4c <_sbrk+0x64>)
 8008c06:	4a12      	ldr	r2, [pc, #72]	; (8008c50 <_sbrk+0x68>)
 8008c08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008c0a:	4b10      	ldr	r3, [pc, #64]	; (8008c4c <_sbrk+0x64>)
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4413      	add	r3, r2
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d207      	bcs.n	8008c28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008c18:	f00a fc82 	bl	8013520 <__errno>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	220c      	movs	r2, #12
 8008c20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008c22:	f04f 33ff 	mov.w	r3, #4294967295
 8008c26:	e009      	b.n	8008c3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008c28:	4b08      	ldr	r3, [pc, #32]	; (8008c4c <_sbrk+0x64>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008c2e:	4b07      	ldr	r3, [pc, #28]	; (8008c4c <_sbrk+0x64>)
 8008c30:	681a      	ldr	r2, [r3, #0]
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4413      	add	r3, r2
 8008c36:	4a05      	ldr	r2, [pc, #20]	; (8008c4c <_sbrk+0x64>)
 8008c38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3718      	adds	r7, #24
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	20020000 	.word	0x20020000
 8008c48:	00000400 	.word	0x00000400
 8008c4c:	200012ac 	.word	0x200012ac
 8008c50:	20001530 	.word	0x20001530

08008c54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008c54:	b480      	push	{r7}
 8008c56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008c58:	4b06      	ldr	r3, [pc, #24]	; (8008c74 <SystemInit+0x20>)
 8008c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c5e:	4a05      	ldr	r2, [pc, #20]	; (8008c74 <SystemInit+0x20>)
 8008c60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008c68:	bf00      	nop
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr
 8008c72:	bf00      	nop
 8008c74:	e000ed00 	.word	0xe000ed00

08008c78 <__NVIC_GetPriorityGrouping>:
{
 8008c78:	b480      	push	{r7}
 8008c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008c7c:	4b04      	ldr	r3, [pc, #16]	; (8008c90 <__NVIC_GetPriorityGrouping+0x18>)
 8008c7e:	68db      	ldr	r3, [r3, #12]
 8008c80:	0a1b      	lsrs	r3, r3, #8
 8008c82:	f003 0307 	and.w	r3, r3, #7
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr
 8008c90:	e000ed00 	.word	0xe000ed00

08008c94 <__NVIC_EnableIRQ>:
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	db0b      	blt.n	8008cbe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008ca6:	79fb      	ldrb	r3, [r7, #7]
 8008ca8:	f003 021f 	and.w	r2, r3, #31
 8008cac:	4907      	ldr	r1, [pc, #28]	; (8008ccc <__NVIC_EnableIRQ+0x38>)
 8008cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cb2:	095b      	lsrs	r3, r3, #5
 8008cb4:	2001      	movs	r0, #1
 8008cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8008cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008cbe:	bf00      	nop
 8008cc0:	370c      	adds	r7, #12
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	e000e100 	.word	0xe000e100

08008cd0 <__NVIC_SetPriority>:
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	6039      	str	r1, [r7, #0]
 8008cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	db0a      	blt.n	8008cfa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	b2da      	uxtb	r2, r3
 8008ce8:	490c      	ldr	r1, [pc, #48]	; (8008d1c <__NVIC_SetPriority+0x4c>)
 8008cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cee:	0112      	lsls	r2, r2, #4
 8008cf0:	b2d2      	uxtb	r2, r2
 8008cf2:	440b      	add	r3, r1
 8008cf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008cf8:	e00a      	b.n	8008d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	4908      	ldr	r1, [pc, #32]	; (8008d20 <__NVIC_SetPriority+0x50>)
 8008d00:	79fb      	ldrb	r3, [r7, #7]
 8008d02:	f003 030f 	and.w	r3, r3, #15
 8008d06:	3b04      	subs	r3, #4
 8008d08:	0112      	lsls	r2, r2, #4
 8008d0a:	b2d2      	uxtb	r2, r2
 8008d0c:	440b      	add	r3, r1
 8008d0e:	761a      	strb	r2, [r3, #24]
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr
 8008d1c:	e000e100 	.word	0xe000e100
 8008d20:	e000ed00 	.word	0xe000ed00

08008d24 <NVIC_EncodePriority>:
{
 8008d24:	b480      	push	{r7}
 8008d26:	b089      	sub	sp, #36	; 0x24
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f003 0307 	and.w	r3, r3, #7
 8008d36:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	f1c3 0307 	rsb	r3, r3, #7
 8008d3e:	2b04      	cmp	r3, #4
 8008d40:	bf28      	it	cs
 8008d42:	2304      	movcs	r3, #4
 8008d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008d46:	69fb      	ldr	r3, [r7, #28]
 8008d48:	3304      	adds	r3, #4
 8008d4a:	2b06      	cmp	r3, #6
 8008d4c:	d902      	bls.n	8008d54 <NVIC_EncodePriority+0x30>
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	3b03      	subs	r3, #3
 8008d52:	e000      	b.n	8008d56 <NVIC_EncodePriority+0x32>
 8008d54:	2300      	movs	r3, #0
 8008d56:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d58:	f04f 32ff 	mov.w	r2, #4294967295
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d62:	43da      	mvns	r2, r3
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	401a      	ands	r2, r3
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	fa01 f303 	lsl.w	r3, r1, r3
 8008d76:	43d9      	mvns	r1, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d7c:	4313      	orrs	r3, r2
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3724      	adds	r7, #36	; 0x24
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr
	...

08008d8c <LL_AHB1_GRP1_EnableClock>:
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b085      	sub	sp, #20
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8008d94:	4b08      	ldr	r3, [pc, #32]	; (8008db8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008d96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d98:	4907      	ldr	r1, [pc, #28]	; (8008db8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008da0:	4b05      	ldr	r3, [pc, #20]	; (8008db8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008da2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4013      	ands	r3, r2
 8008da8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008daa:	68fb      	ldr	r3, [r7, #12]
}
 8008dac:	bf00      	nop
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	40023800 	.word	0x40023800

08008dbc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8008dc4:	4b08      	ldr	r3, [pc, #32]	; (8008de8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008dc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008dc8:	4907      	ldr	r1, [pc, #28]	; (8008de8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8008dd0:	4b05      	ldr	r3, [pc, #20]	; (8008de8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008dd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4013      	ands	r3, r2
 8008dd8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008dda:	68fb      	ldr	r3, [r7, #12]
}
 8008ddc:	bf00      	nop
 8008dde:	3714      	adds	r7, #20
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr
 8008de8:	40023800 	.word	0x40023800

08008dec <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b085      	sub	sp, #20
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8008df4:	4b08      	ldr	r3, [pc, #32]	; (8008e18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8008df6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008df8:	4907      	ldr	r1, [pc, #28]	; (8008e18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8008e00:	4b05      	ldr	r3, [pc, #20]	; (8008e18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8008e02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4013      	ands	r3, r2
 8008e08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
}
 8008e0c:	bf00      	nop
 8008e0e:	3714      	adds	r7, #20
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr
 8008e18:	40023800 	.word	0x40023800

08008e1c <LL_TIM_DisableARRPreload>:
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	601a      	str	r2, [r3, #0]
}
 8008e30:	bf00      	nop
 8008e32:	370c      	adds	r7, #12
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr

08008e3c <LL_TIM_CC_DisableChannel>:
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a1a      	ldr	r2, [r3, #32]
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	43db      	mvns	r3, r3
 8008e4e:	401a      	ands	r2, r3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	621a      	str	r2, [r3, #32]
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <LL_TIM_OC_DisableFast>:
{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d01c      	beq.n	8008eaa <LL_TIM_OC_DisableFast+0x4a>
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	2b04      	cmp	r3, #4
 8008e74:	d017      	beq.n	8008ea6 <LL_TIM_OC_DisableFast+0x46>
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	2b10      	cmp	r3, #16
 8008e7a:	d012      	beq.n	8008ea2 <LL_TIM_OC_DisableFast+0x42>
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	2b40      	cmp	r3, #64	; 0x40
 8008e80:	d00d      	beq.n	8008e9e <LL_TIM_OC_DisableFast+0x3e>
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e88:	d007      	beq.n	8008e9a <LL_TIM_OC_DisableFast+0x3a>
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e90:	d101      	bne.n	8008e96 <LL_TIM_OC_DisableFast+0x36>
 8008e92:	2305      	movs	r3, #5
 8008e94:	e00a      	b.n	8008eac <LL_TIM_OC_DisableFast+0x4c>
 8008e96:	2306      	movs	r3, #6
 8008e98:	e008      	b.n	8008eac <LL_TIM_OC_DisableFast+0x4c>
 8008e9a:	2304      	movs	r3, #4
 8008e9c:	e006      	b.n	8008eac <LL_TIM_OC_DisableFast+0x4c>
 8008e9e:	2303      	movs	r3, #3
 8008ea0:	e004      	b.n	8008eac <LL_TIM_OC_DisableFast+0x4c>
 8008ea2:	2302      	movs	r3, #2
 8008ea4:	e002      	b.n	8008eac <LL_TIM_OC_DisableFast+0x4c>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e000      	b.n	8008eac <LL_TIM_OC_DisableFast+0x4c>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	3318      	adds	r3, #24
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	7bfb      	ldrb	r3, [r7, #15]
 8008eb6:	4a0b      	ldr	r2, [pc, #44]	; (8008ee4 <LL_TIM_OC_DisableFast+0x84>)
 8008eb8:	5cd3      	ldrb	r3, [r2, r3]
 8008eba:	440b      	add	r3, r1
 8008ebc:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	7bfb      	ldrb	r3, [r7, #15]
 8008ec4:	4908      	ldr	r1, [pc, #32]	; (8008ee8 <LL_TIM_OC_DisableFast+0x88>)
 8008ec6:	5ccb      	ldrb	r3, [r1, r3]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	2304      	movs	r3, #4
 8008ecc:	408b      	lsls	r3, r1
 8008ece:	43db      	mvns	r3, r3
 8008ed0:	401a      	ands	r2, r3
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	601a      	str	r2, [r3, #0]
}
 8008ed6:	bf00      	nop
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	08013c7c 	.word	0x08013c7c
 8008ee8:	08013c84 	.word	0x08013c84

08008eec <LL_TIM_IC_SetActiveInput>:
{
 8008eec:	b480      	push	{r7}
 8008eee:	b087      	sub	sp, #28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d01c      	beq.n	8008f38 <LL_TIM_IC_SetActiveInput+0x4c>
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	2b04      	cmp	r3, #4
 8008f02:	d017      	beq.n	8008f34 <LL_TIM_IC_SetActiveInput+0x48>
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	2b10      	cmp	r3, #16
 8008f08:	d012      	beq.n	8008f30 <LL_TIM_IC_SetActiveInput+0x44>
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	2b40      	cmp	r3, #64	; 0x40
 8008f0e:	d00d      	beq.n	8008f2c <LL_TIM_IC_SetActiveInput+0x40>
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f16:	d007      	beq.n	8008f28 <LL_TIM_IC_SetActiveInput+0x3c>
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f1e:	d101      	bne.n	8008f24 <LL_TIM_IC_SetActiveInput+0x38>
 8008f20:	2305      	movs	r3, #5
 8008f22:	e00a      	b.n	8008f3a <LL_TIM_IC_SetActiveInput+0x4e>
 8008f24:	2306      	movs	r3, #6
 8008f26:	e008      	b.n	8008f3a <LL_TIM_IC_SetActiveInput+0x4e>
 8008f28:	2304      	movs	r3, #4
 8008f2a:	e006      	b.n	8008f3a <LL_TIM_IC_SetActiveInput+0x4e>
 8008f2c:	2303      	movs	r3, #3
 8008f2e:	e004      	b.n	8008f3a <LL_TIM_IC_SetActiveInput+0x4e>
 8008f30:	2302      	movs	r3, #2
 8008f32:	e002      	b.n	8008f3a <LL_TIM_IC_SetActiveInput+0x4e>
 8008f34:	2301      	movs	r3, #1
 8008f36:	e000      	b.n	8008f3a <LL_TIM_IC_SetActiveInput+0x4e>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	3318      	adds	r3, #24
 8008f40:	4619      	mov	r1, r3
 8008f42:	7dfb      	ldrb	r3, [r7, #23]
 8008f44:	4a0e      	ldr	r2, [pc, #56]	; (8008f80 <LL_TIM_IC_SetActiveInput+0x94>)
 8008f46:	5cd3      	ldrb	r3, [r2, r3]
 8008f48:	440b      	add	r3, r1
 8008f4a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	681a      	ldr	r2, [r3, #0]
 8008f50:	7dfb      	ldrb	r3, [r7, #23]
 8008f52:	490c      	ldr	r1, [pc, #48]	; (8008f84 <LL_TIM_IC_SetActiveInput+0x98>)
 8008f54:	5ccb      	ldrb	r3, [r1, r3]
 8008f56:	4619      	mov	r1, r3
 8008f58:	2303      	movs	r3, #3
 8008f5a:	408b      	lsls	r3, r1
 8008f5c:	43db      	mvns	r3, r3
 8008f5e:	401a      	ands	r2, r3
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	0c1b      	lsrs	r3, r3, #16
 8008f64:	7df9      	ldrb	r1, [r7, #23]
 8008f66:	4807      	ldr	r0, [pc, #28]	; (8008f84 <LL_TIM_IC_SetActiveInput+0x98>)
 8008f68:	5c41      	ldrb	r1, [r0, r1]
 8008f6a:	408b      	lsls	r3, r1
 8008f6c:	431a      	orrs	r2, r3
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	601a      	str	r2, [r3, #0]
}
 8008f72:	bf00      	nop
 8008f74:	371c      	adds	r7, #28
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop
 8008f80:	08013c7c 	.word	0x08013c7c
 8008f84:	08013c8c 	.word	0x08013c8c

08008f88 <LL_TIM_IC_SetPrescaler>:
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b087      	sub	sp, #28
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d01c      	beq.n	8008fd4 <LL_TIM_IC_SetPrescaler+0x4c>
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	2b04      	cmp	r3, #4
 8008f9e:	d017      	beq.n	8008fd0 <LL_TIM_IC_SetPrescaler+0x48>
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	2b10      	cmp	r3, #16
 8008fa4:	d012      	beq.n	8008fcc <LL_TIM_IC_SetPrescaler+0x44>
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	2b40      	cmp	r3, #64	; 0x40
 8008faa:	d00d      	beq.n	8008fc8 <LL_TIM_IC_SetPrescaler+0x40>
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fb2:	d007      	beq.n	8008fc4 <LL_TIM_IC_SetPrescaler+0x3c>
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fba:	d101      	bne.n	8008fc0 <LL_TIM_IC_SetPrescaler+0x38>
 8008fbc:	2305      	movs	r3, #5
 8008fbe:	e00a      	b.n	8008fd6 <LL_TIM_IC_SetPrescaler+0x4e>
 8008fc0:	2306      	movs	r3, #6
 8008fc2:	e008      	b.n	8008fd6 <LL_TIM_IC_SetPrescaler+0x4e>
 8008fc4:	2304      	movs	r3, #4
 8008fc6:	e006      	b.n	8008fd6 <LL_TIM_IC_SetPrescaler+0x4e>
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e004      	b.n	8008fd6 <LL_TIM_IC_SetPrescaler+0x4e>
 8008fcc:	2302      	movs	r3, #2
 8008fce:	e002      	b.n	8008fd6 <LL_TIM_IC_SetPrescaler+0x4e>
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e000      	b.n	8008fd6 <LL_TIM_IC_SetPrescaler+0x4e>
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	3318      	adds	r3, #24
 8008fdc:	4619      	mov	r1, r3
 8008fde:	7dfb      	ldrb	r3, [r7, #23]
 8008fe0:	4a0e      	ldr	r2, [pc, #56]	; (800901c <LL_TIM_IC_SetPrescaler+0x94>)
 8008fe2:	5cd3      	ldrb	r3, [r2, r3]
 8008fe4:	440b      	add	r3, r1
 8008fe6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	7dfb      	ldrb	r3, [r7, #23]
 8008fee:	490c      	ldr	r1, [pc, #48]	; (8009020 <LL_TIM_IC_SetPrescaler+0x98>)
 8008ff0:	5ccb      	ldrb	r3, [r1, r3]
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	230c      	movs	r3, #12
 8008ff6:	408b      	lsls	r3, r1
 8008ff8:	43db      	mvns	r3, r3
 8008ffa:	401a      	ands	r2, r3
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	0c1b      	lsrs	r3, r3, #16
 8009000:	7df9      	ldrb	r1, [r7, #23]
 8009002:	4807      	ldr	r0, [pc, #28]	; (8009020 <LL_TIM_IC_SetPrescaler+0x98>)
 8009004:	5c41      	ldrb	r1, [r0, r1]
 8009006:	408b      	lsls	r3, r1
 8009008:	431a      	orrs	r2, r3
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	601a      	str	r2, [r3, #0]
}
 800900e:	bf00      	nop
 8009010:	371c      	adds	r7, #28
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	08013c7c 	.word	0x08013c7c
 8009020:	08013c8c 	.word	0x08013c8c

08009024 <LL_TIM_IC_SetFilter>:
{
 8009024:	b480      	push	{r7}
 8009026:	b087      	sub	sp, #28
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	2b01      	cmp	r3, #1
 8009034:	d01c      	beq.n	8009070 <LL_TIM_IC_SetFilter+0x4c>
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	2b04      	cmp	r3, #4
 800903a:	d017      	beq.n	800906c <LL_TIM_IC_SetFilter+0x48>
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2b10      	cmp	r3, #16
 8009040:	d012      	beq.n	8009068 <LL_TIM_IC_SetFilter+0x44>
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2b40      	cmp	r3, #64	; 0x40
 8009046:	d00d      	beq.n	8009064 <LL_TIM_IC_SetFilter+0x40>
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800904e:	d007      	beq.n	8009060 <LL_TIM_IC_SetFilter+0x3c>
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009056:	d101      	bne.n	800905c <LL_TIM_IC_SetFilter+0x38>
 8009058:	2305      	movs	r3, #5
 800905a:	e00a      	b.n	8009072 <LL_TIM_IC_SetFilter+0x4e>
 800905c:	2306      	movs	r3, #6
 800905e:	e008      	b.n	8009072 <LL_TIM_IC_SetFilter+0x4e>
 8009060:	2304      	movs	r3, #4
 8009062:	e006      	b.n	8009072 <LL_TIM_IC_SetFilter+0x4e>
 8009064:	2303      	movs	r3, #3
 8009066:	e004      	b.n	8009072 <LL_TIM_IC_SetFilter+0x4e>
 8009068:	2302      	movs	r3, #2
 800906a:	e002      	b.n	8009072 <LL_TIM_IC_SetFilter+0x4e>
 800906c:	2301      	movs	r3, #1
 800906e:	e000      	b.n	8009072 <LL_TIM_IC_SetFilter+0x4e>
 8009070:	2300      	movs	r3, #0
 8009072:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3318      	adds	r3, #24
 8009078:	4619      	mov	r1, r3
 800907a:	7dfb      	ldrb	r3, [r7, #23]
 800907c:	4a0e      	ldr	r2, [pc, #56]	; (80090b8 <LL_TIM_IC_SetFilter+0x94>)
 800907e:	5cd3      	ldrb	r3, [r2, r3]
 8009080:	440b      	add	r3, r1
 8009082:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	7dfb      	ldrb	r3, [r7, #23]
 800908a:	490c      	ldr	r1, [pc, #48]	; (80090bc <LL_TIM_IC_SetFilter+0x98>)
 800908c:	5ccb      	ldrb	r3, [r1, r3]
 800908e:	4619      	mov	r1, r3
 8009090:	23f0      	movs	r3, #240	; 0xf0
 8009092:	408b      	lsls	r3, r1
 8009094:	43db      	mvns	r3, r3
 8009096:	401a      	ands	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	0c1b      	lsrs	r3, r3, #16
 800909c:	7df9      	ldrb	r1, [r7, #23]
 800909e:	4807      	ldr	r0, [pc, #28]	; (80090bc <LL_TIM_IC_SetFilter+0x98>)
 80090a0:	5c41      	ldrb	r1, [r0, r1]
 80090a2:	408b      	lsls	r3, r1
 80090a4:	431a      	orrs	r2, r3
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	601a      	str	r2, [r3, #0]
}
 80090aa:	bf00      	nop
 80090ac:	371c      	adds	r7, #28
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	08013c7c 	.word	0x08013c7c
 80090bc:	08013c8c 	.word	0x08013c8c

080090c0 <LL_TIM_IC_SetPolarity>:
{
 80090c0:	b480      	push	{r7}
 80090c2:	b087      	sub	sp, #28
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	60f8      	str	r0, [r7, #12]
 80090c8:	60b9      	str	r1, [r7, #8]
 80090ca:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d01c      	beq.n	800910c <LL_TIM_IC_SetPolarity+0x4c>
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	2b04      	cmp	r3, #4
 80090d6:	d017      	beq.n	8009108 <LL_TIM_IC_SetPolarity+0x48>
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	2b10      	cmp	r3, #16
 80090dc:	d012      	beq.n	8009104 <LL_TIM_IC_SetPolarity+0x44>
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	2b40      	cmp	r3, #64	; 0x40
 80090e2:	d00d      	beq.n	8009100 <LL_TIM_IC_SetPolarity+0x40>
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090ea:	d007      	beq.n	80090fc <LL_TIM_IC_SetPolarity+0x3c>
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090f2:	d101      	bne.n	80090f8 <LL_TIM_IC_SetPolarity+0x38>
 80090f4:	2305      	movs	r3, #5
 80090f6:	e00a      	b.n	800910e <LL_TIM_IC_SetPolarity+0x4e>
 80090f8:	2306      	movs	r3, #6
 80090fa:	e008      	b.n	800910e <LL_TIM_IC_SetPolarity+0x4e>
 80090fc:	2304      	movs	r3, #4
 80090fe:	e006      	b.n	800910e <LL_TIM_IC_SetPolarity+0x4e>
 8009100:	2303      	movs	r3, #3
 8009102:	e004      	b.n	800910e <LL_TIM_IC_SetPolarity+0x4e>
 8009104:	2302      	movs	r3, #2
 8009106:	e002      	b.n	800910e <LL_TIM_IC_SetPolarity+0x4e>
 8009108:	2301      	movs	r3, #1
 800910a:	e000      	b.n	800910e <LL_TIM_IC_SetPolarity+0x4e>
 800910c:	2300      	movs	r3, #0
 800910e:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6a1a      	ldr	r2, [r3, #32]
 8009114:	7dfb      	ldrb	r3, [r7, #23]
 8009116:	490b      	ldr	r1, [pc, #44]	; (8009144 <LL_TIM_IC_SetPolarity+0x84>)
 8009118:	5ccb      	ldrb	r3, [r1, r3]
 800911a:	4619      	mov	r1, r3
 800911c:	230a      	movs	r3, #10
 800911e:	408b      	lsls	r3, r1
 8009120:	43db      	mvns	r3, r3
 8009122:	401a      	ands	r2, r3
 8009124:	7dfb      	ldrb	r3, [r7, #23]
 8009126:	4907      	ldr	r1, [pc, #28]	; (8009144 <LL_TIM_IC_SetPolarity+0x84>)
 8009128:	5ccb      	ldrb	r3, [r1, r3]
 800912a:	4619      	mov	r1, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	408b      	lsls	r3, r1
 8009130:	431a      	orrs	r2, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	621a      	str	r2, [r3, #32]
}
 8009136:	bf00      	nop
 8009138:	371c      	adds	r7, #28
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	08013c94 	.word	0x08013c94

08009148 <LL_TIM_SetClockSource>:
{
 8009148:	b480      	push	{r7}
 800914a:	b083      	sub	sp, #12
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	689b      	ldr	r3, [r3, #8]
 8009156:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800915a:	f023 0307 	bic.w	r3, r3, #7
 800915e:	683a      	ldr	r2, [r7, #0]
 8009160:	431a      	orrs	r2, r3
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	609a      	str	r2, [r3, #8]
}
 8009166:	bf00      	nop
 8009168:	370c      	adds	r7, #12
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr

08009172 <LL_TIM_SetTriggerOutput>:
{
 8009172:	b480      	push	{r7}
 8009174:	b083      	sub	sp, #12
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
 800917a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	431a      	orrs	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	605a      	str	r2, [r3, #4]
}
 800918c:	bf00      	nop
 800918e:	370c      	adds	r7, #12
 8009190:	46bd      	mov	sp, r7
 8009192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009196:	4770      	bx	lr

08009198 <LL_TIM_SetSlaveMode>:
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	689b      	ldr	r3, [r3, #8]
 80091a6:	f023 0207 	bic.w	r2, r3, #7
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	431a      	orrs	r2, r3
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	609a      	str	r2, [r3, #8]
}
 80091b2:	bf00      	nop
 80091b4:	370c      	adds	r7, #12
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr

080091be <LL_TIM_SetTriggerInput>:
{
 80091be:	b480      	push	{r7}
 80091c0:	b083      	sub	sp, #12
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
 80091c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	431a      	orrs	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	609a      	str	r2, [r3, #8]
}
 80091d8:	bf00      	nop
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <LL_TIM_DisableMasterSlaveMode>:
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	609a      	str	r2, [r3, #8]
}
 80091f8:	bf00      	nop
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <LL_TIM_DisableIT_TRIG>:
  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	60da      	str	r2, [r3, #12]
}
 8009218:	bf00      	nop
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <LL_TIM_DisableDMAReq_TRIG>:
  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	60da      	str	r2, [r3, #12]
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <MX_TIM2_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b094      	sub	sp, #80	; 0x50
 8009248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800924a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800924e:	2200      	movs	r2, #0
 8009250:	601a      	str	r2, [r3, #0]
 8009252:	605a      	str	r2, [r3, #4]
 8009254:	609a      	str	r2, [r3, #8]
 8009256:	60da      	str	r2, [r3, #12]
 8009258:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800925a:	f107 031c 	add.w	r3, r7, #28
 800925e:	2220      	movs	r2, #32
 8009260:	2100      	movs	r1, #0
 8009262:	4618      	mov	r0, r3
 8009264:	f00a f994 	bl	8013590 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009268:	1d3b      	adds	r3, r7, #4
 800926a:	2200      	movs	r2, #0
 800926c:	601a      	str	r2, [r3, #0]
 800926e:	605a      	str	r2, [r3, #4]
 8009270:	609a      	str	r2, [r3, #8]
 8009272:	60da      	str	r2, [r3, #12]
 8009274:	611a      	str	r2, [r3, #16]
 8009276:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8009278:	2001      	movs	r0, #1
 800927a:	f7ff fd9f 	bl	8008dbc <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800927e:	f7ff fcfb 	bl	8008c78 <__NVIC_GetPriorityGrouping>
 8009282:	4603      	mov	r3, r0
 8009284:	2200      	movs	r2, #0
 8009286:	2100      	movs	r1, #0
 8009288:	4618      	mov	r0, r3
 800928a:	f7ff fd4b 	bl	8008d24 <NVIC_EncodePriority>
 800928e:	4603      	mov	r3, r0
 8009290:	4619      	mov	r1, r3
 8009292:	201c      	movs	r0, #28
 8009294:	f7ff fd1c 	bl	8008cd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8009298:	201c      	movs	r0, #28
 800929a:	f7ff fcfb 	bl	8008c94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800929e:	2300      	movs	r3, #0
 80092a0:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80092a2:	2300      	movs	r3, #0
 80092a4:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4294967295;
 80092a6:	f04f 33ff 	mov.w	r3, #4294967295
 80092aa:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80092ac:	2300      	movs	r3, #0
 80092ae:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80092b0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80092b4:	4619      	mov	r1, r3
 80092b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80092ba:	f005 ff21 	bl	800f100 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80092be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80092c2:	f7ff fdab 	bl	8008e1c <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 80092c6:	2300      	movs	r3, #0
 80092c8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80092ca:	2300      	movs	r3, #0
 80092cc:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80092ce:	2300      	movs	r3, #0
 80092d0:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80092d2:	2300      	movs	r3, #0
 80092d4:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80092d6:	2300      	movs	r3, #0
 80092d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80092da:	f107 031c 	add.w	r3, r7, #28
 80092de:	461a      	mov	r2, r3
 80092e0:	2101      	movs	r1, #1
 80092e2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80092e6:	f005 ffa5 	bl	800f234 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 80092ea:	2101      	movs	r1, #1
 80092ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80092f0:	f7ff fdb6 	bl	8008e60 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80092f4:	2100      	movs	r1, #0
 80092f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80092fa:	f7ff ff3a 	bl	8009172 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80092fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8009302:	f7ff ff6f 	bl	80091e4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8009306:	2001      	movs	r0, #1
 8009308:	f7ff fd40 	bl	8008d8c <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800930c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009310:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8009312:	2302      	movs	r3, #2
 8009314:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8009316:	2300      	movs	r3, #0
 8009318:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800931a:	2300      	movs	r3, #0
 800931c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800931e:	2300      	movs	r3, #0
 8009320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8009322:	2301      	movs	r3, #1
 8009324:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009326:	1d3b      	adds	r3, r7, #4
 8009328:	4619      	mov	r1, r3
 800932a:	4803      	ldr	r0, [pc, #12]	; (8009338 <MX_TIM2_Init+0xf4>)
 800932c:	f005 fc8a 	bl	800ec44 <LL_GPIO_Init>

}
 8009330:	bf00      	nop
 8009332:	3750      	adds	r7, #80	; 0x50
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	40020000 	.word	0x40020000

0800933c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b08a      	sub	sp, #40	; 0x28
 8009340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009342:	f107 0320 	add.w	r3, r7, #32
 8009346:	2200      	movs	r2, #0
 8009348:	601a      	str	r2, [r3, #0]
 800934a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800934c:	1d3b      	adds	r3, r7, #4
 800934e:	2200      	movs	r2, #0
 8009350:	601a      	str	r2, [r3, #0]
 8009352:	605a      	str	r2, [r3, #4]
 8009354:	609a      	str	r2, [r3, #8]
 8009356:	60da      	str	r2, [r3, #12]
 8009358:	611a      	str	r2, [r3, #16]
 800935a:	615a      	str	r2, [r3, #20]
 800935c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800935e:	4b20      	ldr	r3, [pc, #128]	; (80093e0 <MX_TIM5_Init+0xa4>)
 8009360:	4a20      	ldr	r2, [pc, #128]	; (80093e4 <MX_TIM5_Init+0xa8>)
 8009362:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8009364:	4b1e      	ldr	r3, [pc, #120]	; (80093e0 <MX_TIM5_Init+0xa4>)
 8009366:	2200      	movs	r2, #0
 8009368:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800936a:	4b1d      	ldr	r3, [pc, #116]	; (80093e0 <MX_TIM5_Init+0xa4>)
 800936c:	2200      	movs	r2, #0
 800936e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8009370:	4b1b      	ldr	r3, [pc, #108]	; (80093e0 <MX_TIM5_Init+0xa4>)
 8009372:	f04f 32ff 	mov.w	r2, #4294967295
 8009376:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009378:	4b19      	ldr	r3, [pc, #100]	; (80093e0 <MX_TIM5_Init+0xa4>)
 800937a:	2200      	movs	r2, #0
 800937c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800937e:	4b18      	ldr	r3, [pc, #96]	; (80093e0 <MX_TIM5_Init+0xa4>)
 8009380:	2200      	movs	r2, #0
 8009382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8009384:	4816      	ldr	r0, [pc, #88]	; (80093e0 <MX_TIM5_Init+0xa4>)
 8009386:	f003 f8bd 	bl	800c504 <HAL_TIM_OC_Init>
 800938a:	4603      	mov	r3, r0
 800938c:	2b00      	cmp	r3, #0
 800938e:	d001      	beq.n	8009394 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8009390:	f7fc fc52 	bl	8005c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009394:	2300      	movs	r3, #0
 8009396:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009398:	2300      	movs	r3, #0
 800939a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800939c:	f107 0320 	add.w	r3, r7, #32
 80093a0:	4619      	mov	r1, r3
 80093a2:	480f      	ldr	r0, [pc, #60]	; (80093e0 <MX_TIM5_Init+0xa4>)
 80093a4:	f003 fe3c 	bl	800d020 <HAL_TIMEx_MasterConfigSynchronization>
 80093a8:	4603      	mov	r3, r0
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d001      	beq.n	80093b2 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80093ae:	f7fc fc43 	bl	8005c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80093b2:	2300      	movs	r3, #0
 80093b4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80093b6:	2300      	movs	r3, #0
 80093b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80093ba:	2300      	movs	r3, #0
 80093bc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80093be:	2300      	movs	r3, #0
 80093c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80093c2:	1d3b      	adds	r3, r7, #4
 80093c4:	2200      	movs	r2, #0
 80093c6:	4619      	mov	r1, r3
 80093c8:	4805      	ldr	r0, [pc, #20]	; (80093e0 <MX_TIM5_Init+0xa4>)
 80093ca:	f003 f9f3 	bl	800c7b4 <HAL_TIM_OC_ConfigChannel>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d001      	beq.n	80093d8 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80093d4:	f7fc fc30 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80093d8:	bf00      	nop
 80093da:	3728      	adds	r7, #40	; 0x28
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	200012b0 	.word	0x200012b0
 80093e4:	40000c00 	.word	0x40000c00

080093e8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b08c      	sub	sp, #48	; 0x30
 80093ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80093ee:	f107 031c 	add.w	r3, r7, #28
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]
 80093f6:	605a      	str	r2, [r3, #4]
 80093f8:	609a      	str	r2, [r3, #8]
 80093fa:	60da      	str	r2, [r3, #12]
 80093fc:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093fe:	1d3b      	adds	r3, r7, #4
 8009400:	2200      	movs	r2, #0
 8009402:	601a      	str	r2, [r3, #0]
 8009404:	605a      	str	r2, [r3, #4]
 8009406:	609a      	str	r2, [r3, #8]
 8009408:	60da      	str	r2, [r3, #12]
 800940a:	611a      	str	r2, [r3, #16]
 800940c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 800940e:	2002      	movs	r0, #2
 8009410:	f7ff fcec 	bl	8008dec <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8009414:	2004      	movs	r0, #4
 8009416:	f7ff fcb9 	bl	8008d8c <LL_AHB1_GRP1_EnableClock>
  /**TIM8 GPIO Configuration
  PC7   ------> TIM8_CH2
  PC8   ------> TIM8_CH3
  PC9   ------> TIM8_CH4
  */
  GPIO_InitStruct.Pin = RX_1_Pin|RX_2_Pin|RX_3_Pin;
 800941a:	f44f 7360 	mov.w	r3, #896	; 0x380
 800941e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8009420:	2302      	movs	r3, #2
 8009422:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8009424:	2300      	movs	r3, #0
 8009426:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8009428:	2300      	movs	r3, #0
 800942a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800942c:	2301      	movs	r3, #1
 800942e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8009430:	2303      	movs	r3, #3
 8009432:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009434:	1d3b      	adds	r3, r7, #4
 8009436:	4619      	mov	r1, r3
 8009438:	4863      	ldr	r0, [pc, #396]	; (80095c8 <MX_TIM8_Init+0x1e0>)
 800943a:	f005 fc03 	bl	800ec44 <LL_GPIO_Init>

  /* TIM8 interrupt Init */
  NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800943e:	f7ff fc1b 	bl	8008c78 <__NVIC_GetPriorityGrouping>
 8009442:	4603      	mov	r3, r0
 8009444:	2200      	movs	r2, #0
 8009446:	2100      	movs	r1, #0
 8009448:	4618      	mov	r0, r3
 800944a:	f7ff fc6b 	bl	8008d24 <NVIC_EncodePriority>
 800944e:	4603      	mov	r3, r0
 8009450:	4619      	mov	r1, r3
 8009452:	202b      	movs	r0, #43	; 0x2b
 8009454:	f7ff fc3c 	bl	8008cd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8009458:	202b      	movs	r0, #43	; 0x2b
 800945a:	f7ff fc1b 	bl	8008c94 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800945e:	f7ff fc0b 	bl	8008c78 <__NVIC_GetPriorityGrouping>
 8009462:	4603      	mov	r3, r0
 8009464:	2200      	movs	r2, #0
 8009466:	2100      	movs	r1, #0
 8009468:	4618      	mov	r0, r3
 800946a:	f7ff fc5b 	bl	8008d24 <NVIC_EncodePriority>
 800946e:	4603      	mov	r3, r0
 8009470:	4619      	mov	r1, r3
 8009472:	202d      	movs	r0, #45	; 0x2d
 8009474:	f7ff fc2c 	bl	8008cd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8009478:	202d      	movs	r0, #45	; 0x2d
 800947a:	f7ff fc0b 	bl	8008c94 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM8_CC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800947e:	f7ff fbfb 	bl	8008c78 <__NVIC_GetPriorityGrouping>
 8009482:	4603      	mov	r3, r0
 8009484:	2200      	movs	r2, #0
 8009486:	2100      	movs	r1, #0
 8009488:	4618      	mov	r0, r3
 800948a:	f7ff fc4b 	bl	8008d24 <NVIC_EncodePriority>
 800948e:	4603      	mov	r3, r0
 8009490:	4619      	mov	r1, r3
 8009492:	202e      	movs	r0, #46	; 0x2e
 8009494:	f7ff fc1c 	bl	8008cd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_CC_IRQn);
 8009498:	202e      	movs	r0, #46	; 0x2e
 800949a:	f7ff fbfb 	bl	8008c94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  TIM_InitStruct.Prescaler = 179;
 800949e:	23b3      	movs	r3, #179	; 0xb3
 80094a0:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80094a2:	2300      	movs	r3, #0
 80094a4:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 0xFFFF;
 80094a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80094aa:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80094ac:	2300      	movs	r3, #0
 80094ae:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 80094b0:	2300      	movs	r3, #0
 80094b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 80094b4:	f107 031c 	add.w	r3, r7, #28
 80094b8:	4619      	mov	r1, r3
 80094ba:	4844      	ldr	r0, [pc, #272]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094bc:	f005 fe20 	bl	800f100 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 80094c0:	4842      	ldr	r0, [pc, #264]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094c2:	f7ff fcab 	bl	8008e1c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM8, LL_TIM_CLOCKSOURCE_INTERNAL);
 80094c6:	2100      	movs	r1, #0
 80094c8:	4840      	ldr	r0, [pc, #256]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094ca:	f7ff fe3d 	bl	8009148 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerInput(TIM8, LL_TIM_TS_TI2FP2);
 80094ce:	2160      	movs	r1, #96	; 0x60
 80094d0:	483e      	ldr	r0, [pc, #248]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094d2:	f7ff fe74 	bl	80091be <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM8, LL_TIM_SLAVEMODE_RESET);
 80094d6:	2104      	movs	r1, #4
 80094d8:	483c      	ldr	r0, [pc, #240]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094da:	f7ff fe5d 	bl	8009198 <LL_TIM_SetSlaveMode>
  LL_TIM_CC_DisableChannel(TIM8, LL_TIM_CHANNEL_CH2);
 80094de:	2110      	movs	r1, #16
 80094e0:	483a      	ldr	r0, [pc, #232]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094e2:	f7ff fcab 	bl	8008e3c <LL_TIM_CC_DisableChannel>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1_N4);
 80094e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80094ea:	2110      	movs	r1, #16
 80094ec:	4837      	ldr	r0, [pc, #220]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094ee:	f7ff fd99 	bl	8009024 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80094f2:	2200      	movs	r2, #0
 80094f4:	2110      	movs	r1, #16
 80094f6:	4835      	ldr	r0, [pc, #212]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094f8:	f7ff fde2 	bl	80090c0 <LL_TIM_IC_SetPolarity>
  LL_TIM_DisableIT_TRIG(TIM8);
 80094fc:	4833      	ldr	r0, [pc, #204]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80094fe:	f7ff fe81 	bl	8009204 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM8);
 8009502:	4832      	ldr	r0, [pc, #200]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009504:	f7ff fe8e 	bl	8009224 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_INDIRECTTI);
 8009508:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800950c:	2101      	movs	r1, #1
 800950e:	482f      	ldr	r0, [pc, #188]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009510:	f7ff fcec 	bl	8008eec <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8009514:	2200      	movs	r2, #0
 8009516:	2101      	movs	r1, #1
 8009518:	482c      	ldr	r0, [pc, #176]	; (80095cc <MX_TIM8_Init+0x1e4>)
 800951a:	f7ff fd35 	bl	8008f88 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1_N4);
 800951e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009522:	2101      	movs	r1, #1
 8009524:	4829      	ldr	r0, [pc, #164]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009526:	f7ff fd7d 	bl	8009024 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_FALLING);
 800952a:	2202      	movs	r2, #2
 800952c:	2101      	movs	r1, #1
 800952e:	4827      	ldr	r0, [pc, #156]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009530:	f7ff fdc6 	bl	80090c0 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8009534:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009538:	2110      	movs	r1, #16
 800953a:	4824      	ldr	r0, [pc, #144]	; (80095cc <MX_TIM8_Init+0x1e4>)
 800953c:	f7ff fcd6 	bl	8008eec <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8009540:	2200      	movs	r2, #0
 8009542:	2110      	movs	r1, #16
 8009544:	4821      	ldr	r0, [pc, #132]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009546:	f7ff fd1f 	bl	8008f88 <LL_TIM_IC_SetPrescaler>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 800954a:	2100      	movs	r1, #0
 800954c:	481f      	ldr	r0, [pc, #124]	; (80095cc <MX_TIM8_Init+0x1e4>)
 800954e:	f7ff fe10 	bl	8009172 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8009552:	481e      	ldr	r0, [pc, #120]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009554:	f7ff fe46 	bl	80091e4 <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8009558:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800955c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009560:	481a      	ldr	r0, [pc, #104]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009562:	f7ff fcc3 	bl	8008eec <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_ICPSC_DIV1);
 8009566:	2200      	movs	r2, #0
 8009568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800956c:	4817      	ldr	r0, [pc, #92]	; (80095cc <MX_TIM8_Init+0x1e4>)
 800956e:	f7ff fd0b 	bl	8008f88 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_IC_FILTER_FDIV1_N4);
 8009572:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009576:	f44f 7180 	mov.w	r1, #256	; 0x100
 800957a:	4814      	ldr	r0, [pc, #80]	; (80095cc <MX_TIM8_Init+0x1e4>)
 800957c:	f7ff fd52 	bl	8009024 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_IC_POLARITY_FALLING);
 8009580:	2202      	movs	r2, #2
 8009582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009586:	4811      	ldr	r0, [pc, #68]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009588:	f7ff fd9a 	bl	80090c0 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800958c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009590:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009594:	480d      	ldr	r0, [pc, #52]	; (80095cc <MX_TIM8_Init+0x1e4>)
 8009596:	f7ff fca9 	bl	8008eec <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_ICPSC_DIV1);
 800959a:	2200      	movs	r2, #0
 800959c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80095a0:	480a      	ldr	r0, [pc, #40]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80095a2:	f7ff fcf1 	bl	8008f88 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_IC_FILTER_FDIV1_N4);
 80095a6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80095aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80095ae:	4807      	ldr	r0, [pc, #28]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80095b0:	f7ff fd38 	bl	8009024 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_IC_POLARITY_FALLING);
 80095b4:	2202      	movs	r2, #2
 80095b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80095ba:	4804      	ldr	r0, [pc, #16]	; (80095cc <MX_TIM8_Init+0x1e4>)
 80095bc:	f7ff fd80 	bl	80090c0 <LL_TIM_IC_SetPolarity>
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80095c0:	bf00      	nop
 80095c2:	3730      	adds	r7, #48	; 0x30
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	40020800 	.word	0x40020800
 80095cc:	40010400 	.word	0x40010400

080095d0 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80095d4:	4b0e      	ldr	r3, [pc, #56]	; (8009610 <MX_TIM11_Init+0x40>)
 80095d6:	4a0f      	ldr	r2, [pc, #60]	; (8009614 <MX_TIM11_Init+0x44>)
 80095d8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 29;
 80095da:	4b0d      	ldr	r3, [pc, #52]	; (8009610 <MX_TIM11_Init+0x40>)
 80095dc:	221d      	movs	r2, #29
 80095de:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80095e0:	4b0b      	ldr	r3, [pc, #44]	; (8009610 <MX_TIM11_Init+0x40>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 60000;
 80095e6:	4b0a      	ldr	r3, [pc, #40]	; (8009610 <MX_TIM11_Init+0x40>)
 80095e8:	f64e 2260 	movw	r2, #60000	; 0xea60
 80095ec:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80095ee:	4b08      	ldr	r3, [pc, #32]	; (8009610 <MX_TIM11_Init+0x40>)
 80095f0:	2200      	movs	r2, #0
 80095f2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80095f4:	4b06      	ldr	r3, [pc, #24]	; (8009610 <MX_TIM11_Init+0x40>)
 80095f6:	2200      	movs	r2, #0
 80095f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80095fa:	4805      	ldr	r0, [pc, #20]	; (8009610 <MX_TIM11_Init+0x40>)
 80095fc:	f002 fec2 	bl	800c384 <HAL_TIM_Base_Init>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d001      	beq.n	800960a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8009606:	f7fc fb17 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800960a:	bf00      	nop
 800960c:	bd80      	pop	{r7, pc}
 800960e:	bf00      	nop
 8009610:	200012f8 	.word	0x200012f8
 8009614:	40014800 	.word	0x40014800

08009618 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800961e:	463b      	mov	r3, r7
 8009620:	2200      	movs	r2, #0
 8009622:	601a      	str	r2, [r3, #0]
 8009624:	605a      	str	r2, [r3, #4]
 8009626:	609a      	str	r2, [r3, #8]
 8009628:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800962a:	4b16      	ldr	r3, [pc, #88]	; (8009684 <MX_TIM12_Init+0x6c>)
 800962c:	4a16      	ldr	r2, [pc, #88]	; (8009688 <MX_TIM12_Init+0x70>)
 800962e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 49;
 8009630:	4b14      	ldr	r3, [pc, #80]	; (8009684 <MX_TIM12_Init+0x6c>)
 8009632:	2231      	movs	r2, #49	; 0x31
 8009634:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009636:	4b13      	ldr	r3, [pc, #76]	; (8009684 <MX_TIM12_Init+0x6c>)
 8009638:	2200      	movs	r2, #0
 800963a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 60000;
 800963c:	4b11      	ldr	r3, [pc, #68]	; (8009684 <MX_TIM12_Init+0x6c>)
 800963e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8009642:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009644:	4b0f      	ldr	r3, [pc, #60]	; (8009684 <MX_TIM12_Init+0x6c>)
 8009646:	2200      	movs	r2, #0
 8009648:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800964a:	4b0e      	ldr	r3, [pc, #56]	; (8009684 <MX_TIM12_Init+0x6c>)
 800964c:	2200      	movs	r2, #0
 800964e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8009650:	480c      	ldr	r0, [pc, #48]	; (8009684 <MX_TIM12_Init+0x6c>)
 8009652:	f002 fe97 	bl	800c384 <HAL_TIM_Base_Init>
 8009656:	4603      	mov	r3, r0
 8009658:	2b00      	cmp	r3, #0
 800965a:	d001      	beq.n	8009660 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 800965c:	f7fc faec 	bl	8005c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009660:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009664:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8009666:	463b      	mov	r3, r7
 8009668:	4619      	mov	r1, r3
 800966a:	4806      	ldr	r0, [pc, #24]	; (8009684 <MX_TIM12_Init+0x6c>)
 800966c:	f003 f8fe 	bl	800c86c <HAL_TIM_ConfigClockSource>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d001      	beq.n	800967a <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 8009676:	f7fc fadf 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 800967a:	bf00      	nop
 800967c:	3710      	adds	r7, #16
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop
 8009684:	20001340 	.word	0x20001340
 8009688:	40001800 	.word	0x40001800

0800968c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8009690:	4b0e      	ldr	r3, [pc, #56]	; (80096cc <MX_TIM14_Init+0x40>)
 8009692:	4a0f      	ldr	r2, [pc, #60]	; (80096d0 <MX_TIM14_Init+0x44>)
 8009694:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 149;
 8009696:	4b0d      	ldr	r3, [pc, #52]	; (80096cc <MX_TIM14_Init+0x40>)
 8009698:	2295      	movs	r2, #149	; 0x95
 800969a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800969c:	4b0b      	ldr	r3, [pc, #44]	; (80096cc <MX_TIM14_Init+0x40>)
 800969e:	2200      	movs	r2, #0
 80096a0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 60000;
 80096a2:	4b0a      	ldr	r3, [pc, #40]	; (80096cc <MX_TIM14_Init+0x40>)
 80096a4:	f64e 2260 	movw	r2, #60000	; 0xea60
 80096a8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80096aa:	4b08      	ldr	r3, [pc, #32]	; (80096cc <MX_TIM14_Init+0x40>)
 80096ac:	2200      	movs	r2, #0
 80096ae:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80096b0:	4b06      	ldr	r3, [pc, #24]	; (80096cc <MX_TIM14_Init+0x40>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80096b6:	4805      	ldr	r0, [pc, #20]	; (80096cc <MX_TIM14_Init+0x40>)
 80096b8:	f002 fe64 	bl	800c384 <HAL_TIM_Base_Init>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d001      	beq.n	80096c6 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80096c2:	f7fc fab9 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80096c6:	bf00      	nop
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	20001388 	.word	0x20001388
 80096d0:	40002000 	.word	0x40002000

080096d4 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b085      	sub	sp, #20
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM5)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a0b      	ldr	r2, [pc, #44]	; (8009710 <HAL_TIM_OC_MspInit+0x3c>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d10d      	bne.n	8009702 <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80096e6:	2300      	movs	r3, #0
 80096e8:	60fb      	str	r3, [r7, #12]
 80096ea:	4b0a      	ldr	r3, [pc, #40]	; (8009714 <HAL_TIM_OC_MspInit+0x40>)
 80096ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ee:	4a09      	ldr	r2, [pc, #36]	; (8009714 <HAL_TIM_OC_MspInit+0x40>)
 80096f0:	f043 0308 	orr.w	r3, r3, #8
 80096f4:	6413      	str	r3, [r2, #64]	; 0x40
 80096f6:	4b07      	ldr	r3, [pc, #28]	; (8009714 <HAL_TIM_OC_MspInit+0x40>)
 80096f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096fa:	f003 0308 	and.w	r3, r3, #8
 80096fe:	60fb      	str	r3, [r7, #12]
 8009700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8009702:	bf00      	nop
 8009704:	3714      	adds	r7, #20
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr
 800970e:	bf00      	nop
 8009710:	40000c00 	.word	0x40000c00
 8009714:	40023800 	.word	0x40023800

08009718 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b086      	sub	sp, #24
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a2a      	ldr	r2, [pc, #168]	; (80097d0 <HAL_TIM_Base_MspInit+0xb8>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d116      	bne.n	8009758 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 800972a:	2300      	movs	r3, #0
 800972c:	617b      	str	r3, [r7, #20]
 800972e:	4b29      	ldr	r3, [pc, #164]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 8009730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009732:	4a28      	ldr	r2, [pc, #160]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 8009734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009738:	6453      	str	r3, [r2, #68]	; 0x44
 800973a:	4b26      	ldr	r3, [pc, #152]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 800973c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800973e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009742:	617b      	str	r3, [r7, #20]
 8009744:	697b      	ldr	r3, [r7, #20]

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8009746:	2200      	movs	r2, #0
 8009748:	2100      	movs	r1, #0
 800974a:	201a      	movs	r0, #26
 800974c:	f001 fd09 	bl	800b162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8009750:	201a      	movs	r0, #26
 8009752:	f001 fd22 	bl	800b19a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8009756:	e036      	b.n	80097c6 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM12)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a1e      	ldr	r2, [pc, #120]	; (80097d8 <HAL_TIM_Base_MspInit+0xc0>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d116      	bne.n	8009790 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8009762:	2300      	movs	r3, #0
 8009764:	613b      	str	r3, [r7, #16]
 8009766:	4b1b      	ldr	r3, [pc, #108]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 8009768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800976a:	4a1a      	ldr	r2, [pc, #104]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 800976c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009770:	6413      	str	r3, [r2, #64]	; 0x40
 8009772:	4b18      	ldr	r3, [pc, #96]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 8009774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800977a:	613b      	str	r3, [r7, #16]
 800977c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800977e:	2200      	movs	r2, #0
 8009780:	2100      	movs	r1, #0
 8009782:	202b      	movs	r0, #43	; 0x2b
 8009784:	f001 fced 	bl	800b162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8009788:	202b      	movs	r0, #43	; 0x2b
 800978a:	f001 fd06 	bl	800b19a <HAL_NVIC_EnableIRQ>
}
 800978e:	e01a      	b.n	80097c6 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM14)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a11      	ldr	r2, [pc, #68]	; (80097dc <HAL_TIM_Base_MspInit+0xc4>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d115      	bne.n	80097c6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800979a:	2300      	movs	r3, #0
 800979c:	60fb      	str	r3, [r7, #12]
 800979e:	4b0d      	ldr	r3, [pc, #52]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 80097a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097a2:	4a0c      	ldr	r2, [pc, #48]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 80097a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097a8:	6413      	str	r3, [r2, #64]	; 0x40
 80097aa:	4b0a      	ldr	r3, [pc, #40]	; (80097d4 <HAL_TIM_Base_MspInit+0xbc>)
 80097ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097b2:	60fb      	str	r3, [r7, #12]
 80097b4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80097b6:	2200      	movs	r2, #0
 80097b8:	2100      	movs	r1, #0
 80097ba:	202d      	movs	r0, #45	; 0x2d
 80097bc:	f001 fcd1 	bl	800b162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80097c0:	202d      	movs	r0, #45	; 0x2d
 80097c2:	f001 fcea 	bl	800b19a <HAL_NVIC_EnableIRQ>
}
 80097c6:	bf00      	nop
 80097c8:	3718      	adds	r7, #24
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	40014800 	.word	0x40014800
 80097d4:	40023800 	.word	0x40023800
 80097d8:	40001800 	.word	0x40001800
 80097dc:	40002000 	.word	0x40002000

080097e0 <__NVIC_GetPriorityGrouping>:
{
 80097e0:	b480      	push	{r7}
 80097e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80097e4:	4b04      	ldr	r3, [pc, #16]	; (80097f8 <__NVIC_GetPriorityGrouping+0x18>)
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	0a1b      	lsrs	r3, r3, #8
 80097ea:	f003 0307 	and.w	r3, r3, #7
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr
 80097f8:	e000ed00 	.word	0xe000ed00

080097fc <__NVIC_EnableIRQ>:
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
 8009802:	4603      	mov	r3, r0
 8009804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800980a:	2b00      	cmp	r3, #0
 800980c:	db0b      	blt.n	8009826 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800980e:	79fb      	ldrb	r3, [r7, #7]
 8009810:	f003 021f 	and.w	r2, r3, #31
 8009814:	4907      	ldr	r1, [pc, #28]	; (8009834 <__NVIC_EnableIRQ+0x38>)
 8009816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800981a:	095b      	lsrs	r3, r3, #5
 800981c:	2001      	movs	r0, #1
 800981e:	fa00 f202 	lsl.w	r2, r0, r2
 8009822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009826:	bf00      	nop
 8009828:	370c      	adds	r7, #12
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	e000e100 	.word	0xe000e100

08009838 <__NVIC_SetPriority>:
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	4603      	mov	r3, r0
 8009840:	6039      	str	r1, [r7, #0]
 8009842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009848:	2b00      	cmp	r3, #0
 800984a:	db0a      	blt.n	8009862 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	b2da      	uxtb	r2, r3
 8009850:	490c      	ldr	r1, [pc, #48]	; (8009884 <__NVIC_SetPriority+0x4c>)
 8009852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009856:	0112      	lsls	r2, r2, #4
 8009858:	b2d2      	uxtb	r2, r2
 800985a:	440b      	add	r3, r1
 800985c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009860:	e00a      	b.n	8009878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	b2da      	uxtb	r2, r3
 8009866:	4908      	ldr	r1, [pc, #32]	; (8009888 <__NVIC_SetPriority+0x50>)
 8009868:	79fb      	ldrb	r3, [r7, #7]
 800986a:	f003 030f 	and.w	r3, r3, #15
 800986e:	3b04      	subs	r3, #4
 8009870:	0112      	lsls	r2, r2, #4
 8009872:	b2d2      	uxtb	r2, r2
 8009874:	440b      	add	r3, r1
 8009876:	761a      	strb	r2, [r3, #24]
}
 8009878:	bf00      	nop
 800987a:	370c      	adds	r7, #12
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr
 8009884:	e000e100 	.word	0xe000e100
 8009888:	e000ed00 	.word	0xe000ed00

0800988c <NVIC_EncodePriority>:
{
 800988c:	b480      	push	{r7}
 800988e:	b089      	sub	sp, #36	; 0x24
 8009890:	af00      	add	r7, sp, #0
 8009892:	60f8      	str	r0, [r7, #12]
 8009894:	60b9      	str	r1, [r7, #8]
 8009896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f003 0307 	and.w	r3, r3, #7
 800989e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	f1c3 0307 	rsb	r3, r3, #7
 80098a6:	2b04      	cmp	r3, #4
 80098a8:	bf28      	it	cs
 80098aa:	2304      	movcs	r3, #4
 80098ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80098ae:	69fb      	ldr	r3, [r7, #28]
 80098b0:	3304      	adds	r3, #4
 80098b2:	2b06      	cmp	r3, #6
 80098b4:	d902      	bls.n	80098bc <NVIC_EncodePriority+0x30>
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	3b03      	subs	r3, #3
 80098ba:	e000      	b.n	80098be <NVIC_EncodePriority+0x32>
 80098bc:	2300      	movs	r3, #0
 80098be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098c0:	f04f 32ff 	mov.w	r2, #4294967295
 80098c4:	69bb      	ldr	r3, [r7, #24]
 80098c6:	fa02 f303 	lsl.w	r3, r2, r3
 80098ca:	43da      	mvns	r2, r3
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	401a      	ands	r2, r3
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80098d4:	f04f 31ff 	mov.w	r1, #4294967295
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	fa01 f303 	lsl.w	r3, r1, r3
 80098de:	43d9      	mvns	r1, r3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098e4:	4313      	orrs	r3, r2
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3724      	adds	r7, #36	; 0x24
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr
	...

080098f4 <LL_DMA_SetDataTransferDirection>:
{
 80098f4:	b480      	push	{r7}
 80098f6:	b085      	sub	sp, #20
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8009900:	4a0d      	ldr	r2, [pc, #52]	; (8009938 <LL_DMA_SetDataTransferDirection+0x44>)
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	4413      	add	r3, r2
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	461a      	mov	r2, r3
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	4413      	add	r3, r2
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009914:	4908      	ldr	r1, [pc, #32]	; (8009938 <LL_DMA_SetDataTransferDirection+0x44>)
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	440b      	add	r3, r1
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	4619      	mov	r1, r3
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	440b      	add	r3, r1
 8009922:	4619      	mov	r1, r3
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	4313      	orrs	r3, r2
 8009928:	600b      	str	r3, [r1, #0]
}
 800992a:	bf00      	nop
 800992c:	3714      	adds	r7, #20
 800992e:	46bd      	mov	sp, r7
 8009930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009934:	4770      	bx	lr
 8009936:	bf00      	nop
 8009938:	08013c9c 	.word	0x08013c9c

0800993c <LL_DMA_SetMode>:
{
 800993c:	b480      	push	{r7}
 800993e:	b085      	sub	sp, #20
 8009940:	af00      	add	r7, sp, #0
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8009948:	4a0d      	ldr	r2, [pc, #52]	; (8009980 <LL_DMA_SetMode+0x44>)
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	4413      	add	r3, r2
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	461a      	mov	r2, r3
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	4413      	add	r3, r2
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 800995c:	4908      	ldr	r1, [pc, #32]	; (8009980 <LL_DMA_SetMode+0x44>)
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	440b      	add	r3, r1
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	4619      	mov	r1, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	440b      	add	r3, r1
 800996a:	4619      	mov	r1, r3
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	4313      	orrs	r3, r2
 8009970:	600b      	str	r3, [r1, #0]
}
 8009972:	bf00      	nop
 8009974:	3714      	adds	r7, #20
 8009976:	46bd      	mov	sp, r7
 8009978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997c:	4770      	bx	lr
 800997e:	bf00      	nop
 8009980:	08013c9c 	.word	0x08013c9c

08009984 <LL_DMA_SetPeriphIncMode>:
{
 8009984:	b480      	push	{r7}
 8009986:	b085      	sub	sp, #20
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8009990:	4a0d      	ldr	r2, [pc, #52]	; (80099c8 <LL_DMA_SetPeriphIncMode+0x44>)
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	4413      	add	r3, r2
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	461a      	mov	r2, r3
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	4413      	add	r3, r2
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80099a4:	4908      	ldr	r1, [pc, #32]	; (80099c8 <LL_DMA_SetPeriphIncMode+0x44>)
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	440b      	add	r3, r1
 80099aa:	781b      	ldrb	r3, [r3, #0]
 80099ac:	4619      	mov	r1, r3
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	440b      	add	r3, r1
 80099b2:	4619      	mov	r1, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	4313      	orrs	r3, r2
 80099b8:	600b      	str	r3, [r1, #0]
}
 80099ba:	bf00      	nop
 80099bc:	3714      	adds	r7, #20
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr
 80099c6:	bf00      	nop
 80099c8:	08013c9c 	.word	0x08013c9c

080099cc <LL_DMA_SetMemoryIncMode>:
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 80099d8:	4a0d      	ldr	r2, [pc, #52]	; (8009a10 <LL_DMA_SetMemoryIncMode+0x44>)
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	4413      	add	r3, r2
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	461a      	mov	r2, r3
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	4413      	add	r3, r2
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80099ec:	4908      	ldr	r1, [pc, #32]	; (8009a10 <LL_DMA_SetMemoryIncMode+0x44>)
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	440b      	add	r3, r1
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	4619      	mov	r1, r3
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	440b      	add	r3, r1
 80099fa:	4619      	mov	r1, r3
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	4313      	orrs	r3, r2
 8009a00:	600b      	str	r3, [r1, #0]
}
 8009a02:	bf00      	nop
 8009a04:	3714      	adds	r7, #20
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	08013c9c 	.word	0x08013c9c

08009a14 <LL_DMA_SetPeriphSize>:
{
 8009a14:	b480      	push	{r7}
 8009a16:	b085      	sub	sp, #20
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8009a20:	4a0d      	ldr	r2, [pc, #52]	; (8009a58 <LL_DMA_SetPeriphSize+0x44>)
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	4413      	add	r3, r2
 8009a26:	781b      	ldrb	r3, [r3, #0]
 8009a28:	461a      	mov	r2, r3
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	4413      	add	r3, r2
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8009a34:	4908      	ldr	r1, [pc, #32]	; (8009a58 <LL_DMA_SetPeriphSize+0x44>)
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	440b      	add	r3, r1
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	440b      	add	r3, r1
 8009a42:	4619      	mov	r1, r3
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4313      	orrs	r3, r2
 8009a48:	600b      	str	r3, [r1, #0]
}
 8009a4a:	bf00      	nop
 8009a4c:	3714      	adds	r7, #20
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr
 8009a56:	bf00      	nop
 8009a58:	08013c9c 	.word	0x08013c9c

08009a5c <LL_DMA_SetMemorySize>:
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b085      	sub	sp, #20
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	60f8      	str	r0, [r7, #12]
 8009a64:	60b9      	str	r1, [r7, #8]
 8009a66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8009a68:	4a0d      	ldr	r2, [pc, #52]	; (8009aa0 <LL_DMA_SetMemorySize+0x44>)
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	461a      	mov	r2, r3
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	4413      	add	r3, r2
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8009a7c:	4908      	ldr	r1, [pc, #32]	; (8009aa0 <LL_DMA_SetMemorySize+0x44>)
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	440b      	add	r3, r1
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	4619      	mov	r1, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	440b      	add	r3, r1
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	600b      	str	r3, [r1, #0]
}
 8009a92:	bf00      	nop
 8009a94:	3714      	adds	r7, #20
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop
 8009aa0:	08013c9c 	.word	0x08013c9c

08009aa4 <LL_DMA_SetStreamPriorityLevel>:
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8009ab0:	4a0d      	ldr	r2, [pc, #52]	; (8009ae8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	4413      	add	r3, r2
 8009ab6:	781b      	ldrb	r3, [r3, #0]
 8009ab8:	461a      	mov	r2, r3
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	4413      	add	r3, r2
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009ac4:	4908      	ldr	r1, [pc, #32]	; (8009ae8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	440b      	add	r3, r1
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	4619      	mov	r1, r3
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	440b      	add	r3, r1
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	600b      	str	r3, [r1, #0]
}
 8009ada:	bf00      	nop
 8009adc:	3714      	adds	r7, #20
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae4:	4770      	bx	lr
 8009ae6:	bf00      	nop
 8009ae8:	08013c9c 	.word	0x08013c9c

08009aec <LL_DMA_SetChannelSelection>:
{
 8009aec:	b480      	push	{r7}
 8009aee:	b085      	sub	sp, #20
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8009af8:	4a0d      	ldr	r2, [pc, #52]	; (8009b30 <LL_DMA_SetChannelSelection+0x44>)
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	4413      	add	r3, r2
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	461a      	mov	r2, r3
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	4413      	add	r3, r2
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8009b0c:	4908      	ldr	r1, [pc, #32]	; (8009b30 <LL_DMA_SetChannelSelection+0x44>)
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	440b      	add	r3, r1
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	4619      	mov	r1, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	440b      	add	r3, r1
 8009b1a:	4619      	mov	r1, r3
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	600b      	str	r3, [r1, #0]
}
 8009b22:	bf00      	nop
 8009b24:	3714      	adds	r7, #20
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	08013c9c 	.word	0x08013c9c

08009b34 <LL_DMA_DisableFifoMode>:
{
 8009b34:	b480      	push	{r7}
 8009b36:	b083      	sub	sp, #12
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8009b3e:	4a0c      	ldr	r2, [pc, #48]	; (8009b70 <LL_DMA_DisableFifoMode+0x3c>)
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	4413      	add	r3, r2
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	461a      	mov	r2, r3
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	4413      	add	r3, r2
 8009b4c:	695b      	ldr	r3, [r3, #20]
 8009b4e:	4908      	ldr	r1, [pc, #32]	; (8009b70 <LL_DMA_DisableFifoMode+0x3c>)
 8009b50:	683a      	ldr	r2, [r7, #0]
 8009b52:	440a      	add	r2, r1
 8009b54:	7812      	ldrb	r2, [r2, #0]
 8009b56:	4611      	mov	r1, r2
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	440a      	add	r2, r1
 8009b5c:	f023 0304 	bic.w	r3, r3, #4
 8009b60:	6153      	str	r3, [r2, #20]
}
 8009b62:	bf00      	nop
 8009b64:	370c      	adds	r7, #12
 8009b66:	46bd      	mov	sp, r7
 8009b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6c:	4770      	bx	lr
 8009b6e:	bf00      	nop
 8009b70:	08013c9c 	.word	0x08013c9c

08009b74 <LL_AHB1_GRP1_EnableClock>:
{
 8009b74:	b480      	push	{r7}
 8009b76:	b085      	sub	sp, #20
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8009b7c:	4b08      	ldr	r3, [pc, #32]	; (8009ba0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8009b7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b80:	4907      	ldr	r1, [pc, #28]	; (8009ba0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	4313      	orrs	r3, r2
 8009b86:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8009b88:	4b05      	ldr	r3, [pc, #20]	; (8009ba0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8009b8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	4013      	ands	r3, r2
 8009b90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009b92:	68fb      	ldr	r3, [r7, #12]
}
 8009b94:	bf00      	nop
 8009b96:	3714      	adds	r7, #20
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr
 8009ba0:	40023800 	.word	0x40023800

08009ba4 <LL_APB1_GRP1_EnableClock>:
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8009bac:	4b08      	ldr	r3, [pc, #32]	; (8009bd0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8009bae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009bb0:	4907      	ldr	r1, [pc, #28]	; (8009bd0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8009bb8:	4b05      	ldr	r3, [pc, #20]	; (8009bd0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8009bba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
}
 8009bc4:	bf00      	nop
 8009bc6:	3714      	adds	r7, #20
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr
 8009bd0:	40023800 	.word	0x40023800

08009bd4 <LL_USART_Enable>:
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b083      	sub	sp, #12
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	68db      	ldr	r3, [r3, #12]
 8009be0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	60da      	str	r2, [r3, #12]
}
 8009be8:	bf00      	nop
 8009bea:	370c      	adds	r7, #12
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr

08009bf4 <LL_USART_ConfigAsyncMode>:
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b083      	sub	sp, #12
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	691b      	ldr	r3, [r3, #16]
 8009c00:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	695b      	ldr	r3, [r3, #20]
 8009c0c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	615a      	str	r2, [r3, #20]
}
 8009c14:	bf00      	nop
 8009c16:	370c      	adds	r7, #12
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr

08009c20 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b08e      	sub	sp, #56	; 0x38
 8009c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8009c26:	f107 031c 	add.w	r3, r7, #28
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	601a      	str	r2, [r3, #0]
 8009c2e:	605a      	str	r2, [r3, #4]
 8009c30:	609a      	str	r2, [r3, #8]
 8009c32:	60da      	str	r2, [r3, #12]
 8009c34:	611a      	str	r2, [r3, #16]
 8009c36:	615a      	str	r2, [r3, #20]
 8009c38:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c3a:	1d3b      	adds	r3, r7, #4
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	601a      	str	r2, [r3, #0]
 8009c40:	605a      	str	r2, [r3, #4]
 8009c42:	609a      	str	r2, [r3, #8]
 8009c44:	60da      	str	r2, [r3, #12]
 8009c46:	611a      	str	r2, [r3, #16]
 8009c48:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8009c4a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8009c4e:	f7ff ffa9 	bl	8009ba4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8009c52:	2001      	movs	r0, #1
 8009c54:	f7ff ff8e 	bl	8009b74 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA0-WKUP   ------> UART4_TX
  PA1   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = Mx_TX_Pin|LL_GPIO_PIN_1;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8009c5c:	2302      	movs	r3, #2
 8009c5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009c60:	2303      	movs	r3, #3
 8009c62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8009c64:	2300      	movs	r3, #0
 8009c66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8009c6c:	2308      	movs	r3, #8
 8009c6e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c70:	1d3b      	adds	r3, r7, #4
 8009c72:	4619      	mov	r1, r3
 8009c74:	4818      	ldr	r0, [pc, #96]	; (8009cd8 <MX_UART4_Init+0xb8>)
 8009c76:	f004 ffe5 	bl	800ec44 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8009c7a:	f7ff fdb1 	bl	80097e0 <__NVIC_GetPriorityGrouping>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	2200      	movs	r2, #0
 8009c82:	2100      	movs	r1, #0
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7ff fe01 	bl	800988c <NVIC_EncodePriority>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	2034      	movs	r0, #52	; 0x34
 8009c90:	f7ff fdd2 	bl	8009838 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8009c94:	2034      	movs	r0, #52	; 0x34
 8009c96:	f7ff fdb1 	bl	80097fc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 1000000;
 8009c9a:	4b10      	ldr	r3, [pc, #64]	; (8009cdc <MX_UART4_Init+0xbc>)
 8009c9c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8009caa:	230c      	movs	r3, #12
 8009cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8009cb6:	f107 031c 	add.w	r3, r7, #28
 8009cba:	4619      	mov	r1, r3
 8009cbc:	4808      	ldr	r0, [pc, #32]	; (8009ce0 <MX_UART4_Init+0xc0>)
 8009cbe:	f005 ff05 	bl	800facc <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8009cc2:	4807      	ldr	r0, [pc, #28]	; (8009ce0 <MX_UART4_Init+0xc0>)
 8009cc4:	f7ff ff96 	bl	8009bf4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8009cc8:	4805      	ldr	r0, [pc, #20]	; (8009ce0 <MX_UART4_Init+0xc0>)
 8009cca:	f7ff ff83 	bl	8009bd4 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8009cce:	bf00      	nop
 8009cd0:	3738      	adds	r7, #56	; 0x38
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	40020000 	.word	0x40020000
 8009cdc:	000f4240 	.word	0x000f4240
 8009ce0:	40004c00 	.word	0x40004c00

08009ce4 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8009ce8:	4b11      	ldr	r3, [pc, #68]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009cea:	4a12      	ldr	r2, [pc, #72]	; (8009d34 <MX_UART5_Init+0x50>)
 8009cec:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8009cee:	4b10      	ldr	r3, [pc, #64]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009cf0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009cf4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8009cf6:	4b0e      	ldr	r3, [pc, #56]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8009cfc:	4b0c      	ldr	r3, [pc, #48]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009cfe:	2200      	movs	r2, #0
 8009d00:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8009d02:	4b0b      	ldr	r3, [pc, #44]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009d04:	2200      	movs	r2, #0
 8009d06:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8009d08:	4b09      	ldr	r3, [pc, #36]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009d0a:	220c      	movs	r2, #12
 8009d0c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009d0e:	4b08      	ldr	r3, [pc, #32]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009d10:	2200      	movs	r2, #0
 8009d12:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8009d14:	4b06      	ldr	r3, [pc, #24]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009d16:	2200      	movs	r2, #0
 8009d18:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart5) != HAL_OK)
 8009d1a:	4805      	ldr	r0, [pc, #20]	; (8009d30 <MX_UART5_Init+0x4c>)
 8009d1c:	f003 fa5d 	bl	800d1da <HAL_HalfDuplex_Init>
 8009d20:	4603      	mov	r3, r0
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d001      	beq.n	8009d2a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8009d26:	f7fb ff87 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8009d2a:	bf00      	nop
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	200013d0 	.word	0x200013d0
 8009d34:	40005000 	.word	0x40005000

08009d38 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8009d3c:	4b11      	ldr	r3, [pc, #68]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d3e:	4a12      	ldr	r2, [pc, #72]	; (8009d88 <MX_USART2_UART_Init+0x50>)
 8009d40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8009d42:	4b10      	ldr	r3, [pc, #64]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009d48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009d4a:	4b0e      	ldr	r3, [pc, #56]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009d50:	4b0c      	ldr	r3, [pc, #48]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d52:	2200      	movs	r2, #0
 8009d54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8009d56:	4b0b      	ldr	r3, [pc, #44]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d58:	2200      	movs	r2, #0
 8009d5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009d5c:	4b09      	ldr	r3, [pc, #36]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d5e:	220c      	movs	r2, #12
 8009d60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009d62:	4b08      	ldr	r3, [pc, #32]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d64:	2200      	movs	r2, #0
 8009d66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009d68:	4b06      	ldr	r3, [pc, #24]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009d6e:	4805      	ldr	r0, [pc, #20]	; (8009d84 <MX_USART2_UART_Init+0x4c>)
 8009d70:	f003 f9e6 	bl	800d140 <HAL_UART_Init>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d001      	beq.n	8009d7e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8009d7a:	f7fb ff5d 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8009d7e:	bf00      	nop
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	20001414 	.word	0x20001414
 8009d88:	40004400 	.word	0x40004400

08009d8c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b08e      	sub	sp, #56	; 0x38
 8009d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8009d92:	f107 031c 	add.w	r3, r7, #28
 8009d96:	2200      	movs	r2, #0
 8009d98:	601a      	str	r2, [r3, #0]
 8009d9a:	605a      	str	r2, [r3, #4]
 8009d9c:	609a      	str	r2, [r3, #8]
 8009d9e:	60da      	str	r2, [r3, #12]
 8009da0:	611a      	str	r2, [r3, #16]
 8009da2:	615a      	str	r2, [r3, #20]
 8009da4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009da6:	1d3b      	adds	r3, r7, #4
 8009da8:	2200      	movs	r2, #0
 8009daa:	601a      	str	r2, [r3, #0]
 8009dac:	605a      	str	r2, [r3, #4]
 8009dae:	609a      	str	r2, [r3, #8]
 8009db0:	60da      	str	r2, [r3, #12]
 8009db2:	611a      	str	r2, [r3, #16]
 8009db4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8009db6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8009dba:	f7ff fef3 	bl	8009ba4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8009dbe:	2004      	movs	r0, #4
 8009dc0:	f7ff fed8 	bl	8009b74 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PC10   ------> USART3_TX
  PC11   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 8009dc4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009dc8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8009dca:	2302      	movs	r3, #2
 8009dcc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8009dda:	2307      	movs	r3, #7
 8009ddc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009dde:	1d3b      	adds	r3, r7, #4
 8009de0:	4619      	mov	r1, r3
 8009de2:	4847      	ldr	r0, [pc, #284]	; (8009f00 <MX_USART3_UART_Init+0x174>)
 8009de4:	f004 ff2e 	bl	800ec44 <LL_GPIO_Init>

  /* USART3 DMA Init */

  /* USART3_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_3, LL_DMA_CHANNEL_4);
 8009de8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009dec:	2103      	movs	r1, #3
 8009dee:	4845      	ldr	r0, [pc, #276]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009df0:	f7ff fe7c 	bl	8009aec <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8009df4:	2240      	movs	r2, #64	; 0x40
 8009df6:	2103      	movs	r1, #3
 8009df8:	4842      	ldr	r0, [pc, #264]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009dfa:	f7ff fd7b 	bl	80098f4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_3, LL_DMA_PRIORITY_LOW);
 8009dfe:	2200      	movs	r2, #0
 8009e00:	2103      	movs	r1, #3
 8009e02:	4840      	ldr	r0, [pc, #256]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e04:	f7ff fe4e 	bl	8009aa4 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MODE_NORMAL);
 8009e08:	2200      	movs	r2, #0
 8009e0a:	2103      	movs	r1, #3
 8009e0c:	483d      	ldr	r0, [pc, #244]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e0e:	f7ff fd95 	bl	800993c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_PERIPH_NOINCREMENT);
 8009e12:	2200      	movs	r2, #0
 8009e14:	2103      	movs	r1, #3
 8009e16:	483b      	ldr	r0, [pc, #236]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e18:	f7ff fdb4 	bl	8009984 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MEMORY_INCREMENT);
 8009e1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009e20:	2103      	movs	r1, #3
 8009e22:	4838      	ldr	r0, [pc, #224]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e24:	f7ff fdd2 	bl	80099cc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_3, LL_DMA_PDATAALIGN_BYTE);
 8009e28:	2200      	movs	r2, #0
 8009e2a:	2103      	movs	r1, #3
 8009e2c:	4835      	ldr	r0, [pc, #212]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e2e:	f7ff fdf1 	bl	8009a14 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_3, LL_DMA_MDATAALIGN_BYTE);
 8009e32:	2200      	movs	r2, #0
 8009e34:	2103      	movs	r1, #3
 8009e36:	4833      	ldr	r0, [pc, #204]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e38:	f7ff fe10 	bl	8009a5c <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_3);
 8009e3c:	2103      	movs	r1, #3
 8009e3e:	4831      	ldr	r0, [pc, #196]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e40:	f7ff fe78 	bl	8009b34 <LL_DMA_DisableFifoMode>

  /* USART3_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_1, LL_DMA_CHANNEL_4);
 8009e44:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009e48:	2101      	movs	r1, #1
 8009e4a:	482e      	ldr	r0, [pc, #184]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e4c:	f7ff fe4e 	bl	8009aec <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8009e50:	2200      	movs	r2, #0
 8009e52:	2101      	movs	r1, #1
 8009e54:	482b      	ldr	r0, [pc, #172]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e56:	f7ff fd4d 	bl	80098f4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_1, LL_DMA_PRIORITY_LOW);
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	4829      	ldr	r0, [pc, #164]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e60:	f7ff fe20 	bl	8009aa4 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 8009e64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e68:	2101      	movs	r1, #1
 8009e6a:	4826      	ldr	r0, [pc, #152]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e6c:	f7ff fd66 	bl	800993c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8009e70:	2200      	movs	r2, #0
 8009e72:	2101      	movs	r1, #1
 8009e74:	4823      	ldr	r0, [pc, #140]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e76:	f7ff fd85 	bl	8009984 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8009e7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009e7e:	2101      	movs	r1, #1
 8009e80:	4820      	ldr	r0, [pc, #128]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e82:	f7ff fda3 	bl	80099cc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_BYTE);
 8009e86:	2200      	movs	r2, #0
 8009e88:	2101      	movs	r1, #1
 8009e8a:	481e      	ldr	r0, [pc, #120]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e8c:	f7ff fdc2 	bl	8009a14 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_BYTE);
 8009e90:	2200      	movs	r2, #0
 8009e92:	2101      	movs	r1, #1
 8009e94:	481b      	ldr	r0, [pc, #108]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e96:	f7ff fde1 	bl	8009a5c <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_1);
 8009e9a:	2101      	movs	r1, #1
 8009e9c:	4819      	ldr	r0, [pc, #100]	; (8009f04 <MX_USART3_UART_Init+0x178>)
 8009e9e:	f7ff fe49 	bl	8009b34 <LL_DMA_DisableFifoMode>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8009ea2:	f7ff fc9d 	bl	80097e0 <__NVIC_GetPriorityGrouping>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	2100      	movs	r1, #0
 8009eac:	4618      	mov	r0, r3
 8009eae:	f7ff fced 	bl	800988c <NVIC_EncodePriority>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	2027      	movs	r0, #39	; 0x27
 8009eb8:	f7ff fcbe 	bl	8009838 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8009ebc:	2027      	movs	r0, #39	; 0x27
 8009ebe:	f7ff fc9d 	bl	80097fc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 19200;
 8009ec2:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8009ec6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8009ed4:	230c      	movs	r3, #12
 8009ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8009edc:	2300      	movs	r3, #0
 8009ede:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8009ee0:	f107 031c 	add.w	r3, r7, #28
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	4808      	ldr	r0, [pc, #32]	; (8009f08 <MX_USART3_UART_Init+0x17c>)
 8009ee8:	f005 fdf0 	bl	800facc <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8009eec:	4806      	ldr	r0, [pc, #24]	; (8009f08 <MX_USART3_UART_Init+0x17c>)
 8009eee:	f7ff fe81 	bl	8009bf4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8009ef2:	4805      	ldr	r0, [pc, #20]	; (8009f08 <MX_USART3_UART_Init+0x17c>)
 8009ef4:	f7ff fe6e 	bl	8009bd4 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8009ef8:	bf00      	nop
 8009efa:	3738      	adds	r7, #56	; 0x38
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	40020800 	.word	0x40020800
 8009f04:	40026000 	.word	0x40026000
 8009f08:	40004800 	.word	0x40004800

08009f0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b08c      	sub	sp, #48	; 0x30
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f14:	f107 031c 	add.w	r3, r7, #28
 8009f18:	2200      	movs	r2, #0
 8009f1a:	601a      	str	r2, [r3, #0]
 8009f1c:	605a      	str	r2, [r3, #4]
 8009f1e:	609a      	str	r2, [r3, #8]
 8009f20:	60da      	str	r2, [r3, #12]
 8009f22:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a66      	ldr	r2, [pc, #408]	; (800a0c4 <HAL_UART_MspInit+0x1b8>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d12d      	bne.n	8009f8a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8009f2e:	2300      	movs	r3, #0
 8009f30:	61bb      	str	r3, [r7, #24]
 8009f32:	4b65      	ldr	r3, [pc, #404]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f36:	4a64      	ldr	r2, [pc, #400]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009f38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f3c:	6413      	str	r3, [r2, #64]	; 0x40
 8009f3e:	4b62      	ldr	r3, [pc, #392]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009f46:	61bb      	str	r3, [r7, #24]
 8009f48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	617b      	str	r3, [r7, #20]
 8009f4e:	4b5e      	ldr	r3, [pc, #376]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f52:	4a5d      	ldr	r2, [pc, #372]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009f54:	f043 0304 	orr.w	r3, r3, #4
 8009f58:	6313      	str	r3, [r2, #48]	; 0x30
 8009f5a:	4b5b      	ldr	r3, [pc, #364]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f5e:	f003 0304 	and.w	r3, r3, #4
 8009f62:	617b      	str	r3, [r7, #20]
 8009f64:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8009f66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009f6c:	2312      	movs	r3, #18
 8009f6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009f70:	2301      	movs	r3, #1
 8009f72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f74:	2303      	movs	r3, #3
 8009f76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8009f78:	2308      	movs	r3, #8
 8009f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009f7c:	f107 031c 	add.w	r3, r7, #28
 8009f80:	4619      	mov	r1, r3
 8009f82:	4852      	ldr	r0, [pc, #328]	; (800a0cc <HAL_UART_MspInit+0x1c0>)
 8009f84:	f001 fd26 	bl	800b9d4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8009f88:	e097      	b.n	800a0ba <HAL_UART_MspInit+0x1ae>
  else if(uartHandle->Instance==USART2)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a50      	ldr	r2, [pc, #320]	; (800a0d0 <HAL_UART_MspInit+0x1c4>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	f040 8092 	bne.w	800a0ba <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_USART2_CLK_ENABLE();
 8009f96:	2300      	movs	r3, #0
 8009f98:	613b      	str	r3, [r7, #16]
 8009f9a:	4b4b      	ldr	r3, [pc, #300]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f9e:	4a4a      	ldr	r2, [pc, #296]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009fa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009fa4:	6413      	str	r3, [r2, #64]	; 0x40
 8009fa6:	4b48      	ldr	r3, [pc, #288]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fae:	613b      	str	r3, [r7, #16]
 8009fb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	60fb      	str	r3, [r7, #12]
 8009fb6:	4b44      	ldr	r3, [pc, #272]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fba:	4a43      	ldr	r2, [pc, #268]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009fbc:	f043 0301 	orr.w	r3, r3, #1
 8009fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8009fc2:	4b41      	ldr	r3, [pc, #260]	; (800a0c8 <HAL_UART_MspInit+0x1bc>)
 8009fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fc6:	f003 0301 	and.w	r3, r3, #1
 8009fca:	60fb      	str	r3, [r7, #12]
 8009fcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8009fce:	230c      	movs	r3, #12
 8009fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fd2:	2302      	movs	r3, #2
 8009fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009fda:	2303      	movs	r3, #3
 8009fdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009fde:	2307      	movs	r3, #7
 8009fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009fe2:	f107 031c 	add.w	r3, r7, #28
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	483a      	ldr	r0, [pc, #232]	; (800a0d4 <HAL_UART_MspInit+0x1c8>)
 8009fea:	f001 fcf3 	bl	800b9d4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8009fee:	4b3a      	ldr	r3, [pc, #232]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 8009ff0:	4a3a      	ldr	r2, [pc, #232]	; (800a0dc <HAL_UART_MspInit+0x1d0>)
 8009ff2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8009ff4:	4b38      	ldr	r3, [pc, #224]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 8009ff6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009ffa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009ffc:	4b36      	ldr	r3, [pc, #216]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 8009ffe:	2200      	movs	r2, #0
 800a000:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a002:	4b35      	ldr	r3, [pc, #212]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a004:	2200      	movs	r2, #0
 800a006:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a008:	4b33      	ldr	r3, [pc, #204]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a00a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a00e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a010:	4b31      	ldr	r3, [pc, #196]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a012:	2200      	movs	r2, #0
 800a014:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a016:	4b30      	ldr	r3, [pc, #192]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a018:	2200      	movs	r2, #0
 800a01a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800a01c:	4b2e      	ldr	r3, [pc, #184]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a01e:	2200      	movs	r2, #0
 800a020:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a022:	4b2d      	ldr	r3, [pc, #180]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a024:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a028:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a02a:	4b2b      	ldr	r3, [pc, #172]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a02c:	2200      	movs	r2, #0
 800a02e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800a030:	4829      	ldr	r0, [pc, #164]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a032:	f001 f8cd 	bl	800b1d0 <HAL_DMA_Init>
 800a036:	4603      	mov	r3, r0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d001      	beq.n	800a040 <HAL_UART_MspInit+0x134>
      Error_Handler();
 800a03c:	f7fb fdfc 	bl	8005c38 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a25      	ldr	r2, [pc, #148]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a044:	639a      	str	r2, [r3, #56]	; 0x38
 800a046:	4a24      	ldr	r2, [pc, #144]	; (800a0d8 <HAL_UART_MspInit+0x1cc>)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800a04c:	4b24      	ldr	r3, [pc, #144]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a04e:	4a25      	ldr	r2, [pc, #148]	; (800a0e4 <HAL_UART_MspInit+0x1d8>)
 800a050:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800a052:	4b23      	ldr	r3, [pc, #140]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a054:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a058:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a05a:	4b21      	ldr	r3, [pc, #132]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a05c:	2240      	movs	r2, #64	; 0x40
 800a05e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a060:	4b1f      	ldr	r3, [pc, #124]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a062:	2200      	movs	r2, #0
 800a064:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a066:	4b1e      	ldr	r3, [pc, #120]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a068:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a06c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a06e:	4b1c      	ldr	r3, [pc, #112]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a070:	2200      	movs	r2, #0
 800a072:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a074:	4b1a      	ldr	r3, [pc, #104]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a076:	2200      	movs	r2, #0
 800a078:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800a07a:	4b19      	ldr	r3, [pc, #100]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a07c:	2200      	movs	r2, #0
 800a07e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800a080:	4b17      	ldr	r3, [pc, #92]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a082:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a086:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a088:	4b15      	ldr	r3, [pc, #84]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a08a:	2200      	movs	r2, #0
 800a08c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800a08e:	4814      	ldr	r0, [pc, #80]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a090:	f001 f89e 	bl	800b1d0 <HAL_DMA_Init>
 800a094:	4603      	mov	r3, r0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d001      	beq.n	800a09e <HAL_UART_MspInit+0x192>
      Error_Handler();
 800a09a:	f7fb fdcd 	bl	8005c38 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4a0f      	ldr	r2, [pc, #60]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a0a2:	635a      	str	r2, [r3, #52]	; 0x34
 800a0a4:	4a0e      	ldr	r2, [pc, #56]	; (800a0e0 <HAL_UART_MspInit+0x1d4>)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	2100      	movs	r1, #0
 800a0ae:	2026      	movs	r0, #38	; 0x26
 800a0b0:	f001 f857 	bl	800b162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a0b4:	2026      	movs	r0, #38	; 0x26
 800a0b6:	f001 f870 	bl	800b19a <HAL_NVIC_EnableIRQ>
}
 800a0ba:	bf00      	nop
 800a0bc:	3730      	adds	r7, #48	; 0x30
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
 800a0c2:	bf00      	nop
 800a0c4:	40005000 	.word	0x40005000
 800a0c8:	40023800 	.word	0x40023800
 800a0cc:	40020800 	.word	0x40020800
 800a0d0:	40004400 	.word	0x40004400
 800a0d4:	40020000 	.word	0x40020000
 800a0d8:	20001458 	.word	0x20001458
 800a0dc:	40026088 	.word	0x40026088
 800a0e0:	200014b8 	.word	0x200014b8
 800a0e4:	400260a0 	.word	0x400260a0

0800a0e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800a0e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a120 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a0ec:	480d      	ldr	r0, [pc, #52]	; (800a124 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800a0ee:	490e      	ldr	r1, [pc, #56]	; (800a128 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800a0f0:	4a0e      	ldr	r2, [pc, #56]	; (800a12c <LoopFillZerobss+0x1e>)
  movs r3, #0
 800a0f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a0f4:	e002      	b.n	800a0fc <LoopCopyDataInit>

0800a0f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a0f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a0f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a0fa:	3304      	adds	r3, #4

0800a0fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a0fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a0fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a100:	d3f9      	bcc.n	800a0f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a102:	4a0b      	ldr	r2, [pc, #44]	; (800a130 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800a104:	4c0b      	ldr	r4, [pc, #44]	; (800a134 <LoopFillZerobss+0x26>)
  movs r3, #0
 800a106:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a108:	e001      	b.n	800a10e <LoopFillZerobss>

0800a10a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a10a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a10c:	3204      	adds	r2, #4

0800a10e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a10e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a110:	d3fb      	bcc.n	800a10a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800a112:	f7fe fd9f 	bl	8008c54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a116:	f009 fa09 	bl	801352c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a11a:	f7fa ff21 	bl	8004f60 <main>
  bx  lr    
 800a11e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800a120:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a124:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a128:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 800a12c:	08014354 	.word	0x08014354
  ldr r2, =_sbss
 800a130:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 800a134:	2000152c 	.word	0x2000152c

0800a138 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a138:	e7fe      	b.n	800a138 <ADC_IRQHandler>
	...

0800a13c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a140:	4b0e      	ldr	r3, [pc, #56]	; (800a17c <HAL_Init+0x40>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a0d      	ldr	r2, [pc, #52]	; (800a17c <HAL_Init+0x40>)
 800a146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a14a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800a14c:	4b0b      	ldr	r3, [pc, #44]	; (800a17c <HAL_Init+0x40>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4a0a      	ldr	r2, [pc, #40]	; (800a17c <HAL_Init+0x40>)
 800a152:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a156:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a158:	4b08      	ldr	r3, [pc, #32]	; (800a17c <HAL_Init+0x40>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a07      	ldr	r2, [pc, #28]	; (800a17c <HAL_Init+0x40>)
 800a15e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a162:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a164:	2003      	movs	r0, #3
 800a166:	f000 fff1 	bl	800b14c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a16a:	2000      	movs	r0, #0
 800a16c:	f000 f808 	bl	800a180 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a170:	f7fe fad8 	bl	8008724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a174:	2300      	movs	r3, #0
}
 800a176:	4618      	mov	r0, r3
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	40023c00 	.word	0x40023c00

0800a180 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b082      	sub	sp, #8
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800a188:	4b12      	ldr	r3, [pc, #72]	; (800a1d4 <HAL_InitTick+0x54>)
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	4b12      	ldr	r3, [pc, #72]	; (800a1d8 <HAL_InitTick+0x58>)
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	4619      	mov	r1, r3
 800a192:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a196:	fbb3 f3f1 	udiv	r3, r3, r1
 800a19a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f001 f809 	bl	800b1b6 <HAL_SYSTICK_Config>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d001      	beq.n	800a1ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	e00e      	b.n	800a1cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2b0f      	cmp	r3, #15
 800a1b2:	d80a      	bhi.n	800a1ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	6879      	ldr	r1, [r7, #4]
 800a1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1bc:	f000 ffd1 	bl	800b162 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800a1c0:	4a06      	ldr	r2, [pc, #24]	; (800a1dc <HAL_InitTick+0x5c>)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	e000      	b.n	800a1cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3708      	adds	r7, #8
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}
 800a1d4:	20000028 	.word	0x20000028
 800a1d8:	20000030 	.word	0x20000030
 800a1dc:	2000002c 	.word	0x2000002c

0800a1e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a1e4:	4b06      	ldr	r3, [pc, #24]	; (800a200 <HAL_IncTick+0x20>)
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	461a      	mov	r2, r3
 800a1ea:	4b06      	ldr	r3, [pc, #24]	; (800a204 <HAL_IncTick+0x24>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4413      	add	r3, r2
 800a1f0:	4a04      	ldr	r2, [pc, #16]	; (800a204 <HAL_IncTick+0x24>)
 800a1f2:	6013      	str	r3, [r2, #0]
}
 800a1f4:	bf00      	nop
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr
 800a1fe:	bf00      	nop
 800a200:	20000030 	.word	0x20000030
 800a204:	20001518 	.word	0x20001518

0800a208 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a208:	b480      	push	{r7}
 800a20a:	af00      	add	r7, sp, #0
  return uwTick;
 800a20c:	4b03      	ldr	r3, [pc, #12]	; (800a21c <HAL_GetTick+0x14>)
 800a20e:	681b      	ldr	r3, [r3, #0]
}
 800a210:	4618      	mov	r0, r3
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr
 800a21a:	bf00      	nop
 800a21c:	20001518 	.word	0x20001518

0800a220 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a228:	f7ff ffee 	bl	800a208 <HAL_GetTick>
 800a22c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a238:	d005      	beq.n	800a246 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800a23a:	4b0a      	ldr	r3, [pc, #40]	; (800a264 <HAL_Delay+0x44>)
 800a23c:	781b      	ldrb	r3, [r3, #0]
 800a23e:	461a      	mov	r2, r3
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	4413      	add	r3, r2
 800a244:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800a246:	bf00      	nop
 800a248:	f7ff ffde 	bl	800a208 <HAL_GetTick>
 800a24c:	4602      	mov	r2, r0
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	1ad3      	subs	r3, r2, r3
 800a252:	68fa      	ldr	r2, [r7, #12]
 800a254:	429a      	cmp	r2, r3
 800a256:	d8f7      	bhi.n	800a248 <HAL_Delay+0x28>
  {
  }
}
 800a258:	bf00      	nop
 800a25a:	bf00      	nop
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	20000030 	.word	0x20000030

0800a268 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b084      	sub	sp, #16
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d101      	bne.n	800a27a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800a276:	2301      	movs	r3, #1
 800a278:	e0ed      	b.n	800a456 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a280:	b2db      	uxtb	r3, r3
 800a282:	2b00      	cmp	r3, #0
 800a284:	d102      	bne.n	800a28c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f7f9 fb06 	bl	8003898 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f042 0201 	orr.w	r2, r2, #1
 800a29a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a29c:	f7ff ffb4 	bl	800a208 <HAL_GetTick>
 800a2a0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800a2a2:	e012      	b.n	800a2ca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a2a4:	f7ff ffb0 	bl	800a208 <HAL_GetTick>
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	1ad3      	subs	r3, r2, r3
 800a2ae:	2b0a      	cmp	r3, #10
 800a2b0:	d90b      	bls.n	800a2ca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2205      	movs	r2, #5
 800a2c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e0c5      	b.n	800a456 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	f003 0301 	and.w	r3, r3, #1
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d0e5      	beq.n	800a2a4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	681a      	ldr	r2, [r3, #0]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f022 0202 	bic.w	r2, r2, #2
 800a2e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a2e8:	f7ff ff8e 	bl	800a208 <HAL_GetTick>
 800a2ec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800a2ee:	e012      	b.n	800a316 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a2f0:	f7ff ff8a 	bl	800a208 <HAL_GetTick>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	1ad3      	subs	r3, r2, r3
 800a2fa:	2b0a      	cmp	r3, #10
 800a2fc:	d90b      	bls.n	800a316 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a302:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2205      	movs	r2, #5
 800a30e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800a312:	2301      	movs	r3, #1
 800a314:	e09f      	b.n	800a456 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	f003 0302 	and.w	r3, r3, #2
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1e5      	bne.n	800a2f0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	7e1b      	ldrb	r3, [r3, #24]
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d108      	bne.n	800a33e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a33a:	601a      	str	r2, [r3, #0]
 800a33c:	e007      	b.n	800a34e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	681a      	ldr	r2, [r3, #0]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a34c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	7e5b      	ldrb	r3, [r3, #25]
 800a352:	2b01      	cmp	r3, #1
 800a354:	d108      	bne.n	800a368 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	681a      	ldr	r2, [r3, #0]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a364:	601a      	str	r2, [r3, #0]
 800a366:	e007      	b.n	800a378 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	681a      	ldr	r2, [r3, #0]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a376:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	7e9b      	ldrb	r3, [r3, #26]
 800a37c:	2b01      	cmp	r3, #1
 800a37e:	d108      	bne.n	800a392 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	681a      	ldr	r2, [r3, #0]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f042 0220 	orr.w	r2, r2, #32
 800a38e:	601a      	str	r2, [r3, #0]
 800a390:	e007      	b.n	800a3a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	681a      	ldr	r2, [r3, #0]
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f022 0220 	bic.w	r2, r2, #32
 800a3a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	7edb      	ldrb	r3, [r3, #27]
 800a3a6:	2b01      	cmp	r3, #1
 800a3a8:	d108      	bne.n	800a3bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f022 0210 	bic.w	r2, r2, #16
 800a3b8:	601a      	str	r2, [r3, #0]
 800a3ba:	e007      	b.n	800a3cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f042 0210 	orr.w	r2, r2, #16
 800a3ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	7f1b      	ldrb	r3, [r3, #28]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d108      	bne.n	800a3e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	681a      	ldr	r2, [r3, #0]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f042 0208 	orr.w	r2, r2, #8
 800a3e2:	601a      	str	r2, [r3, #0]
 800a3e4:	e007      	b.n	800a3f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	681a      	ldr	r2, [r3, #0]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f022 0208 	bic.w	r2, r2, #8
 800a3f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	7f5b      	ldrb	r3, [r3, #29]
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	d108      	bne.n	800a410 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f042 0204 	orr.w	r2, r2, #4
 800a40c:	601a      	str	r2, [r3, #0]
 800a40e:	e007      	b.n	800a420 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f022 0204 	bic.w	r2, r2, #4
 800a41e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	689a      	ldr	r2, [r3, #8]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	431a      	orrs	r2, r3
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	691b      	ldr	r3, [r3, #16]
 800a42e:	431a      	orrs	r2, r3
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	695b      	ldr	r3, [r3, #20]
 800a434:	ea42 0103 	orr.w	r1, r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	1e5a      	subs	r2, r3, #1
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	430a      	orrs	r2, r1
 800a444:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2200      	movs	r2, #0
 800a44a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2201      	movs	r2, #1
 800a450:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800a454:	2300      	movs	r3, #0
}
 800a456:	4618      	mov	r0, r3
 800a458:	3710      	adds	r7, #16
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}
	...

0800a460 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800a460:	b480      	push	{r7}
 800a462:	b087      	sub	sp, #28
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a476:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800a478:	7cfb      	ldrb	r3, [r7, #19]
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d003      	beq.n	800a486 <HAL_CAN_ConfigFilter+0x26>
 800a47e:	7cfb      	ldrb	r3, [r7, #19]
 800a480:	2b02      	cmp	r3, #2
 800a482:	f040 80be 	bne.w	800a602 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800a486:	4b65      	ldr	r3, [pc, #404]	; (800a61c <HAL_CAN_ConfigFilter+0x1bc>)
 800a488:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a490:	f043 0201 	orr.w	r2, r3, #1
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800a49a:	697b      	ldr	r3, [r7, #20]
 800a49c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a4a0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800a4aa:	697b      	ldr	r3, [r7, #20]
 800a4ac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4b4:	021b      	lsls	r3, r3, #8
 800a4b6:	431a      	orrs	r2, r3
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	695b      	ldr	r3, [r3, #20]
 800a4c2:	f003 031f 	and.w	r3, r3, #31
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a4cc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	43db      	mvns	r3, r3
 800a4d8:	401a      	ands	r2, r3
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	69db      	ldr	r3, [r3, #28]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d123      	bne.n	800a530 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	43db      	mvns	r3, r3
 800a4f2:	401a      	ands	r2, r3
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	68db      	ldr	r3, [r3, #12]
 800a4fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	685b      	ldr	r3, [r3, #4]
 800a504:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a506:	683a      	ldr	r2, [r7, #0]
 800a508:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800a50a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	3248      	adds	r2, #72	; 0x48
 800a510:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a524:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a526:	6979      	ldr	r1, [r7, #20]
 800a528:	3348      	adds	r3, #72	; 0x48
 800a52a:	00db      	lsls	r3, r3, #3
 800a52c:	440b      	add	r3, r1
 800a52e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	69db      	ldr	r3, [r3, #28]
 800a534:	2b01      	cmp	r3, #1
 800a536:	d122      	bne.n	800a57e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	431a      	orrs	r2, r3
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a554:	683a      	ldr	r2, [r7, #0]
 800a556:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800a558:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	3248      	adds	r2, #72	; 0x48
 800a55e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	68db      	ldr	r3, [r3, #12]
 800a56c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a572:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a574:	6979      	ldr	r1, [r7, #20]
 800a576:	3348      	adds	r3, #72	; 0x48
 800a578:	00db      	lsls	r3, r3, #3
 800a57a:	440b      	add	r3, r1
 800a57c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	699b      	ldr	r3, [r3, #24]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d109      	bne.n	800a59a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	43db      	mvns	r3, r3
 800a590:	401a      	ands	r2, r3
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800a598:	e007      	b.n	800a5aa <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	431a      	orrs	r2, r3
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d109      	bne.n	800a5c6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	43db      	mvns	r3, r3
 800a5bc:	401a      	ands	r2, r3
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800a5c4:	e007      	b.n	800a5d6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	431a      	orrs	r2, r3
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	6a1b      	ldr	r3, [r3, #32]
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	d107      	bne.n	800a5ee <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	431a      	orrs	r2, r3
 800a5e8:	697b      	ldr	r3, [r7, #20]
 800a5ea:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a5f4:	f023 0201 	bic.w	r2, r3, #1
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800a5fe:	2300      	movs	r3, #0
 800a600:	e006      	b.n	800a610 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a606:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a60e:	2301      	movs	r3, #1
  }
}
 800a610:	4618      	mov	r0, r3
 800a612:	371c      	adds	r7, #28
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	40006400 	.word	0x40006400

0800a620 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	2b01      	cmp	r3, #1
 800a632:	d12e      	bne.n	800a692 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2202      	movs	r2, #2
 800a638:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f022 0201 	bic.w	r2, r2, #1
 800a64a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a64c:	f7ff fddc 	bl	800a208 <HAL_GetTick>
 800a650:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800a652:	e012      	b.n	800a67a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a654:	f7ff fdd8 	bl	800a208 <HAL_GetTick>
 800a658:	4602      	mov	r2, r0
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	1ad3      	subs	r3, r2, r3
 800a65e:	2b0a      	cmp	r3, #10
 800a660:	d90b      	bls.n	800a67a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a666:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2205      	movs	r2, #5
 800a672:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800a676:	2301      	movs	r3, #1
 800a678:	e012      	b.n	800a6a0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	f003 0301 	and.w	r3, r3, #1
 800a684:	2b00      	cmp	r3, #0
 800a686:	d1e5      	bne.n	800a654 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2200      	movs	r2, #0
 800a68c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800a68e:	2300      	movs	r3, #0
 800a690:	e006      	b.n	800a6a0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a696:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a69e:	2301      	movs	r3, #1
  }
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3710      	adds	r7, #16
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}

0800a6a8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b089      	sub	sp, #36	; 0x24
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	60f8      	str	r0, [r7, #12]
 800a6b0:	60b9      	str	r1, [r7, #8]
 800a6b2:	607a      	str	r2, [r7, #4]
 800a6b4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a6bc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800a6c6:	7ffb      	ldrb	r3, [r7, #31]
 800a6c8:	2b01      	cmp	r3, #1
 800a6ca:	d003      	beq.n	800a6d4 <HAL_CAN_AddTxMessage+0x2c>
 800a6cc:	7ffb      	ldrb	r3, [r7, #31]
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	f040 80b8 	bne.w	800a844 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10a      	bne.n	800a6f4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d105      	bne.n	800a6f4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	f000 80a0 	beq.w	800a834 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800a6f4:	69bb      	ldr	r3, [r7, #24]
 800a6f6:	0e1b      	lsrs	r3, r3, #24
 800a6f8:	f003 0303 	and.w	r3, r3, #3
 800a6fc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	2b02      	cmp	r3, #2
 800a702:	d907      	bls.n	800a714 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a708:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800a710:	2301      	movs	r3, #1
 800a712:	e09e      	b.n	800a852 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800a714:	2201      	movs	r2, #1
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	409a      	lsls	r2, r3
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	689b      	ldr	r3, [r3, #8]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d10d      	bne.n	800a742 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800a730:	68f9      	ldr	r1, [r7, #12]
 800a732:	6809      	ldr	r1, [r1, #0]
 800a734:	431a      	orrs	r2, r3
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	3318      	adds	r3, #24
 800a73a:	011b      	lsls	r3, r3, #4
 800a73c:	440b      	add	r3, r1
 800a73e:	601a      	str	r2, [r3, #0]
 800a740:	e00f      	b.n	800a762 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a74c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a752:	68f9      	ldr	r1, [r7, #12]
 800a754:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800a756:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	3318      	adds	r3, #24
 800a75c:	011b      	lsls	r3, r3, #4
 800a75e:	440b      	add	r3, r1
 800a760:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	6819      	ldr	r1, [r3, #0]
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	691a      	ldr	r2, [r3, #16]
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	3318      	adds	r3, #24
 800a76e:	011b      	lsls	r3, r3, #4
 800a770:	440b      	add	r3, r1
 800a772:	3304      	adds	r3, #4
 800a774:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	7d1b      	ldrb	r3, [r3, #20]
 800a77a:	2b01      	cmp	r3, #1
 800a77c:	d111      	bne.n	800a7a2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	3318      	adds	r3, #24
 800a786:	011b      	lsls	r3, r3, #4
 800a788:	4413      	add	r3, r2
 800a78a:	3304      	adds	r3, #4
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	68fa      	ldr	r2, [r7, #12]
 800a790:	6811      	ldr	r1, [r2, #0]
 800a792:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	3318      	adds	r3, #24
 800a79a:	011b      	lsls	r3, r3, #4
 800a79c:	440b      	add	r3, r1
 800a79e:	3304      	adds	r3, #4
 800a7a0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	3307      	adds	r3, #7
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	061a      	lsls	r2, r3, #24
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	3306      	adds	r3, #6
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	041b      	lsls	r3, r3, #16
 800a7b2:	431a      	orrs	r2, r3
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	3305      	adds	r3, #5
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	021b      	lsls	r3, r3, #8
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	3204      	adds	r2, #4
 800a7c2:	7812      	ldrb	r2, [r2, #0]
 800a7c4:	4610      	mov	r0, r2
 800a7c6:	68fa      	ldr	r2, [r7, #12]
 800a7c8:	6811      	ldr	r1, [r2, #0]
 800a7ca:	ea43 0200 	orr.w	r2, r3, r0
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	011b      	lsls	r3, r3, #4
 800a7d2:	440b      	add	r3, r1
 800a7d4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800a7d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	3303      	adds	r3, #3
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	061a      	lsls	r2, r3, #24
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	3302      	adds	r3, #2
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	041b      	lsls	r3, r3, #16
 800a7ea:	431a      	orrs	r2, r3
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	3301      	adds	r3, #1
 800a7f0:	781b      	ldrb	r3, [r3, #0]
 800a7f2:	021b      	lsls	r3, r3, #8
 800a7f4:	4313      	orrs	r3, r2
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	7812      	ldrb	r2, [r2, #0]
 800a7fa:	4610      	mov	r0, r2
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	6811      	ldr	r1, [r2, #0]
 800a800:	ea43 0200 	orr.w	r2, r3, r0
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	011b      	lsls	r3, r3, #4
 800a808:	440b      	add	r3, r1
 800a80a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800a80e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	3318      	adds	r3, #24
 800a818:	011b      	lsls	r3, r3, #4
 800a81a:	4413      	add	r3, r2
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	68fa      	ldr	r2, [r7, #12]
 800a820:	6811      	ldr	r1, [r2, #0]
 800a822:	f043 0201 	orr.w	r2, r3, #1
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	3318      	adds	r3, #24
 800a82a:	011b      	lsls	r3, r3, #4
 800a82c:	440b      	add	r3, r1
 800a82e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800a830:	2300      	movs	r3, #0
 800a832:	e00e      	b.n	800a852 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a838:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	e006      	b.n	800a852 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a848:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a850:	2301      	movs	r3, #1
  }
}
 800a852:	4618      	mov	r0, r3
 800a854:	3724      	adds	r7, #36	; 0x24
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr

0800a85e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800a85e:	b480      	push	{r7}
 800a860:	b085      	sub	sp, #20
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800a866:	2300      	movs	r3, #0
 800a868:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a870:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800a872:	7afb      	ldrb	r3, [r7, #11]
 800a874:	2b01      	cmp	r3, #1
 800a876:	d002      	beq.n	800a87e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800a878:	7afb      	ldrb	r3, [r7, #11]
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	d11d      	bne.n	800a8ba <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	689b      	ldr	r3, [r3, #8]
 800a884:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d002      	beq.n	800a892 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	3301      	adds	r3, #1
 800a890:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	689b      	ldr	r3, [r3, #8]
 800a898:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d002      	beq.n	800a8a6 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	689b      	ldr	r3, [r3, #8]
 800a8ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d002      	beq.n	800a8ba <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3714      	adds	r7, #20
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b087      	sub	sp, #28
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	60b9      	str	r1, [r7, #8]
 800a8d2:	607a      	str	r2, [r7, #4]
 800a8d4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a8dc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800a8de:	7dfb      	ldrb	r3, [r7, #23]
 800a8e0:	2b01      	cmp	r3, #1
 800a8e2:	d003      	beq.n	800a8ec <HAL_CAN_GetRxMessage+0x24>
 800a8e4:	7dfb      	ldrb	r3, [r7, #23]
 800a8e6:	2b02      	cmp	r3, #2
 800a8e8:	f040 80f3 	bne.w	800aad2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d10e      	bne.n	800a910 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	f003 0303 	and.w	r3, r3, #3
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d116      	bne.n	800a92e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a904:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	e0e7      	b.n	800aae0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	691b      	ldr	r3, [r3, #16]
 800a916:	f003 0303 	and.w	r3, r3, #3
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d107      	bne.n	800a92e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a922:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800a92a:	2301      	movs	r3, #1
 800a92c:	e0d8      	b.n	800aae0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681a      	ldr	r2, [r3, #0]
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	331b      	adds	r3, #27
 800a936:	011b      	lsls	r3, r3, #4
 800a938:	4413      	add	r3, r2
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f003 0204 	and.w	r2, r3, #4
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d10c      	bne.n	800a966 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681a      	ldr	r2, [r3, #0]
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	331b      	adds	r3, #27
 800a954:	011b      	lsls	r3, r3, #4
 800a956:	4413      	add	r3, r2
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	0d5b      	lsrs	r3, r3, #21
 800a95c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	601a      	str	r2, [r3, #0]
 800a964:	e00b      	b.n	800a97e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681a      	ldr	r2, [r3, #0]
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	331b      	adds	r3, #27
 800a96e:	011b      	lsls	r3, r3, #4
 800a970:	4413      	add	r3, r2
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	08db      	lsrs	r3, r3, #3
 800a976:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681a      	ldr	r2, [r3, #0]
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	331b      	adds	r3, #27
 800a986:	011b      	lsls	r3, r3, #4
 800a988:	4413      	add	r3, r2
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f003 0202 	and.w	r2, r3, #2
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	331b      	adds	r3, #27
 800a99c:	011b      	lsls	r3, r3, #4
 800a99e:	4413      	add	r3, r2
 800a9a0:	3304      	adds	r3, #4
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f003 020f 	and.w	r2, r3, #15
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	331b      	adds	r3, #27
 800a9b4:	011b      	lsls	r3, r3, #4
 800a9b6:	4413      	add	r3, r2
 800a9b8:	3304      	adds	r3, #4
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	0a1b      	lsrs	r3, r3, #8
 800a9be:	b2da      	uxtb	r2, r3
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	331b      	adds	r3, #27
 800a9cc:	011b      	lsls	r3, r3, #4
 800a9ce:	4413      	add	r3, r2
 800a9d0:	3304      	adds	r3, #4
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	0c1b      	lsrs	r3, r3, #16
 800a9d6:	b29a      	uxth	r2, r3
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681a      	ldr	r2, [r3, #0]
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	011b      	lsls	r3, r3, #4
 800a9e4:	4413      	add	r3, r2
 800a9e6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	b2da      	uxtb	r2, r3
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	011b      	lsls	r3, r3, #4
 800a9fa:	4413      	add	r3, r2
 800a9fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	0a1a      	lsrs	r2, r3, #8
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	3301      	adds	r3, #1
 800aa08:	b2d2      	uxtb	r2, r2
 800aa0a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681a      	ldr	r2, [r3, #0]
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	011b      	lsls	r3, r3, #4
 800aa14:	4413      	add	r3, r2
 800aa16:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	0c1a      	lsrs	r2, r3, #16
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	3302      	adds	r3, #2
 800aa22:	b2d2      	uxtb	r2, r2
 800aa24:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681a      	ldr	r2, [r3, #0]
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	011b      	lsls	r3, r3, #4
 800aa2e:	4413      	add	r3, r2
 800aa30:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	0e1a      	lsrs	r2, r3, #24
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	3303      	adds	r3, #3
 800aa3c:	b2d2      	uxtb	r2, r2
 800aa3e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681a      	ldr	r2, [r3, #0]
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	011b      	lsls	r3, r3, #4
 800aa48:	4413      	add	r3, r2
 800aa4a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	3304      	adds	r3, #4
 800aa54:	b2d2      	uxtb	r2, r2
 800aa56:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681a      	ldr	r2, [r3, #0]
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	011b      	lsls	r3, r3, #4
 800aa60:	4413      	add	r3, r2
 800aa62:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	0a1a      	lsrs	r2, r3, #8
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	3305      	adds	r3, #5
 800aa6e:	b2d2      	uxtb	r2, r2
 800aa70:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681a      	ldr	r2, [r3, #0]
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	011b      	lsls	r3, r3, #4
 800aa7a:	4413      	add	r3, r2
 800aa7c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	0c1a      	lsrs	r2, r3, #16
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	3306      	adds	r3, #6
 800aa88:	b2d2      	uxtb	r2, r2
 800aa8a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681a      	ldr	r2, [r3, #0]
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	011b      	lsls	r3, r3, #4
 800aa94:	4413      	add	r3, r2
 800aa96:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	0e1a      	lsrs	r2, r3, #24
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	3307      	adds	r3, #7
 800aaa2:	b2d2      	uxtb	r2, r2
 800aaa4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d108      	bne.n	800aabe <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	68da      	ldr	r2, [r3, #12]
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f042 0220 	orr.w	r2, r2, #32
 800aaba:	60da      	str	r2, [r3, #12]
 800aabc:	e007      	b.n	800aace <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	691a      	ldr	r2, [r3, #16]
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f042 0220 	orr.w	r2, r2, #32
 800aacc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800aace:	2300      	movs	r3, #0
 800aad0:	e006      	b.n	800aae0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aad6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800aade:	2301      	movs	r3, #1
  }
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	371c      	adds	r7, #28
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr

0800aaec <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b085      	sub	sp, #20
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aafc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800aafe:	7bfb      	ldrb	r3, [r7, #15]
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	d002      	beq.n	800ab0a <HAL_CAN_ActivateNotification+0x1e>
 800ab04:	7bfb      	ldrb	r3, [r7, #15]
 800ab06:	2b02      	cmp	r3, #2
 800ab08:	d109      	bne.n	800ab1e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	6959      	ldr	r1, [r3, #20]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	683a      	ldr	r2, [r7, #0]
 800ab16:	430a      	orrs	r2, r1
 800ab18:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	e006      	b.n	800ab2c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab22:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
  }
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3714      	adds	r7, #20
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b08a      	sub	sp, #40	; 0x28
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800ab40:	2300      	movs	r3, #0
 800ab42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	695b      	ldr	r3, [r3, #20]
 800ab4a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	689b      	ldr	r3, [r3, #8]
 800ab5a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	68db      	ldr	r3, [r3, #12]
 800ab62:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	691b      	ldr	r3, [r3, #16]
 800ab6a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	699b      	ldr	r3, [r3, #24]
 800ab72:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800ab74:	6a3b      	ldr	r3, [r7, #32]
 800ab76:	f003 0301 	and.w	r3, r3, #1
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d07c      	beq.n	800ac78 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800ab7e:	69bb      	ldr	r3, [r7, #24]
 800ab80:	f003 0301 	and.w	r3, r3, #1
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d023      	beq.n	800abd0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800ab90:	69bb      	ldr	r3, [r7, #24]
 800ab92:	f003 0302 	and.w	r3, r3, #2
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d003      	beq.n	800aba2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 f983 	bl	800aea6 <HAL_CAN_TxMailbox0CompleteCallback>
 800aba0:	e016      	b.n	800abd0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800aba2:	69bb      	ldr	r3, [r7, #24]
 800aba4:	f003 0304 	and.w	r3, r3, #4
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d004      	beq.n	800abb6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800abac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800abb2:	627b      	str	r3, [r7, #36]	; 0x24
 800abb4:	e00c      	b.n	800abd0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800abb6:	69bb      	ldr	r3, [r7, #24]
 800abb8:	f003 0308 	and.w	r3, r3, #8
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d004      	beq.n	800abca <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800abc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800abc6:	627b      	str	r3, [r7, #36]	; 0x24
 800abc8:	e002      	b.n	800abd0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 f989 	bl	800aee2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800abd0:	69bb      	ldr	r3, [r7, #24]
 800abd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d024      	beq.n	800ac24 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f44f 7280 	mov.w	r2, #256	; 0x100
 800abe2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800abe4:	69bb      	ldr	r3, [r7, #24]
 800abe6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800abea:	2b00      	cmp	r3, #0
 800abec:	d003      	beq.n	800abf6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f000 f963 	bl	800aeba <HAL_CAN_TxMailbox1CompleteCallback>
 800abf4:	e016      	b.n	800ac24 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d004      	beq.n	800ac0a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800ac00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ac06:	627b      	str	r3, [r7, #36]	; 0x24
 800ac08:	e00c      	b.n	800ac24 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d004      	beq.n	800ac1e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800ac14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ac1a:	627b      	str	r3, [r7, #36]	; 0x24
 800ac1c:	e002      	b.n	800ac24 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 f969 	bl	800aef6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d024      	beq.n	800ac78 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ac36:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800ac38:	69bb      	ldr	r3, [r7, #24]
 800ac3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d003      	beq.n	800ac4a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 f943 	bl	800aece <HAL_CAN_TxMailbox2CompleteCallback>
 800ac48:	e016      	b.n	800ac78 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d004      	beq.n	800ac5e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800ac54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac5a:	627b      	str	r3, [r7, #36]	; 0x24
 800ac5c:	e00c      	b.n	800ac78 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d004      	beq.n	800ac72 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800ac68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac6e:	627b      	str	r3, [r7, #36]	; 0x24
 800ac70:	e002      	b.n	800ac78 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f000 f949 	bl	800af0a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800ac78:	6a3b      	ldr	r3, [r7, #32]
 800ac7a:	f003 0308 	and.w	r3, r3, #8
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d00c      	beq.n	800ac9c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	f003 0310 	and.w	r3, r3, #16
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d007      	beq.n	800ac9c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800ac8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac92:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2210      	movs	r2, #16
 800ac9a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800ac9c:	6a3b      	ldr	r3, [r7, #32]
 800ac9e:	f003 0304 	and.w	r3, r3, #4
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d00b      	beq.n	800acbe <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	f003 0308 	and.w	r3, r3, #8
 800acac:	2b00      	cmp	r3, #0
 800acae:	d006      	beq.n	800acbe <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	2208      	movs	r2, #8
 800acb6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f000 f93a 	bl	800af32 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800acbe:	6a3b      	ldr	r3, [r7, #32]
 800acc0:	f003 0302 	and.w	r3, r3, #2
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d009      	beq.n	800acdc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	68db      	ldr	r3, [r3, #12]
 800acce:	f003 0303 	and.w	r3, r3, #3
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d002      	beq.n	800acdc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f000 f921 	bl	800af1e <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800acdc:	6a3b      	ldr	r3, [r7, #32]
 800acde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d00c      	beq.n	800ad00 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	f003 0310 	and.w	r3, r3, #16
 800acec:	2b00      	cmp	r3, #0
 800acee:	d007      	beq.n	800ad00 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800acf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800acf6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2210      	movs	r2, #16
 800acfe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800ad00:	6a3b      	ldr	r3, [r7, #32]
 800ad02:	f003 0320 	and.w	r3, r3, #32
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00b      	beq.n	800ad22 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	f003 0308 	and.w	r3, r3, #8
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d006      	beq.n	800ad22 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2208      	movs	r2, #8
 800ad1a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 f91c 	bl	800af5a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800ad22:	6a3b      	ldr	r3, [r7, #32]
 800ad24:	f003 0310 	and.w	r3, r3, #16
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d009      	beq.n	800ad40 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	691b      	ldr	r3, [r3, #16]
 800ad32:	f003 0303 	and.w	r3, r3, #3
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d002      	beq.n	800ad40 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f000 f903 	bl	800af46 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800ad40:	6a3b      	ldr	r3, [r7, #32]
 800ad42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d00b      	beq.n	800ad62 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800ad4a:	69fb      	ldr	r3, [r7, #28]
 800ad4c:	f003 0310 	and.w	r3, r3, #16
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d006      	beq.n	800ad62 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	2210      	movs	r2, #16
 800ad5a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f000 f906 	bl	800af6e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800ad62:	6a3b      	ldr	r3, [r7, #32]
 800ad64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d00b      	beq.n	800ad84 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	f003 0308 	and.w	r3, r3, #8
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d006      	beq.n	800ad84 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	2208      	movs	r2, #8
 800ad7c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 f8ff 	bl	800af82 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800ad84:	6a3b      	ldr	r3, [r7, #32]
 800ad86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d07b      	beq.n	800ae86 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800ad8e:	69fb      	ldr	r3, [r7, #28]
 800ad90:	f003 0304 	and.w	r3, r3, #4
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d072      	beq.n	800ae7e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800ad98:	6a3b      	ldr	r3, [r7, #32]
 800ad9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d008      	beq.n	800adb4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d003      	beq.n	800adb4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800adac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adae:	f043 0301 	orr.w	r3, r3, #1
 800adb2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800adb4:	6a3b      	ldr	r3, [r7, #32]
 800adb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d008      	beq.n	800add0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d003      	beq.n	800add0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800adc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adca:	f043 0302 	orr.w	r3, r3, #2
 800adce:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800add0:	6a3b      	ldr	r3, [r7, #32]
 800add2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800add6:	2b00      	cmp	r3, #0
 800add8:	d008      	beq.n	800adec <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d003      	beq.n	800adec <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800ade4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade6:	f043 0304 	orr.w	r3, r3, #4
 800adea:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800adec:	6a3b      	ldr	r3, [r7, #32]
 800adee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d043      	beq.n	800ae7e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d03e      	beq.n	800ae7e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ae06:	2b60      	cmp	r3, #96	; 0x60
 800ae08:	d02b      	beq.n	800ae62 <HAL_CAN_IRQHandler+0x32a>
 800ae0a:	2b60      	cmp	r3, #96	; 0x60
 800ae0c:	d82e      	bhi.n	800ae6c <HAL_CAN_IRQHandler+0x334>
 800ae0e:	2b50      	cmp	r3, #80	; 0x50
 800ae10:	d022      	beq.n	800ae58 <HAL_CAN_IRQHandler+0x320>
 800ae12:	2b50      	cmp	r3, #80	; 0x50
 800ae14:	d82a      	bhi.n	800ae6c <HAL_CAN_IRQHandler+0x334>
 800ae16:	2b40      	cmp	r3, #64	; 0x40
 800ae18:	d019      	beq.n	800ae4e <HAL_CAN_IRQHandler+0x316>
 800ae1a:	2b40      	cmp	r3, #64	; 0x40
 800ae1c:	d826      	bhi.n	800ae6c <HAL_CAN_IRQHandler+0x334>
 800ae1e:	2b30      	cmp	r3, #48	; 0x30
 800ae20:	d010      	beq.n	800ae44 <HAL_CAN_IRQHandler+0x30c>
 800ae22:	2b30      	cmp	r3, #48	; 0x30
 800ae24:	d822      	bhi.n	800ae6c <HAL_CAN_IRQHandler+0x334>
 800ae26:	2b10      	cmp	r3, #16
 800ae28:	d002      	beq.n	800ae30 <HAL_CAN_IRQHandler+0x2f8>
 800ae2a:	2b20      	cmp	r3, #32
 800ae2c:	d005      	beq.n	800ae3a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800ae2e:	e01d      	b.n	800ae6c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800ae30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae32:	f043 0308 	orr.w	r3, r3, #8
 800ae36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800ae38:	e019      	b.n	800ae6e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800ae3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3c:	f043 0310 	orr.w	r3, r3, #16
 800ae40:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800ae42:	e014      	b.n	800ae6e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800ae44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae46:	f043 0320 	orr.w	r3, r3, #32
 800ae4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800ae4c:	e00f      	b.n	800ae6e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800ae4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800ae56:	e00a      	b.n	800ae6e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800ae58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800ae60:	e005      	b.n	800ae6e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800ae62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800ae6a:	e000      	b.n	800ae6e <HAL_CAN_IRQHandler+0x336>
            break;
 800ae6c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	699a      	ldr	r2, [r3, #24]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ae7c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	2204      	movs	r2, #4
 800ae84:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800ae86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d008      	beq.n	800ae9e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ae90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae92:	431a      	orrs	r2, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 f87c 	bl	800af96 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800ae9e:	bf00      	nop
 800aea0:	3728      	adds	r7, #40	; 0x28
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}

0800aea6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800aea6:	b480      	push	{r7}
 800aea8:	b083      	sub	sp, #12
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800aeae:	bf00      	nop
 800aeb0:	370c      	adds	r7, #12
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr

0800aeba <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800aeba:	b480      	push	{r7}
 800aebc:	b083      	sub	sp, #12
 800aebe:	af00      	add	r7, sp, #0
 800aec0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800aec2:	bf00      	nop
 800aec4:	370c      	adds	r7, #12
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr

0800aece <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800aece:	b480      	push	{r7}
 800aed0:	b083      	sub	sp, #12
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800aed6:	bf00      	nop
 800aed8:	370c      	adds	r7, #12
 800aeda:	46bd      	mov	sp, r7
 800aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee0:	4770      	bx	lr

0800aee2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800aee2:	b480      	push	{r7}
 800aee4:	b083      	sub	sp, #12
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800aeea:	bf00      	nop
 800aeec:	370c      	adds	r7, #12
 800aeee:	46bd      	mov	sp, r7
 800aef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef4:	4770      	bx	lr

0800aef6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800aef6:	b480      	push	{r7}
 800aef8:	b083      	sub	sp, #12
 800aefa:	af00      	add	r7, sp, #0
 800aefc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800aefe:	bf00      	nop
 800af00:	370c      	adds	r7, #12
 800af02:	46bd      	mov	sp, r7
 800af04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af08:	4770      	bx	lr

0800af0a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800af0a:	b480      	push	{r7}
 800af0c:	b083      	sub	sp, #12
 800af0e:	af00      	add	r7, sp, #0
 800af10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800af12:	bf00      	nop
 800af14:	370c      	adds	r7, #12
 800af16:	46bd      	mov	sp, r7
 800af18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1c:	4770      	bx	lr

0800af1e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800af1e:	b480      	push	{r7}
 800af20:	b083      	sub	sp, #12
 800af22:	af00      	add	r7, sp, #0
 800af24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800af26:	bf00      	nop
 800af28:	370c      	adds	r7, #12
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr

0800af32 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800af32:	b480      	push	{r7}
 800af34:	b083      	sub	sp, #12
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800af3a:	bf00      	nop
 800af3c:	370c      	adds	r7, #12
 800af3e:	46bd      	mov	sp, r7
 800af40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af44:	4770      	bx	lr

0800af46 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800af46:	b480      	push	{r7}
 800af48:	b083      	sub	sp, #12
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800af4e:	bf00      	nop
 800af50:	370c      	adds	r7, #12
 800af52:	46bd      	mov	sp, r7
 800af54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af58:	4770      	bx	lr

0800af5a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800af5a:	b480      	push	{r7}
 800af5c:	b083      	sub	sp, #12
 800af5e:	af00      	add	r7, sp, #0
 800af60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800af62:	bf00      	nop
 800af64:	370c      	adds	r7, #12
 800af66:	46bd      	mov	sp, r7
 800af68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6c:	4770      	bx	lr

0800af6e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800af6e:	b480      	push	{r7}
 800af70:	b083      	sub	sp, #12
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800af76:	bf00      	nop
 800af78:	370c      	adds	r7, #12
 800af7a:	46bd      	mov	sp, r7
 800af7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af80:	4770      	bx	lr

0800af82 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800af82:	b480      	push	{r7}
 800af84:	b083      	sub	sp, #12
 800af86:	af00      	add	r7, sp, #0
 800af88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800af8a:	bf00      	nop
 800af8c:	370c      	adds	r7, #12
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr

0800af96 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800af96:	b480      	push	{r7}
 800af98:	b083      	sub	sp, #12
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800af9e:	bf00      	nop
 800afa0:	370c      	adds	r7, #12
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr
	...

0800afac <__NVIC_SetPriorityGrouping>:
{
 800afac:	b480      	push	{r7}
 800afae:	b085      	sub	sp, #20
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f003 0307 	and.w	r3, r3, #7
 800afba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800afbc:	4b0c      	ldr	r3, [pc, #48]	; (800aff0 <__NVIC_SetPriorityGrouping+0x44>)
 800afbe:	68db      	ldr	r3, [r3, #12]
 800afc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800afc2:	68ba      	ldr	r2, [r7, #8]
 800afc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800afc8:	4013      	ands	r3, r2
 800afca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800afd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800afd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800afdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800afde:	4a04      	ldr	r2, [pc, #16]	; (800aff0 <__NVIC_SetPriorityGrouping+0x44>)
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	60d3      	str	r3, [r2, #12]
}
 800afe4:	bf00      	nop
 800afe6:	3714      	adds	r7, #20
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr
 800aff0:	e000ed00 	.word	0xe000ed00

0800aff4 <__NVIC_GetPriorityGrouping>:
{
 800aff4:	b480      	push	{r7}
 800aff6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800aff8:	4b04      	ldr	r3, [pc, #16]	; (800b00c <__NVIC_GetPriorityGrouping+0x18>)
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	0a1b      	lsrs	r3, r3, #8
 800affe:	f003 0307 	and.w	r3, r3, #7
}
 800b002:	4618      	mov	r0, r3
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr
 800b00c:	e000ed00 	.word	0xe000ed00

0800b010 <__NVIC_EnableIRQ>:
{
 800b010:	b480      	push	{r7}
 800b012:	b083      	sub	sp, #12
 800b014:	af00      	add	r7, sp, #0
 800b016:	4603      	mov	r3, r0
 800b018:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b01a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	db0b      	blt.n	800b03a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b022:	79fb      	ldrb	r3, [r7, #7]
 800b024:	f003 021f 	and.w	r2, r3, #31
 800b028:	4907      	ldr	r1, [pc, #28]	; (800b048 <__NVIC_EnableIRQ+0x38>)
 800b02a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b02e:	095b      	lsrs	r3, r3, #5
 800b030:	2001      	movs	r0, #1
 800b032:	fa00 f202 	lsl.w	r2, r0, r2
 800b036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b03a:	bf00      	nop
 800b03c:	370c      	adds	r7, #12
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	e000e100 	.word	0xe000e100

0800b04c <__NVIC_SetPriority>:
{
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
 800b052:	4603      	mov	r3, r0
 800b054:	6039      	str	r1, [r7, #0]
 800b056:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	db0a      	blt.n	800b076 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	b2da      	uxtb	r2, r3
 800b064:	490c      	ldr	r1, [pc, #48]	; (800b098 <__NVIC_SetPriority+0x4c>)
 800b066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b06a:	0112      	lsls	r2, r2, #4
 800b06c:	b2d2      	uxtb	r2, r2
 800b06e:	440b      	add	r3, r1
 800b070:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b074:	e00a      	b.n	800b08c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	b2da      	uxtb	r2, r3
 800b07a:	4908      	ldr	r1, [pc, #32]	; (800b09c <__NVIC_SetPriority+0x50>)
 800b07c:	79fb      	ldrb	r3, [r7, #7]
 800b07e:	f003 030f 	and.w	r3, r3, #15
 800b082:	3b04      	subs	r3, #4
 800b084:	0112      	lsls	r2, r2, #4
 800b086:	b2d2      	uxtb	r2, r2
 800b088:	440b      	add	r3, r1
 800b08a:	761a      	strb	r2, [r3, #24]
}
 800b08c:	bf00      	nop
 800b08e:	370c      	adds	r7, #12
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr
 800b098:	e000e100 	.word	0xe000e100
 800b09c:	e000ed00 	.word	0xe000ed00

0800b0a0 <NVIC_EncodePriority>:
{
 800b0a0:	b480      	push	{r7}
 800b0a2:	b089      	sub	sp, #36	; 0x24
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	60f8      	str	r0, [r7, #12]
 800b0a8:	60b9      	str	r1, [r7, #8]
 800b0aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f003 0307 	and.w	r3, r3, #7
 800b0b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b0b4:	69fb      	ldr	r3, [r7, #28]
 800b0b6:	f1c3 0307 	rsb	r3, r3, #7
 800b0ba:	2b04      	cmp	r3, #4
 800b0bc:	bf28      	it	cs
 800b0be:	2304      	movcs	r3, #4
 800b0c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b0c2:	69fb      	ldr	r3, [r7, #28]
 800b0c4:	3304      	adds	r3, #4
 800b0c6:	2b06      	cmp	r3, #6
 800b0c8:	d902      	bls.n	800b0d0 <NVIC_EncodePriority+0x30>
 800b0ca:	69fb      	ldr	r3, [r7, #28]
 800b0cc:	3b03      	subs	r3, #3
 800b0ce:	e000      	b.n	800b0d2 <NVIC_EncodePriority+0x32>
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b0d4:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d8:	69bb      	ldr	r3, [r7, #24]
 800b0da:	fa02 f303 	lsl.w	r3, r2, r3
 800b0de:	43da      	mvns	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	401a      	ands	r2, r3
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b0e8:	f04f 31ff 	mov.w	r1, #4294967295
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	fa01 f303 	lsl.w	r3, r1, r3
 800b0f2:	43d9      	mvns	r1, r3
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b0f8:	4313      	orrs	r3, r2
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3724      	adds	r7, #36	; 0x24
 800b0fe:	46bd      	mov	sp, r7
 800b100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b104:	4770      	bx	lr
	...

0800b108 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	3b01      	subs	r3, #1
 800b114:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b118:	d301      	bcc.n	800b11e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b11a:	2301      	movs	r3, #1
 800b11c:	e00f      	b.n	800b13e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b11e:	4a0a      	ldr	r2, [pc, #40]	; (800b148 <SysTick_Config+0x40>)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	3b01      	subs	r3, #1
 800b124:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b126:	210f      	movs	r1, #15
 800b128:	f04f 30ff 	mov.w	r0, #4294967295
 800b12c:	f7ff ff8e 	bl	800b04c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b130:	4b05      	ldr	r3, [pc, #20]	; (800b148 <SysTick_Config+0x40>)
 800b132:	2200      	movs	r2, #0
 800b134:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b136:	4b04      	ldr	r3, [pc, #16]	; (800b148 <SysTick_Config+0x40>)
 800b138:	2207      	movs	r2, #7
 800b13a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b13c:	2300      	movs	r3, #0
}
 800b13e:	4618      	mov	r0, r3
 800b140:	3708      	adds	r7, #8
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}
 800b146:	bf00      	nop
 800b148:	e000e010 	.word	0xe000e010

0800b14c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b082      	sub	sp, #8
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f7ff ff29 	bl	800afac <__NVIC_SetPriorityGrouping>
}
 800b15a:	bf00      	nop
 800b15c:	3708      	adds	r7, #8
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}

0800b162 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b162:	b580      	push	{r7, lr}
 800b164:	b086      	sub	sp, #24
 800b166:	af00      	add	r7, sp, #0
 800b168:	4603      	mov	r3, r0
 800b16a:	60b9      	str	r1, [r7, #8]
 800b16c:	607a      	str	r2, [r7, #4]
 800b16e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b170:	2300      	movs	r3, #0
 800b172:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b174:	f7ff ff3e 	bl	800aff4 <__NVIC_GetPriorityGrouping>
 800b178:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	68b9      	ldr	r1, [r7, #8]
 800b17e:	6978      	ldr	r0, [r7, #20]
 800b180:	f7ff ff8e 	bl	800b0a0 <NVIC_EncodePriority>
 800b184:	4602      	mov	r2, r0
 800b186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b18a:	4611      	mov	r1, r2
 800b18c:	4618      	mov	r0, r3
 800b18e:	f7ff ff5d 	bl	800b04c <__NVIC_SetPriority>
}
 800b192:	bf00      	nop
 800b194:	3718      	adds	r7, #24
 800b196:	46bd      	mov	sp, r7
 800b198:	bd80      	pop	{r7, pc}

0800b19a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b19a:	b580      	push	{r7, lr}
 800b19c:	b082      	sub	sp, #8
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b1a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f7ff ff31 	bl	800b010 <__NVIC_EnableIRQ>
}
 800b1ae:	bf00      	nop
 800b1b0:	3708      	adds	r7, #8
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}

0800b1b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b1b6:	b580      	push	{r7, lr}
 800b1b8:	b082      	sub	sp, #8
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7ff ffa2 	bl	800b108 <SysTick_Config>
 800b1c4:	4603      	mov	r3, r0
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3708      	adds	r7, #8
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
	...

0800b1d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b086      	sub	sp, #24
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b1dc:	f7ff f814 	bl	800a208 <HAL_GetTick>
 800b1e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d101      	bne.n	800b1ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	e099      	b.n	800b320 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2202      	movs	r2, #2
 800b1f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f022 0201 	bic.w	r2, r2, #1
 800b20a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b20c:	e00f      	b.n	800b22e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b20e:	f7fe fffb 	bl	800a208 <HAL_GetTick>
 800b212:	4602      	mov	r2, r0
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	1ad3      	subs	r3, r2, r3
 800b218:	2b05      	cmp	r3, #5
 800b21a:	d908      	bls.n	800b22e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2220      	movs	r2, #32
 800b220:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2203      	movs	r2, #3
 800b226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b22a:	2303      	movs	r3, #3
 800b22c:	e078      	b.n	800b320 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f003 0301 	and.w	r3, r3, #1
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d1e8      	bne.n	800b20e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b244:	697a      	ldr	r2, [r7, #20]
 800b246:	4b38      	ldr	r3, [pc, #224]	; (800b328 <HAL_DMA_Init+0x158>)
 800b248:	4013      	ands	r3, r2
 800b24a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	685a      	ldr	r2, [r3, #4]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b25a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	691b      	ldr	r3, [r3, #16]
 800b260:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b266:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	699b      	ldr	r3, [r3, #24]
 800b26c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b272:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6a1b      	ldr	r3, [r3, #32]
 800b278:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b27a:	697a      	ldr	r2, [r7, #20]
 800b27c:	4313      	orrs	r3, r2
 800b27e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b284:	2b04      	cmp	r3, #4
 800b286:	d107      	bne.n	800b298 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b290:	4313      	orrs	r3, r2
 800b292:	697a      	ldr	r2, [r7, #20]
 800b294:	4313      	orrs	r3, r2
 800b296:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	697a      	ldr	r2, [r7, #20]
 800b29e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	695b      	ldr	r3, [r3, #20]
 800b2a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	f023 0307 	bic.w	r3, r3, #7
 800b2ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2b4:	697a      	ldr	r2, [r7, #20]
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2be:	2b04      	cmp	r3, #4
 800b2c0:	d117      	bne.n	800b2f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2c6:	697a      	ldr	r2, [r7, #20]
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d00e      	beq.n	800b2f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 fb01 	bl	800b8dc <DMA_CheckFifoParam>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d008      	beq.n	800b2f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2240      	movs	r2, #64	; 0x40
 800b2e4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	e016      	b.n	800b320 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	697a      	ldr	r2, [r7, #20]
 800b2f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 fab8 	bl	800b870 <DMA_CalcBaseAndBitshift>
 800b300:	4603      	mov	r3, r0
 800b302:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b308:	223f      	movs	r2, #63	; 0x3f
 800b30a:	409a      	lsls	r2, r3
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2200      	movs	r2, #0
 800b314:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2201      	movs	r2, #1
 800b31a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800b31e:	2300      	movs	r3, #0
}
 800b320:	4618      	mov	r0, r3
 800b322:	3718      	adds	r7, #24
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	f010803f 	.word	0xf010803f

0800b32c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b086      	sub	sp, #24
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	607a      	str	r2, [r7, #4]
 800b338:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b33a:	2300      	movs	r3, #0
 800b33c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b342:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d101      	bne.n	800b352 <HAL_DMA_Start_IT+0x26>
 800b34e:	2302      	movs	r3, #2
 800b350:	e040      	b.n	800b3d4 <HAL_DMA_Start_IT+0xa8>
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2201      	movs	r2, #1
 800b356:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b360:	b2db      	uxtb	r3, r3
 800b362:	2b01      	cmp	r3, #1
 800b364:	d12f      	bne.n	800b3c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2202      	movs	r2, #2
 800b36a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2200      	movs	r2, #0
 800b372:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	68b9      	ldr	r1, [r7, #8]
 800b37a:	68f8      	ldr	r0, [r7, #12]
 800b37c:	f000 fa4a 	bl	800b814 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b384:	223f      	movs	r2, #63	; 0x3f
 800b386:	409a      	lsls	r2, r3
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	681a      	ldr	r2, [r3, #0]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f042 0216 	orr.w	r2, r2, #22
 800b39a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d007      	beq.n	800b3b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	681a      	ldr	r2, [r3, #0]
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f042 0208 	orr.w	r2, r2, #8
 800b3b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	681a      	ldr	r2, [r3, #0]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f042 0201 	orr.w	r2, r2, #1
 800b3c2:	601a      	str	r2, [r3, #0]
 800b3c4:	e005      	b.n	800b3d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800b3ce:	2302      	movs	r3, #2
 800b3d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b3d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3718      	adds	r7, #24
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b084      	sub	sp, #16
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3e8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800b3ea:	f7fe ff0d 	bl	800a208 <HAL_GetTick>
 800b3ee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	2b02      	cmp	r3, #2
 800b3fa:	d008      	beq.n	800b40e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2280      	movs	r2, #128	; 0x80
 800b400:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800b40a:	2301      	movs	r3, #1
 800b40c:	e052      	b.n	800b4b4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	681a      	ldr	r2, [r3, #0]
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f022 0216 	bic.w	r2, r2, #22
 800b41c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	695a      	ldr	r2, [r3, #20]
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b42c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b432:	2b00      	cmp	r3, #0
 800b434:	d103      	bne.n	800b43e <HAL_DMA_Abort+0x62>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d007      	beq.n	800b44e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	681a      	ldr	r2, [r3, #0]
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f022 0208 	bic.w	r2, r2, #8
 800b44c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	681a      	ldr	r2, [r3, #0]
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f022 0201 	bic.w	r2, r2, #1
 800b45c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b45e:	e013      	b.n	800b488 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b460:	f7fe fed2 	bl	800a208 <HAL_GetTick>
 800b464:	4602      	mov	r2, r0
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	1ad3      	subs	r3, r2, r3
 800b46a:	2b05      	cmp	r3, #5
 800b46c:	d90c      	bls.n	800b488 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2220      	movs	r2, #32
 800b472:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2203      	movs	r2, #3
 800b478:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2200      	movs	r2, #0
 800b480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800b484:	2303      	movs	r3, #3
 800b486:	e015      	b.n	800b4b4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	f003 0301 	and.w	r3, r3, #1
 800b492:	2b00      	cmp	r3, #0
 800b494:	d1e4      	bne.n	800b460 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b49a:	223f      	movs	r2, #63	; 0x3f
 800b49c:	409a      	lsls	r2, r3
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2201      	movs	r2, #1
 800b4a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800b4b2:	2300      	movs	r3, #0
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3710      	adds	r7, #16
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b083      	sub	sp, #12
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b4ca:	b2db      	uxtb	r3, r3
 800b4cc:	2b02      	cmp	r3, #2
 800b4ce:	d004      	beq.n	800b4da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2280      	movs	r2, #128	; 0x80
 800b4d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e00c      	b.n	800b4f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2205      	movs	r2, #5
 800b4de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	681a      	ldr	r2, [r3, #0]
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f022 0201 	bic.w	r2, r2, #1
 800b4f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800b4f2:	2300      	movs	r3, #0
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b086      	sub	sp, #24
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800b508:	2300      	movs	r3, #0
 800b50a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b50c:	4b8e      	ldr	r3, [pc, #568]	; (800b748 <HAL_DMA_IRQHandler+0x248>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a8e      	ldr	r2, [pc, #568]	; (800b74c <HAL_DMA_IRQHandler+0x24c>)
 800b512:	fba2 2303 	umull	r2, r3, r2, r3
 800b516:	0a9b      	lsrs	r3, r3, #10
 800b518:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b51e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b52a:	2208      	movs	r2, #8
 800b52c:	409a      	lsls	r2, r3
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	4013      	ands	r3, r2
 800b532:	2b00      	cmp	r3, #0
 800b534:	d01a      	beq.n	800b56c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f003 0304 	and.w	r3, r3, #4
 800b540:	2b00      	cmp	r3, #0
 800b542:	d013      	beq.n	800b56c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	681a      	ldr	r2, [r3, #0]
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	f022 0204 	bic.w	r2, r2, #4
 800b552:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b558:	2208      	movs	r2, #8
 800b55a:	409a      	lsls	r2, r3
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b564:	f043 0201 	orr.w	r2, r3, #1
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b570:	2201      	movs	r2, #1
 800b572:	409a      	lsls	r2, r3
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	4013      	ands	r3, r2
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d012      	beq.n	800b5a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	695b      	ldr	r3, [r3, #20]
 800b582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b586:	2b00      	cmp	r3, #0
 800b588:	d00b      	beq.n	800b5a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b58e:	2201      	movs	r2, #1
 800b590:	409a      	lsls	r2, r3
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b59a:	f043 0202 	orr.w	r2, r3, #2
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5a6:	2204      	movs	r2, #4
 800b5a8:	409a      	lsls	r2, r3
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	4013      	ands	r3, r2
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d012      	beq.n	800b5d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f003 0302 	and.w	r3, r3, #2
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d00b      	beq.n	800b5d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5c4:	2204      	movs	r2, #4
 800b5c6:	409a      	lsls	r2, r3
 800b5c8:	693b      	ldr	r3, [r7, #16]
 800b5ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5d0:	f043 0204 	orr.w	r2, r3, #4
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5dc:	2210      	movs	r2, #16
 800b5de:	409a      	lsls	r2, r3
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	4013      	ands	r3, r2
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d043      	beq.n	800b670 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f003 0308 	and.w	r3, r3, #8
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d03c      	beq.n	800b670 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5fa:	2210      	movs	r2, #16
 800b5fc:	409a      	lsls	r2, r3
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d018      	beq.n	800b642 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d108      	bne.n	800b630 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b622:	2b00      	cmp	r3, #0
 800b624:	d024      	beq.n	800b670 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	4798      	blx	r3
 800b62e:	e01f      	b.n	800b670 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b634:	2b00      	cmp	r3, #0
 800b636:	d01b      	beq.n	800b670 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	4798      	blx	r3
 800b640:	e016      	b.n	800b670 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d107      	bne.n	800b660 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	681a      	ldr	r2, [r3, #0]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f022 0208 	bic.w	r2, r2, #8
 800b65e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b664:	2b00      	cmp	r3, #0
 800b666:	d003      	beq.n	800b670 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b674:	2220      	movs	r2, #32
 800b676:	409a      	lsls	r2, r3
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	4013      	ands	r3, r2
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	f000 808f 	beq.w	800b7a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f003 0310 	and.w	r3, r3, #16
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	f000 8087 	beq.w	800b7a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b696:	2220      	movs	r2, #32
 800b698:	409a      	lsls	r2, r3
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	2b05      	cmp	r3, #5
 800b6a8:	d136      	bne.n	800b718 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	681a      	ldr	r2, [r3, #0]
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f022 0216 	bic.w	r2, r2, #22
 800b6b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	695a      	ldr	r2, [r3, #20]
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b6c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d103      	bne.n	800b6da <HAL_DMA_IRQHandler+0x1da>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d007      	beq.n	800b6ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	681a      	ldr	r2, [r3, #0]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f022 0208 	bic.w	r2, r2, #8
 800b6e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6ee:	223f      	movs	r2, #63	; 0x3f
 800b6f0:	409a      	lsls	r2, r3
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2200      	movs	r2, #0
 800b702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d07e      	beq.n	800b80c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	4798      	blx	r3
        }
        return;
 800b716:	e079      	b.n	800b80c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b722:	2b00      	cmp	r3, #0
 800b724:	d01d      	beq.n	800b762 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b730:	2b00      	cmp	r3, #0
 800b732:	d10d      	bne.n	800b750 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d031      	beq.n	800b7a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	4798      	blx	r3
 800b744:	e02c      	b.n	800b7a0 <HAL_DMA_IRQHandler+0x2a0>
 800b746:	bf00      	nop
 800b748:	20000028 	.word	0x20000028
 800b74c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b754:	2b00      	cmp	r3, #0
 800b756:	d023      	beq.n	800b7a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	4798      	blx	r3
 800b760:	e01e      	b.n	800b7a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d10f      	bne.n	800b790 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	681a      	ldr	r2, [r3, #0]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f022 0210 	bic.w	r2, r2, #16
 800b77e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2201      	movs	r2, #1
 800b784:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2200      	movs	r2, #0
 800b78c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b794:	2b00      	cmp	r3, #0
 800b796:	d003      	beq.n	800b7a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d032      	beq.n	800b80e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7ac:	f003 0301 	and.w	r3, r3, #1
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d022      	beq.n	800b7fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2205      	movs	r2, #5
 800b7b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	681a      	ldr	r2, [r3, #0]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f022 0201 	bic.w	r2, r2, #1
 800b7ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	3301      	adds	r3, #1
 800b7d0:	60bb      	str	r3, [r7, #8]
 800b7d2:	697a      	ldr	r2, [r7, #20]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d307      	bcc.n	800b7e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f003 0301 	and.w	r3, r3, #1
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d1f2      	bne.n	800b7cc <HAL_DMA_IRQHandler+0x2cc>
 800b7e6:	e000      	b.n	800b7ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 800b7e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d005      	beq.n	800b80e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	4798      	blx	r3
 800b80a:	e000      	b.n	800b80e <HAL_DMA_IRQHandler+0x30e>
        return;
 800b80c:	bf00      	nop
    }
  }
}
 800b80e:	3718      	adds	r7, #24
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}

0800b814 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b814:	b480      	push	{r7}
 800b816:	b085      	sub	sp, #20
 800b818:	af00      	add	r7, sp, #0
 800b81a:	60f8      	str	r0, [r7, #12]
 800b81c:	60b9      	str	r1, [r7, #8]
 800b81e:	607a      	str	r2, [r7, #4]
 800b820:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b830:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	683a      	ldr	r2, [r7, #0]
 800b838:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	2b40      	cmp	r3, #64	; 0x40
 800b840:	d108      	bne.n	800b854 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	687a      	ldr	r2, [r7, #4]
 800b848:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	68ba      	ldr	r2, [r7, #8]
 800b850:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800b852:	e007      	b.n	800b864 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	68ba      	ldr	r2, [r7, #8]
 800b85a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	687a      	ldr	r2, [r7, #4]
 800b862:	60da      	str	r2, [r3, #12]
}
 800b864:	bf00      	nop
 800b866:	3714      	adds	r7, #20
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr

0800b870 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b870:	b480      	push	{r7}
 800b872:	b085      	sub	sp, #20
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	3b10      	subs	r3, #16
 800b880:	4a14      	ldr	r2, [pc, #80]	; (800b8d4 <DMA_CalcBaseAndBitshift+0x64>)
 800b882:	fba2 2303 	umull	r2, r3, r2, r3
 800b886:	091b      	lsrs	r3, r3, #4
 800b888:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800b88a:	4a13      	ldr	r2, [pc, #76]	; (800b8d8 <DMA_CalcBaseAndBitshift+0x68>)
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	4413      	add	r3, r2
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	461a      	mov	r2, r3
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	2b03      	cmp	r3, #3
 800b89c:	d909      	bls.n	800b8b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b8a6:	f023 0303 	bic.w	r3, r3, #3
 800b8aa:	1d1a      	adds	r2, r3, #4
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	659a      	str	r2, [r3, #88]	; 0x58
 800b8b0:	e007      	b.n	800b8c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b8ba:	f023 0303 	bic.w	r3, r3, #3
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3714      	adds	r7, #20
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d0:	4770      	bx	lr
 800b8d2:	bf00      	nop
 800b8d4:	aaaaaaab 	.word	0xaaaaaaab
 800b8d8:	08013ca4 	.word	0x08013ca4

0800b8dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	699b      	ldr	r3, [r3, #24]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d11f      	bne.n	800b936 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	2b03      	cmp	r3, #3
 800b8fa:	d856      	bhi.n	800b9aa <DMA_CheckFifoParam+0xce>
 800b8fc:	a201      	add	r2, pc, #4	; (adr r2, 800b904 <DMA_CheckFifoParam+0x28>)
 800b8fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b902:	bf00      	nop
 800b904:	0800b915 	.word	0x0800b915
 800b908:	0800b927 	.word	0x0800b927
 800b90c:	0800b915 	.word	0x0800b915
 800b910:	0800b9ab 	.word	0x0800b9ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b918:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d046      	beq.n	800b9ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b924:	e043      	b.n	800b9ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b92a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b92e:	d140      	bne.n	800b9b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b934:	e03d      	b.n	800b9b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	699b      	ldr	r3, [r3, #24]
 800b93a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b93e:	d121      	bne.n	800b984 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	2b03      	cmp	r3, #3
 800b944:	d837      	bhi.n	800b9b6 <DMA_CheckFifoParam+0xda>
 800b946:	a201      	add	r2, pc, #4	; (adr r2, 800b94c <DMA_CheckFifoParam+0x70>)
 800b948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b94c:	0800b95d 	.word	0x0800b95d
 800b950:	0800b963 	.word	0x0800b963
 800b954:	0800b95d 	.word	0x0800b95d
 800b958:	0800b975 	.word	0x0800b975
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800b95c:	2301      	movs	r3, #1
 800b95e:	73fb      	strb	r3, [r7, #15]
      break;
 800b960:	e030      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b966:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d025      	beq.n	800b9ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800b96e:	2301      	movs	r3, #1
 800b970:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b972:	e022      	b.n	800b9ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b978:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b97c:	d11f      	bne.n	800b9be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800b97e:	2301      	movs	r3, #1
 800b980:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800b982:	e01c      	b.n	800b9be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	2b02      	cmp	r3, #2
 800b988:	d903      	bls.n	800b992 <DMA_CheckFifoParam+0xb6>
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	2b03      	cmp	r3, #3
 800b98e:	d003      	beq.n	800b998 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800b990:	e018      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800b992:	2301      	movs	r3, #1
 800b994:	73fb      	strb	r3, [r7, #15]
      break;
 800b996:	e015      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b99c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d00e      	beq.n	800b9c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	73fb      	strb	r3, [r7, #15]
      break;
 800b9a8:	e00b      	b.n	800b9c2 <DMA_CheckFifoParam+0xe6>
      break;
 800b9aa:	bf00      	nop
 800b9ac:	e00a      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      break;
 800b9ae:	bf00      	nop
 800b9b0:	e008      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      break;
 800b9b2:	bf00      	nop
 800b9b4:	e006      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      break;
 800b9b6:	bf00      	nop
 800b9b8:	e004      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      break;
 800b9ba:	bf00      	nop
 800b9bc:	e002      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      break;   
 800b9be:	bf00      	nop
 800b9c0:	e000      	b.n	800b9c4 <DMA_CheckFifoParam+0xe8>
      break;
 800b9c2:	bf00      	nop
    }
  } 
  
  return status; 
 800b9c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	3714      	adds	r7, #20
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d0:	4770      	bx	lr
 800b9d2:	bf00      	nop

0800b9d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b089      	sub	sp, #36	; 0x24
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
 800b9dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	61fb      	str	r3, [r7, #28]
 800b9ee:	e165      	b.n	800bcbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b9f0:	2201      	movs	r2, #1
 800b9f2:	69fb      	ldr	r3, [r7, #28]
 800b9f4:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	697a      	ldr	r2, [r7, #20]
 800ba00:	4013      	ands	r3, r2
 800ba02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ba04:	693a      	ldr	r2, [r7, #16]
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	f040 8154 	bne.w	800bcb6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	685b      	ldr	r3, [r3, #4]
 800ba12:	f003 0303 	and.w	r3, r3, #3
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	d005      	beq.n	800ba26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	685b      	ldr	r3, [r3, #4]
 800ba1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ba22:	2b02      	cmp	r3, #2
 800ba24:	d130      	bne.n	800ba88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	689b      	ldr	r3, [r3, #8]
 800ba2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ba2c:	69fb      	ldr	r3, [r7, #28]
 800ba2e:	005b      	lsls	r3, r3, #1
 800ba30:	2203      	movs	r2, #3
 800ba32:	fa02 f303 	lsl.w	r3, r2, r3
 800ba36:	43db      	mvns	r3, r3
 800ba38:	69ba      	ldr	r2, [r7, #24]
 800ba3a:	4013      	ands	r3, r2
 800ba3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	68da      	ldr	r2, [r3, #12]
 800ba42:	69fb      	ldr	r3, [r7, #28]
 800ba44:	005b      	lsls	r3, r3, #1
 800ba46:	fa02 f303 	lsl.w	r3, r2, r3
 800ba4a:	69ba      	ldr	r2, [r7, #24]
 800ba4c:	4313      	orrs	r3, r2
 800ba4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	69ba      	ldr	r2, [r7, #24]
 800ba54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	685b      	ldr	r3, [r3, #4]
 800ba5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	69fb      	ldr	r3, [r7, #28]
 800ba60:	fa02 f303 	lsl.w	r3, r2, r3
 800ba64:	43db      	mvns	r3, r3
 800ba66:	69ba      	ldr	r2, [r7, #24]
 800ba68:	4013      	ands	r3, r2
 800ba6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	685b      	ldr	r3, [r3, #4]
 800ba70:	091b      	lsrs	r3, r3, #4
 800ba72:	f003 0201 	and.w	r2, r3, #1
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	fa02 f303 	lsl.w	r3, r2, r3
 800ba7c:	69ba      	ldr	r2, [r7, #24]
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	69ba      	ldr	r2, [r7, #24]
 800ba86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	f003 0303 	and.w	r3, r3, #3
 800ba90:	2b03      	cmp	r3, #3
 800ba92:	d017      	beq.n	800bac4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	68db      	ldr	r3, [r3, #12]
 800ba98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ba9a:	69fb      	ldr	r3, [r7, #28]
 800ba9c:	005b      	lsls	r3, r3, #1
 800ba9e:	2203      	movs	r2, #3
 800baa0:	fa02 f303 	lsl.w	r3, r2, r3
 800baa4:	43db      	mvns	r3, r3
 800baa6:	69ba      	ldr	r2, [r7, #24]
 800baa8:	4013      	ands	r3, r2
 800baaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	689a      	ldr	r2, [r3, #8]
 800bab0:	69fb      	ldr	r3, [r7, #28]
 800bab2:	005b      	lsls	r3, r3, #1
 800bab4:	fa02 f303 	lsl.w	r3, r2, r3
 800bab8:	69ba      	ldr	r2, [r7, #24]
 800baba:	4313      	orrs	r3, r2
 800babc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	69ba      	ldr	r2, [r7, #24]
 800bac2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	685b      	ldr	r3, [r3, #4]
 800bac8:	f003 0303 	and.w	r3, r3, #3
 800bacc:	2b02      	cmp	r3, #2
 800bace:	d123      	bne.n	800bb18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bad0:	69fb      	ldr	r3, [r7, #28]
 800bad2:	08da      	lsrs	r2, r3, #3
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	3208      	adds	r2, #8
 800bad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800badc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800bade:	69fb      	ldr	r3, [r7, #28]
 800bae0:	f003 0307 	and.w	r3, r3, #7
 800bae4:	009b      	lsls	r3, r3, #2
 800bae6:	220f      	movs	r2, #15
 800bae8:	fa02 f303 	lsl.w	r3, r2, r3
 800baec:	43db      	mvns	r3, r3
 800baee:	69ba      	ldr	r2, [r7, #24]
 800baf0:	4013      	ands	r3, r2
 800baf2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	691a      	ldr	r2, [r3, #16]
 800baf8:	69fb      	ldr	r3, [r7, #28]
 800bafa:	f003 0307 	and.w	r3, r3, #7
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	fa02 f303 	lsl.w	r3, r2, r3
 800bb04:	69ba      	ldr	r2, [r7, #24]
 800bb06:	4313      	orrs	r3, r2
 800bb08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800bb0a:	69fb      	ldr	r3, [r7, #28]
 800bb0c:	08da      	lsrs	r2, r3, #3
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	3208      	adds	r2, #8
 800bb12:	69b9      	ldr	r1, [r7, #24]
 800bb14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bb1e:	69fb      	ldr	r3, [r7, #28]
 800bb20:	005b      	lsls	r3, r3, #1
 800bb22:	2203      	movs	r2, #3
 800bb24:	fa02 f303 	lsl.w	r3, r2, r3
 800bb28:	43db      	mvns	r3, r3
 800bb2a:	69ba      	ldr	r2, [r7, #24]
 800bb2c:	4013      	ands	r3, r2
 800bb2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	f003 0203 	and.w	r2, r3, #3
 800bb38:	69fb      	ldr	r3, [r7, #28]
 800bb3a:	005b      	lsls	r3, r3, #1
 800bb3c:	fa02 f303 	lsl.w	r3, r2, r3
 800bb40:	69ba      	ldr	r2, [r7, #24]
 800bb42:	4313      	orrs	r3, r2
 800bb44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	69ba      	ldr	r2, [r7, #24]
 800bb4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f000 80ae 	beq.w	800bcb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	60fb      	str	r3, [r7, #12]
 800bb5e:	4b5d      	ldr	r3, [pc, #372]	; (800bcd4 <HAL_GPIO_Init+0x300>)
 800bb60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb62:	4a5c      	ldr	r2, [pc, #368]	; (800bcd4 <HAL_GPIO_Init+0x300>)
 800bb64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bb68:	6453      	str	r3, [r2, #68]	; 0x44
 800bb6a:	4b5a      	ldr	r3, [pc, #360]	; (800bcd4 <HAL_GPIO_Init+0x300>)
 800bb6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bb72:	60fb      	str	r3, [r7, #12]
 800bb74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bb76:	4a58      	ldr	r2, [pc, #352]	; (800bcd8 <HAL_GPIO_Init+0x304>)
 800bb78:	69fb      	ldr	r3, [r7, #28]
 800bb7a:	089b      	lsrs	r3, r3, #2
 800bb7c:	3302      	adds	r3, #2
 800bb7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800bb84:	69fb      	ldr	r3, [r7, #28]
 800bb86:	f003 0303 	and.w	r3, r3, #3
 800bb8a:	009b      	lsls	r3, r3, #2
 800bb8c:	220f      	movs	r2, #15
 800bb8e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb92:	43db      	mvns	r3, r3
 800bb94:	69ba      	ldr	r2, [r7, #24]
 800bb96:	4013      	ands	r3, r2
 800bb98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	4a4f      	ldr	r2, [pc, #316]	; (800bcdc <HAL_GPIO_Init+0x308>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d025      	beq.n	800bbee <HAL_GPIO_Init+0x21a>
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	4a4e      	ldr	r2, [pc, #312]	; (800bce0 <HAL_GPIO_Init+0x30c>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d01f      	beq.n	800bbea <HAL_GPIO_Init+0x216>
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	4a4d      	ldr	r2, [pc, #308]	; (800bce4 <HAL_GPIO_Init+0x310>)
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d019      	beq.n	800bbe6 <HAL_GPIO_Init+0x212>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	4a4c      	ldr	r2, [pc, #304]	; (800bce8 <HAL_GPIO_Init+0x314>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d013      	beq.n	800bbe2 <HAL_GPIO_Init+0x20e>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	4a4b      	ldr	r2, [pc, #300]	; (800bcec <HAL_GPIO_Init+0x318>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d00d      	beq.n	800bbde <HAL_GPIO_Init+0x20a>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	4a4a      	ldr	r2, [pc, #296]	; (800bcf0 <HAL_GPIO_Init+0x31c>)
 800bbc6:	4293      	cmp	r3, r2
 800bbc8:	d007      	beq.n	800bbda <HAL_GPIO_Init+0x206>
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	4a49      	ldr	r2, [pc, #292]	; (800bcf4 <HAL_GPIO_Init+0x320>)
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d101      	bne.n	800bbd6 <HAL_GPIO_Init+0x202>
 800bbd2:	2306      	movs	r3, #6
 800bbd4:	e00c      	b.n	800bbf0 <HAL_GPIO_Init+0x21c>
 800bbd6:	2307      	movs	r3, #7
 800bbd8:	e00a      	b.n	800bbf0 <HAL_GPIO_Init+0x21c>
 800bbda:	2305      	movs	r3, #5
 800bbdc:	e008      	b.n	800bbf0 <HAL_GPIO_Init+0x21c>
 800bbde:	2304      	movs	r3, #4
 800bbe0:	e006      	b.n	800bbf0 <HAL_GPIO_Init+0x21c>
 800bbe2:	2303      	movs	r3, #3
 800bbe4:	e004      	b.n	800bbf0 <HAL_GPIO_Init+0x21c>
 800bbe6:	2302      	movs	r3, #2
 800bbe8:	e002      	b.n	800bbf0 <HAL_GPIO_Init+0x21c>
 800bbea:	2301      	movs	r3, #1
 800bbec:	e000      	b.n	800bbf0 <HAL_GPIO_Init+0x21c>
 800bbee:	2300      	movs	r3, #0
 800bbf0:	69fa      	ldr	r2, [r7, #28]
 800bbf2:	f002 0203 	and.w	r2, r2, #3
 800bbf6:	0092      	lsls	r2, r2, #2
 800bbf8:	4093      	lsls	r3, r2
 800bbfa:	69ba      	ldr	r2, [r7, #24]
 800bbfc:	4313      	orrs	r3, r2
 800bbfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bc00:	4935      	ldr	r1, [pc, #212]	; (800bcd8 <HAL_GPIO_Init+0x304>)
 800bc02:	69fb      	ldr	r3, [r7, #28]
 800bc04:	089b      	lsrs	r3, r3, #2
 800bc06:	3302      	adds	r3, #2
 800bc08:	69ba      	ldr	r2, [r7, #24]
 800bc0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800bc0e:	4b3a      	ldr	r3, [pc, #232]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bc10:	689b      	ldr	r3, [r3, #8]
 800bc12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	43db      	mvns	r3, r3
 800bc18:	69ba      	ldr	r2, [r7, #24]
 800bc1a:	4013      	ands	r3, r2
 800bc1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	685b      	ldr	r3, [r3, #4]
 800bc22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d003      	beq.n	800bc32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800bc2a:	69ba      	ldr	r2, [r7, #24]
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	4313      	orrs	r3, r2
 800bc30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800bc32:	4a31      	ldr	r2, [pc, #196]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800bc38:	4b2f      	ldr	r3, [pc, #188]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bc3a:	68db      	ldr	r3, [r3, #12]
 800bc3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	43db      	mvns	r3, r3
 800bc42:	69ba      	ldr	r2, [r7, #24]
 800bc44:	4013      	ands	r3, r2
 800bc46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	685b      	ldr	r3, [r3, #4]
 800bc4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d003      	beq.n	800bc5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800bc54:	69ba      	ldr	r2, [r7, #24]
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	4313      	orrs	r3, r2
 800bc5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800bc5c:	4a26      	ldr	r2, [pc, #152]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bc5e:	69bb      	ldr	r3, [r7, #24]
 800bc60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800bc62:	4b25      	ldr	r3, [pc, #148]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bc64:	685b      	ldr	r3, [r3, #4]
 800bc66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	43db      	mvns	r3, r3
 800bc6c:	69ba      	ldr	r2, [r7, #24]
 800bc6e:	4013      	ands	r3, r2
 800bc70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d003      	beq.n	800bc86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800bc7e:	69ba      	ldr	r2, [r7, #24]
 800bc80:	693b      	ldr	r3, [r7, #16]
 800bc82:	4313      	orrs	r3, r2
 800bc84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800bc86:	4a1c      	ldr	r2, [pc, #112]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bc88:	69bb      	ldr	r3, [r7, #24]
 800bc8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800bc8c:	4b1a      	ldr	r3, [pc, #104]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bc92:	693b      	ldr	r3, [r7, #16]
 800bc94:	43db      	mvns	r3, r3
 800bc96:	69ba      	ldr	r2, [r7, #24]
 800bc98:	4013      	ands	r3, r2
 800bc9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	685b      	ldr	r3, [r3, #4]
 800bca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d003      	beq.n	800bcb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800bca8:	69ba      	ldr	r2, [r7, #24]
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	4313      	orrs	r3, r2
 800bcae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800bcb0:	4a11      	ldr	r2, [pc, #68]	; (800bcf8 <HAL_GPIO_Init+0x324>)
 800bcb2:	69bb      	ldr	r3, [r7, #24]
 800bcb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bcb6:	69fb      	ldr	r3, [r7, #28]
 800bcb8:	3301      	adds	r3, #1
 800bcba:	61fb      	str	r3, [r7, #28]
 800bcbc:	69fb      	ldr	r3, [r7, #28]
 800bcbe:	2b0f      	cmp	r3, #15
 800bcc0:	f67f ae96 	bls.w	800b9f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800bcc4:	bf00      	nop
 800bcc6:	bf00      	nop
 800bcc8:	3724      	adds	r7, #36	; 0x24
 800bcca:	46bd      	mov	sp, r7
 800bccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd0:	4770      	bx	lr
 800bcd2:	bf00      	nop
 800bcd4:	40023800 	.word	0x40023800
 800bcd8:	40013800 	.word	0x40013800
 800bcdc:	40020000 	.word	0x40020000
 800bce0:	40020400 	.word	0x40020400
 800bce4:	40020800 	.word	0x40020800
 800bce8:	40020c00 	.word	0x40020c00
 800bcec:	40021000 	.word	0x40021000
 800bcf0:	40021400 	.word	0x40021400
 800bcf4:	40021800 	.word	0x40021800
 800bcf8:	40013c00 	.word	0x40013c00

0800bcfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	460b      	mov	r3, r1
 800bd06:	807b      	strh	r3, [r7, #2]
 800bd08:	4613      	mov	r3, r2
 800bd0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800bd0c:	787b      	ldrb	r3, [r7, #1]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d003      	beq.n	800bd1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800bd12:	887a      	ldrh	r2, [r7, #2]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800bd18:	e003      	b.n	800bd22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800bd1a:	887b      	ldrh	r3, [r7, #2]
 800bd1c:	041a      	lsls	r2, r3, #16
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	619a      	str	r2, [r3, #24]
}
 800bd22:	bf00      	nop
 800bd24:	370c      	adds	r7, #12
 800bd26:	46bd      	mov	sp, r7
 800bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2c:	4770      	bx	lr
	...

0800bd30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bd30:	b480      	push	{r7}
 800bd32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bd34:	4b03      	ldr	r3, [pc, #12]	; (800bd44 <HAL_RCC_GetHCLKFreq+0x14>)
 800bd36:	681b      	ldr	r3, [r3, #0]
}
 800bd38:	4618      	mov	r0, r3
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd40:	4770      	bx	lr
 800bd42:	bf00      	nop
 800bd44:	20000028 	.word	0x20000028

0800bd48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800bd4c:	f7ff fff0 	bl	800bd30 <HAL_RCC_GetHCLKFreq>
 800bd50:	4602      	mov	r2, r0
 800bd52:	4b05      	ldr	r3, [pc, #20]	; (800bd68 <HAL_RCC_GetPCLK1Freq+0x20>)
 800bd54:	689b      	ldr	r3, [r3, #8]
 800bd56:	0a9b      	lsrs	r3, r3, #10
 800bd58:	f003 0307 	and.w	r3, r3, #7
 800bd5c:	4903      	ldr	r1, [pc, #12]	; (800bd6c <HAL_RCC_GetPCLK1Freq+0x24>)
 800bd5e:	5ccb      	ldrb	r3, [r1, r3]
 800bd60:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	bd80      	pop	{r7, pc}
 800bd68:	40023800 	.word	0x40023800
 800bd6c:	08013c74 	.word	0x08013c74

0800bd70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800bd74:	f7ff ffdc 	bl	800bd30 <HAL_RCC_GetHCLKFreq>
 800bd78:	4602      	mov	r2, r0
 800bd7a:	4b05      	ldr	r3, [pc, #20]	; (800bd90 <HAL_RCC_GetPCLK2Freq+0x20>)
 800bd7c:	689b      	ldr	r3, [r3, #8]
 800bd7e:	0b5b      	lsrs	r3, r3, #13
 800bd80:	f003 0307 	and.w	r3, r3, #7
 800bd84:	4903      	ldr	r1, [pc, #12]	; (800bd94 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bd86:	5ccb      	ldrb	r3, [r1, r3]
 800bd88:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	bd80      	pop	{r7, pc}
 800bd90:	40023800 	.word	0x40023800
 800bd94:	08013c74 	.word	0x08013c74

0800bd98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b082      	sub	sp, #8
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d101      	bne.n	800bdaa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bda6:	2301      	movs	r3, #1
 800bda8:	e07b      	b.n	800bea2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d108      	bne.n	800bdc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	685b      	ldr	r3, [r3, #4]
 800bdb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdba:	d009      	beq.n	800bdd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	61da      	str	r2, [r3, #28]
 800bdc2:	e005      	b.n	800bdd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	2200      	movs	r2, #0
 800bdce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bddc:	b2db      	uxtb	r3, r3
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d106      	bne.n	800bdf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2200      	movs	r2, #0
 800bde6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f7fc fc52 	bl	8008694 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2202      	movs	r2, #2
 800bdf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	681a      	ldr	r2, [r3, #0]
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	685b      	ldr	r3, [r3, #4]
 800be0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	689b      	ldr	r3, [r3, #8]
 800be14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800be18:	431a      	orrs	r2, r3
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	68db      	ldr	r3, [r3, #12]
 800be1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800be22:	431a      	orrs	r2, r3
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	691b      	ldr	r3, [r3, #16]
 800be28:	f003 0302 	and.w	r3, r3, #2
 800be2c:	431a      	orrs	r2, r3
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	695b      	ldr	r3, [r3, #20]
 800be32:	f003 0301 	and.w	r3, r3, #1
 800be36:	431a      	orrs	r2, r3
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800be40:	431a      	orrs	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	69db      	ldr	r3, [r3, #28]
 800be46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800be4a:	431a      	orrs	r2, r3
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a1b      	ldr	r3, [r3, #32]
 800be50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be54:	ea42 0103 	orr.w	r1, r2, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be5c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	430a      	orrs	r2, r1
 800be66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	699b      	ldr	r3, [r3, #24]
 800be6c:	0c1b      	lsrs	r3, r3, #16
 800be6e:	f003 0104 	and.w	r1, r3, #4
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be76:	f003 0210 	and.w	r2, r3, #16
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	430a      	orrs	r2, r1
 800be80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	69da      	ldr	r2, [r3, #28]
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800be90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2200      	movs	r2, #0
 800be96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2201      	movs	r2, #1
 800be9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800bea0:	2300      	movs	r3, #0
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3708      	adds	r7, #8
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}

0800beaa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800beaa:	b580      	push	{r7, lr}
 800beac:	b08c      	sub	sp, #48	; 0x30
 800beae:	af00      	add	r7, sp, #0
 800beb0:	60f8      	str	r0, [r7, #12]
 800beb2:	60b9      	str	r1, [r7, #8]
 800beb4:	607a      	str	r2, [r7, #4]
 800beb6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800beb8:	2301      	movs	r3, #1
 800beba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bebc:	2300      	movs	r3, #0
 800bebe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bec8:	2b01      	cmp	r3, #1
 800beca:	d101      	bne.n	800bed0 <HAL_SPI_TransmitReceive+0x26>
 800becc:	2302      	movs	r3, #2
 800bece:	e18a      	b.n	800c1e6 <HAL_SPI_TransmitReceive+0x33c>
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	2201      	movs	r2, #1
 800bed4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bed8:	f7fe f996 	bl	800a208 <HAL_GetTick>
 800bedc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bee4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	685b      	ldr	r3, [r3, #4]
 800beec:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800beee:	887b      	ldrh	r3, [r7, #2]
 800bef0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bef2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bef6:	2b01      	cmp	r3, #1
 800bef8:	d00f      	beq.n	800bf1a <HAL_SPI_TransmitReceive+0x70>
 800befa:	69fb      	ldr	r3, [r7, #28]
 800befc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf00:	d107      	bne.n	800bf12 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	689b      	ldr	r3, [r3, #8]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d103      	bne.n	800bf12 <HAL_SPI_TransmitReceive+0x68>
 800bf0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bf0e:	2b04      	cmp	r3, #4
 800bf10:	d003      	beq.n	800bf1a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bf12:	2302      	movs	r3, #2
 800bf14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bf18:	e15b      	b.n	800c1d2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d005      	beq.n	800bf2c <HAL_SPI_TransmitReceive+0x82>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d002      	beq.n	800bf2c <HAL_SPI_TransmitReceive+0x82>
 800bf26:	887b      	ldrh	r3, [r7, #2]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d103      	bne.n	800bf34 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bf32:	e14e      	b.n	800c1d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	2b04      	cmp	r3, #4
 800bf3e:	d003      	beq.n	800bf48 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2205      	movs	r2, #5
 800bf44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	687a      	ldr	r2, [r7, #4]
 800bf52:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	887a      	ldrh	r2, [r7, #2]
 800bf58:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	887a      	ldrh	r2, [r7, #2]
 800bf5e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	68ba      	ldr	r2, [r7, #8]
 800bf64:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	887a      	ldrh	r2, [r7, #2]
 800bf6a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	887a      	ldrh	r2, [r7, #2]
 800bf70:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2200      	movs	r2, #0
 800bf76:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf88:	2b40      	cmp	r3, #64	; 0x40
 800bf8a:	d007      	beq.n	800bf9c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	681a      	ldr	r2, [r3, #0]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	68db      	ldr	r3, [r3, #12]
 800bfa0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bfa4:	d178      	bne.n	800c098 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	685b      	ldr	r3, [r3, #4]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d002      	beq.n	800bfb4 <HAL_SPI_TransmitReceive+0x10a>
 800bfae:	8b7b      	ldrh	r3, [r7, #26]
 800bfb0:	2b01      	cmp	r3, #1
 800bfb2:	d166      	bne.n	800c082 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfb8:	881a      	ldrh	r2, [r3, #0]
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfc4:	1c9a      	adds	r2, r3, #2
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	3b01      	subs	r3, #1
 800bfd2:	b29a      	uxth	r2, r3
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bfd8:	e053      	b.n	800c082 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	689b      	ldr	r3, [r3, #8]
 800bfe0:	f003 0302 	and.w	r3, r3, #2
 800bfe4:	2b02      	cmp	r3, #2
 800bfe6:	d11b      	bne.n	800c020 <HAL_SPI_TransmitReceive+0x176>
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfec:	b29b      	uxth	r3, r3
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d016      	beq.n	800c020 <HAL_SPI_TransmitReceive+0x176>
 800bff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bff4:	2b01      	cmp	r3, #1
 800bff6:	d113      	bne.n	800c020 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bffc:	881a      	ldrh	r2, [r3, #0]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c008:	1c9a      	adds	r2, r3, #2
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c012:	b29b      	uxth	r3, r3
 800c014:	3b01      	subs	r3, #1
 800c016:	b29a      	uxth	r2, r3
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c01c:	2300      	movs	r3, #0
 800c01e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	689b      	ldr	r3, [r3, #8]
 800c026:	f003 0301 	and.w	r3, r3, #1
 800c02a:	2b01      	cmp	r3, #1
 800c02c:	d119      	bne.n	800c062 <HAL_SPI_TransmitReceive+0x1b8>
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c032:	b29b      	uxth	r3, r3
 800c034:	2b00      	cmp	r3, #0
 800c036:	d014      	beq.n	800c062 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	68da      	ldr	r2, [r3, #12]
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c042:	b292      	uxth	r2, r2
 800c044:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c04a:	1c9a      	adds	r2, r3, #2
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c054:	b29b      	uxth	r3, r3
 800c056:	3b01      	subs	r3, #1
 800c058:	b29a      	uxth	r2, r3
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c05e:	2301      	movs	r3, #1
 800c060:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c062:	f7fe f8d1 	bl	800a208 <HAL_GetTick>
 800c066:	4602      	mov	r2, r0
 800c068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c06a:	1ad3      	subs	r3, r2, r3
 800c06c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c06e:	429a      	cmp	r2, r3
 800c070:	d807      	bhi.n	800c082 <HAL_SPI_TransmitReceive+0x1d8>
 800c072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c074:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c078:	d003      	beq.n	800c082 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c07a:	2303      	movs	r3, #3
 800c07c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c080:	e0a7      	b.n	800c1d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c086:	b29b      	uxth	r3, r3
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d1a6      	bne.n	800bfda <HAL_SPI_TransmitReceive+0x130>
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c090:	b29b      	uxth	r3, r3
 800c092:	2b00      	cmp	r3, #0
 800c094:	d1a1      	bne.n	800bfda <HAL_SPI_TransmitReceive+0x130>
 800c096:	e07c      	b.n	800c192 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	685b      	ldr	r3, [r3, #4]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d002      	beq.n	800c0a6 <HAL_SPI_TransmitReceive+0x1fc>
 800c0a0:	8b7b      	ldrh	r3, [r7, #26]
 800c0a2:	2b01      	cmp	r3, #1
 800c0a4:	d16b      	bne.n	800c17e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	330c      	adds	r3, #12
 800c0b0:	7812      	ldrb	r2, [r2, #0]
 800c0b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0b8:	1c5a      	adds	r2, r3, #1
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0c2:	b29b      	uxth	r3, r3
 800c0c4:	3b01      	subs	r3, #1
 800c0c6:	b29a      	uxth	r2, r3
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c0cc:	e057      	b.n	800c17e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	689b      	ldr	r3, [r3, #8]
 800c0d4:	f003 0302 	and.w	r3, r3, #2
 800c0d8:	2b02      	cmp	r3, #2
 800c0da:	d11c      	bne.n	800c116 <HAL_SPI_TransmitReceive+0x26c>
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d017      	beq.n	800c116 <HAL_SPI_TransmitReceive+0x26c>
 800c0e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d114      	bne.n	800c116 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	330c      	adds	r3, #12
 800c0f6:	7812      	ldrb	r2, [r2, #0]
 800c0f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0fe:	1c5a      	adds	r2, r3, #1
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c108:	b29b      	uxth	r3, r3
 800c10a:	3b01      	subs	r3, #1
 800c10c:	b29a      	uxth	r2, r3
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c112:	2300      	movs	r3, #0
 800c114:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	689b      	ldr	r3, [r3, #8]
 800c11c:	f003 0301 	and.w	r3, r3, #1
 800c120:	2b01      	cmp	r3, #1
 800c122:	d119      	bne.n	800c158 <HAL_SPI_TransmitReceive+0x2ae>
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c128:	b29b      	uxth	r3, r3
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d014      	beq.n	800c158 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	68da      	ldr	r2, [r3, #12]
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c138:	b2d2      	uxtb	r2, r2
 800c13a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c140:	1c5a      	adds	r2, r3, #1
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c14a:	b29b      	uxth	r3, r3
 800c14c:	3b01      	subs	r3, #1
 800c14e:	b29a      	uxth	r2, r3
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c154:	2301      	movs	r3, #1
 800c156:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c158:	f7fe f856 	bl	800a208 <HAL_GetTick>
 800c15c:	4602      	mov	r2, r0
 800c15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c160:	1ad3      	subs	r3, r2, r3
 800c162:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c164:	429a      	cmp	r2, r3
 800c166:	d803      	bhi.n	800c170 <HAL_SPI_TransmitReceive+0x2c6>
 800c168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c16a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c16e:	d102      	bne.n	800c176 <HAL_SPI_TransmitReceive+0x2cc>
 800c170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c172:	2b00      	cmp	r3, #0
 800c174:	d103      	bne.n	800c17e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c176:	2303      	movs	r3, #3
 800c178:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c17c:	e029      	b.n	800c1d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c182:	b29b      	uxth	r3, r3
 800c184:	2b00      	cmp	r3, #0
 800c186:	d1a2      	bne.n	800c0ce <HAL_SPI_TransmitReceive+0x224>
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c18c:	b29b      	uxth	r3, r3
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d19d      	bne.n	800c0ce <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c194:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c196:	68f8      	ldr	r0, [r7, #12]
 800c198:	f000 f8b2 	bl	800c300 <SPI_EndRxTxTransaction>
 800c19c:	4603      	mov	r3, r0
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d006      	beq.n	800c1b0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2220      	movs	r2, #32
 800c1ac:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c1ae:	e010      	b.n	800c1d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	689b      	ldr	r3, [r3, #8]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d10b      	bne.n	800c1d0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	617b      	str	r3, [r7, #20]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	617b      	str	r3, [r7, #20]
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	689b      	ldr	r3, [r3, #8]
 800c1ca:	617b      	str	r3, [r7, #20]
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	e000      	b.n	800c1d2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c1d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c1e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3730      	adds	r7, #48	; 0x30
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}
	...

0800c1f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b088      	sub	sp, #32
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	60f8      	str	r0, [r7, #12]
 800c1f8:	60b9      	str	r1, [r7, #8]
 800c1fa:	603b      	str	r3, [r7, #0]
 800c1fc:	4613      	mov	r3, r2
 800c1fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c200:	f7fe f802 	bl	800a208 <HAL_GetTick>
 800c204:	4602      	mov	r2, r0
 800c206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c208:	1a9b      	subs	r3, r3, r2
 800c20a:	683a      	ldr	r2, [r7, #0]
 800c20c:	4413      	add	r3, r2
 800c20e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c210:	f7fd fffa 	bl	800a208 <HAL_GetTick>
 800c214:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c216:	4b39      	ldr	r3, [pc, #228]	; (800c2fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	015b      	lsls	r3, r3, #5
 800c21c:	0d1b      	lsrs	r3, r3, #20
 800c21e:	69fa      	ldr	r2, [r7, #28]
 800c220:	fb02 f303 	mul.w	r3, r2, r3
 800c224:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c226:	e054      	b.n	800c2d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c22e:	d050      	beq.n	800c2d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c230:	f7fd ffea 	bl	800a208 <HAL_GetTick>
 800c234:	4602      	mov	r2, r0
 800c236:	69bb      	ldr	r3, [r7, #24]
 800c238:	1ad3      	subs	r3, r2, r3
 800c23a:	69fa      	ldr	r2, [r7, #28]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d902      	bls.n	800c246 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c240:	69fb      	ldr	r3, [r7, #28]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d13d      	bne.n	800c2c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	685a      	ldr	r2, [r3, #4]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c254:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c25e:	d111      	bne.n	800c284 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	689b      	ldr	r3, [r3, #8]
 800c264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c268:	d004      	beq.n	800c274 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	689b      	ldr	r3, [r3, #8]
 800c26e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c272:	d107      	bne.n	800c284 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	681a      	ldr	r2, [r3, #0]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c282:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c288:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c28c:	d10f      	bne.n	800c2ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	681a      	ldr	r2, [r3, #0]
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c29c:	601a      	str	r2, [r3, #0]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	681a      	ldr	r2, [r3, #0]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c2ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c2be:	2303      	movs	r3, #3
 800c2c0:	e017      	b.n	800c2f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c2c2:	697b      	ldr	r3, [r7, #20]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d101      	bne.n	800c2cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c2cc:	697b      	ldr	r3, [r7, #20]
 800c2ce:	3b01      	subs	r3, #1
 800c2d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	689a      	ldr	r2, [r3, #8]
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	4013      	ands	r3, r2
 800c2dc:	68ba      	ldr	r2, [r7, #8]
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	bf0c      	ite	eq
 800c2e2:	2301      	moveq	r3, #1
 800c2e4:	2300      	movne	r3, #0
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	79fb      	ldrb	r3, [r7, #7]
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	d19b      	bne.n	800c228 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c2f0:	2300      	movs	r3, #0
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3720      	adds	r7, #32
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}
 800c2fa:	bf00      	nop
 800c2fc:	20000028 	.word	0x20000028

0800c300 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b088      	sub	sp, #32
 800c304:	af02      	add	r7, sp, #8
 800c306:	60f8      	str	r0, [r7, #12]
 800c308:	60b9      	str	r1, [r7, #8]
 800c30a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c30c:	4b1b      	ldr	r3, [pc, #108]	; (800c37c <SPI_EndRxTxTransaction+0x7c>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a1b      	ldr	r2, [pc, #108]	; (800c380 <SPI_EndRxTxTransaction+0x80>)
 800c312:	fba2 2303 	umull	r2, r3, r2, r3
 800c316:	0d5b      	lsrs	r3, r3, #21
 800c318:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c31c:	fb02 f303 	mul.w	r3, r2, r3
 800c320:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c32a:	d112      	bne.n	800c352 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	9300      	str	r3, [sp, #0]
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	2200      	movs	r2, #0
 800c334:	2180      	movs	r1, #128	; 0x80
 800c336:	68f8      	ldr	r0, [r7, #12]
 800c338:	f7ff ff5a 	bl	800c1f0 <SPI_WaitFlagStateUntilTimeout>
 800c33c:	4603      	mov	r3, r0
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d016      	beq.n	800c370 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c346:	f043 0220 	orr.w	r2, r3, #32
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c34e:	2303      	movs	r3, #3
 800c350:	e00f      	b.n	800c372 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d00a      	beq.n	800c36e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c358:	697b      	ldr	r3, [r7, #20]
 800c35a:	3b01      	subs	r3, #1
 800c35c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	689b      	ldr	r3, [r3, #8]
 800c364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c368:	2b80      	cmp	r3, #128	; 0x80
 800c36a:	d0f2      	beq.n	800c352 <SPI_EndRxTxTransaction+0x52>
 800c36c:	e000      	b.n	800c370 <SPI_EndRxTxTransaction+0x70>
        break;
 800c36e:	bf00      	nop
  }

  return HAL_OK;
 800c370:	2300      	movs	r3, #0
}
 800c372:	4618      	mov	r0, r3
 800c374:	3718      	adds	r7, #24
 800c376:	46bd      	mov	sp, r7
 800c378:	bd80      	pop	{r7, pc}
 800c37a:	bf00      	nop
 800c37c:	20000028 	.word	0x20000028
 800c380:	165e9f81 	.word	0x165e9f81

0800c384 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b082      	sub	sp, #8
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d101      	bne.n	800c396 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c392:	2301      	movs	r3, #1
 800c394:	e041      	b.n	800c41a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c39c:	b2db      	uxtb	r3, r3
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d106      	bne.n	800c3b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c3aa:	6878      	ldr	r0, [r7, #4]
 800c3ac:	f7fd f9b4 	bl	8009718 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2202      	movs	r2, #2
 800c3b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	3304      	adds	r3, #4
 800c3c0:	4619      	mov	r1, r3
 800c3c2:	4610      	mov	r0, r2
 800c3c4:	f000 fb42 	bl	800ca4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2201      	movs	r2, #1
 800c3dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2201      	movs	r2, #1
 800c3e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2201      	movs	r2, #1
 800c3ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2201      	movs	r2, #1
 800c3fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2201      	movs	r2, #1
 800c404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2201      	movs	r2, #1
 800c40c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2201      	movs	r2, #1
 800c414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c418:	2300      	movs	r3, #0
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	3708      	adds	r7, #8
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}
	...

0800c424 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c424:	b480      	push	{r7}
 800c426:	b085      	sub	sp, #20
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c432:	b2db      	uxtb	r3, r3
 800c434:	2b01      	cmp	r3, #1
 800c436:	d001      	beq.n	800c43c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c438:	2301      	movs	r3, #1
 800c43a:	e04e      	b.n	800c4da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2202      	movs	r2, #2
 800c440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	68da      	ldr	r2, [r3, #12]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f042 0201 	orr.w	r2, r2, #1
 800c452:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4a23      	ldr	r2, [pc, #140]	; (800c4e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d022      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c466:	d01d      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4a1f      	ldr	r2, [pc, #124]	; (800c4ec <HAL_TIM_Base_Start_IT+0xc8>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d018      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a1e      	ldr	r2, [pc, #120]	; (800c4f0 <HAL_TIM_Base_Start_IT+0xcc>)
 800c478:	4293      	cmp	r3, r2
 800c47a:	d013      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	4a1c      	ldr	r2, [pc, #112]	; (800c4f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d00e      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	4a1b      	ldr	r2, [pc, #108]	; (800c4f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800c48c:	4293      	cmp	r3, r2
 800c48e:	d009      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	4a19      	ldr	r2, [pc, #100]	; (800c4fc <HAL_TIM_Base_Start_IT+0xd8>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d004      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	4a18      	ldr	r2, [pc, #96]	; (800c500 <HAL_TIM_Base_Start_IT+0xdc>)
 800c4a0:	4293      	cmp	r3, r2
 800c4a2:	d111      	bne.n	800c4c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	f003 0307 	and.w	r3, r3, #7
 800c4ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	2b06      	cmp	r3, #6
 800c4b4:	d010      	beq.n	800c4d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	681a      	ldr	r2, [r3, #0]
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f042 0201 	orr.w	r2, r2, #1
 800c4c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4c6:	e007      	b.n	800c4d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	681a      	ldr	r2, [r3, #0]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f042 0201 	orr.w	r2, r2, #1
 800c4d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c4d8:	2300      	movs	r3, #0
}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	3714      	adds	r7, #20
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e4:	4770      	bx	lr
 800c4e6:	bf00      	nop
 800c4e8:	40010000 	.word	0x40010000
 800c4ec:	40000400 	.word	0x40000400
 800c4f0:	40000800 	.word	0x40000800
 800c4f4:	40000c00 	.word	0x40000c00
 800c4f8:	40010400 	.word	0x40010400
 800c4fc:	40014000 	.word	0x40014000
 800c500:	40001800 	.word	0x40001800

0800c504 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b082      	sub	sp, #8
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d101      	bne.n	800c516 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800c512:	2301      	movs	r3, #1
 800c514:	e041      	b.n	800c59a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c51c:	b2db      	uxtb	r3, r3
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d106      	bne.n	800c530 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2200      	movs	r2, #0
 800c526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f7fd f8d2 	bl	80096d4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2202      	movs	r2, #2
 800c534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681a      	ldr	r2, [r3, #0]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	3304      	adds	r3, #4
 800c540:	4619      	mov	r1, r3
 800c542:	4610      	mov	r0, r2
 800c544:	f000 fa82 	bl	800ca4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2201      	movs	r2, #1
 800c54c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2201      	movs	r2, #1
 800c554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2201      	movs	r2, #1
 800c55c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2201      	movs	r2, #1
 800c564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2201      	movs	r2, #1
 800c56c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2201      	movs	r2, #1
 800c574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2201      	movs	r2, #1
 800c57c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	2201      	movs	r2, #1
 800c584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	2201      	movs	r2, #1
 800c58c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2201      	movs	r2, #1
 800c594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c598:	2300      	movs	r3, #0
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3708      	adds	r7, #8
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}

0800c5a2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c5a2:	b580      	push	{r7, lr}
 800c5a4:	b082      	sub	sp, #8
 800c5a6:	af00      	add	r7, sp, #0
 800c5a8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	691b      	ldr	r3, [r3, #16]
 800c5b0:	f003 0302 	and.w	r3, r3, #2
 800c5b4:	2b02      	cmp	r3, #2
 800c5b6:	d122      	bne.n	800c5fe <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	68db      	ldr	r3, [r3, #12]
 800c5be:	f003 0302 	and.w	r3, r3, #2
 800c5c2:	2b02      	cmp	r3, #2
 800c5c4:	d11b      	bne.n	800c5fe <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f06f 0202 	mvn.w	r2, #2
 800c5ce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	699b      	ldr	r3, [r3, #24]
 800c5dc:	f003 0303 	and.w	r3, r3, #3
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d003      	beq.n	800c5ec <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c5e4:	6878      	ldr	r0, [r7, #4]
 800c5e6:	f000 fa12 	bl	800ca0e <HAL_TIM_IC_CaptureCallback>
 800c5ea:	e005      	b.n	800c5f8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5ec:	6878      	ldr	r0, [r7, #4]
 800c5ee:	f000 fa04 	bl	800c9fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f000 fa15 	bl	800ca22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	691b      	ldr	r3, [r3, #16]
 800c604:	f003 0304 	and.w	r3, r3, #4
 800c608:	2b04      	cmp	r3, #4
 800c60a:	d122      	bne.n	800c652 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	68db      	ldr	r3, [r3, #12]
 800c612:	f003 0304 	and.w	r3, r3, #4
 800c616:	2b04      	cmp	r3, #4
 800c618:	d11b      	bne.n	800c652 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	f06f 0204 	mvn.w	r2, #4
 800c622:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2202      	movs	r2, #2
 800c628:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	699b      	ldr	r3, [r3, #24]
 800c630:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c634:	2b00      	cmp	r3, #0
 800c636:	d003      	beq.n	800c640 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f000 f9e8 	bl	800ca0e <HAL_TIM_IC_CaptureCallback>
 800c63e:	e005      	b.n	800c64c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c640:	6878      	ldr	r0, [r7, #4]
 800c642:	f000 f9da 	bl	800c9fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c646:	6878      	ldr	r0, [r7, #4]
 800c648:	f000 f9eb 	bl	800ca22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2200      	movs	r2, #0
 800c650:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	691b      	ldr	r3, [r3, #16]
 800c658:	f003 0308 	and.w	r3, r3, #8
 800c65c:	2b08      	cmp	r3, #8
 800c65e:	d122      	bne.n	800c6a6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	68db      	ldr	r3, [r3, #12]
 800c666:	f003 0308 	and.w	r3, r3, #8
 800c66a:	2b08      	cmp	r3, #8
 800c66c:	d11b      	bne.n	800c6a6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f06f 0208 	mvn.w	r2, #8
 800c676:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2204      	movs	r2, #4
 800c67c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	69db      	ldr	r3, [r3, #28]
 800c684:	f003 0303 	and.w	r3, r3, #3
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d003      	beq.n	800c694 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f000 f9be 	bl	800ca0e <HAL_TIM_IC_CaptureCallback>
 800c692:	e005      	b.n	800c6a0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f000 f9b0 	bl	800c9fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f000 f9c1 	bl	800ca22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	691b      	ldr	r3, [r3, #16]
 800c6ac:	f003 0310 	and.w	r3, r3, #16
 800c6b0:	2b10      	cmp	r3, #16
 800c6b2:	d122      	bne.n	800c6fa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	68db      	ldr	r3, [r3, #12]
 800c6ba:	f003 0310 	and.w	r3, r3, #16
 800c6be:	2b10      	cmp	r3, #16
 800c6c0:	d11b      	bne.n	800c6fa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f06f 0210 	mvn.w	r2, #16
 800c6ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2208      	movs	r2, #8
 800c6d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	69db      	ldr	r3, [r3, #28]
 800c6d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d003      	beq.n	800c6e8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f000 f994 	bl	800ca0e <HAL_TIM_IC_CaptureCallback>
 800c6e6:	e005      	b.n	800c6f4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f000 f986 	bl	800c9fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f000 f997 	bl	800ca22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	691b      	ldr	r3, [r3, #16]
 800c700:	f003 0301 	and.w	r3, r3, #1
 800c704:	2b01      	cmp	r3, #1
 800c706:	d10e      	bne.n	800c726 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	68db      	ldr	r3, [r3, #12]
 800c70e:	f003 0301 	and.w	r3, r3, #1
 800c712:	2b01      	cmp	r3, #1
 800c714:	d107      	bne.n	800c726 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f06f 0201 	mvn.w	r2, #1
 800c71e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f7f9 fa21 	bl	8005b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	691b      	ldr	r3, [r3, #16]
 800c72c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c730:	2b80      	cmp	r3, #128	; 0x80
 800c732:	d10e      	bne.n	800c752 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	68db      	ldr	r3, [r3, #12]
 800c73a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c73e:	2b80      	cmp	r3, #128	; 0x80
 800c740:	d107      	bne.n	800c752 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c74a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f000 fced 	bl	800d12c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	691b      	ldr	r3, [r3, #16]
 800c758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c75c:	2b40      	cmp	r3, #64	; 0x40
 800c75e:	d10e      	bne.n	800c77e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	68db      	ldr	r3, [r3, #12]
 800c766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c76a:	2b40      	cmp	r3, #64	; 0x40
 800c76c:	d107      	bne.n	800c77e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c778:	6878      	ldr	r0, [r7, #4]
 800c77a:	f000 f95c 	bl	800ca36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	691b      	ldr	r3, [r3, #16]
 800c784:	f003 0320 	and.w	r3, r3, #32
 800c788:	2b20      	cmp	r3, #32
 800c78a:	d10e      	bne.n	800c7aa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	f003 0320 	and.w	r3, r3, #32
 800c796:	2b20      	cmp	r3, #32
 800c798:	d107      	bne.n	800c7aa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f06f 0220 	mvn.w	r2, #32
 800c7a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f000 fcb7 	bl	800d118 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c7aa:	bf00      	nop
 800c7ac:	3708      	adds	r7, #8
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}
	...

0800c7b4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c7b4:	b580      	push	{r7, lr}
 800c7b6:	b086      	sub	sp, #24
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	60f8      	str	r0, [r7, #12]
 800c7bc:	60b9      	str	r1, [r7, #8]
 800c7be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7ca:	2b01      	cmp	r3, #1
 800c7cc:	d101      	bne.n	800c7d2 <HAL_TIM_OC_ConfigChannel+0x1e>
 800c7ce:	2302      	movs	r3, #2
 800c7d0:	e048      	b.n	800c864 <HAL_TIM_OC_ConfigChannel+0xb0>
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2b0c      	cmp	r3, #12
 800c7de:	d839      	bhi.n	800c854 <HAL_TIM_OC_ConfigChannel+0xa0>
 800c7e0:	a201      	add	r2, pc, #4	; (adr r2, 800c7e8 <HAL_TIM_OC_ConfigChannel+0x34>)
 800c7e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7e6:	bf00      	nop
 800c7e8:	0800c81d 	.word	0x0800c81d
 800c7ec:	0800c855 	.word	0x0800c855
 800c7f0:	0800c855 	.word	0x0800c855
 800c7f4:	0800c855 	.word	0x0800c855
 800c7f8:	0800c82b 	.word	0x0800c82b
 800c7fc:	0800c855 	.word	0x0800c855
 800c800:	0800c855 	.word	0x0800c855
 800c804:	0800c855 	.word	0x0800c855
 800c808:	0800c839 	.word	0x0800c839
 800c80c:	0800c855 	.word	0x0800c855
 800c810:	0800c855 	.word	0x0800c855
 800c814:	0800c855 	.word	0x0800c855
 800c818:	0800c847 	.word	0x0800c847
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	68b9      	ldr	r1, [r7, #8]
 800c822:	4618      	mov	r0, r3
 800c824:	f000 f9b2 	bl	800cb8c <TIM_OC1_SetConfig>
      break;
 800c828:	e017      	b.n	800c85a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	68b9      	ldr	r1, [r7, #8]
 800c830:	4618      	mov	r0, r3
 800c832:	f000 fa1b 	bl	800cc6c <TIM_OC2_SetConfig>
      break;
 800c836:	e010      	b.n	800c85a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	68b9      	ldr	r1, [r7, #8]
 800c83e:	4618      	mov	r0, r3
 800c840:	f000 fa8a 	bl	800cd58 <TIM_OC3_SetConfig>
      break;
 800c844:	e009      	b.n	800c85a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	68b9      	ldr	r1, [r7, #8]
 800c84c:	4618      	mov	r0, r3
 800c84e:	f000 faf7 	bl	800ce40 <TIM_OC4_SetConfig>
      break;
 800c852:	e002      	b.n	800c85a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800c854:	2301      	movs	r3, #1
 800c856:	75fb      	strb	r3, [r7, #23]
      break;
 800c858:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	2200      	movs	r2, #0
 800c85e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c862:	7dfb      	ldrb	r3, [r7, #23]
}
 800c864:	4618      	mov	r0, r3
 800c866:	3718      	adds	r7, #24
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}

0800c86c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b084      	sub	sp, #16
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
 800c874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c876:	2300      	movs	r3, #0
 800c878:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c880:	2b01      	cmp	r3, #1
 800c882:	d101      	bne.n	800c888 <HAL_TIM_ConfigClockSource+0x1c>
 800c884:	2302      	movs	r3, #2
 800c886:	e0b4      	b.n	800c9f2 <HAL_TIM_ConfigClockSource+0x186>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2201      	movs	r2, #1
 800c88c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2202      	movs	r2, #2
 800c894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c8a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c8a8:	68bb      	ldr	r3, [r7, #8]
 800c8aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c8ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	68ba      	ldr	r2, [r7, #8]
 800c8b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8c0:	d03e      	beq.n	800c940 <HAL_TIM_ConfigClockSource+0xd4>
 800c8c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8c6:	f200 8087 	bhi.w	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c8ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8ce:	f000 8086 	beq.w	800c9de <HAL_TIM_ConfigClockSource+0x172>
 800c8d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8d6:	d87f      	bhi.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c8d8:	2b70      	cmp	r3, #112	; 0x70
 800c8da:	d01a      	beq.n	800c912 <HAL_TIM_ConfigClockSource+0xa6>
 800c8dc:	2b70      	cmp	r3, #112	; 0x70
 800c8de:	d87b      	bhi.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c8e0:	2b60      	cmp	r3, #96	; 0x60
 800c8e2:	d050      	beq.n	800c986 <HAL_TIM_ConfigClockSource+0x11a>
 800c8e4:	2b60      	cmp	r3, #96	; 0x60
 800c8e6:	d877      	bhi.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c8e8:	2b50      	cmp	r3, #80	; 0x50
 800c8ea:	d03c      	beq.n	800c966 <HAL_TIM_ConfigClockSource+0xfa>
 800c8ec:	2b50      	cmp	r3, #80	; 0x50
 800c8ee:	d873      	bhi.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c8f0:	2b40      	cmp	r3, #64	; 0x40
 800c8f2:	d058      	beq.n	800c9a6 <HAL_TIM_ConfigClockSource+0x13a>
 800c8f4:	2b40      	cmp	r3, #64	; 0x40
 800c8f6:	d86f      	bhi.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c8f8:	2b30      	cmp	r3, #48	; 0x30
 800c8fa:	d064      	beq.n	800c9c6 <HAL_TIM_ConfigClockSource+0x15a>
 800c8fc:	2b30      	cmp	r3, #48	; 0x30
 800c8fe:	d86b      	bhi.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c900:	2b20      	cmp	r3, #32
 800c902:	d060      	beq.n	800c9c6 <HAL_TIM_ConfigClockSource+0x15a>
 800c904:	2b20      	cmp	r3, #32
 800c906:	d867      	bhi.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d05c      	beq.n	800c9c6 <HAL_TIM_ConfigClockSource+0x15a>
 800c90c:	2b10      	cmp	r3, #16
 800c90e:	d05a      	beq.n	800c9c6 <HAL_TIM_ConfigClockSource+0x15a>
 800c910:	e062      	b.n	800c9d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	6818      	ldr	r0, [r3, #0]
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	6899      	ldr	r1, [r3, #8]
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	685a      	ldr	r2, [r3, #4]
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	68db      	ldr	r3, [r3, #12]
 800c922:	f000 fb5d 	bl	800cfe0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	689b      	ldr	r3, [r3, #8]
 800c92c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c934:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	68ba      	ldr	r2, [r7, #8]
 800c93c:	609a      	str	r2, [r3, #8]
      break;
 800c93e:	e04f      	b.n	800c9e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	6818      	ldr	r0, [r3, #0]
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	6899      	ldr	r1, [r3, #8]
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	685a      	ldr	r2, [r3, #4]
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	f000 fb46 	bl	800cfe0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	689a      	ldr	r2, [r3, #8]
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c962:	609a      	str	r2, [r3, #8]
      break;
 800c964:	e03c      	b.n	800c9e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6818      	ldr	r0, [r3, #0]
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	6859      	ldr	r1, [r3, #4]
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	68db      	ldr	r3, [r3, #12]
 800c972:	461a      	mov	r2, r3
 800c974:	f000 faba 	bl	800ceec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	2150      	movs	r1, #80	; 0x50
 800c97e:	4618      	mov	r0, r3
 800c980:	f000 fb13 	bl	800cfaa <TIM_ITRx_SetConfig>
      break;
 800c984:	e02c      	b.n	800c9e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6818      	ldr	r0, [r3, #0]
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	6859      	ldr	r1, [r3, #4]
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	68db      	ldr	r3, [r3, #12]
 800c992:	461a      	mov	r2, r3
 800c994:	f000 fad9 	bl	800cf4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	2160      	movs	r1, #96	; 0x60
 800c99e:	4618      	mov	r0, r3
 800c9a0:	f000 fb03 	bl	800cfaa <TIM_ITRx_SetConfig>
      break;
 800c9a4:	e01c      	b.n	800c9e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6818      	ldr	r0, [r3, #0]
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	6859      	ldr	r1, [r3, #4]
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	68db      	ldr	r3, [r3, #12]
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	f000 fa9a 	bl	800ceec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	2140      	movs	r1, #64	; 0x40
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f000 faf3 	bl	800cfaa <TIM_ITRx_SetConfig>
      break;
 800c9c4:	e00c      	b.n	800c9e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681a      	ldr	r2, [r3, #0]
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	4619      	mov	r1, r3
 800c9d0:	4610      	mov	r0, r2
 800c9d2:	f000 faea 	bl	800cfaa <TIM_ITRx_SetConfig>
      break;
 800c9d6:	e003      	b.n	800c9e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c9d8:	2301      	movs	r3, #1
 800c9da:	73fb      	strb	r3, [r7, #15]
      break;
 800c9dc:	e000      	b.n	800c9e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c9de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c9f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	3710      	adds	r7, #16
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	bd80      	pop	{r7, pc}

0800c9fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c9fa:	b480      	push	{r7}
 800c9fc:	b083      	sub	sp, #12
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ca02:	bf00      	nop
 800ca04:	370c      	adds	r7, #12
 800ca06:	46bd      	mov	sp, r7
 800ca08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0c:	4770      	bx	lr

0800ca0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ca0e:	b480      	push	{r7}
 800ca10:	b083      	sub	sp, #12
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ca16:	bf00      	nop
 800ca18:	370c      	adds	r7, #12
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca20:	4770      	bx	lr

0800ca22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ca22:	b480      	push	{r7}
 800ca24:	b083      	sub	sp, #12
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ca2a:	bf00      	nop
 800ca2c:	370c      	adds	r7, #12
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca34:	4770      	bx	lr

0800ca36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ca36:	b480      	push	{r7}
 800ca38:	b083      	sub	sp, #12
 800ca3a:	af00      	add	r7, sp, #0
 800ca3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ca3e:	bf00      	nop
 800ca40:	370c      	adds	r7, #12
 800ca42:	46bd      	mov	sp, r7
 800ca44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca48:	4770      	bx	lr
	...

0800ca4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b085      	sub	sp, #20
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
 800ca54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	4a40      	ldr	r2, [pc, #256]	; (800cb60 <TIM_Base_SetConfig+0x114>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d013      	beq.n	800ca8c <TIM_Base_SetConfig+0x40>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca6a:	d00f      	beq.n	800ca8c <TIM_Base_SetConfig+0x40>
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	4a3d      	ldr	r2, [pc, #244]	; (800cb64 <TIM_Base_SetConfig+0x118>)
 800ca70:	4293      	cmp	r3, r2
 800ca72:	d00b      	beq.n	800ca8c <TIM_Base_SetConfig+0x40>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	4a3c      	ldr	r2, [pc, #240]	; (800cb68 <TIM_Base_SetConfig+0x11c>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d007      	beq.n	800ca8c <TIM_Base_SetConfig+0x40>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	4a3b      	ldr	r2, [pc, #236]	; (800cb6c <TIM_Base_SetConfig+0x120>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d003      	beq.n	800ca8c <TIM_Base_SetConfig+0x40>
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	4a3a      	ldr	r2, [pc, #232]	; (800cb70 <TIM_Base_SetConfig+0x124>)
 800ca88:	4293      	cmp	r3, r2
 800ca8a:	d108      	bne.n	800ca9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	685b      	ldr	r3, [r3, #4]
 800ca98:	68fa      	ldr	r2, [r7, #12]
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	4a2f      	ldr	r2, [pc, #188]	; (800cb60 <TIM_Base_SetConfig+0x114>)
 800caa2:	4293      	cmp	r3, r2
 800caa4:	d02b      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800caac:	d027      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	4a2c      	ldr	r2, [pc, #176]	; (800cb64 <TIM_Base_SetConfig+0x118>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d023      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	4a2b      	ldr	r2, [pc, #172]	; (800cb68 <TIM_Base_SetConfig+0x11c>)
 800caba:	4293      	cmp	r3, r2
 800cabc:	d01f      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	4a2a      	ldr	r2, [pc, #168]	; (800cb6c <TIM_Base_SetConfig+0x120>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d01b      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	4a29      	ldr	r2, [pc, #164]	; (800cb70 <TIM_Base_SetConfig+0x124>)
 800caca:	4293      	cmp	r3, r2
 800cacc:	d017      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	4a28      	ldr	r2, [pc, #160]	; (800cb74 <TIM_Base_SetConfig+0x128>)
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d013      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	4a27      	ldr	r2, [pc, #156]	; (800cb78 <TIM_Base_SetConfig+0x12c>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d00f      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	4a26      	ldr	r2, [pc, #152]	; (800cb7c <TIM_Base_SetConfig+0x130>)
 800cae2:	4293      	cmp	r3, r2
 800cae4:	d00b      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	4a25      	ldr	r2, [pc, #148]	; (800cb80 <TIM_Base_SetConfig+0x134>)
 800caea:	4293      	cmp	r3, r2
 800caec:	d007      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	4a24      	ldr	r2, [pc, #144]	; (800cb84 <TIM_Base_SetConfig+0x138>)
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d003      	beq.n	800cafe <TIM_Base_SetConfig+0xb2>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	4a23      	ldr	r2, [pc, #140]	; (800cb88 <TIM_Base_SetConfig+0x13c>)
 800cafa:	4293      	cmp	r3, r2
 800cafc:	d108      	bne.n	800cb10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cb04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	68db      	ldr	r3, [r3, #12]
 800cb0a:	68fa      	ldr	r2, [r7, #12]
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	695b      	ldr	r3, [r3, #20]
 800cb1a:	4313      	orrs	r3, r2
 800cb1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	68fa      	ldr	r2, [r7, #12]
 800cb22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	689a      	ldr	r2, [r3, #8]
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	681a      	ldr	r2, [r3, #0]
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	4a0a      	ldr	r2, [pc, #40]	; (800cb60 <TIM_Base_SetConfig+0x114>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d003      	beq.n	800cb44 <TIM_Base_SetConfig+0xf8>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	4a0c      	ldr	r2, [pc, #48]	; (800cb70 <TIM_Base_SetConfig+0x124>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d103      	bne.n	800cb4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	691a      	ldr	r2, [r3, #16]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2201      	movs	r2, #1
 800cb50:	615a      	str	r2, [r3, #20]
}
 800cb52:	bf00      	nop
 800cb54:	3714      	adds	r7, #20
 800cb56:	46bd      	mov	sp, r7
 800cb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5c:	4770      	bx	lr
 800cb5e:	bf00      	nop
 800cb60:	40010000 	.word	0x40010000
 800cb64:	40000400 	.word	0x40000400
 800cb68:	40000800 	.word	0x40000800
 800cb6c:	40000c00 	.word	0x40000c00
 800cb70:	40010400 	.word	0x40010400
 800cb74:	40014000 	.word	0x40014000
 800cb78:	40014400 	.word	0x40014400
 800cb7c:	40014800 	.word	0x40014800
 800cb80:	40001800 	.word	0x40001800
 800cb84:	40001c00 	.word	0x40001c00
 800cb88:	40002000 	.word	0x40002000

0800cb8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b087      	sub	sp, #28
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6a1b      	ldr	r3, [r3, #32]
 800cb9a:	f023 0201 	bic.w	r2, r3, #1
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	6a1b      	ldr	r3, [r3, #32]
 800cba6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	685b      	ldr	r3, [r3, #4]
 800cbac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	699b      	ldr	r3, [r3, #24]
 800cbb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	f023 0303 	bic.w	r3, r3, #3
 800cbc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	68fa      	ldr	r2, [r7, #12]
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	f023 0302 	bic.w	r3, r3, #2
 800cbd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	697a      	ldr	r2, [r7, #20]
 800cbdc:	4313      	orrs	r3, r2
 800cbde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	4a20      	ldr	r2, [pc, #128]	; (800cc64 <TIM_OC1_SetConfig+0xd8>)
 800cbe4:	4293      	cmp	r3, r2
 800cbe6:	d003      	beq.n	800cbf0 <TIM_OC1_SetConfig+0x64>
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	4a1f      	ldr	r2, [pc, #124]	; (800cc68 <TIM_OC1_SetConfig+0xdc>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	d10c      	bne.n	800cc0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cbf0:	697b      	ldr	r3, [r7, #20]
 800cbf2:	f023 0308 	bic.w	r3, r3, #8
 800cbf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	68db      	ldr	r3, [r3, #12]
 800cbfc:	697a      	ldr	r2, [r7, #20]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	f023 0304 	bic.w	r3, r3, #4
 800cc08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	4a15      	ldr	r2, [pc, #84]	; (800cc64 <TIM_OC1_SetConfig+0xd8>)
 800cc0e:	4293      	cmp	r3, r2
 800cc10:	d003      	beq.n	800cc1a <TIM_OC1_SetConfig+0x8e>
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	4a14      	ldr	r2, [pc, #80]	; (800cc68 <TIM_OC1_SetConfig+0xdc>)
 800cc16:	4293      	cmp	r3, r2
 800cc18:	d111      	bne.n	800cc3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cc20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cc28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	695b      	ldr	r3, [r3, #20]
 800cc2e:	693a      	ldr	r2, [r7, #16]
 800cc30:	4313      	orrs	r3, r2
 800cc32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	699b      	ldr	r3, [r3, #24]
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	4313      	orrs	r3, r2
 800cc3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	693a      	ldr	r2, [r7, #16]
 800cc42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	68fa      	ldr	r2, [r7, #12]
 800cc48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	685a      	ldr	r2, [r3, #4]
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	697a      	ldr	r2, [r7, #20]
 800cc56:	621a      	str	r2, [r3, #32]
}
 800cc58:	bf00      	nop
 800cc5a:	371c      	adds	r7, #28
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc62:	4770      	bx	lr
 800cc64:	40010000 	.word	0x40010000
 800cc68:	40010400 	.word	0x40010400

0800cc6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b087      	sub	sp, #28
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
 800cc74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6a1b      	ldr	r3, [r3, #32]
 800cc7a:	f023 0210 	bic.w	r2, r3, #16
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6a1b      	ldr	r3, [r3, #32]
 800cc86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	685b      	ldr	r3, [r3, #4]
 800cc8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	699b      	ldr	r3, [r3, #24]
 800cc92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	021b      	lsls	r3, r3, #8
 800ccaa:	68fa      	ldr	r2, [r7, #12]
 800ccac:	4313      	orrs	r3, r2
 800ccae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	f023 0320 	bic.w	r3, r3, #32
 800ccb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	689b      	ldr	r3, [r3, #8]
 800ccbc:	011b      	lsls	r3, r3, #4
 800ccbe:	697a      	ldr	r2, [r7, #20]
 800ccc0:	4313      	orrs	r3, r2
 800ccc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	4a22      	ldr	r2, [pc, #136]	; (800cd50 <TIM_OC2_SetConfig+0xe4>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d003      	beq.n	800ccd4 <TIM_OC2_SetConfig+0x68>
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	4a21      	ldr	r2, [pc, #132]	; (800cd54 <TIM_OC2_SetConfig+0xe8>)
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d10d      	bne.n	800ccf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ccda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	68db      	ldr	r3, [r3, #12]
 800cce0:	011b      	lsls	r3, r3, #4
 800cce2:	697a      	ldr	r2, [r7, #20]
 800cce4:	4313      	orrs	r3, r2
 800cce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	4a17      	ldr	r2, [pc, #92]	; (800cd50 <TIM_OC2_SetConfig+0xe4>)
 800ccf4:	4293      	cmp	r3, r2
 800ccf6:	d003      	beq.n	800cd00 <TIM_OC2_SetConfig+0x94>
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	4a16      	ldr	r2, [pc, #88]	; (800cd54 <TIM_OC2_SetConfig+0xe8>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d113      	bne.n	800cd28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cd00:	693b      	ldr	r3, [r7, #16]
 800cd02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cd06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cd08:	693b      	ldr	r3, [r7, #16]
 800cd0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cd0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	695b      	ldr	r3, [r3, #20]
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	693a      	ldr	r2, [r7, #16]
 800cd18:	4313      	orrs	r3, r2
 800cd1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	699b      	ldr	r3, [r3, #24]
 800cd20:	009b      	lsls	r3, r3, #2
 800cd22:	693a      	ldr	r2, [r7, #16]
 800cd24:	4313      	orrs	r3, r2
 800cd26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	693a      	ldr	r2, [r7, #16]
 800cd2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	68fa      	ldr	r2, [r7, #12]
 800cd32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	685a      	ldr	r2, [r3, #4]
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	697a      	ldr	r2, [r7, #20]
 800cd40:	621a      	str	r2, [r3, #32]
}
 800cd42:	bf00      	nop
 800cd44:	371c      	adds	r7, #28
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr
 800cd4e:	bf00      	nop
 800cd50:	40010000 	.word	0x40010000
 800cd54:	40010400 	.word	0x40010400

0800cd58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cd58:	b480      	push	{r7}
 800cd5a:	b087      	sub	sp, #28
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
 800cd60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6a1b      	ldr	r3, [r3, #32]
 800cd66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	6a1b      	ldr	r3, [r3, #32]
 800cd72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	685b      	ldr	r3, [r3, #4]
 800cd78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	69db      	ldr	r3, [r3, #28]
 800cd7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	f023 0303 	bic.w	r3, r3, #3
 800cd8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd90:	683b      	ldr	r3, [r7, #0]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	68fa      	ldr	r2, [r7, #12]
 800cd96:	4313      	orrs	r3, r2
 800cd98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cda0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	689b      	ldr	r3, [r3, #8]
 800cda6:	021b      	lsls	r3, r3, #8
 800cda8:	697a      	ldr	r2, [r7, #20]
 800cdaa:	4313      	orrs	r3, r2
 800cdac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	4a21      	ldr	r2, [pc, #132]	; (800ce38 <TIM_OC3_SetConfig+0xe0>)
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	d003      	beq.n	800cdbe <TIM_OC3_SetConfig+0x66>
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	4a20      	ldr	r2, [pc, #128]	; (800ce3c <TIM_OC3_SetConfig+0xe4>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d10d      	bne.n	800cdda <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cdc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	68db      	ldr	r3, [r3, #12]
 800cdca:	021b      	lsls	r3, r3, #8
 800cdcc:	697a      	ldr	r2, [r7, #20]
 800cdce:	4313      	orrs	r3, r2
 800cdd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cdd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	4a16      	ldr	r2, [pc, #88]	; (800ce38 <TIM_OC3_SetConfig+0xe0>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d003      	beq.n	800cdea <TIM_OC3_SetConfig+0x92>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	4a15      	ldr	r2, [pc, #84]	; (800ce3c <TIM_OC3_SetConfig+0xe4>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d113      	bne.n	800ce12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cdf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cdf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	695b      	ldr	r3, [r3, #20]
 800cdfe:	011b      	lsls	r3, r3, #4
 800ce00:	693a      	ldr	r2, [r7, #16]
 800ce02:	4313      	orrs	r3, r2
 800ce04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	699b      	ldr	r3, [r3, #24]
 800ce0a:	011b      	lsls	r3, r3, #4
 800ce0c:	693a      	ldr	r2, [r7, #16]
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	693a      	ldr	r2, [r7, #16]
 800ce16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	68fa      	ldr	r2, [r7, #12]
 800ce1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	685a      	ldr	r2, [r3, #4]
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	697a      	ldr	r2, [r7, #20]
 800ce2a:	621a      	str	r2, [r3, #32]
}
 800ce2c:	bf00      	nop
 800ce2e:	371c      	adds	r7, #28
 800ce30:	46bd      	mov	sp, r7
 800ce32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce36:	4770      	bx	lr
 800ce38:	40010000 	.word	0x40010000
 800ce3c:	40010400 	.word	0x40010400

0800ce40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ce40:	b480      	push	{r7}
 800ce42:	b087      	sub	sp, #28
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
 800ce48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6a1b      	ldr	r3, [r3, #32]
 800ce4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	6a1b      	ldr	r3, [r3, #32]
 800ce5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	685b      	ldr	r3, [r3, #4]
 800ce60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	69db      	ldr	r3, [r3, #28]
 800ce66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ce6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ce76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	021b      	lsls	r3, r3, #8
 800ce7e:	68fa      	ldr	r2, [r7, #12]
 800ce80:	4313      	orrs	r3, r2
 800ce82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ce8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	689b      	ldr	r3, [r3, #8]
 800ce90:	031b      	lsls	r3, r3, #12
 800ce92:	693a      	ldr	r2, [r7, #16]
 800ce94:	4313      	orrs	r3, r2
 800ce96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	4a12      	ldr	r2, [pc, #72]	; (800cee4 <TIM_OC4_SetConfig+0xa4>)
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d003      	beq.n	800cea8 <TIM_OC4_SetConfig+0x68>
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	4a11      	ldr	r2, [pc, #68]	; (800cee8 <TIM_OC4_SetConfig+0xa8>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d109      	bne.n	800cebc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cea8:	697b      	ldr	r3, [r7, #20]
 800ceaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ceae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	695b      	ldr	r3, [r3, #20]
 800ceb4:	019b      	lsls	r3, r3, #6
 800ceb6:	697a      	ldr	r2, [r7, #20]
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	697a      	ldr	r2, [r7, #20]
 800cec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	68fa      	ldr	r2, [r7, #12]
 800cec6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	685a      	ldr	r2, [r3, #4]
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	693a      	ldr	r2, [r7, #16]
 800ced4:	621a      	str	r2, [r3, #32]
}
 800ced6:	bf00      	nop
 800ced8:	371c      	adds	r7, #28
 800ceda:	46bd      	mov	sp, r7
 800cedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee0:	4770      	bx	lr
 800cee2:	bf00      	nop
 800cee4:	40010000 	.word	0x40010000
 800cee8:	40010400 	.word	0x40010400

0800ceec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ceec:	b480      	push	{r7}
 800ceee:	b087      	sub	sp, #28
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	60b9      	str	r1, [r7, #8]
 800cef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	6a1b      	ldr	r3, [r3, #32]
 800cefc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	6a1b      	ldr	r3, [r3, #32]
 800cf02:	f023 0201 	bic.w	r2, r3, #1
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	699b      	ldr	r3, [r3, #24]
 800cf0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cf16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	011b      	lsls	r3, r3, #4
 800cf1c:	693a      	ldr	r2, [r7, #16]
 800cf1e:	4313      	orrs	r3, r2
 800cf20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cf22:	697b      	ldr	r3, [r7, #20]
 800cf24:	f023 030a 	bic.w	r3, r3, #10
 800cf28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cf2a:	697a      	ldr	r2, [r7, #20]
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	4313      	orrs	r3, r2
 800cf30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	693a      	ldr	r2, [r7, #16]
 800cf36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	697a      	ldr	r2, [r7, #20]
 800cf3c:	621a      	str	r2, [r3, #32]
}
 800cf3e:	bf00      	nop
 800cf40:	371c      	adds	r7, #28
 800cf42:	46bd      	mov	sp, r7
 800cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf48:	4770      	bx	lr

0800cf4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cf4a:	b480      	push	{r7}
 800cf4c:	b087      	sub	sp, #28
 800cf4e:	af00      	add	r7, sp, #0
 800cf50:	60f8      	str	r0, [r7, #12]
 800cf52:	60b9      	str	r1, [r7, #8]
 800cf54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	6a1b      	ldr	r3, [r3, #32]
 800cf5a:	f023 0210 	bic.w	r2, r3, #16
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	699b      	ldr	r3, [r3, #24]
 800cf66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	6a1b      	ldr	r3, [r3, #32]
 800cf6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cf74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	031b      	lsls	r3, r3, #12
 800cf7a:	697a      	ldr	r2, [r7, #20]
 800cf7c:	4313      	orrs	r3, r2
 800cf7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cf80:	693b      	ldr	r3, [r7, #16]
 800cf82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cf86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	011b      	lsls	r3, r3, #4
 800cf8c:	693a      	ldr	r2, [r7, #16]
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	697a      	ldr	r2, [r7, #20]
 800cf96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	693a      	ldr	r2, [r7, #16]
 800cf9c:	621a      	str	r2, [r3, #32]
}
 800cf9e:	bf00      	nop
 800cfa0:	371c      	adds	r7, #28
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr

0800cfaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cfaa:	b480      	push	{r7}
 800cfac:	b085      	sub	sp, #20
 800cfae:	af00      	add	r7, sp, #0
 800cfb0:	6078      	str	r0, [r7, #4]
 800cfb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	689b      	ldr	r3, [r3, #8]
 800cfb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cfc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cfc2:	683a      	ldr	r2, [r7, #0]
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	f043 0307 	orr.w	r3, r3, #7
 800cfcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	68fa      	ldr	r2, [r7, #12]
 800cfd2:	609a      	str	r2, [r3, #8]
}
 800cfd4:	bf00      	nop
 800cfd6:	3714      	adds	r7, #20
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfde:	4770      	bx	lr

0800cfe0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b087      	sub	sp, #28
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	60f8      	str	r0, [r7, #12]
 800cfe8:	60b9      	str	r1, [r7, #8]
 800cfea:	607a      	str	r2, [r7, #4]
 800cfec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	689b      	ldr	r3, [r3, #8]
 800cff2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cffa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	021a      	lsls	r2, r3, #8
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	431a      	orrs	r2, r3
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	4313      	orrs	r3, r2
 800d008:	697a      	ldr	r2, [r7, #20]
 800d00a:	4313      	orrs	r3, r2
 800d00c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	697a      	ldr	r2, [r7, #20]
 800d012:	609a      	str	r2, [r3, #8]
}
 800d014:	bf00      	nop
 800d016:	371c      	adds	r7, #28
 800d018:	46bd      	mov	sp, r7
 800d01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01e:	4770      	bx	lr

0800d020 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d020:	b480      	push	{r7}
 800d022:	b085      	sub	sp, #20
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
 800d028:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d030:	2b01      	cmp	r3, #1
 800d032:	d101      	bne.n	800d038 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d034:	2302      	movs	r3, #2
 800d036:	e05a      	b.n	800d0ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2201      	movs	r2, #1
 800d03c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2202      	movs	r2, #2
 800d044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	685b      	ldr	r3, [r3, #4]
 800d04e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	689b      	ldr	r3, [r3, #8]
 800d056:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d05e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	68fa      	ldr	r2, [r7, #12]
 800d066:	4313      	orrs	r3, r2
 800d068:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	68fa      	ldr	r2, [r7, #12]
 800d070:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	4a21      	ldr	r2, [pc, #132]	; (800d0fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d022      	beq.n	800d0c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d084:	d01d      	beq.n	800d0c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a1d      	ldr	r2, [pc, #116]	; (800d100 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d018      	beq.n	800d0c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	4a1b      	ldr	r2, [pc, #108]	; (800d104 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d013      	beq.n	800d0c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	4a1a      	ldr	r2, [pc, #104]	; (800d108 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d0a0:	4293      	cmp	r3, r2
 800d0a2:	d00e      	beq.n	800d0c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	4a18      	ldr	r2, [pc, #96]	; (800d10c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d009      	beq.n	800d0c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	4a17      	ldr	r2, [pc, #92]	; (800d110 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d0b4:	4293      	cmp	r3, r2
 800d0b6:	d004      	beq.n	800d0c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	4a15      	ldr	r2, [pc, #84]	; (800d114 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d0be:	4293      	cmp	r3, r2
 800d0c0:	d10c      	bne.n	800d0dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d0c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	685b      	ldr	r3, [r3, #4]
 800d0ce:	68ba      	ldr	r2, [r7, #8]
 800d0d0:	4313      	orrs	r3, r2
 800d0d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	68ba      	ldr	r2, [r7, #8]
 800d0da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	2201      	movs	r2, #1
 800d0e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d0ec:	2300      	movs	r3, #0
}
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	3714      	adds	r7, #20
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f8:	4770      	bx	lr
 800d0fa:	bf00      	nop
 800d0fc:	40010000 	.word	0x40010000
 800d100:	40000400 	.word	0x40000400
 800d104:	40000800 	.word	0x40000800
 800d108:	40000c00 	.word	0x40000c00
 800d10c:	40010400 	.word	0x40010400
 800d110:	40014000 	.word	0x40014000
 800d114:	40001800 	.word	0x40001800

0800d118 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d118:	b480      	push	{r7}
 800d11a:	b083      	sub	sp, #12
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d120:	bf00      	nop
 800d122:	370c      	adds	r7, #12
 800d124:	46bd      	mov	sp, r7
 800d126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12a:	4770      	bx	lr

0800d12c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d12c:	b480      	push	{r7}
 800d12e:	b083      	sub	sp, #12
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d134:	bf00      	nop
 800d136:	370c      	adds	r7, #12
 800d138:	46bd      	mov	sp, r7
 800d13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13e:	4770      	bx	lr

0800d140 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b082      	sub	sp, #8
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d101      	bne.n	800d152 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d14e:	2301      	movs	r3, #1
 800d150:	e03f      	b.n	800d1d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d158:	b2db      	uxtb	r3, r3
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d106      	bne.n	800d16c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	2200      	movs	r2, #0
 800d162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f7fc fed0 	bl	8009f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2224      	movs	r2, #36	; 0x24
 800d170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	68da      	ldr	r2, [r3, #12]
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d182:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f001 f8cb 	bl	800e320 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	691a      	ldr	r2, [r3, #16]
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d198:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	695a      	ldr	r2, [r3, #20]
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d1a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	68da      	ldr	r2, [r3, #12]
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d1b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	2200      	movs	r2, #0
 800d1be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	2220      	movs	r2, #32
 800d1c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	2220      	movs	r2, #32
 800d1cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800d1d0:	2300      	movs	r3, #0
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3708      	adds	r7, #8
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}

0800d1da <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800d1da:	b580      	push	{r7, lr}
 800d1dc:	b082      	sub	sp, #8
 800d1de:	af00      	add	r7, sp, #0
 800d1e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d101      	bne.n	800d1ec <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	e047      	b.n	800d27c <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d106      	bne.n	800d206 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f7fc fe83 	bl	8009f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	2224      	movs	r2, #36	; 0x24
 800d20a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	68da      	ldr	r2, [r3, #12]
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d21c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f001 f87e 	bl	800e320 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	691a      	ldr	r2, [r3, #16]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d232:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	695a      	ldr	r2, [r3, #20]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800d242:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	695a      	ldr	r2, [r3, #20]
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f042 0208 	orr.w	r2, r2, #8
 800d252:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	68da      	ldr	r2, [r3, #12]
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d262:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2200      	movs	r2, #0
 800d268:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2220      	movs	r2, #32
 800d26e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2220      	movs	r2, #32
 800d276:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800d27a:	2300      	movs	r3, #0
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3708      	adds	r7, #8
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}

0800d284 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b08a      	sub	sp, #40	; 0x28
 800d288:	af02      	add	r7, sp, #8
 800d28a:	60f8      	str	r0, [r7, #12]
 800d28c:	60b9      	str	r1, [r7, #8]
 800d28e:	603b      	str	r3, [r7, #0]
 800d290:	4613      	mov	r3, r2
 800d292:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d294:	2300      	movs	r3, #0
 800d296:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d29e:	b2db      	uxtb	r3, r3
 800d2a0:	2b20      	cmp	r3, #32
 800d2a2:	d17c      	bne.n	800d39e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d002      	beq.n	800d2b0 <HAL_UART_Transmit+0x2c>
 800d2aa:	88fb      	ldrh	r3, [r7, #6]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d101      	bne.n	800d2b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	e075      	b.n	800d3a0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d2ba:	2b01      	cmp	r3, #1
 800d2bc:	d101      	bne.n	800d2c2 <HAL_UART_Transmit+0x3e>
 800d2be:	2302      	movs	r3, #2
 800d2c0:	e06e      	b.n	800d3a0 <HAL_UART_Transmit+0x11c>
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	2221      	movs	r2, #33	; 0x21
 800d2d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d2d8:	f7fc ff96 	bl	800a208 <HAL_GetTick>
 800d2dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	88fa      	ldrh	r2, [r7, #6]
 800d2e2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	88fa      	ldrh	r2, [r7, #6]
 800d2e8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	689b      	ldr	r3, [r3, #8]
 800d2ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d2f2:	d108      	bne.n	800d306 <HAL_UART_Transmit+0x82>
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	691b      	ldr	r3, [r3, #16]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d104      	bne.n	800d306 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	61bb      	str	r3, [r7, #24]
 800d304:	e003      	b.n	800d30e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800d306:	68bb      	ldr	r3, [r7, #8]
 800d308:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d30a:	2300      	movs	r3, #0
 800d30c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	2200      	movs	r2, #0
 800d312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800d316:	e02a      	b.n	800d36e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	2200      	movs	r2, #0
 800d320:	2180      	movs	r1, #128	; 0x80
 800d322:	68f8      	ldr	r0, [r7, #12]
 800d324:	f000 fd2d 	bl	800dd82 <UART_WaitOnFlagUntilTimeout>
 800d328:	4603      	mov	r3, r0
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d001      	beq.n	800d332 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800d32e:	2303      	movs	r3, #3
 800d330:	e036      	b.n	800d3a0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800d332:	69fb      	ldr	r3, [r7, #28]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d10b      	bne.n	800d350 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d338:	69bb      	ldr	r3, [r7, #24]
 800d33a:	881b      	ldrh	r3, [r3, #0]
 800d33c:	461a      	mov	r2, r3
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d346:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d348:	69bb      	ldr	r3, [r7, #24]
 800d34a:	3302      	adds	r3, #2
 800d34c:	61bb      	str	r3, [r7, #24]
 800d34e:	e007      	b.n	800d360 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d350:	69fb      	ldr	r3, [r7, #28]
 800d352:	781a      	ldrb	r2, [r3, #0]
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d35a:	69fb      	ldr	r3, [r7, #28]
 800d35c:	3301      	adds	r3, #1
 800d35e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d364:	b29b      	uxth	r3, r3
 800d366:	3b01      	subs	r3, #1
 800d368:	b29a      	uxth	r2, r3
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d372:	b29b      	uxth	r3, r3
 800d374:	2b00      	cmp	r3, #0
 800d376:	d1cf      	bne.n	800d318 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	9300      	str	r3, [sp, #0]
 800d37c:	697b      	ldr	r3, [r7, #20]
 800d37e:	2200      	movs	r2, #0
 800d380:	2140      	movs	r1, #64	; 0x40
 800d382:	68f8      	ldr	r0, [r7, #12]
 800d384:	f000 fcfd 	bl	800dd82 <UART_WaitOnFlagUntilTimeout>
 800d388:	4603      	mov	r3, r0
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d001      	beq.n	800d392 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800d38e:	2303      	movs	r3, #3
 800d390:	e006      	b.n	800d3a0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	2220      	movs	r2, #32
 800d396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800d39a:	2300      	movs	r3, #0
 800d39c:	e000      	b.n	800d3a0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800d39e:	2302      	movs	r3, #2
  }
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	3720      	adds	r7, #32
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}

0800d3a8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b08c      	sub	sp, #48	; 0x30
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	60f8      	str	r0, [r7, #12]
 800d3b0:	60b9      	str	r1, [r7, #8]
 800d3b2:	4613      	mov	r3, r2
 800d3b4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3bc:	b2db      	uxtb	r3, r3
 800d3be:	2b20      	cmp	r3, #32
 800d3c0:	d165      	bne.n	800d48e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d002      	beq.n	800d3ce <HAL_UART_Transmit_DMA+0x26>
 800d3c8:	88fb      	ldrh	r3, [r7, #6]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d101      	bne.n	800d3d2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	e05e      	b.n	800d490 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3d8:	2b01      	cmp	r3, #1
 800d3da:	d101      	bne.n	800d3e0 <HAL_UART_Transmit_DMA+0x38>
 800d3dc:	2302      	movs	r3, #2
 800d3de:	e057      	b.n	800d490 <HAL_UART_Transmit_DMA+0xe8>
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2201      	movs	r2, #1
 800d3e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800d3e8:	68ba      	ldr	r2, [r7, #8]
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	88fa      	ldrh	r2, [r7, #6]
 800d3f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	88fa      	ldrh	r2, [r7, #6]
 800d3f8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	2221      	movs	r2, #33	; 0x21
 800d404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d40c:	4a22      	ldr	r2, [pc, #136]	; (800d498 <HAL_UART_Transmit_DMA+0xf0>)
 800d40e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d414:	4a21      	ldr	r2, [pc, #132]	; (800d49c <HAL_UART_Transmit_DMA+0xf4>)
 800d416:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d41c:	4a20      	ldr	r2, [pc, #128]	; (800d4a0 <HAL_UART_Transmit_DMA+0xf8>)
 800d41e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d424:	2200      	movs	r2, #0
 800d426:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800d428:	f107 0308 	add.w	r3, r7, #8
 800d42c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800d432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d434:	6819      	ldr	r1, [r3, #0]
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	3304      	adds	r3, #4
 800d43c:	461a      	mov	r2, r3
 800d43e:	88fb      	ldrh	r3, [r7, #6]
 800d440:	f7fd ff74 	bl	800b32c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d44c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	2200      	movs	r2, #0
 800d452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	3314      	adds	r3, #20
 800d45c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d45e:	69bb      	ldr	r3, [r7, #24]
 800d460:	e853 3f00 	ldrex	r3, [r3]
 800d464:	617b      	str	r3, [r7, #20]
   return(result);
 800d466:	697b      	ldr	r3, [r7, #20]
 800d468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d46c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	3314      	adds	r3, #20
 800d474:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d476:	627a      	str	r2, [r7, #36]	; 0x24
 800d478:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d47a:	6a39      	ldr	r1, [r7, #32]
 800d47c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d47e:	e841 2300 	strex	r3, r2, [r1]
 800d482:	61fb      	str	r3, [r7, #28]
   return(result);
 800d484:	69fb      	ldr	r3, [r7, #28]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d1e5      	bne.n	800d456 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800d48a:	2300      	movs	r3, #0
 800d48c:	e000      	b.n	800d490 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800d48e:	2302      	movs	r3, #2
  }
}
 800d490:	4618      	mov	r0, r3
 800d492:	3730      	adds	r7, #48	; 0x30
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	0800dadd 	.word	0x0800dadd
 800d49c:	0800db77 	.word	0x0800db77
 800d4a0:	0800dcef 	.word	0x0800dcef

0800d4a4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	60f8      	str	r0, [r7, #12]
 800d4ac:	60b9      	str	r1, [r7, #8]
 800d4ae:	4613      	mov	r3, r2
 800d4b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d4b8:	b2db      	uxtb	r3, r3
 800d4ba:	2b20      	cmp	r3, #32
 800d4bc:	d11d      	bne.n	800d4fa <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800d4be:	68bb      	ldr	r3, [r7, #8]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d002      	beq.n	800d4ca <HAL_UART_Receive_DMA+0x26>
 800d4c4:	88fb      	ldrh	r3, [r7, #6]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d101      	bne.n	800d4ce <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e016      	b.n	800d4fc <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d4d4:	2b01      	cmp	r3, #1
 800d4d6:	d101      	bne.n	800d4dc <HAL_UART_Receive_DMA+0x38>
 800d4d8:	2302      	movs	r3, #2
 800d4da:	e00f      	b.n	800d4fc <HAL_UART_Receive_DMA+0x58>
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	2201      	movs	r2, #1
 800d4e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d4ea:	88fb      	ldrh	r3, [r7, #6]
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	68b9      	ldr	r1, [r7, #8]
 800d4f0:	68f8      	ldr	r0, [r7, #12]
 800d4f2:	f000 fcb5 	bl	800de60 <UART_Start_Receive_DMA>
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	e000      	b.n	800d4fc <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800d4fa:	2302      	movs	r3, #2
  }
}
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	3710      	adds	r7, #16
 800d500:	46bd      	mov	sp, r7
 800d502:	bd80      	pop	{r7, pc}

0800d504 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d504:	b580      	push	{r7, lr}
 800d506:	b0ba      	sub	sp, #232	; 0xe8
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	68db      	ldr	r3, [r3, #12]
 800d51c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	695b      	ldr	r3, [r3, #20]
 800d526:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800d52a:	2300      	movs	r3, #0
 800d52c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800d530:	2300      	movs	r3, #0
 800d532:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d53a:	f003 030f 	and.w	r3, r3, #15
 800d53e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800d542:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d546:	2b00      	cmp	r3, #0
 800d548:	d10f      	bne.n	800d56a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d54a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d54e:	f003 0320 	and.w	r3, r3, #32
 800d552:	2b00      	cmp	r3, #0
 800d554:	d009      	beq.n	800d56a <HAL_UART_IRQHandler+0x66>
 800d556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d55a:	f003 0320 	and.w	r3, r3, #32
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d003      	beq.n	800d56a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f000 fe21 	bl	800e1aa <UART_Receive_IT>
      return;
 800d568:	e256      	b.n	800da18 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800d56a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d56e:	2b00      	cmp	r3, #0
 800d570:	f000 80de 	beq.w	800d730 <HAL_UART_IRQHandler+0x22c>
 800d574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d578:	f003 0301 	and.w	r3, r3, #1
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d106      	bne.n	800d58e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d584:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800d588:	2b00      	cmp	r3, #0
 800d58a:	f000 80d1 	beq.w	800d730 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d58e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d592:	f003 0301 	and.w	r3, r3, #1
 800d596:	2b00      	cmp	r3, #0
 800d598:	d00b      	beq.n	800d5b2 <HAL_UART_IRQHandler+0xae>
 800d59a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d59e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d005      	beq.n	800d5b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5aa:	f043 0201 	orr.w	r2, r3, #1
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d5b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5b6:	f003 0304 	and.w	r3, r3, #4
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d00b      	beq.n	800d5d6 <HAL_UART_IRQHandler+0xd2>
 800d5be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d5c2:	f003 0301 	and.w	r3, r3, #1
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d005      	beq.n	800d5d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ce:	f043 0202 	orr.w	r2, r3, #2
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d5d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5da:	f003 0302 	and.w	r3, r3, #2
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d00b      	beq.n	800d5fa <HAL_UART_IRQHandler+0xf6>
 800d5e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d5e6:	f003 0301 	and.w	r3, r3, #1
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d005      	beq.n	800d5fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5f2:	f043 0204 	orr.w	r2, r3, #4
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d5fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5fe:	f003 0308 	and.w	r3, r3, #8
 800d602:	2b00      	cmp	r3, #0
 800d604:	d011      	beq.n	800d62a <HAL_UART_IRQHandler+0x126>
 800d606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d60a:	f003 0320 	and.w	r3, r3, #32
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d105      	bne.n	800d61e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d612:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d616:	f003 0301 	and.w	r3, r3, #1
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d005      	beq.n	800d62a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d622:	f043 0208 	orr.w	r2, r3, #8
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d62e:	2b00      	cmp	r3, #0
 800d630:	f000 81ed 	beq.w	800da0e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d638:	f003 0320 	and.w	r3, r3, #32
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d008      	beq.n	800d652 <HAL_UART_IRQHandler+0x14e>
 800d640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d644:	f003 0320 	and.w	r3, r3, #32
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d002      	beq.n	800d652 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f000 fdac 	bl	800e1aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	695b      	ldr	r3, [r3, #20]
 800d658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d65c:	2b40      	cmp	r3, #64	; 0x40
 800d65e:	bf0c      	ite	eq
 800d660:	2301      	moveq	r3, #1
 800d662:	2300      	movne	r3, #0
 800d664:	b2db      	uxtb	r3, r3
 800d666:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d66e:	f003 0308 	and.w	r3, r3, #8
 800d672:	2b00      	cmp	r3, #0
 800d674:	d103      	bne.n	800d67e <HAL_UART_IRQHandler+0x17a>
 800d676:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d04f      	beq.n	800d71e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f000 fcb4 	bl	800dfec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	695b      	ldr	r3, [r3, #20]
 800d68a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d68e:	2b40      	cmp	r3, #64	; 0x40
 800d690:	d141      	bne.n	800d716 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	3314      	adds	r3, #20
 800d698:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d69c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d6a0:	e853 3f00 	ldrex	r3, [r3]
 800d6a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d6a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d6ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d6b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	3314      	adds	r3, #20
 800d6ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d6be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d6c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d6ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d6ce:	e841 2300 	strex	r3, r2, [r1]
 800d6d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d6d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d1d9      	bne.n	800d692 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d013      	beq.n	800d70e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6ea:	4a7d      	ldr	r2, [pc, #500]	; (800d8e0 <HAL_UART_IRQHandler+0x3dc>)
 800d6ec:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	f7fd fee2 	bl	800b4bc <HAL_DMA_Abort_IT>
 800d6f8:	4603      	mov	r3, r0
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d016      	beq.n	800d72c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d704:	687a      	ldr	r2, [r7, #4]
 800d706:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d708:	4610      	mov	r0, r2
 800d70a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d70c:	e00e      	b.n	800d72c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f000 f99a 	bl	800da48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d714:	e00a      	b.n	800d72c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f000 f996 	bl	800da48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d71c:	e006      	b.n	800d72c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	f000 f992 	bl	800da48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2200      	movs	r2, #0
 800d728:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800d72a:	e170      	b.n	800da0e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d72c:	bf00      	nop
    return;
 800d72e:	e16e      	b.n	800da0e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d734:	2b01      	cmp	r3, #1
 800d736:	f040 814a 	bne.w	800d9ce <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d73a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d73e:	f003 0310 	and.w	r3, r3, #16
 800d742:	2b00      	cmp	r3, #0
 800d744:	f000 8143 	beq.w	800d9ce <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800d748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d74c:	f003 0310 	and.w	r3, r3, #16
 800d750:	2b00      	cmp	r3, #0
 800d752:	f000 813c 	beq.w	800d9ce <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d756:	2300      	movs	r3, #0
 800d758:	60bb      	str	r3, [r7, #8]
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	60bb      	str	r3, [r7, #8]
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	685b      	ldr	r3, [r3, #4]
 800d768:	60bb      	str	r3, [r7, #8]
 800d76a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	695b      	ldr	r3, [r3, #20]
 800d772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d776:	2b40      	cmp	r3, #64	; 0x40
 800d778:	f040 80b4 	bne.w	800d8e4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	685b      	ldr	r3, [r3, #4]
 800d784:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d788:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	f000 8140 	beq.w	800da12 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d796:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d79a:	429a      	cmp	r2, r3
 800d79c:	f080 8139 	bcs.w	800da12 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d7a6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7ac:	69db      	ldr	r3, [r3, #28]
 800d7ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d7b2:	f000 8088 	beq.w	800d8c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	330c      	adds	r3, #12
 800d7bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d7c4:	e853 3f00 	ldrex	r3, [r3]
 800d7c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800d7cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d7d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d7d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	330c      	adds	r3, #12
 800d7de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800d7e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800d7e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800d7ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800d7f2:	e841 2300 	strex	r3, r2, [r1]
 800d7f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800d7fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d1d9      	bne.n	800d7b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	3314      	adds	r3, #20
 800d808:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d80a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d80c:	e853 3f00 	ldrex	r3, [r3]
 800d810:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800d812:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d814:	f023 0301 	bic.w	r3, r3, #1
 800d818:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	3314      	adds	r3, #20
 800d822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d826:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800d82a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d82c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d82e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d832:	e841 2300 	strex	r3, r2, [r1]
 800d836:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800d838:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d1e1      	bne.n	800d802 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	3314      	adds	r3, #20
 800d844:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d846:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d848:	e853 3f00 	ldrex	r3, [r3]
 800d84c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800d84e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d850:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d854:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	3314      	adds	r3, #20
 800d85e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d862:	66fa      	str	r2, [r7, #108]	; 0x6c
 800d864:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d866:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d868:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d86a:	e841 2300 	strex	r3, r2, [r1]
 800d86e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d870:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d872:	2b00      	cmp	r3, #0
 800d874:	d1e3      	bne.n	800d83e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2220      	movs	r2, #32
 800d87a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2200      	movs	r2, #0
 800d882:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	330c      	adds	r3, #12
 800d88a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d88c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d88e:	e853 3f00 	ldrex	r3, [r3]
 800d892:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d894:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d896:	f023 0310 	bic.w	r3, r3, #16
 800d89a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	330c      	adds	r3, #12
 800d8a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800d8a8:	65ba      	str	r2, [r7, #88]	; 0x58
 800d8aa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d8ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d8b0:	e841 2300 	strex	r3, r2, [r1]
 800d8b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d8b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d1e3      	bne.n	800d884 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f7fd fd8b 	bl	800b3dc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d8ce:	b29b      	uxth	r3, r3
 800d8d0:	1ad3      	subs	r3, r2, r3
 800d8d2:	b29b      	uxth	r3, r3
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	6878      	ldr	r0, [r7, #4]
 800d8d8:	f000 f8c0 	bl	800da5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d8dc:	e099      	b.n	800da12 <HAL_UART_IRQHandler+0x50e>
 800d8de:	bf00      	nop
 800d8e0:	0800e0b3 	.word	0x0800e0b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d8ec:	b29b      	uxth	r3, r3
 800d8ee:	1ad3      	subs	r3, r2, r3
 800d8f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d8f8:	b29b      	uxth	r3, r3
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	f000 808b 	beq.w	800da16 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800d900:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d904:	2b00      	cmp	r3, #0
 800d906:	f000 8086 	beq.w	800da16 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	330c      	adds	r3, #12
 800d910:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d914:	e853 3f00 	ldrex	r3, [r3]
 800d918:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d91a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d91c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d920:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	330c      	adds	r3, #12
 800d92a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800d92e:	647a      	str	r2, [r7, #68]	; 0x44
 800d930:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d932:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d934:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d936:	e841 2300 	strex	r3, r2, [r1]
 800d93a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d93c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d1e3      	bne.n	800d90a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	3314      	adds	r3, #20
 800d948:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d94c:	e853 3f00 	ldrex	r3, [r3]
 800d950:	623b      	str	r3, [r7, #32]
   return(result);
 800d952:	6a3b      	ldr	r3, [r7, #32]
 800d954:	f023 0301 	bic.w	r3, r3, #1
 800d958:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	3314      	adds	r3, #20
 800d962:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d966:	633a      	str	r2, [r7, #48]	; 0x30
 800d968:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d96a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d96c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d96e:	e841 2300 	strex	r3, r2, [r1]
 800d972:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d976:	2b00      	cmp	r3, #0
 800d978:	d1e3      	bne.n	800d942 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2220      	movs	r2, #32
 800d97e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2200      	movs	r2, #0
 800d986:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	330c      	adds	r3, #12
 800d98e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d990:	693b      	ldr	r3, [r7, #16]
 800d992:	e853 3f00 	ldrex	r3, [r3]
 800d996:	60fb      	str	r3, [r7, #12]
   return(result);
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	f023 0310 	bic.w	r3, r3, #16
 800d99e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	330c      	adds	r3, #12
 800d9a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800d9ac:	61fa      	str	r2, [r7, #28]
 800d9ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9b0:	69b9      	ldr	r1, [r7, #24]
 800d9b2:	69fa      	ldr	r2, [r7, #28]
 800d9b4:	e841 2300 	strex	r3, r2, [r1]
 800d9b8:	617b      	str	r3, [r7, #20]
   return(result);
 800d9ba:	697b      	ldr	r3, [r7, #20]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d1e3      	bne.n	800d988 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d9c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d9c4:	4619      	mov	r1, r3
 800d9c6:	6878      	ldr	r0, [r7, #4]
 800d9c8:	f000 f848 	bl	800da5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d9cc:	e023      	b.n	800da16 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d9ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d009      	beq.n	800d9ee <HAL_UART_IRQHandler+0x4ea>
 800d9da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d9de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d003      	beq.n	800d9ee <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800d9e6:	6878      	ldr	r0, [r7, #4]
 800d9e8:	f000 fb77 	bl	800e0da <UART_Transmit_IT>
    return;
 800d9ec:	e014      	b.n	800da18 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d9ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d00e      	beq.n	800da18 <HAL_UART_IRQHandler+0x514>
 800d9fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d9fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da02:	2b00      	cmp	r3, #0
 800da04:	d008      	beq.n	800da18 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f000 fbb7 	bl	800e17a <UART_EndTransmit_IT>
    return;
 800da0c:	e004      	b.n	800da18 <HAL_UART_IRQHandler+0x514>
    return;
 800da0e:	bf00      	nop
 800da10:	e002      	b.n	800da18 <HAL_UART_IRQHandler+0x514>
      return;
 800da12:	bf00      	nop
 800da14:	e000      	b.n	800da18 <HAL_UART_IRQHandler+0x514>
      return;
 800da16:	bf00      	nop
  }
}
 800da18:	37e8      	adds	r7, #232	; 0xe8
 800da1a:	46bd      	mov	sp, r7
 800da1c:	bd80      	pop	{r7, pc}
 800da1e:	bf00      	nop

0800da20 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800da20:	b480      	push	{r7}
 800da22:	b083      	sub	sp, #12
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800da28:	bf00      	nop
 800da2a:	370c      	adds	r7, #12
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr

0800da34 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800da34:	b480      	push	{r7}
 800da36:	b083      	sub	sp, #12
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800da3c:	bf00      	nop
 800da3e:	370c      	adds	r7, #12
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr

0800da48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800da48:	b480      	push	{r7}
 800da4a:	b083      	sub	sp, #12
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800da50:	bf00      	nop
 800da52:	370c      	adds	r7, #12
 800da54:	46bd      	mov	sp, r7
 800da56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5a:	4770      	bx	lr

0800da5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800da5c:	b480      	push	{r7}
 800da5e:	b083      	sub	sp, #12
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
 800da64:	460b      	mov	r3, r1
 800da66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800da68:	bf00      	nop
 800da6a:	370c      	adds	r7, #12
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr

0800da74 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800da74:	b480      	push	{r7}
 800da76:	b085      	sub	sp, #20
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800da7c:	2300      	movs	r3, #0
 800da7e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da86:	2b01      	cmp	r3, #1
 800da88:	d101      	bne.n	800da8e <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800da8a:	2302      	movs	r3, #2
 800da8c:	e020      	b.n	800dad0 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	2201      	movs	r2, #1
 800da92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2224      	movs	r2, #36	; 0x24
 800da9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	68db      	ldr	r3, [r3, #12]
 800daa4:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	f023 030c 	bic.w	r3, r3, #12
 800daac:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	f043 0308 	orr.w	r3, r3, #8
 800dab4:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	68fa      	ldr	r2, [r7, #12]
 800dabc:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	2220      	movs	r2, #32
 800dac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	2200      	movs	r2, #0
 800daca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dace:	2300      	movs	r3, #0
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3714      	adds	r7, #20
 800dad4:	46bd      	mov	sp, r7
 800dad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dada:	4770      	bx	lr

0800dadc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b090      	sub	sp, #64	; 0x40
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dae8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d137      	bne.n	800db68 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800daf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dafa:	2200      	movs	r2, #0
 800dafc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dafe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	3314      	adds	r3, #20
 800db04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db08:	e853 3f00 	ldrex	r3, [r3]
 800db0c:	623b      	str	r3, [r7, #32]
   return(result);
 800db0e:	6a3b      	ldr	r3, [r7, #32]
 800db10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db14:	63bb      	str	r3, [r7, #56]	; 0x38
 800db16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	3314      	adds	r3, #20
 800db1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800db1e:	633a      	str	r2, [r7, #48]	; 0x30
 800db20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800db24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db26:	e841 2300 	strex	r3, r2, [r1]
 800db2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800db2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d1e5      	bne.n	800dafe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800db32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	330c      	adds	r3, #12
 800db38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db3a:	693b      	ldr	r3, [r7, #16]
 800db3c:	e853 3f00 	ldrex	r3, [r3]
 800db40:	60fb      	str	r3, [r7, #12]
   return(result);
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db48:	637b      	str	r3, [r7, #52]	; 0x34
 800db4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	330c      	adds	r3, #12
 800db50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db52:	61fa      	str	r2, [r7, #28]
 800db54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db56:	69b9      	ldr	r1, [r7, #24]
 800db58:	69fa      	ldr	r2, [r7, #28]
 800db5a:	e841 2300 	strex	r3, r2, [r1]
 800db5e:	617b      	str	r3, [r7, #20]
   return(result);
 800db60:	697b      	ldr	r3, [r7, #20]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d1e5      	bne.n	800db32 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800db66:	e002      	b.n	800db6e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800db68:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800db6a:	f7f9 fe23 	bl	80077b4 <HAL_UART_TxCpltCallback>
}
 800db6e:	bf00      	nop
 800db70:	3740      	adds	r7, #64	; 0x40
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}

0800db76 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800db76:	b580      	push	{r7, lr}
 800db78:	b084      	sub	sp, #16
 800db7a:	af00      	add	r7, sp, #0
 800db7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db82:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800db84:	68f8      	ldr	r0, [r7, #12]
 800db86:	f7ff ff4b 	bl	800da20 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db8a:	bf00      	nop
 800db8c:	3710      	adds	r7, #16
 800db8e:	46bd      	mov	sp, r7
 800db90:	bd80      	pop	{r7, pc}

0800db92 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800db92:	b580      	push	{r7, lr}
 800db94:	b09c      	sub	sp, #112	; 0x70
 800db96:	af00      	add	r7, sp, #0
 800db98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db9e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d172      	bne.n	800dc94 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800dbae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dbb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	330c      	adds	r3, #12
 800dbba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbbe:	e853 3f00 	ldrex	r3, [r3]
 800dbc2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800dbc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dbc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dbca:	66bb      	str	r3, [r7, #104]	; 0x68
 800dbcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	330c      	adds	r3, #12
 800dbd2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800dbd4:	65ba      	str	r2, [r7, #88]	; 0x58
 800dbd6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbd8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dbda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dbdc:	e841 2300 	strex	r3, r2, [r1]
 800dbe0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800dbe2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d1e5      	bne.n	800dbb4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	3314      	adds	r3, #20
 800dbee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbf2:	e853 3f00 	ldrex	r3, [r3]
 800dbf6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dbf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dbfa:	f023 0301 	bic.w	r3, r3, #1
 800dbfe:	667b      	str	r3, [r7, #100]	; 0x64
 800dc00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	3314      	adds	r3, #20
 800dc06:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dc08:	647a      	str	r2, [r7, #68]	; 0x44
 800dc0a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dc0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dc10:	e841 2300 	strex	r3, r2, [r1]
 800dc14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dc16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d1e5      	bne.n	800dbe8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dc1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	3314      	adds	r3, #20
 800dc22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc26:	e853 3f00 	ldrex	r3, [r3]
 800dc2a:	623b      	str	r3, [r7, #32]
   return(result);
 800dc2c:	6a3b      	ldr	r3, [r7, #32]
 800dc2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc32:	663b      	str	r3, [r7, #96]	; 0x60
 800dc34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	3314      	adds	r3, #20
 800dc3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800dc3c:	633a      	str	r2, [r7, #48]	; 0x30
 800dc3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc44:	e841 2300 	strex	r3, r2, [r1]
 800dc48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dc4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d1e5      	bne.n	800dc1c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800dc50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc52:	2220      	movs	r2, #32
 800dc54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc5c:	2b01      	cmp	r3, #1
 800dc5e:	d119      	bne.n	800dc94 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	330c      	adds	r3, #12
 800dc66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc68:	693b      	ldr	r3, [r7, #16]
 800dc6a:	e853 3f00 	ldrex	r3, [r3]
 800dc6e:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	f023 0310 	bic.w	r3, r3, #16
 800dc76:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dc78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	330c      	adds	r3, #12
 800dc7e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dc80:	61fa      	str	r2, [r7, #28]
 800dc82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc84:	69b9      	ldr	r1, [r7, #24]
 800dc86:	69fa      	ldr	r2, [r7, #28]
 800dc88:	e841 2300 	strex	r3, r2, [r1]
 800dc8c:	617b      	str	r3, [r7, #20]
   return(result);
 800dc8e:	697b      	ldr	r3, [r7, #20]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d1e5      	bne.n	800dc60 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc98:	2b01      	cmp	r3, #1
 800dc9a:	d106      	bne.n	800dcaa <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dc9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc9e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800dca0:	4619      	mov	r1, r3
 800dca2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800dca4:	f7ff feda 	bl	800da5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dca8:	e002      	b.n	800dcb0 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800dcaa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800dcac:	f7f9 fd94 	bl	80077d8 <HAL_UART_RxCpltCallback>
}
 800dcb0:	bf00      	nop
 800dcb2:	3770      	adds	r7, #112	; 0x70
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}

0800dcb8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b084      	sub	sp, #16
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcc4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcca:	2b01      	cmp	r3, #1
 800dccc:	d108      	bne.n	800dce0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800dcd2:	085b      	lsrs	r3, r3, #1
 800dcd4:	b29b      	uxth	r3, r3
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	68f8      	ldr	r0, [r7, #12]
 800dcda:	f7ff febf 	bl	800da5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dcde:	e002      	b.n	800dce6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800dce0:	68f8      	ldr	r0, [r7, #12]
 800dce2:	f7ff fea7 	bl	800da34 <HAL_UART_RxHalfCpltCallback>
}
 800dce6:	bf00      	nop
 800dce8:	3710      	adds	r7, #16
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}

0800dcee <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800dcee:	b580      	push	{r7, lr}
 800dcf0:	b084      	sub	sp, #16
 800dcf2:	af00      	add	r7, sp, #0
 800dcf4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcfe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	695b      	ldr	r3, [r3, #20]
 800dd06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd0a:	2b80      	cmp	r3, #128	; 0x80
 800dd0c:	bf0c      	ite	eq
 800dd0e:	2301      	moveq	r3, #1
 800dd10:	2300      	movne	r3, #0
 800dd12:	b2db      	uxtb	r3, r3
 800dd14:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dd1c:	b2db      	uxtb	r3, r3
 800dd1e:	2b21      	cmp	r3, #33	; 0x21
 800dd20:	d108      	bne.n	800dd34 <UART_DMAError+0x46>
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d005      	beq.n	800dd34 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800dd2e:	68b8      	ldr	r0, [r7, #8]
 800dd30:	f000 f934 	bl	800df9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	695b      	ldr	r3, [r3, #20]
 800dd3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd3e:	2b40      	cmp	r3, #64	; 0x40
 800dd40:	bf0c      	ite	eq
 800dd42:	2301      	moveq	r3, #1
 800dd44:	2300      	movne	r3, #0
 800dd46:	b2db      	uxtb	r3, r3
 800dd48:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dd50:	b2db      	uxtb	r3, r3
 800dd52:	2b22      	cmp	r3, #34	; 0x22
 800dd54:	d108      	bne.n	800dd68 <UART_DMAError+0x7a>
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d005      	beq.n	800dd68 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800dd5c:	68bb      	ldr	r3, [r7, #8]
 800dd5e:	2200      	movs	r2, #0
 800dd60:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800dd62:	68b8      	ldr	r0, [r7, #8]
 800dd64:	f000 f942 	bl	800dfec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd6c:	f043 0210 	orr.w	r2, r3, #16
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dd74:	68b8      	ldr	r0, [r7, #8]
 800dd76:	f7ff fe67 	bl	800da48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dd7a:	bf00      	nop
 800dd7c:	3710      	adds	r7, #16
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}

0800dd82 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800dd82:	b580      	push	{r7, lr}
 800dd84:	b090      	sub	sp, #64	; 0x40
 800dd86:	af00      	add	r7, sp, #0
 800dd88:	60f8      	str	r0, [r7, #12]
 800dd8a:	60b9      	str	r1, [r7, #8]
 800dd8c:	603b      	str	r3, [r7, #0]
 800dd8e:	4613      	mov	r3, r2
 800dd90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dd92:	e050      	b.n	800de36 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dd94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd9a:	d04c      	beq.n	800de36 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800dd9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d007      	beq.n	800ddb2 <UART_WaitOnFlagUntilTimeout+0x30>
 800dda2:	f7fc fa31 	bl	800a208 <HAL_GetTick>
 800dda6:	4602      	mov	r2, r0
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	1ad3      	subs	r3, r2, r3
 800ddac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ddae:	429a      	cmp	r2, r3
 800ddb0:	d241      	bcs.n	800de36 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	330c      	adds	r3, #12
 800ddb8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddbc:	e853 3f00 	ldrex	r3, [r3]
 800ddc0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ddc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddc4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ddc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	330c      	adds	r3, #12
 800ddd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ddd2:	637a      	str	r2, [r7, #52]	; 0x34
 800ddd4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddd6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ddd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ddda:	e841 2300 	strex	r3, r2, [r1]
 800ddde:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800dde0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d1e5      	bne.n	800ddb2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	3314      	adds	r3, #20
 800ddec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	e853 3f00 	ldrex	r3, [r3]
 800ddf4:	613b      	str	r3, [r7, #16]
   return(result);
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	f023 0301 	bic.w	r3, r3, #1
 800ddfc:	63bb      	str	r3, [r7, #56]	; 0x38
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	3314      	adds	r3, #20
 800de04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de06:	623a      	str	r2, [r7, #32]
 800de08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de0a:	69f9      	ldr	r1, [r7, #28]
 800de0c:	6a3a      	ldr	r2, [r7, #32]
 800de0e:	e841 2300 	strex	r3, r2, [r1]
 800de12:	61bb      	str	r3, [r7, #24]
   return(result);
 800de14:	69bb      	ldr	r3, [r7, #24]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d1e5      	bne.n	800dde6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	2220      	movs	r2, #32
 800de1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2220      	movs	r2, #32
 800de26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	2200      	movs	r2, #0
 800de2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800de32:	2303      	movs	r3, #3
 800de34:	e00f      	b.n	800de56 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	681a      	ldr	r2, [r3, #0]
 800de3c:	68bb      	ldr	r3, [r7, #8]
 800de3e:	4013      	ands	r3, r2
 800de40:	68ba      	ldr	r2, [r7, #8]
 800de42:	429a      	cmp	r2, r3
 800de44:	bf0c      	ite	eq
 800de46:	2301      	moveq	r3, #1
 800de48:	2300      	movne	r3, #0
 800de4a:	b2db      	uxtb	r3, r3
 800de4c:	461a      	mov	r2, r3
 800de4e:	79fb      	ldrb	r3, [r7, #7]
 800de50:	429a      	cmp	r2, r3
 800de52:	d09f      	beq.n	800dd94 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800de54:	2300      	movs	r3, #0
}
 800de56:	4618      	mov	r0, r3
 800de58:	3740      	adds	r7, #64	; 0x40
 800de5a:	46bd      	mov	sp, r7
 800de5c:	bd80      	pop	{r7, pc}
	...

0800de60 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b098      	sub	sp, #96	; 0x60
 800de64:	af00      	add	r7, sp, #0
 800de66:	60f8      	str	r0, [r7, #12]
 800de68:	60b9      	str	r1, [r7, #8]
 800de6a:	4613      	mov	r3, r2
 800de6c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800de6e:	68ba      	ldr	r2, [r7, #8]
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	88fa      	ldrh	r2, [r7, #6]
 800de78:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2200      	movs	r2, #0
 800de7e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	2222      	movs	r2, #34	; 0x22
 800de84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de8c:	4a40      	ldr	r2, [pc, #256]	; (800df90 <UART_Start_Receive_DMA+0x130>)
 800de8e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de94:	4a3f      	ldr	r2, [pc, #252]	; (800df94 <UART_Start_Receive_DMA+0x134>)
 800de96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de9c:	4a3e      	ldr	r2, [pc, #248]	; (800df98 <UART_Start_Receive_DMA+0x138>)
 800de9e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dea4:	2200      	movs	r2, #0
 800dea6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800dea8:	f107 0308 	add.w	r3, r7, #8
 800deac:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	3304      	adds	r3, #4
 800deb8:	4619      	mov	r1, r3
 800deba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800debc:	681a      	ldr	r2, [r3, #0]
 800debe:	88fb      	ldrh	r3, [r7, #6]
 800dec0:	f7fd fa34 	bl	800b32c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800dec4:	2300      	movs	r3, #0
 800dec6:	613b      	str	r3, [r7, #16]
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	613b      	str	r3, [r7, #16]
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	613b      	str	r3, [r7, #16]
 800ded8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	2200      	movs	r2, #0
 800dede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	691b      	ldr	r3, [r3, #16]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d019      	beq.n	800df1e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	330c      	adds	r3, #12
 800def0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800def2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800def4:	e853 3f00 	ldrex	r3, [r3]
 800def8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800defa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800defc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800df00:	65bb      	str	r3, [r7, #88]	; 0x58
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	330c      	adds	r3, #12
 800df08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800df0a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800df0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df0e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800df10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800df12:	e841 2300 	strex	r3, r2, [r1]
 800df16:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800df18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d1e5      	bne.n	800deea <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	3314      	adds	r3, #20
 800df24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df28:	e853 3f00 	ldrex	r3, [r3]
 800df2c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800df2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df30:	f043 0301 	orr.w	r3, r3, #1
 800df34:	657b      	str	r3, [r7, #84]	; 0x54
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	3314      	adds	r3, #20
 800df3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800df3e:	63ba      	str	r2, [r7, #56]	; 0x38
 800df40:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df42:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800df44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800df46:	e841 2300 	strex	r3, r2, [r1]
 800df4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800df4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d1e5      	bne.n	800df1e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	3314      	adds	r3, #20
 800df58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df5a:	69bb      	ldr	r3, [r7, #24]
 800df5c:	e853 3f00 	ldrex	r3, [r3]
 800df60:	617b      	str	r3, [r7, #20]
   return(result);
 800df62:	697b      	ldr	r3, [r7, #20]
 800df64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df68:	653b      	str	r3, [r7, #80]	; 0x50
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	3314      	adds	r3, #20
 800df70:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800df72:	627a      	str	r2, [r7, #36]	; 0x24
 800df74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df76:	6a39      	ldr	r1, [r7, #32]
 800df78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df7a:	e841 2300 	strex	r3, r2, [r1]
 800df7e:	61fb      	str	r3, [r7, #28]
   return(result);
 800df80:	69fb      	ldr	r3, [r7, #28]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d1e5      	bne.n	800df52 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800df86:	2300      	movs	r3, #0
}
 800df88:	4618      	mov	r0, r3
 800df8a:	3760      	adds	r7, #96	; 0x60
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}
 800df90:	0800db93 	.word	0x0800db93
 800df94:	0800dcb9 	.word	0x0800dcb9
 800df98:	0800dcef 	.word	0x0800dcef

0800df9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800df9c:	b480      	push	{r7}
 800df9e:	b089      	sub	sp, #36	; 0x24
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	330c      	adds	r3, #12
 800dfaa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	e853 3f00 	ldrex	r3, [r3]
 800dfb2:	60bb      	str	r3, [r7, #8]
   return(result);
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800dfba:	61fb      	str	r3, [r7, #28]
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	330c      	adds	r3, #12
 800dfc2:	69fa      	ldr	r2, [r7, #28]
 800dfc4:	61ba      	str	r2, [r7, #24]
 800dfc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfc8:	6979      	ldr	r1, [r7, #20]
 800dfca:	69ba      	ldr	r2, [r7, #24]
 800dfcc:	e841 2300 	strex	r3, r2, [r1]
 800dfd0:	613b      	str	r3, [r7, #16]
   return(result);
 800dfd2:	693b      	ldr	r3, [r7, #16]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d1e5      	bne.n	800dfa4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2220      	movs	r2, #32
 800dfdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800dfe0:	bf00      	nop
 800dfe2:	3724      	adds	r7, #36	; 0x24
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfea:	4770      	bx	lr

0800dfec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dfec:	b480      	push	{r7}
 800dfee:	b095      	sub	sp, #84	; 0x54
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	330c      	adds	r3, #12
 800dffa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dffe:	e853 3f00 	ldrex	r3, [r3]
 800e002:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e006:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e00a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	330c      	adds	r3, #12
 800e012:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e014:	643a      	str	r2, [r7, #64]	; 0x40
 800e016:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e018:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e01a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e01c:	e841 2300 	strex	r3, r2, [r1]
 800e020:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e024:	2b00      	cmp	r3, #0
 800e026:	d1e5      	bne.n	800dff4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	3314      	adds	r3, #20
 800e02e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e030:	6a3b      	ldr	r3, [r7, #32]
 800e032:	e853 3f00 	ldrex	r3, [r3]
 800e036:	61fb      	str	r3, [r7, #28]
   return(result);
 800e038:	69fb      	ldr	r3, [r7, #28]
 800e03a:	f023 0301 	bic.w	r3, r3, #1
 800e03e:	64bb      	str	r3, [r7, #72]	; 0x48
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	3314      	adds	r3, #20
 800e046:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e048:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e04a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e04e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e050:	e841 2300 	strex	r3, r2, [r1]
 800e054:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d1e5      	bne.n	800e028 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e060:	2b01      	cmp	r3, #1
 800e062:	d119      	bne.n	800e098 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	330c      	adds	r3, #12
 800e06a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	e853 3f00 	ldrex	r3, [r3]
 800e072:	60bb      	str	r3, [r7, #8]
   return(result);
 800e074:	68bb      	ldr	r3, [r7, #8]
 800e076:	f023 0310 	bic.w	r3, r3, #16
 800e07a:	647b      	str	r3, [r7, #68]	; 0x44
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	330c      	adds	r3, #12
 800e082:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e084:	61ba      	str	r2, [r7, #24]
 800e086:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e088:	6979      	ldr	r1, [r7, #20]
 800e08a:	69ba      	ldr	r2, [r7, #24]
 800e08c:	e841 2300 	strex	r3, r2, [r1]
 800e090:	613b      	str	r3, [r7, #16]
   return(result);
 800e092:	693b      	ldr	r3, [r7, #16]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d1e5      	bne.n	800e064 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2220      	movs	r2, #32
 800e09c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800e0a6:	bf00      	nop
 800e0a8:	3754      	adds	r7, #84	; 0x54
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b0:	4770      	bx	lr

0800e0b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e0b2:	b580      	push	{r7, lr}
 800e0b4:	b084      	sub	sp, #16
 800e0b6:	af00      	add	r7, sp, #0
 800e0b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e0cc:	68f8      	ldr	r0, [r7, #12]
 800e0ce:	f7ff fcbb 	bl	800da48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e0d2:	bf00      	nop
 800e0d4:	3710      	adds	r7, #16
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd80      	pop	{r7, pc}

0800e0da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e0da:	b480      	push	{r7}
 800e0dc:	b085      	sub	sp, #20
 800e0de:	af00      	add	r7, sp, #0
 800e0e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e0e8:	b2db      	uxtb	r3, r3
 800e0ea:	2b21      	cmp	r3, #33	; 0x21
 800e0ec:	d13e      	bne.n	800e16c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	689b      	ldr	r3, [r3, #8]
 800e0f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e0f6:	d114      	bne.n	800e122 <UART_Transmit_IT+0x48>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	691b      	ldr	r3, [r3, #16]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d110      	bne.n	800e122 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	6a1b      	ldr	r3, [r3, #32]
 800e104:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	881b      	ldrh	r3, [r3, #0]
 800e10a:	461a      	mov	r2, r3
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e114:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	6a1b      	ldr	r3, [r3, #32]
 800e11a:	1c9a      	adds	r2, r3, #2
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	621a      	str	r2, [r3, #32]
 800e120:	e008      	b.n	800e134 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6a1b      	ldr	r3, [r3, #32]
 800e126:	1c59      	adds	r1, r3, #1
 800e128:	687a      	ldr	r2, [r7, #4]
 800e12a:	6211      	str	r1, [r2, #32]
 800e12c:	781a      	ldrb	r2, [r3, #0]
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e138:	b29b      	uxth	r3, r3
 800e13a:	3b01      	subs	r3, #1
 800e13c:	b29b      	uxth	r3, r3
 800e13e:	687a      	ldr	r2, [r7, #4]
 800e140:	4619      	mov	r1, r3
 800e142:	84d1      	strh	r1, [r2, #38]	; 0x26
 800e144:	2b00      	cmp	r3, #0
 800e146:	d10f      	bne.n	800e168 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	68da      	ldr	r2, [r3, #12]
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e156:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	68da      	ldr	r2, [r3, #12]
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e166:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e168:	2300      	movs	r3, #0
 800e16a:	e000      	b.n	800e16e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800e16c:	2302      	movs	r3, #2
  }
}
 800e16e:	4618      	mov	r0, r3
 800e170:	3714      	adds	r7, #20
 800e172:	46bd      	mov	sp, r7
 800e174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e178:	4770      	bx	lr

0800e17a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e17a:	b580      	push	{r7, lr}
 800e17c:	b082      	sub	sp, #8
 800e17e:	af00      	add	r7, sp, #0
 800e180:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	68da      	ldr	r2, [r3, #12]
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e190:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2220      	movs	r2, #32
 800e196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e19a:	6878      	ldr	r0, [r7, #4]
 800e19c:	f7f9 fb0a 	bl	80077b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e1a0:	2300      	movs	r3, #0
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3708      	adds	r7, #8
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}

0800e1aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e1aa:	b580      	push	{r7, lr}
 800e1ac:	b08c      	sub	sp, #48	; 0x30
 800e1ae:	af00      	add	r7, sp, #0
 800e1b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e1b8:	b2db      	uxtb	r3, r3
 800e1ba:	2b22      	cmp	r3, #34	; 0x22
 800e1bc:	f040 80ab 	bne.w	800e316 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	689b      	ldr	r3, [r3, #8]
 800e1c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e1c8:	d117      	bne.n	800e1fa <UART_Receive_IT+0x50>
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	691b      	ldr	r3, [r3, #16]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d113      	bne.n	800e1fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1da:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	685b      	ldr	r3, [r3, #4]
 800e1e2:	b29b      	uxth	r3, r3
 800e1e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1e8:	b29a      	uxth	r2, r3
 800e1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1f2:	1c9a      	adds	r2, r3, #2
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	629a      	str	r2, [r3, #40]	; 0x28
 800e1f8:	e026      	b.n	800e248 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800e200:	2300      	movs	r3, #0
 800e202:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	689b      	ldr	r3, [r3, #8]
 800e208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e20c:	d007      	beq.n	800e21e <UART_Receive_IT+0x74>
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	689b      	ldr	r3, [r3, #8]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d10a      	bne.n	800e22c <UART_Receive_IT+0x82>
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	691b      	ldr	r3, [r3, #16]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d106      	bne.n	800e22c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	685b      	ldr	r3, [r3, #4]
 800e224:	b2da      	uxtb	r2, r3
 800e226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e228:	701a      	strb	r2, [r3, #0]
 800e22a:	e008      	b.n	800e23e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	685b      	ldr	r3, [r3, #4]
 800e232:	b2db      	uxtb	r3, r3
 800e234:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e238:	b2da      	uxtb	r2, r3
 800e23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e23c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e242:	1c5a      	adds	r2, r3, #1
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800e24c:	b29b      	uxth	r3, r3
 800e24e:	3b01      	subs	r3, #1
 800e250:	b29b      	uxth	r3, r3
 800e252:	687a      	ldr	r2, [r7, #4]
 800e254:	4619      	mov	r1, r3
 800e256:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d15a      	bne.n	800e312 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	68da      	ldr	r2, [r3, #12]
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	f022 0220 	bic.w	r2, r2, #32
 800e26a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	68da      	ldr	r2, [r3, #12]
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e27a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	695a      	ldr	r2, [r3, #20]
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	f022 0201 	bic.w	r2, r2, #1
 800e28a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2220      	movs	r2, #32
 800e290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e298:	2b01      	cmp	r3, #1
 800e29a:	d135      	bne.n	800e308 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	2200      	movs	r2, #0
 800e2a0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	330c      	adds	r3, #12
 800e2a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2aa:	697b      	ldr	r3, [r7, #20]
 800e2ac:	e853 3f00 	ldrex	r3, [r3]
 800e2b0:	613b      	str	r3, [r7, #16]
   return(result);
 800e2b2:	693b      	ldr	r3, [r7, #16]
 800e2b4:	f023 0310 	bic.w	r3, r3, #16
 800e2b8:	627b      	str	r3, [r7, #36]	; 0x24
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	330c      	adds	r3, #12
 800e2c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e2c2:	623a      	str	r2, [r7, #32]
 800e2c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2c6:	69f9      	ldr	r1, [r7, #28]
 800e2c8:	6a3a      	ldr	r2, [r7, #32]
 800e2ca:	e841 2300 	strex	r3, r2, [r1]
 800e2ce:	61bb      	str	r3, [r7, #24]
   return(result);
 800e2d0:	69bb      	ldr	r3, [r7, #24]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d1e5      	bne.n	800e2a2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	f003 0310 	and.w	r3, r3, #16
 800e2e0:	2b10      	cmp	r3, #16
 800e2e2:	d10a      	bne.n	800e2fa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	60fb      	str	r3, [r7, #12]
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	60fb      	str	r3, [r7, #12]
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	685b      	ldr	r3, [r3, #4]
 800e2f6:	60fb      	str	r3, [r7, #12]
 800e2f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800e2fe:	4619      	mov	r1, r3
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f7ff fbab 	bl	800da5c <HAL_UARTEx_RxEventCallback>
 800e306:	e002      	b.n	800e30e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f7f9 fa65 	bl	80077d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800e30e:	2300      	movs	r3, #0
 800e310:	e002      	b.n	800e318 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800e312:	2300      	movs	r3, #0
 800e314:	e000      	b.n	800e318 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800e316:	2302      	movs	r3, #2
  }
}
 800e318:	4618      	mov	r0, r3
 800e31a:	3730      	adds	r7, #48	; 0x30
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}

0800e320 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e324:	b0c0      	sub	sp, #256	; 0x100
 800e326:	af00      	add	r7, sp, #0
 800e328:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e32c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	691b      	ldr	r3, [r3, #16]
 800e334:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800e338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e33c:	68d9      	ldr	r1, [r3, #12]
 800e33e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e342:	681a      	ldr	r2, [r3, #0]
 800e344:	ea40 0301 	orr.w	r3, r0, r1
 800e348:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e34a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e34e:	689a      	ldr	r2, [r3, #8]
 800e350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e354:	691b      	ldr	r3, [r3, #16]
 800e356:	431a      	orrs	r2, r3
 800e358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e35c:	695b      	ldr	r3, [r3, #20]
 800e35e:	431a      	orrs	r2, r3
 800e360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e364:	69db      	ldr	r3, [r3, #28]
 800e366:	4313      	orrs	r3, r2
 800e368:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e36c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	68db      	ldr	r3, [r3, #12]
 800e374:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e378:	f021 010c 	bic.w	r1, r1, #12
 800e37c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e380:	681a      	ldr	r2, [r3, #0]
 800e382:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e386:	430b      	orrs	r3, r1
 800e388:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e38a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	695b      	ldr	r3, [r3, #20]
 800e392:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e39a:	6999      	ldr	r1, [r3, #24]
 800e39c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e3a0:	681a      	ldr	r2, [r3, #0]
 800e3a2:	ea40 0301 	orr.w	r3, r0, r1
 800e3a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e3a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e3ac:	681a      	ldr	r2, [r3, #0]
 800e3ae:	4b8f      	ldr	r3, [pc, #572]	; (800e5ec <UART_SetConfig+0x2cc>)
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d005      	beq.n	800e3c0 <UART_SetConfig+0xa0>
 800e3b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e3b8:	681a      	ldr	r2, [r3, #0]
 800e3ba:	4b8d      	ldr	r3, [pc, #564]	; (800e5f0 <UART_SetConfig+0x2d0>)
 800e3bc:	429a      	cmp	r2, r3
 800e3be:	d104      	bne.n	800e3ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e3c0:	f7fd fcd6 	bl	800bd70 <HAL_RCC_GetPCLK2Freq>
 800e3c4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800e3c8:	e003      	b.n	800e3d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e3ca:	f7fd fcbd 	bl	800bd48 <HAL_RCC_GetPCLK1Freq>
 800e3ce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e3d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e3d6:	69db      	ldr	r3, [r3, #28]
 800e3d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e3dc:	f040 810c 	bne.w	800e5f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e3e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800e3ea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800e3ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800e3f2:	4622      	mov	r2, r4
 800e3f4:	462b      	mov	r3, r5
 800e3f6:	1891      	adds	r1, r2, r2
 800e3f8:	65b9      	str	r1, [r7, #88]	; 0x58
 800e3fa:	415b      	adcs	r3, r3
 800e3fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e3fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800e402:	4621      	mov	r1, r4
 800e404:	eb12 0801 	adds.w	r8, r2, r1
 800e408:	4629      	mov	r1, r5
 800e40a:	eb43 0901 	adc.w	r9, r3, r1
 800e40e:	f04f 0200 	mov.w	r2, #0
 800e412:	f04f 0300 	mov.w	r3, #0
 800e416:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e41a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e41e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e422:	4690      	mov	r8, r2
 800e424:	4699      	mov	r9, r3
 800e426:	4623      	mov	r3, r4
 800e428:	eb18 0303 	adds.w	r3, r8, r3
 800e42c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800e430:	462b      	mov	r3, r5
 800e432:	eb49 0303 	adc.w	r3, r9, r3
 800e436:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800e43a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e43e:	685b      	ldr	r3, [r3, #4]
 800e440:	2200      	movs	r2, #0
 800e442:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e446:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800e44a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800e44e:	460b      	mov	r3, r1
 800e450:	18db      	adds	r3, r3, r3
 800e452:	653b      	str	r3, [r7, #80]	; 0x50
 800e454:	4613      	mov	r3, r2
 800e456:	eb42 0303 	adc.w	r3, r2, r3
 800e45a:	657b      	str	r3, [r7, #84]	; 0x54
 800e45c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800e460:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800e464:	f7f2 fbdc 	bl	8000c20 <__aeabi_uldivmod>
 800e468:	4602      	mov	r2, r0
 800e46a:	460b      	mov	r3, r1
 800e46c:	4b61      	ldr	r3, [pc, #388]	; (800e5f4 <UART_SetConfig+0x2d4>)
 800e46e:	fba3 2302 	umull	r2, r3, r3, r2
 800e472:	095b      	lsrs	r3, r3, #5
 800e474:	011c      	lsls	r4, r3, #4
 800e476:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e47a:	2200      	movs	r2, #0
 800e47c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e480:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800e484:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800e488:	4642      	mov	r2, r8
 800e48a:	464b      	mov	r3, r9
 800e48c:	1891      	adds	r1, r2, r2
 800e48e:	64b9      	str	r1, [r7, #72]	; 0x48
 800e490:	415b      	adcs	r3, r3
 800e492:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e494:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800e498:	4641      	mov	r1, r8
 800e49a:	eb12 0a01 	adds.w	sl, r2, r1
 800e49e:	4649      	mov	r1, r9
 800e4a0:	eb43 0b01 	adc.w	fp, r3, r1
 800e4a4:	f04f 0200 	mov.w	r2, #0
 800e4a8:	f04f 0300 	mov.w	r3, #0
 800e4ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e4b0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e4b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e4b8:	4692      	mov	sl, r2
 800e4ba:	469b      	mov	fp, r3
 800e4bc:	4643      	mov	r3, r8
 800e4be:	eb1a 0303 	adds.w	r3, sl, r3
 800e4c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e4c6:	464b      	mov	r3, r9
 800e4c8:	eb4b 0303 	adc.w	r3, fp, r3
 800e4cc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800e4d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e4d4:	685b      	ldr	r3, [r3, #4]
 800e4d6:	2200      	movs	r2, #0
 800e4d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e4dc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800e4e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800e4e4:	460b      	mov	r3, r1
 800e4e6:	18db      	adds	r3, r3, r3
 800e4e8:	643b      	str	r3, [r7, #64]	; 0x40
 800e4ea:	4613      	mov	r3, r2
 800e4ec:	eb42 0303 	adc.w	r3, r2, r3
 800e4f0:	647b      	str	r3, [r7, #68]	; 0x44
 800e4f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e4f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800e4fa:	f7f2 fb91 	bl	8000c20 <__aeabi_uldivmod>
 800e4fe:	4602      	mov	r2, r0
 800e500:	460b      	mov	r3, r1
 800e502:	4611      	mov	r1, r2
 800e504:	4b3b      	ldr	r3, [pc, #236]	; (800e5f4 <UART_SetConfig+0x2d4>)
 800e506:	fba3 2301 	umull	r2, r3, r3, r1
 800e50a:	095b      	lsrs	r3, r3, #5
 800e50c:	2264      	movs	r2, #100	; 0x64
 800e50e:	fb02 f303 	mul.w	r3, r2, r3
 800e512:	1acb      	subs	r3, r1, r3
 800e514:	00db      	lsls	r3, r3, #3
 800e516:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800e51a:	4b36      	ldr	r3, [pc, #216]	; (800e5f4 <UART_SetConfig+0x2d4>)
 800e51c:	fba3 2302 	umull	r2, r3, r3, r2
 800e520:	095b      	lsrs	r3, r3, #5
 800e522:	005b      	lsls	r3, r3, #1
 800e524:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e528:	441c      	add	r4, r3
 800e52a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e52e:	2200      	movs	r2, #0
 800e530:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e534:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800e538:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800e53c:	4642      	mov	r2, r8
 800e53e:	464b      	mov	r3, r9
 800e540:	1891      	adds	r1, r2, r2
 800e542:	63b9      	str	r1, [r7, #56]	; 0x38
 800e544:	415b      	adcs	r3, r3
 800e546:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e548:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e54c:	4641      	mov	r1, r8
 800e54e:	1851      	adds	r1, r2, r1
 800e550:	6339      	str	r1, [r7, #48]	; 0x30
 800e552:	4649      	mov	r1, r9
 800e554:	414b      	adcs	r3, r1
 800e556:	637b      	str	r3, [r7, #52]	; 0x34
 800e558:	f04f 0200 	mov.w	r2, #0
 800e55c:	f04f 0300 	mov.w	r3, #0
 800e560:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800e564:	4659      	mov	r1, fp
 800e566:	00cb      	lsls	r3, r1, #3
 800e568:	4651      	mov	r1, sl
 800e56a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e56e:	4651      	mov	r1, sl
 800e570:	00ca      	lsls	r2, r1, #3
 800e572:	4610      	mov	r0, r2
 800e574:	4619      	mov	r1, r3
 800e576:	4603      	mov	r3, r0
 800e578:	4642      	mov	r2, r8
 800e57a:	189b      	adds	r3, r3, r2
 800e57c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e580:	464b      	mov	r3, r9
 800e582:	460a      	mov	r2, r1
 800e584:	eb42 0303 	adc.w	r3, r2, r3
 800e588:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e58c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e590:	685b      	ldr	r3, [r3, #4]
 800e592:	2200      	movs	r2, #0
 800e594:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800e598:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800e59c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800e5a0:	460b      	mov	r3, r1
 800e5a2:	18db      	adds	r3, r3, r3
 800e5a4:	62bb      	str	r3, [r7, #40]	; 0x28
 800e5a6:	4613      	mov	r3, r2
 800e5a8:	eb42 0303 	adc.w	r3, r2, r3
 800e5ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e5ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e5b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800e5b6:	f7f2 fb33 	bl	8000c20 <__aeabi_uldivmod>
 800e5ba:	4602      	mov	r2, r0
 800e5bc:	460b      	mov	r3, r1
 800e5be:	4b0d      	ldr	r3, [pc, #52]	; (800e5f4 <UART_SetConfig+0x2d4>)
 800e5c0:	fba3 1302 	umull	r1, r3, r3, r2
 800e5c4:	095b      	lsrs	r3, r3, #5
 800e5c6:	2164      	movs	r1, #100	; 0x64
 800e5c8:	fb01 f303 	mul.w	r3, r1, r3
 800e5cc:	1ad3      	subs	r3, r2, r3
 800e5ce:	00db      	lsls	r3, r3, #3
 800e5d0:	3332      	adds	r3, #50	; 0x32
 800e5d2:	4a08      	ldr	r2, [pc, #32]	; (800e5f4 <UART_SetConfig+0x2d4>)
 800e5d4:	fba2 2303 	umull	r2, r3, r2, r3
 800e5d8:	095b      	lsrs	r3, r3, #5
 800e5da:	f003 0207 	and.w	r2, r3, #7
 800e5de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	4422      	add	r2, r4
 800e5e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e5e8:	e105      	b.n	800e7f6 <UART_SetConfig+0x4d6>
 800e5ea:	bf00      	nop
 800e5ec:	40011000 	.word	0x40011000
 800e5f0:	40011400 	.word	0x40011400
 800e5f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e5f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e5fc:	2200      	movs	r2, #0
 800e5fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800e602:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800e606:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800e60a:	4642      	mov	r2, r8
 800e60c:	464b      	mov	r3, r9
 800e60e:	1891      	adds	r1, r2, r2
 800e610:	6239      	str	r1, [r7, #32]
 800e612:	415b      	adcs	r3, r3
 800e614:	627b      	str	r3, [r7, #36]	; 0x24
 800e616:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e61a:	4641      	mov	r1, r8
 800e61c:	1854      	adds	r4, r2, r1
 800e61e:	4649      	mov	r1, r9
 800e620:	eb43 0501 	adc.w	r5, r3, r1
 800e624:	f04f 0200 	mov.w	r2, #0
 800e628:	f04f 0300 	mov.w	r3, #0
 800e62c:	00eb      	lsls	r3, r5, #3
 800e62e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e632:	00e2      	lsls	r2, r4, #3
 800e634:	4614      	mov	r4, r2
 800e636:	461d      	mov	r5, r3
 800e638:	4643      	mov	r3, r8
 800e63a:	18e3      	adds	r3, r4, r3
 800e63c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800e640:	464b      	mov	r3, r9
 800e642:	eb45 0303 	adc.w	r3, r5, r3
 800e646:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800e64a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e64e:	685b      	ldr	r3, [r3, #4]
 800e650:	2200      	movs	r2, #0
 800e652:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e656:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800e65a:	f04f 0200 	mov.w	r2, #0
 800e65e:	f04f 0300 	mov.w	r3, #0
 800e662:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800e666:	4629      	mov	r1, r5
 800e668:	008b      	lsls	r3, r1, #2
 800e66a:	4621      	mov	r1, r4
 800e66c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e670:	4621      	mov	r1, r4
 800e672:	008a      	lsls	r2, r1, #2
 800e674:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800e678:	f7f2 fad2 	bl	8000c20 <__aeabi_uldivmod>
 800e67c:	4602      	mov	r2, r0
 800e67e:	460b      	mov	r3, r1
 800e680:	4b60      	ldr	r3, [pc, #384]	; (800e804 <UART_SetConfig+0x4e4>)
 800e682:	fba3 2302 	umull	r2, r3, r3, r2
 800e686:	095b      	lsrs	r3, r3, #5
 800e688:	011c      	lsls	r4, r3, #4
 800e68a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e68e:	2200      	movs	r2, #0
 800e690:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e694:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800e698:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800e69c:	4642      	mov	r2, r8
 800e69e:	464b      	mov	r3, r9
 800e6a0:	1891      	adds	r1, r2, r2
 800e6a2:	61b9      	str	r1, [r7, #24]
 800e6a4:	415b      	adcs	r3, r3
 800e6a6:	61fb      	str	r3, [r7, #28]
 800e6a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e6ac:	4641      	mov	r1, r8
 800e6ae:	1851      	adds	r1, r2, r1
 800e6b0:	6139      	str	r1, [r7, #16]
 800e6b2:	4649      	mov	r1, r9
 800e6b4:	414b      	adcs	r3, r1
 800e6b6:	617b      	str	r3, [r7, #20]
 800e6b8:	f04f 0200 	mov.w	r2, #0
 800e6bc:	f04f 0300 	mov.w	r3, #0
 800e6c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e6c4:	4659      	mov	r1, fp
 800e6c6:	00cb      	lsls	r3, r1, #3
 800e6c8:	4651      	mov	r1, sl
 800e6ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e6ce:	4651      	mov	r1, sl
 800e6d0:	00ca      	lsls	r2, r1, #3
 800e6d2:	4610      	mov	r0, r2
 800e6d4:	4619      	mov	r1, r3
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	4642      	mov	r2, r8
 800e6da:	189b      	adds	r3, r3, r2
 800e6dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800e6e0:	464b      	mov	r3, r9
 800e6e2:	460a      	mov	r2, r1
 800e6e4:	eb42 0303 	adc.w	r3, r2, r3
 800e6e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800e6ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6f0:	685b      	ldr	r3, [r3, #4]
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	67bb      	str	r3, [r7, #120]	; 0x78
 800e6f6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800e6f8:	f04f 0200 	mov.w	r2, #0
 800e6fc:	f04f 0300 	mov.w	r3, #0
 800e700:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800e704:	4649      	mov	r1, r9
 800e706:	008b      	lsls	r3, r1, #2
 800e708:	4641      	mov	r1, r8
 800e70a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e70e:	4641      	mov	r1, r8
 800e710:	008a      	lsls	r2, r1, #2
 800e712:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800e716:	f7f2 fa83 	bl	8000c20 <__aeabi_uldivmod>
 800e71a:	4602      	mov	r2, r0
 800e71c:	460b      	mov	r3, r1
 800e71e:	4b39      	ldr	r3, [pc, #228]	; (800e804 <UART_SetConfig+0x4e4>)
 800e720:	fba3 1302 	umull	r1, r3, r3, r2
 800e724:	095b      	lsrs	r3, r3, #5
 800e726:	2164      	movs	r1, #100	; 0x64
 800e728:	fb01 f303 	mul.w	r3, r1, r3
 800e72c:	1ad3      	subs	r3, r2, r3
 800e72e:	011b      	lsls	r3, r3, #4
 800e730:	3332      	adds	r3, #50	; 0x32
 800e732:	4a34      	ldr	r2, [pc, #208]	; (800e804 <UART_SetConfig+0x4e4>)
 800e734:	fba2 2303 	umull	r2, r3, r2, r3
 800e738:	095b      	lsrs	r3, r3, #5
 800e73a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e73e:	441c      	add	r4, r3
 800e740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e744:	2200      	movs	r2, #0
 800e746:	673b      	str	r3, [r7, #112]	; 0x70
 800e748:	677a      	str	r2, [r7, #116]	; 0x74
 800e74a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800e74e:	4642      	mov	r2, r8
 800e750:	464b      	mov	r3, r9
 800e752:	1891      	adds	r1, r2, r2
 800e754:	60b9      	str	r1, [r7, #8]
 800e756:	415b      	adcs	r3, r3
 800e758:	60fb      	str	r3, [r7, #12]
 800e75a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e75e:	4641      	mov	r1, r8
 800e760:	1851      	adds	r1, r2, r1
 800e762:	6039      	str	r1, [r7, #0]
 800e764:	4649      	mov	r1, r9
 800e766:	414b      	adcs	r3, r1
 800e768:	607b      	str	r3, [r7, #4]
 800e76a:	f04f 0200 	mov.w	r2, #0
 800e76e:	f04f 0300 	mov.w	r3, #0
 800e772:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800e776:	4659      	mov	r1, fp
 800e778:	00cb      	lsls	r3, r1, #3
 800e77a:	4651      	mov	r1, sl
 800e77c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e780:	4651      	mov	r1, sl
 800e782:	00ca      	lsls	r2, r1, #3
 800e784:	4610      	mov	r0, r2
 800e786:	4619      	mov	r1, r3
 800e788:	4603      	mov	r3, r0
 800e78a:	4642      	mov	r2, r8
 800e78c:	189b      	adds	r3, r3, r2
 800e78e:	66bb      	str	r3, [r7, #104]	; 0x68
 800e790:	464b      	mov	r3, r9
 800e792:	460a      	mov	r2, r1
 800e794:	eb42 0303 	adc.w	r3, r2, r3
 800e798:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e79a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e79e:	685b      	ldr	r3, [r3, #4]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	663b      	str	r3, [r7, #96]	; 0x60
 800e7a4:	667a      	str	r2, [r7, #100]	; 0x64
 800e7a6:	f04f 0200 	mov.w	r2, #0
 800e7aa:	f04f 0300 	mov.w	r3, #0
 800e7ae:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800e7b2:	4649      	mov	r1, r9
 800e7b4:	008b      	lsls	r3, r1, #2
 800e7b6:	4641      	mov	r1, r8
 800e7b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e7bc:	4641      	mov	r1, r8
 800e7be:	008a      	lsls	r2, r1, #2
 800e7c0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800e7c4:	f7f2 fa2c 	bl	8000c20 <__aeabi_uldivmod>
 800e7c8:	4602      	mov	r2, r0
 800e7ca:	460b      	mov	r3, r1
 800e7cc:	4b0d      	ldr	r3, [pc, #52]	; (800e804 <UART_SetConfig+0x4e4>)
 800e7ce:	fba3 1302 	umull	r1, r3, r3, r2
 800e7d2:	095b      	lsrs	r3, r3, #5
 800e7d4:	2164      	movs	r1, #100	; 0x64
 800e7d6:	fb01 f303 	mul.w	r3, r1, r3
 800e7da:	1ad3      	subs	r3, r2, r3
 800e7dc:	011b      	lsls	r3, r3, #4
 800e7de:	3332      	adds	r3, #50	; 0x32
 800e7e0:	4a08      	ldr	r2, [pc, #32]	; (800e804 <UART_SetConfig+0x4e4>)
 800e7e2:	fba2 2303 	umull	r2, r3, r2, r3
 800e7e6:	095b      	lsrs	r3, r3, #5
 800e7e8:	f003 020f 	and.w	r2, r3, #15
 800e7ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	4422      	add	r2, r4
 800e7f4:	609a      	str	r2, [r3, #8]
}
 800e7f6:	bf00      	nop
 800e7f8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e802:	bf00      	nop
 800e804:	51eb851f 	.word	0x51eb851f

0800e808 <LL_EXTI_EnableIT_0_31>:
{
 800e808:	b480      	push	{r7}
 800e80a:	b083      	sub	sp, #12
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800e810:	4b05      	ldr	r3, [pc, #20]	; (800e828 <LL_EXTI_EnableIT_0_31+0x20>)
 800e812:	681a      	ldr	r2, [r3, #0]
 800e814:	4904      	ldr	r1, [pc, #16]	; (800e828 <LL_EXTI_EnableIT_0_31+0x20>)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	4313      	orrs	r3, r2
 800e81a:	600b      	str	r3, [r1, #0]
}
 800e81c:	bf00      	nop
 800e81e:	370c      	adds	r7, #12
 800e820:	46bd      	mov	sp, r7
 800e822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e826:	4770      	bx	lr
 800e828:	40013c00 	.word	0x40013c00

0800e82c <LL_EXTI_DisableIT_0_31>:
{
 800e82c:	b480      	push	{r7}
 800e82e:	b083      	sub	sp, #12
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 800e834:	4b06      	ldr	r3, [pc, #24]	; (800e850 <LL_EXTI_DisableIT_0_31+0x24>)
 800e836:	681a      	ldr	r2, [r3, #0]
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	43db      	mvns	r3, r3
 800e83c:	4904      	ldr	r1, [pc, #16]	; (800e850 <LL_EXTI_DisableIT_0_31+0x24>)
 800e83e:	4013      	ands	r3, r2
 800e840:	600b      	str	r3, [r1, #0]
}
 800e842:	bf00      	nop
 800e844:	370c      	adds	r7, #12
 800e846:	46bd      	mov	sp, r7
 800e848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84c:	4770      	bx	lr
 800e84e:	bf00      	nop
 800e850:	40013c00 	.word	0x40013c00

0800e854 <LL_EXTI_EnableEvent_0_31>:
{
 800e854:	b480      	push	{r7}
 800e856:	b083      	sub	sp, #12
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800e85c:	4b05      	ldr	r3, [pc, #20]	; (800e874 <LL_EXTI_EnableEvent_0_31+0x20>)
 800e85e:	685a      	ldr	r2, [r3, #4]
 800e860:	4904      	ldr	r1, [pc, #16]	; (800e874 <LL_EXTI_EnableEvent_0_31+0x20>)
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	4313      	orrs	r3, r2
 800e866:	604b      	str	r3, [r1, #4]
}
 800e868:	bf00      	nop
 800e86a:	370c      	adds	r7, #12
 800e86c:	46bd      	mov	sp, r7
 800e86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e872:	4770      	bx	lr
 800e874:	40013c00 	.word	0x40013c00

0800e878 <LL_EXTI_DisableEvent_0_31>:
{
 800e878:	b480      	push	{r7}
 800e87a:	b083      	sub	sp, #12
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800e880:	4b06      	ldr	r3, [pc, #24]	; (800e89c <LL_EXTI_DisableEvent_0_31+0x24>)
 800e882:	685a      	ldr	r2, [r3, #4]
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	43db      	mvns	r3, r3
 800e888:	4904      	ldr	r1, [pc, #16]	; (800e89c <LL_EXTI_DisableEvent_0_31+0x24>)
 800e88a:	4013      	ands	r3, r2
 800e88c:	604b      	str	r3, [r1, #4]
}
 800e88e:	bf00      	nop
 800e890:	370c      	adds	r7, #12
 800e892:	46bd      	mov	sp, r7
 800e894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e898:	4770      	bx	lr
 800e89a:	bf00      	nop
 800e89c:	40013c00 	.word	0x40013c00

0800e8a0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800e8a0:	b480      	push	{r7}
 800e8a2:	b083      	sub	sp, #12
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800e8a8:	4b05      	ldr	r3, [pc, #20]	; (800e8c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800e8aa:	689a      	ldr	r2, [r3, #8]
 800e8ac:	4904      	ldr	r1, [pc, #16]	; (800e8c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	4313      	orrs	r3, r2
 800e8b2:	608b      	str	r3, [r1, #8]
}
 800e8b4:	bf00      	nop
 800e8b6:	370c      	adds	r7, #12
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8be:	4770      	bx	lr
 800e8c0:	40013c00 	.word	0x40013c00

0800e8c4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800e8c4:	b480      	push	{r7}
 800e8c6:	b083      	sub	sp, #12
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800e8cc:	4b06      	ldr	r3, [pc, #24]	; (800e8e8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800e8ce:	689a      	ldr	r2, [r3, #8]
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	43db      	mvns	r3, r3
 800e8d4:	4904      	ldr	r1, [pc, #16]	; (800e8e8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800e8d6:	4013      	ands	r3, r2
 800e8d8:	608b      	str	r3, [r1, #8]
}
 800e8da:	bf00      	nop
 800e8dc:	370c      	adds	r7, #12
 800e8de:	46bd      	mov	sp, r7
 800e8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e4:	4770      	bx	lr
 800e8e6:	bf00      	nop
 800e8e8:	40013c00 	.word	0x40013c00

0800e8ec <LL_EXTI_EnableFallingTrig_0_31>:
{
 800e8ec:	b480      	push	{r7}
 800e8ee:	b083      	sub	sp, #12
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800e8f4:	4b05      	ldr	r3, [pc, #20]	; (800e90c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800e8f6:	68da      	ldr	r2, [r3, #12]
 800e8f8:	4904      	ldr	r1, [pc, #16]	; (800e90c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	4313      	orrs	r3, r2
 800e8fe:	60cb      	str	r3, [r1, #12]
}
 800e900:	bf00      	nop
 800e902:	370c      	adds	r7, #12
 800e904:	46bd      	mov	sp, r7
 800e906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90a:	4770      	bx	lr
 800e90c:	40013c00 	.word	0x40013c00

0800e910 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800e910:	b480      	push	{r7}
 800e912:	b083      	sub	sp, #12
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800e918:	4b06      	ldr	r3, [pc, #24]	; (800e934 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800e91a:	68da      	ldr	r2, [r3, #12]
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	43db      	mvns	r3, r3
 800e920:	4904      	ldr	r1, [pc, #16]	; (800e934 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800e922:	4013      	ands	r3, r2
 800e924:	60cb      	str	r3, [r1, #12]
}
 800e926:	bf00      	nop
 800e928:	370c      	adds	r7, #12
 800e92a:	46bd      	mov	sp, r7
 800e92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e930:	4770      	bx	lr
 800e932:	bf00      	nop
 800e934:	40013c00 	.word	0x40013c00

0800e938 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b084      	sub	sp, #16
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 800e940:	2300      	movs	r3, #0
 800e942:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	791b      	ldrb	r3, [r3, #4]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d065      	beq.n	800ea18 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d06c      	beq.n	800ea2e <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	795b      	ldrb	r3, [r3, #5]
 800e958:	2b02      	cmp	r3, #2
 800e95a:	d01c      	beq.n	800e996 <LL_EXTI_Init+0x5e>
 800e95c:	2b02      	cmp	r3, #2
 800e95e:	dc25      	bgt.n	800e9ac <LL_EXTI_Init+0x74>
 800e960:	2b00      	cmp	r3, #0
 800e962:	d002      	beq.n	800e96a <LL_EXTI_Init+0x32>
 800e964:	2b01      	cmp	r3, #1
 800e966:	d00b      	beq.n	800e980 <LL_EXTI_Init+0x48>
 800e968:	e020      	b.n	800e9ac <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	4618      	mov	r0, r3
 800e970:	f7ff ff82 	bl	800e878 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	4618      	mov	r0, r3
 800e97a:	f7ff ff45 	bl	800e808 <LL_EXTI_EnableIT_0_31>
          break;
 800e97e:	e018      	b.n	800e9b2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	4618      	mov	r0, r3
 800e986:	f7ff ff51 	bl	800e82c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	4618      	mov	r0, r3
 800e990:	f7ff ff60 	bl	800e854 <LL_EXTI_EnableEvent_0_31>
          break;
 800e994:	e00d      	b.n	800e9b2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7ff ff34 	bl	800e808 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	f7ff ff55 	bl	800e854 <LL_EXTI_EnableEvent_0_31>
          break;
 800e9aa:	e002      	b.n	800e9b2 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800e9ac:	2301      	movs	r3, #1
 800e9ae:	73fb      	strb	r3, [r7, #15]
          break;
 800e9b0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	799b      	ldrb	r3, [r3, #6]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d039      	beq.n	800ea2e <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	799b      	ldrb	r3, [r3, #6]
 800e9be:	2b03      	cmp	r3, #3
 800e9c0:	d01c      	beq.n	800e9fc <LL_EXTI_Init+0xc4>
 800e9c2:	2b03      	cmp	r3, #3
 800e9c4:	dc25      	bgt.n	800ea12 <LL_EXTI_Init+0xda>
 800e9c6:	2b01      	cmp	r3, #1
 800e9c8:	d002      	beq.n	800e9d0 <LL_EXTI_Init+0x98>
 800e9ca:	2b02      	cmp	r3, #2
 800e9cc:	d00b      	beq.n	800e9e6 <LL_EXTI_Init+0xae>
 800e9ce:	e020      	b.n	800ea12 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f7ff ff9b 	bl	800e910 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	4618      	mov	r0, r3
 800e9e0:	f7ff ff5e 	bl	800e8a0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800e9e4:	e024      	b.n	800ea30 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	f7ff ff6a 	bl	800e8c4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	f7ff ff79 	bl	800e8ec <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800e9fa:	e019      	b.n	800ea30 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	4618      	mov	r0, r3
 800ea02:	f7ff ff4d 	bl	800e8a0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	f7ff ff6e 	bl	800e8ec <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800ea10:	e00e      	b.n	800ea30 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 800ea12:	2301      	movs	r3, #1
 800ea14:	73fb      	strb	r3, [r7, #15]
            break;
 800ea16:	e00b      	b.n	800ea30 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	f7ff ff05 	bl	800e82c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	4618      	mov	r0, r3
 800ea28:	f7ff ff26 	bl	800e878 <LL_EXTI_DisableEvent_0_31>
 800ea2c:	e000      	b.n	800ea30 <LL_EXTI_Init+0xf8>
      }
 800ea2e:	bf00      	nop
  }
  return status;
 800ea30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea32:	4618      	mov	r0, r3
 800ea34:	3710      	adds	r7, #16
 800ea36:	46bd      	mov	sp, r7
 800ea38:	bd80      	pop	{r7, pc}

0800ea3a <LL_GPIO_SetPinMode>:
{
 800ea3a:	b480      	push	{r7}
 800ea3c:	b089      	sub	sp, #36	; 0x24
 800ea3e:	af00      	add	r7, sp, #0
 800ea40:	60f8      	str	r0, [r7, #12]
 800ea42:	60b9      	str	r1, [r7, #8]
 800ea44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	681a      	ldr	r2, [r3, #0]
 800ea4a:	68bb      	ldr	r3, [r7, #8]
 800ea4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ea4e:	697b      	ldr	r3, [r7, #20]
 800ea50:	fa93 f3a3 	rbit	r3, r3
 800ea54:	613b      	str	r3, [r7, #16]
  return result;
 800ea56:	693b      	ldr	r3, [r7, #16]
 800ea58:	fab3 f383 	clz	r3, r3
 800ea5c:	b2db      	uxtb	r3, r3
 800ea5e:	005b      	lsls	r3, r3, #1
 800ea60:	2103      	movs	r1, #3
 800ea62:	fa01 f303 	lsl.w	r3, r1, r3
 800ea66:	43db      	mvns	r3, r3
 800ea68:	401a      	ands	r2, r3
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ea6e:	69fb      	ldr	r3, [r7, #28]
 800ea70:	fa93 f3a3 	rbit	r3, r3
 800ea74:	61bb      	str	r3, [r7, #24]
  return result;
 800ea76:	69bb      	ldr	r3, [r7, #24]
 800ea78:	fab3 f383 	clz	r3, r3
 800ea7c:	b2db      	uxtb	r3, r3
 800ea7e:	005b      	lsls	r3, r3, #1
 800ea80:	6879      	ldr	r1, [r7, #4]
 800ea82:	fa01 f303 	lsl.w	r3, r1, r3
 800ea86:	431a      	orrs	r2, r3
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	601a      	str	r2, [r3, #0]
}
 800ea8c:	bf00      	nop
 800ea8e:	3724      	adds	r7, #36	; 0x24
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr

0800ea98 <LL_GPIO_SetPinOutputType>:
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b085      	sub	sp, #20
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	60f8      	str	r0, [r7, #12]
 800eaa0:	60b9      	str	r1, [r7, #8]
 800eaa2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	685a      	ldr	r2, [r3, #4]
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	43db      	mvns	r3, r3
 800eaac:	401a      	ands	r2, r3
 800eaae:	68bb      	ldr	r3, [r7, #8]
 800eab0:	6879      	ldr	r1, [r7, #4]
 800eab2:	fb01 f303 	mul.w	r3, r1, r3
 800eab6:	431a      	orrs	r2, r3
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	605a      	str	r2, [r3, #4]
}
 800eabc:	bf00      	nop
 800eabe:	3714      	adds	r7, #20
 800eac0:	46bd      	mov	sp, r7
 800eac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac6:	4770      	bx	lr

0800eac8 <LL_GPIO_SetPinSpeed>:
{
 800eac8:	b480      	push	{r7}
 800eaca:	b089      	sub	sp, #36	; 0x24
 800eacc:	af00      	add	r7, sp, #0
 800eace:	60f8      	str	r0, [r7, #12]
 800ead0:	60b9      	str	r1, [r7, #8]
 800ead2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	689a      	ldr	r2, [r3, #8]
 800ead8:	68bb      	ldr	r3, [r7, #8]
 800eada:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eadc:	697b      	ldr	r3, [r7, #20]
 800eade:	fa93 f3a3 	rbit	r3, r3
 800eae2:	613b      	str	r3, [r7, #16]
  return result;
 800eae4:	693b      	ldr	r3, [r7, #16]
 800eae6:	fab3 f383 	clz	r3, r3
 800eaea:	b2db      	uxtb	r3, r3
 800eaec:	005b      	lsls	r3, r3, #1
 800eaee:	2103      	movs	r1, #3
 800eaf0:	fa01 f303 	lsl.w	r3, r1, r3
 800eaf4:	43db      	mvns	r3, r3
 800eaf6:	401a      	ands	r2, r3
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eafc:	69fb      	ldr	r3, [r7, #28]
 800eafe:	fa93 f3a3 	rbit	r3, r3
 800eb02:	61bb      	str	r3, [r7, #24]
  return result;
 800eb04:	69bb      	ldr	r3, [r7, #24]
 800eb06:	fab3 f383 	clz	r3, r3
 800eb0a:	b2db      	uxtb	r3, r3
 800eb0c:	005b      	lsls	r3, r3, #1
 800eb0e:	6879      	ldr	r1, [r7, #4]
 800eb10:	fa01 f303 	lsl.w	r3, r1, r3
 800eb14:	431a      	orrs	r2, r3
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	609a      	str	r2, [r3, #8]
}
 800eb1a:	bf00      	nop
 800eb1c:	3724      	adds	r7, #36	; 0x24
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb24:	4770      	bx	lr

0800eb26 <LL_GPIO_SetPinPull>:
{
 800eb26:	b480      	push	{r7}
 800eb28:	b089      	sub	sp, #36	; 0x24
 800eb2a:	af00      	add	r7, sp, #0
 800eb2c:	60f8      	str	r0, [r7, #12]
 800eb2e:	60b9      	str	r1, [r7, #8]
 800eb30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	68da      	ldr	r2, [r3, #12]
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb3a:	697b      	ldr	r3, [r7, #20]
 800eb3c:	fa93 f3a3 	rbit	r3, r3
 800eb40:	613b      	str	r3, [r7, #16]
  return result;
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	fab3 f383 	clz	r3, r3
 800eb48:	b2db      	uxtb	r3, r3
 800eb4a:	005b      	lsls	r3, r3, #1
 800eb4c:	2103      	movs	r1, #3
 800eb4e:	fa01 f303 	lsl.w	r3, r1, r3
 800eb52:	43db      	mvns	r3, r3
 800eb54:	401a      	ands	r2, r3
 800eb56:	68bb      	ldr	r3, [r7, #8]
 800eb58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb5a:	69fb      	ldr	r3, [r7, #28]
 800eb5c:	fa93 f3a3 	rbit	r3, r3
 800eb60:	61bb      	str	r3, [r7, #24]
  return result;
 800eb62:	69bb      	ldr	r3, [r7, #24]
 800eb64:	fab3 f383 	clz	r3, r3
 800eb68:	b2db      	uxtb	r3, r3
 800eb6a:	005b      	lsls	r3, r3, #1
 800eb6c:	6879      	ldr	r1, [r7, #4]
 800eb6e:	fa01 f303 	lsl.w	r3, r1, r3
 800eb72:	431a      	orrs	r2, r3
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	60da      	str	r2, [r3, #12]
}
 800eb78:	bf00      	nop
 800eb7a:	3724      	adds	r7, #36	; 0x24
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb82:	4770      	bx	lr

0800eb84 <LL_GPIO_SetAFPin_0_7>:
{
 800eb84:	b480      	push	{r7}
 800eb86:	b089      	sub	sp, #36	; 0x24
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	60f8      	str	r0, [r7, #12]
 800eb8c:	60b9      	str	r1, [r7, #8]
 800eb8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	6a1a      	ldr	r2, [r3, #32]
 800eb94:	68bb      	ldr	r3, [r7, #8]
 800eb96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb98:	697b      	ldr	r3, [r7, #20]
 800eb9a:	fa93 f3a3 	rbit	r3, r3
 800eb9e:	613b      	str	r3, [r7, #16]
  return result;
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	fab3 f383 	clz	r3, r3
 800eba6:	b2db      	uxtb	r3, r3
 800eba8:	009b      	lsls	r3, r3, #2
 800ebaa:	210f      	movs	r1, #15
 800ebac:	fa01 f303 	lsl.w	r3, r1, r3
 800ebb0:	43db      	mvns	r3, r3
 800ebb2:	401a      	ands	r2, r3
 800ebb4:	68bb      	ldr	r3, [r7, #8]
 800ebb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ebb8:	69fb      	ldr	r3, [r7, #28]
 800ebba:	fa93 f3a3 	rbit	r3, r3
 800ebbe:	61bb      	str	r3, [r7, #24]
  return result;
 800ebc0:	69bb      	ldr	r3, [r7, #24]
 800ebc2:	fab3 f383 	clz	r3, r3
 800ebc6:	b2db      	uxtb	r3, r3
 800ebc8:	009b      	lsls	r3, r3, #2
 800ebca:	6879      	ldr	r1, [r7, #4]
 800ebcc:	fa01 f303 	lsl.w	r3, r1, r3
 800ebd0:	431a      	orrs	r2, r3
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	621a      	str	r2, [r3, #32]
}
 800ebd6:	bf00      	nop
 800ebd8:	3724      	adds	r7, #36	; 0x24
 800ebda:	46bd      	mov	sp, r7
 800ebdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe0:	4770      	bx	lr

0800ebe2 <LL_GPIO_SetAFPin_8_15>:
{
 800ebe2:	b480      	push	{r7}
 800ebe4:	b089      	sub	sp, #36	; 0x24
 800ebe6:	af00      	add	r7, sp, #0
 800ebe8:	60f8      	str	r0, [r7, #12]
 800ebea:	60b9      	str	r1, [r7, #8]
 800ebec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	0a1b      	lsrs	r3, r3, #8
 800ebf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ebf8:	697b      	ldr	r3, [r7, #20]
 800ebfa:	fa93 f3a3 	rbit	r3, r3
 800ebfe:	613b      	str	r3, [r7, #16]
  return result;
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	fab3 f383 	clz	r3, r3
 800ec06:	b2db      	uxtb	r3, r3
 800ec08:	009b      	lsls	r3, r3, #2
 800ec0a:	210f      	movs	r1, #15
 800ec0c:	fa01 f303 	lsl.w	r3, r1, r3
 800ec10:	43db      	mvns	r3, r3
 800ec12:	401a      	ands	r2, r3
 800ec14:	68bb      	ldr	r3, [r7, #8]
 800ec16:	0a1b      	lsrs	r3, r3, #8
 800ec18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ec1a:	69fb      	ldr	r3, [r7, #28]
 800ec1c:	fa93 f3a3 	rbit	r3, r3
 800ec20:	61bb      	str	r3, [r7, #24]
  return result;
 800ec22:	69bb      	ldr	r3, [r7, #24]
 800ec24:	fab3 f383 	clz	r3, r3
 800ec28:	b2db      	uxtb	r3, r3
 800ec2a:	009b      	lsls	r3, r3, #2
 800ec2c:	6879      	ldr	r1, [r7, #4]
 800ec2e:	fa01 f303 	lsl.w	r3, r1, r3
 800ec32:	431a      	orrs	r2, r3
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	625a      	str	r2, [r3, #36]	; 0x24
}
 800ec38:	bf00      	nop
 800ec3a:	3724      	adds	r7, #36	; 0x24
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr

0800ec44 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b088      	sub	sp, #32
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
 800ec4c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800ec4e:	2300      	movs	r3, #0
 800ec50:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800ec52:	2300      	movs	r3, #0
 800ec54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ec5c:	697b      	ldr	r3, [r7, #20]
 800ec5e:	fa93 f3a3 	rbit	r3, r3
 800ec62:	613b      	str	r3, [r7, #16]
  return result;
 800ec64:	693b      	ldr	r3, [r7, #16]
 800ec66:	fab3 f383 	clz	r3, r3
 800ec6a:	b2db      	uxtb	r3, r3
 800ec6c:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ec6e:	e050      	b.n	800ed12 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	681a      	ldr	r2, [r3, #0]
 800ec74:	2101      	movs	r1, #1
 800ec76:	69fb      	ldr	r3, [r7, #28]
 800ec78:	fa01 f303 	lsl.w	r3, r1, r3
 800ec7c:	4013      	ands	r3, r2
 800ec7e:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800ec80:	69bb      	ldr	r3, [r7, #24]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d042      	beq.n	800ed0c <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	685b      	ldr	r3, [r3, #4]
 800ec8a:	2b01      	cmp	r3, #1
 800ec8c:	d003      	beq.n	800ec96 <LL_GPIO_Init+0x52>
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	685b      	ldr	r3, [r3, #4]
 800ec92:	2b02      	cmp	r3, #2
 800ec94:	d10d      	bne.n	800ecb2 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	461a      	mov	r2, r3
 800ec9c:	69b9      	ldr	r1, [r7, #24]
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f7ff ff12 	bl	800eac8 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	68db      	ldr	r3, [r3, #12]
 800eca8:	461a      	mov	r2, r3
 800ecaa:	69b9      	ldr	r1, [r7, #24]
 800ecac:	6878      	ldr	r0, [r7, #4]
 800ecae:	f7ff fef3 	bl	800ea98 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	691b      	ldr	r3, [r3, #16]
 800ecb6:	461a      	mov	r2, r3
 800ecb8:	69b9      	ldr	r1, [r7, #24]
 800ecba:	6878      	ldr	r0, [r7, #4]
 800ecbc:	f7ff ff33 	bl	800eb26 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	685b      	ldr	r3, [r3, #4]
 800ecc4:	2b02      	cmp	r3, #2
 800ecc6:	d11a      	bne.n	800ecfe <LL_GPIO_Init+0xba>
 800ecc8:	69bb      	ldr	r3, [r7, #24]
 800ecca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	fa93 f3a3 	rbit	r3, r3
 800ecd2:	60bb      	str	r3, [r7, #8]
  return result;
 800ecd4:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800ecd6:	fab3 f383 	clz	r3, r3
 800ecda:	b2db      	uxtb	r3, r3
 800ecdc:	2b07      	cmp	r3, #7
 800ecde:	d807      	bhi.n	800ecf0 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	695b      	ldr	r3, [r3, #20]
 800ece4:	461a      	mov	r2, r3
 800ece6:	69b9      	ldr	r1, [r7, #24]
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f7ff ff4b 	bl	800eb84 <LL_GPIO_SetAFPin_0_7>
 800ecee:	e006      	b.n	800ecfe <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	695b      	ldr	r3, [r3, #20]
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	69b9      	ldr	r1, [r7, #24]
 800ecf8:	6878      	ldr	r0, [r7, #4]
 800ecfa:	f7ff ff72 	bl	800ebe2 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	461a      	mov	r2, r3
 800ed04:	69b9      	ldr	r1, [r7, #24]
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f7ff fe97 	bl	800ea3a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800ed0c:	69fb      	ldr	r3, [r7, #28]
 800ed0e:	3301      	adds	r3, #1
 800ed10:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	681a      	ldr	r2, [r3, #0]
 800ed16:	69fb      	ldr	r3, [r7, #28]
 800ed18:	fa22 f303 	lsr.w	r3, r2, r3
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d1a7      	bne.n	800ec70 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800ed20:	2300      	movs	r3, #0
}
 800ed22:	4618      	mov	r0, r3
 800ed24:	3720      	adds	r7, #32
 800ed26:	46bd      	mov	sp, r7
 800ed28:	bd80      	pop	{r7, pc}
	...

0800ed2c <LL_RCC_GetSysClkSource>:
{
 800ed2c:	b480      	push	{r7}
 800ed2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800ed30:	4b04      	ldr	r3, [pc, #16]	; (800ed44 <LL_RCC_GetSysClkSource+0x18>)
 800ed32:	689b      	ldr	r3, [r3, #8]
 800ed34:	f003 030c 	and.w	r3, r3, #12
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed40:	4770      	bx	lr
 800ed42:	bf00      	nop
 800ed44:	40023800 	.word	0x40023800

0800ed48 <LL_RCC_GetAHBPrescaler>:
{
 800ed48:	b480      	push	{r7}
 800ed4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800ed4c:	4b04      	ldr	r3, [pc, #16]	; (800ed60 <LL_RCC_GetAHBPrescaler+0x18>)
 800ed4e:	689b      	ldr	r3, [r3, #8]
 800ed50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800ed54:	4618      	mov	r0, r3
 800ed56:	46bd      	mov	sp, r7
 800ed58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5c:	4770      	bx	lr
 800ed5e:	bf00      	nop
 800ed60:	40023800 	.word	0x40023800

0800ed64 <LL_RCC_GetAPB1Prescaler>:
{
 800ed64:	b480      	push	{r7}
 800ed66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800ed68:	4b04      	ldr	r3, [pc, #16]	; (800ed7c <LL_RCC_GetAPB1Prescaler+0x18>)
 800ed6a:	689b      	ldr	r3, [r3, #8]
 800ed6c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	46bd      	mov	sp, r7
 800ed74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed78:	4770      	bx	lr
 800ed7a:	bf00      	nop
 800ed7c:	40023800 	.word	0x40023800

0800ed80 <LL_RCC_GetAPB2Prescaler>:
{
 800ed80:	b480      	push	{r7}
 800ed82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800ed84:	4b04      	ldr	r3, [pc, #16]	; (800ed98 <LL_RCC_GetAPB2Prescaler+0x18>)
 800ed86:	689b      	ldr	r3, [r3, #8]
 800ed88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed94:	4770      	bx	lr
 800ed96:	bf00      	nop
 800ed98:	40023800 	.word	0x40023800

0800ed9c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800ed9c:	b480      	push	{r7}
 800ed9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800eda0:	4b04      	ldr	r3, [pc, #16]	; (800edb4 <LL_RCC_PLL_GetMainSource+0x18>)
 800eda2:	685b      	ldr	r3, [r3, #4]
 800eda4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	46bd      	mov	sp, r7
 800edac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb0:	4770      	bx	lr
 800edb2:	bf00      	nop
 800edb4:	40023800 	.word	0x40023800

0800edb8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800edb8:	b480      	push	{r7}
 800edba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800edbc:	4b04      	ldr	r3, [pc, #16]	; (800edd0 <LL_RCC_PLL_GetN+0x18>)
 800edbe:	685b      	ldr	r3, [r3, #4]
 800edc0:	099b      	lsrs	r3, r3, #6
 800edc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800edc6:	4618      	mov	r0, r3
 800edc8:	46bd      	mov	sp, r7
 800edca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edce:	4770      	bx	lr
 800edd0:	40023800 	.word	0x40023800

0800edd4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800edd4:	b480      	push	{r7}
 800edd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800edd8:	4b04      	ldr	r3, [pc, #16]	; (800edec <LL_RCC_PLL_GetP+0x18>)
 800edda:	685b      	ldr	r3, [r3, #4]
 800eddc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	46bd      	mov	sp, r7
 800ede4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede8:	4770      	bx	lr
 800edea:	bf00      	nop
 800edec:	40023800 	.word	0x40023800

0800edf0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800edf0:	b480      	push	{r7}
 800edf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800edf4:	4b04      	ldr	r3, [pc, #16]	; (800ee08 <LL_RCC_PLL_GetR+0x18>)
 800edf6:	685b      	ldr	r3, [r3, #4]
 800edf8:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 800edfc:	4618      	mov	r0, r3
 800edfe:	46bd      	mov	sp, r7
 800ee00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee04:	4770      	bx	lr
 800ee06:	bf00      	nop
 800ee08:	40023800 	.word	0x40023800

0800ee0c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800ee0c:	b480      	push	{r7}
 800ee0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800ee10:	4b04      	ldr	r3, [pc, #16]	; (800ee24 <LL_RCC_PLL_GetDivider+0x18>)
 800ee12:	685b      	ldr	r3, [r3, #4]
 800ee14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800ee18:	4618      	mov	r0, r3
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee20:	4770      	bx	lr
 800ee22:	bf00      	nop
 800ee24:	40023800 	.word	0x40023800

0800ee28 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800ee28:	b580      	push	{r7, lr}
 800ee2a:	b082      	sub	sp, #8
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800ee30:	f000 f820 	bl	800ee74 <RCC_GetSystemClockFreq>
 800ee34:	4602      	mov	r2, r0
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f000 f85c 	bl	800eefc <RCC_GetHCLKClockFreq>
 800ee44:	4602      	mov	r2, r0
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	685b      	ldr	r3, [r3, #4]
 800ee4e:	4618      	mov	r0, r3
 800ee50:	f000 f86a 	bl	800ef28 <RCC_GetPCLK1ClockFreq>
 800ee54:	4602      	mov	r2, r0
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	685b      	ldr	r3, [r3, #4]
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f000 f876 	bl	800ef50 <RCC_GetPCLK2ClockFreq>
 800ee64:	4602      	mov	r2, r0
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	60da      	str	r2, [r3, #12]
}
 800ee6a:	bf00      	nop
 800ee6c:	3708      	adds	r7, #8
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd80      	pop	{r7, pc}
	...

0800ee74 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b082      	sub	sp, #8
 800ee78:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800ee7e:	f7ff ff55 	bl	800ed2c <LL_RCC_GetSysClkSource>
 800ee82:	4603      	mov	r3, r0
 800ee84:	2b0c      	cmp	r3, #12
 800ee86:	d82d      	bhi.n	800eee4 <RCC_GetSystemClockFreq+0x70>
 800ee88:	a201      	add	r2, pc, #4	; (adr r2, 800ee90 <RCC_GetSystemClockFreq+0x1c>)
 800ee8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee8e:	bf00      	nop
 800ee90:	0800eec5 	.word	0x0800eec5
 800ee94:	0800eee5 	.word	0x0800eee5
 800ee98:	0800eee5 	.word	0x0800eee5
 800ee9c:	0800eee5 	.word	0x0800eee5
 800eea0:	0800eecb 	.word	0x0800eecb
 800eea4:	0800eee5 	.word	0x0800eee5
 800eea8:	0800eee5 	.word	0x0800eee5
 800eeac:	0800eee5 	.word	0x0800eee5
 800eeb0:	0800eed1 	.word	0x0800eed1
 800eeb4:	0800eee5 	.word	0x0800eee5
 800eeb8:	0800eee5 	.word	0x0800eee5
 800eebc:	0800eee5 	.word	0x0800eee5
 800eec0:	0800eedb 	.word	0x0800eedb
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800eec4:	4b0b      	ldr	r3, [pc, #44]	; (800eef4 <RCC_GetSystemClockFreq+0x80>)
 800eec6:	607b      	str	r3, [r7, #4]
      break;
 800eec8:	e00f      	b.n	800eeea <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800eeca:	4b0b      	ldr	r3, [pc, #44]	; (800eef8 <RCC_GetSystemClockFreq+0x84>)
 800eecc:	607b      	str	r3, [r7, #4]
      break;
 800eece:	e00c      	b.n	800eeea <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800eed0:	2008      	movs	r0, #8
 800eed2:	f000 f851 	bl	800ef78 <RCC_PLL_GetFreqDomain_SYS>
 800eed6:	6078      	str	r0, [r7, #4]
      break;
 800eed8:	e007      	b.n	800eeea <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 800eeda:	200c      	movs	r0, #12
 800eedc:	f000 f84c 	bl	800ef78 <RCC_PLL_GetFreqDomain_SYS>
 800eee0:	6078      	str	r0, [r7, #4]
      break;
 800eee2:	e002      	b.n	800eeea <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800eee4:	4b03      	ldr	r3, [pc, #12]	; (800eef4 <RCC_GetSystemClockFreq+0x80>)
 800eee6:	607b      	str	r3, [r7, #4]
      break;
 800eee8:	bf00      	nop
  }

  return frequency;
 800eeea:	687b      	ldr	r3, [r7, #4]
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3708      	adds	r7, #8
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}
 800eef4:	00f42400 	.word	0x00f42400
 800eef8:	007a1200 	.word	0x007a1200

0800eefc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b082      	sub	sp, #8
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800ef04:	f7ff ff20 	bl	800ed48 <LL_RCC_GetAHBPrescaler>
 800ef08:	4603      	mov	r3, r0
 800ef0a:	091b      	lsrs	r3, r3, #4
 800ef0c:	f003 030f 	and.w	r3, r3, #15
 800ef10:	4a04      	ldr	r2, [pc, #16]	; (800ef24 <RCC_GetHCLKClockFreq+0x28>)
 800ef12:	5cd3      	ldrb	r3, [r2, r3]
 800ef14:	461a      	mov	r2, r3
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	40d3      	lsrs	r3, r2
}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3708      	adds	r7, #8
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
 800ef22:	bf00      	nop
 800ef24:	08013c64 	.word	0x08013c64

0800ef28 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b082      	sub	sp, #8
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800ef30:	f7ff ff18 	bl	800ed64 <LL_RCC_GetAPB1Prescaler>
 800ef34:	4603      	mov	r3, r0
 800ef36:	0a9b      	lsrs	r3, r3, #10
 800ef38:	4a04      	ldr	r2, [pc, #16]	; (800ef4c <RCC_GetPCLK1ClockFreq+0x24>)
 800ef3a:	5cd3      	ldrb	r3, [r2, r3]
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	40d3      	lsrs	r3, r2
}
 800ef42:	4618      	mov	r0, r3
 800ef44:	3708      	adds	r7, #8
 800ef46:	46bd      	mov	sp, r7
 800ef48:	bd80      	pop	{r7, pc}
 800ef4a:	bf00      	nop
 800ef4c:	08013c74 	.word	0x08013c74

0800ef50 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b082      	sub	sp, #8
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800ef58:	f7ff ff12 	bl	800ed80 <LL_RCC_GetAPB2Prescaler>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	0b5b      	lsrs	r3, r3, #13
 800ef60:	4a04      	ldr	r2, [pc, #16]	; (800ef74 <RCC_GetPCLK2ClockFreq+0x24>)
 800ef62:	5cd3      	ldrb	r3, [r2, r3]
 800ef64:	461a      	mov	r2, r3
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	40d3      	lsrs	r3, r2
}
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	3708      	adds	r7, #8
 800ef6e:	46bd      	mov	sp, r7
 800ef70:	bd80      	pop	{r7, pc}
 800ef72:	bf00      	nop
 800ef74:	08013c74 	.word	0x08013c74

0800ef78 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800ef78:	b590      	push	{r4, r7, lr}
 800ef7a:	b087      	sub	sp, #28
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 800ef80:	2300      	movs	r3, #0
 800ef82:	617b      	str	r3, [r7, #20]
 800ef84:	2300      	movs	r3, #0
 800ef86:	60fb      	str	r3, [r7, #12]
 800ef88:	2300      	movs	r3, #0
 800ef8a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800ef8c:	f7ff ff06 	bl	800ed9c <LL_RCC_PLL_GetMainSource>
 800ef90:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d004      	beq.n	800efa2 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ef9e:	d003      	beq.n	800efa8 <RCC_PLL_GetFreqDomain_SYS+0x30>
 800efa0:	e005      	b.n	800efae <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800efa2:	4b1c      	ldr	r3, [pc, #112]	; (800f014 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 800efa4:	617b      	str	r3, [r7, #20]
      break;
 800efa6:	e005      	b.n	800efb4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800efa8:	4b1b      	ldr	r3, [pc, #108]	; (800f018 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 800efaa:	617b      	str	r3, [r7, #20]
      break;
 800efac:	e002      	b.n	800efb4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800efae:	4b19      	ldr	r3, [pc, #100]	; (800f014 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 800efb0:	617b      	str	r3, [r7, #20]
      break;
 800efb2:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2b08      	cmp	r3, #8
 800efb8:	d114      	bne.n	800efe4 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800efba:	f7ff ff27 	bl	800ee0c <LL_RCC_PLL_GetDivider>
 800efbe:	4602      	mov	r2, r0
 800efc0:	697b      	ldr	r3, [r7, #20]
 800efc2:	fbb3 f4f2 	udiv	r4, r3, r2
 800efc6:	f7ff fef7 	bl	800edb8 <LL_RCC_PLL_GetN>
 800efca:	4603      	mov	r3, r0
 800efcc:	fb03 f404 	mul.w	r4, r3, r4
 800efd0:	f7ff ff00 	bl	800edd4 <LL_RCC_PLL_GetP>
 800efd4:	4603      	mov	r3, r0
 800efd6:	0c1b      	lsrs	r3, r3, #16
 800efd8:	3301      	adds	r3, #1
 800efda:	005b      	lsls	r3, r3, #1
 800efdc:	fbb4 f3f3 	udiv	r3, r4, r3
 800efe0:	613b      	str	r3, [r7, #16]
 800efe2:	e011      	b.n	800f008 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800efe4:	f7ff ff12 	bl	800ee0c <LL_RCC_PLL_GetDivider>
 800efe8:	4602      	mov	r2, r0
 800efea:	697b      	ldr	r3, [r7, #20]
 800efec:	fbb3 f4f2 	udiv	r4, r3, r2
 800eff0:	f7ff fee2 	bl	800edb8 <LL_RCC_PLL_GetN>
 800eff4:	4603      	mov	r3, r0
 800eff6:	fb03 f404 	mul.w	r4, r3, r4
 800effa:	f7ff fef9 	bl	800edf0 <LL_RCC_PLL_GetR>
 800effe:	4603      	mov	r3, r0
 800f000:	0f1b      	lsrs	r3, r3, #28
 800f002:	fbb4 f3f3 	udiv	r3, r4, r3
 800f006:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800f008:	693b      	ldr	r3, [r7, #16]
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	371c      	adds	r7, #28
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd90      	pop	{r4, r7, pc}
 800f012:	bf00      	nop
 800f014:	00f42400 	.word	0x00f42400
 800f018:	007a1200 	.word	0x007a1200

0800f01c <LL_TIM_SetPrescaler>:
{
 800f01c:	b480      	push	{r7}
 800f01e:	b083      	sub	sp, #12
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
 800f024:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	683a      	ldr	r2, [r7, #0]
 800f02a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800f02c:	bf00      	nop
 800f02e:	370c      	adds	r7, #12
 800f030:	46bd      	mov	sp, r7
 800f032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f036:	4770      	bx	lr

0800f038 <LL_TIM_SetAutoReload>:
{
 800f038:	b480      	push	{r7}
 800f03a:	b083      	sub	sp, #12
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
 800f040:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	683a      	ldr	r2, [r7, #0]
 800f046:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800f048:	bf00      	nop
 800f04a:	370c      	adds	r7, #12
 800f04c:	46bd      	mov	sp, r7
 800f04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f052:	4770      	bx	lr

0800f054 <LL_TIM_SetRepetitionCounter>:
{
 800f054:	b480      	push	{r7}
 800f056:	b083      	sub	sp, #12
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
 800f05c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	683a      	ldr	r2, [r7, #0]
 800f062:	631a      	str	r2, [r3, #48]	; 0x30
}
 800f064:	bf00      	nop
 800f066:	370c      	adds	r7, #12
 800f068:	46bd      	mov	sp, r7
 800f06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06e:	4770      	bx	lr

0800f070 <LL_TIM_OC_SetCompareCH1>:
{
 800f070:	b480      	push	{r7}
 800f072:	b083      	sub	sp, #12
 800f074:	af00      	add	r7, sp, #0
 800f076:	6078      	str	r0, [r7, #4]
 800f078:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	683a      	ldr	r2, [r7, #0]
 800f07e:	635a      	str	r2, [r3, #52]	; 0x34
}
 800f080:	bf00      	nop
 800f082:	370c      	adds	r7, #12
 800f084:	46bd      	mov	sp, r7
 800f086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08a:	4770      	bx	lr

0800f08c <LL_TIM_OC_SetCompareCH2>:
{
 800f08c:	b480      	push	{r7}
 800f08e:	b083      	sub	sp, #12
 800f090:	af00      	add	r7, sp, #0
 800f092:	6078      	str	r0, [r7, #4]
 800f094:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	683a      	ldr	r2, [r7, #0]
 800f09a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800f09c:	bf00      	nop
 800f09e:	370c      	adds	r7, #12
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a6:	4770      	bx	lr

0800f0a8 <LL_TIM_OC_SetCompareCH3>:
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b083      	sub	sp, #12
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
 800f0b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	683a      	ldr	r2, [r7, #0]
 800f0b6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800f0b8:	bf00      	nop
 800f0ba:	370c      	adds	r7, #12
 800f0bc:	46bd      	mov	sp, r7
 800f0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c2:	4770      	bx	lr

0800f0c4 <LL_TIM_OC_SetCompareCH4>:
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b083      	sub	sp, #12
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	6078      	str	r0, [r7, #4]
 800f0cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	683a      	ldr	r2, [r7, #0]
 800f0d2:	641a      	str	r2, [r3, #64]	; 0x40
}
 800f0d4:	bf00      	nop
 800f0d6:	370c      	adds	r7, #12
 800f0d8:	46bd      	mov	sp, r7
 800f0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0de:	4770      	bx	lr

0800f0e0 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800f0e0:	b480      	push	{r7}
 800f0e2:	b083      	sub	sp, #12
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	695b      	ldr	r3, [r3, #20]
 800f0ec:	f043 0201 	orr.w	r2, r3, #1
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	615a      	str	r2, [r3, #20]
}
 800f0f4:	bf00      	nop
 800f0f6:	370c      	adds	r7, #12
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fe:	4770      	bx	lr

0800f100 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b084      	sub	sp, #16
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
 800f108:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	4a3d      	ldr	r2, [pc, #244]	; (800f208 <LL_TIM_Init+0x108>)
 800f114:	4293      	cmp	r3, r2
 800f116:	d013      	beq.n	800f140 <LL_TIM_Init+0x40>
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f11e:	d00f      	beq.n	800f140 <LL_TIM_Init+0x40>
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	4a3a      	ldr	r2, [pc, #232]	; (800f20c <LL_TIM_Init+0x10c>)
 800f124:	4293      	cmp	r3, r2
 800f126:	d00b      	beq.n	800f140 <LL_TIM_Init+0x40>
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	4a39      	ldr	r2, [pc, #228]	; (800f210 <LL_TIM_Init+0x110>)
 800f12c:	4293      	cmp	r3, r2
 800f12e:	d007      	beq.n	800f140 <LL_TIM_Init+0x40>
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	4a38      	ldr	r2, [pc, #224]	; (800f214 <LL_TIM_Init+0x114>)
 800f134:	4293      	cmp	r3, r2
 800f136:	d003      	beq.n	800f140 <LL_TIM_Init+0x40>
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	4a37      	ldr	r2, [pc, #220]	; (800f218 <LL_TIM_Init+0x118>)
 800f13c:	4293      	cmp	r3, r2
 800f13e:	d106      	bne.n	800f14e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	685b      	ldr	r3, [r3, #4]
 800f14a:	4313      	orrs	r3, r2
 800f14c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	4a2d      	ldr	r2, [pc, #180]	; (800f208 <LL_TIM_Init+0x108>)
 800f152:	4293      	cmp	r3, r2
 800f154:	d02b      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f15c:	d027      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	4a2a      	ldr	r2, [pc, #168]	; (800f20c <LL_TIM_Init+0x10c>)
 800f162:	4293      	cmp	r3, r2
 800f164:	d023      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	4a29      	ldr	r2, [pc, #164]	; (800f210 <LL_TIM_Init+0x110>)
 800f16a:	4293      	cmp	r3, r2
 800f16c:	d01f      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	4a28      	ldr	r2, [pc, #160]	; (800f214 <LL_TIM_Init+0x114>)
 800f172:	4293      	cmp	r3, r2
 800f174:	d01b      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	4a27      	ldr	r2, [pc, #156]	; (800f218 <LL_TIM_Init+0x118>)
 800f17a:	4293      	cmp	r3, r2
 800f17c:	d017      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	4a26      	ldr	r2, [pc, #152]	; (800f21c <LL_TIM_Init+0x11c>)
 800f182:	4293      	cmp	r3, r2
 800f184:	d013      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	4a25      	ldr	r2, [pc, #148]	; (800f220 <LL_TIM_Init+0x120>)
 800f18a:	4293      	cmp	r3, r2
 800f18c:	d00f      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	4a24      	ldr	r2, [pc, #144]	; (800f224 <LL_TIM_Init+0x124>)
 800f192:	4293      	cmp	r3, r2
 800f194:	d00b      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	4a23      	ldr	r2, [pc, #140]	; (800f228 <LL_TIM_Init+0x128>)
 800f19a:	4293      	cmp	r3, r2
 800f19c:	d007      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	4a22      	ldr	r2, [pc, #136]	; (800f22c <LL_TIM_Init+0x12c>)
 800f1a2:	4293      	cmp	r3, r2
 800f1a4:	d003      	beq.n	800f1ae <LL_TIM_Init+0xae>
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	4a21      	ldr	r2, [pc, #132]	; (800f230 <LL_TIM_Init+0x130>)
 800f1aa:	4293      	cmp	r3, r2
 800f1ac:	d106      	bne.n	800f1bc <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	68db      	ldr	r3, [r3, #12]
 800f1b8:	4313      	orrs	r3, r2
 800f1ba:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	68fa      	ldr	r2, [r7, #12]
 800f1c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	689b      	ldr	r3, [r3, #8]
 800f1c6:	4619      	mov	r1, r3
 800f1c8:	6878      	ldr	r0, [r7, #4]
 800f1ca:	f7ff ff35 	bl	800f038 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	881b      	ldrh	r3, [r3, #0]
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7ff ff21 	bl	800f01c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	4a0a      	ldr	r2, [pc, #40]	; (800f208 <LL_TIM_Init+0x108>)
 800f1de:	4293      	cmp	r3, r2
 800f1e0:	d003      	beq.n	800f1ea <LL_TIM_Init+0xea>
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	4a0c      	ldr	r2, [pc, #48]	; (800f218 <LL_TIM_Init+0x118>)
 800f1e6:	4293      	cmp	r3, r2
 800f1e8:	d105      	bne.n	800f1f6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	691b      	ldr	r3, [r3, #16]
 800f1ee:	4619      	mov	r1, r3
 800f1f0:	6878      	ldr	r0, [r7, #4]
 800f1f2:	f7ff ff2f 	bl	800f054 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800f1f6:	6878      	ldr	r0, [r7, #4]
 800f1f8:	f7ff ff72 	bl	800f0e0 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800f1fc:	2300      	movs	r3, #0
}
 800f1fe:	4618      	mov	r0, r3
 800f200:	3710      	adds	r7, #16
 800f202:	46bd      	mov	sp, r7
 800f204:	bd80      	pop	{r7, pc}
 800f206:	bf00      	nop
 800f208:	40010000 	.word	0x40010000
 800f20c:	40000400 	.word	0x40000400
 800f210:	40000800 	.word	0x40000800
 800f214:	40000c00 	.word	0x40000c00
 800f218:	40010400 	.word	0x40010400
 800f21c:	40014000 	.word	0x40014000
 800f220:	40014400 	.word	0x40014400
 800f224:	40014800 	.word	0x40014800
 800f228:	40001800 	.word	0x40001800
 800f22c:	40001c00 	.word	0x40001c00
 800f230:	40002000 	.word	0x40002000

0800f234 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800f234:	b580      	push	{r7, lr}
 800f236:	b086      	sub	sp, #24
 800f238:	af00      	add	r7, sp, #0
 800f23a:	60f8      	str	r0, [r7, #12]
 800f23c:	60b9      	str	r1, [r7, #8]
 800f23e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800f240:	2301      	movs	r3, #1
 800f242:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800f244:	68bb      	ldr	r3, [r7, #8]
 800f246:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f24a:	d027      	beq.n	800f29c <LL_TIM_OC_Init+0x68>
 800f24c:	68bb      	ldr	r3, [r7, #8]
 800f24e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f252:	d82a      	bhi.n	800f2aa <LL_TIM_OC_Init+0x76>
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f25a:	d018      	beq.n	800f28e <LL_TIM_OC_Init+0x5a>
 800f25c:	68bb      	ldr	r3, [r7, #8]
 800f25e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f262:	d822      	bhi.n	800f2aa <LL_TIM_OC_Init+0x76>
 800f264:	68bb      	ldr	r3, [r7, #8]
 800f266:	2b01      	cmp	r3, #1
 800f268:	d003      	beq.n	800f272 <LL_TIM_OC_Init+0x3e>
 800f26a:	68bb      	ldr	r3, [r7, #8]
 800f26c:	2b10      	cmp	r3, #16
 800f26e:	d007      	beq.n	800f280 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800f270:	e01b      	b.n	800f2aa <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800f272:	6879      	ldr	r1, [r7, #4]
 800f274:	68f8      	ldr	r0, [r7, #12]
 800f276:	f000 f81f 	bl	800f2b8 <OC1Config>
 800f27a:	4603      	mov	r3, r0
 800f27c:	75fb      	strb	r3, [r7, #23]
      break;
 800f27e:	e015      	b.n	800f2ac <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800f280:	6879      	ldr	r1, [r7, #4]
 800f282:	68f8      	ldr	r0, [r7, #12]
 800f284:	f000 f884 	bl	800f390 <OC2Config>
 800f288:	4603      	mov	r3, r0
 800f28a:	75fb      	strb	r3, [r7, #23]
      break;
 800f28c:	e00e      	b.n	800f2ac <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800f28e:	6879      	ldr	r1, [r7, #4]
 800f290:	68f8      	ldr	r0, [r7, #12]
 800f292:	f000 f8ed 	bl	800f470 <OC3Config>
 800f296:	4603      	mov	r3, r0
 800f298:	75fb      	strb	r3, [r7, #23]
      break;
 800f29a:	e007      	b.n	800f2ac <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800f29c:	6879      	ldr	r1, [r7, #4]
 800f29e:	68f8      	ldr	r0, [r7, #12]
 800f2a0:	f000 f956 	bl	800f550 <OC4Config>
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	75fb      	strb	r3, [r7, #23]
      break;
 800f2a8:	e000      	b.n	800f2ac <LL_TIM_OC_Init+0x78>
      break;
 800f2aa:	bf00      	nop
  }

  return result;
 800f2ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3718      	adds	r7, #24
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	bd80      	pop	{r7, pc}
	...

0800f2b8 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b086      	sub	sp, #24
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	6078      	str	r0, [r7, #4]
 800f2c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	6a1b      	ldr	r3, [r3, #32]
 800f2c6:	f023 0201 	bic.w	r2, r3, #1
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6a1b      	ldr	r3, [r3, #32]
 800f2d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	685b      	ldr	r3, [r3, #4]
 800f2d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	699b      	ldr	r3, [r3, #24]
 800f2de:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	f023 0303 	bic.w	r3, r3, #3
 800f2e6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800f2ee:	683b      	ldr	r3, [r7, #0]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	4313      	orrs	r3, r2
 800f2f4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	f023 0202 	bic.w	r2, r3, #2
 800f2fc:	683b      	ldr	r3, [r7, #0]
 800f2fe:	691b      	ldr	r3, [r3, #16]
 800f300:	4313      	orrs	r3, r2
 800f302:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800f304:	697b      	ldr	r3, [r7, #20]
 800f306:	f023 0201 	bic.w	r2, r3, #1
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	685b      	ldr	r3, [r3, #4]
 800f30e:	4313      	orrs	r3, r2
 800f310:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	4a1c      	ldr	r2, [pc, #112]	; (800f388 <OC1Config+0xd0>)
 800f316:	4293      	cmp	r3, r2
 800f318:	d003      	beq.n	800f322 <OC1Config+0x6a>
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	4a1b      	ldr	r2, [pc, #108]	; (800f38c <OC1Config+0xd4>)
 800f31e:	4293      	cmp	r3, r2
 800f320:	d11e      	bne.n	800f360 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800f322:	697b      	ldr	r3, [r7, #20]
 800f324:	f023 0208 	bic.w	r2, r3, #8
 800f328:	683b      	ldr	r3, [r7, #0]
 800f32a:	695b      	ldr	r3, [r3, #20]
 800f32c:	009b      	lsls	r3, r3, #2
 800f32e:	4313      	orrs	r3, r2
 800f330:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800f332:	697b      	ldr	r3, [r7, #20]
 800f334:	f023 0204 	bic.w	r2, r3, #4
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	689b      	ldr	r3, [r3, #8]
 800f33c:	009b      	lsls	r3, r3, #2
 800f33e:	4313      	orrs	r3, r2
 800f340:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800f342:	693b      	ldr	r3, [r7, #16]
 800f344:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	699b      	ldr	r3, [r3, #24]
 800f34c:	4313      	orrs	r3, r2
 800f34e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800f350:	693b      	ldr	r3, [r7, #16]
 800f352:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800f356:	683b      	ldr	r3, [r7, #0]
 800f358:	69db      	ldr	r3, [r3, #28]
 800f35a:	005b      	lsls	r3, r3, #1
 800f35c:	4313      	orrs	r3, r2
 800f35e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	693a      	ldr	r2, [r7, #16]
 800f364:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	68fa      	ldr	r2, [r7, #12]
 800f36a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800f36c:	683b      	ldr	r3, [r7, #0]
 800f36e:	68db      	ldr	r3, [r3, #12]
 800f370:	4619      	mov	r1, r3
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f7ff fe7c 	bl	800f070 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	697a      	ldr	r2, [r7, #20]
 800f37c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800f37e:	2300      	movs	r3, #0
}
 800f380:	4618      	mov	r0, r3
 800f382:	3718      	adds	r7, #24
 800f384:	46bd      	mov	sp, r7
 800f386:	bd80      	pop	{r7, pc}
 800f388:	40010000 	.word	0x40010000
 800f38c:	40010400 	.word	0x40010400

0800f390 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b086      	sub	sp, #24
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
 800f398:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	6a1b      	ldr	r3, [r3, #32]
 800f39e:	f023 0210 	bic.w	r2, r3, #16
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	6a1b      	ldr	r3, [r3, #32]
 800f3aa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	685b      	ldr	r3, [r3, #4]
 800f3b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	699b      	ldr	r3, [r3, #24]
 800f3b6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f3be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800f3c6:	683b      	ldr	r3, [r7, #0]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	021b      	lsls	r3, r3, #8
 800f3cc:	4313      	orrs	r3, r2
 800f3ce:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	f023 0220 	bic.w	r2, r3, #32
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	691b      	ldr	r3, [r3, #16]
 800f3da:	011b      	lsls	r3, r3, #4
 800f3dc:	4313      	orrs	r3, r2
 800f3de:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800f3e0:	697b      	ldr	r3, [r7, #20]
 800f3e2:	f023 0210 	bic.w	r2, r3, #16
 800f3e6:	683b      	ldr	r3, [r7, #0]
 800f3e8:	685b      	ldr	r3, [r3, #4]
 800f3ea:	011b      	lsls	r3, r3, #4
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	4a1d      	ldr	r2, [pc, #116]	; (800f468 <OC2Config+0xd8>)
 800f3f4:	4293      	cmp	r3, r2
 800f3f6:	d003      	beq.n	800f400 <OC2Config+0x70>
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	4a1c      	ldr	r2, [pc, #112]	; (800f46c <OC2Config+0xdc>)
 800f3fc:	4293      	cmp	r3, r2
 800f3fe:	d11f      	bne.n	800f440 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800f400:	697b      	ldr	r3, [r7, #20]
 800f402:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	695b      	ldr	r3, [r3, #20]
 800f40a:	019b      	lsls	r3, r3, #6
 800f40c:	4313      	orrs	r3, r2
 800f40e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800f416:	683b      	ldr	r3, [r7, #0]
 800f418:	689b      	ldr	r3, [r3, #8]
 800f41a:	019b      	lsls	r3, r3, #6
 800f41c:	4313      	orrs	r3, r2
 800f41e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800f420:	693b      	ldr	r3, [r7, #16]
 800f422:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800f426:	683b      	ldr	r3, [r7, #0]
 800f428:	699b      	ldr	r3, [r3, #24]
 800f42a:	009b      	lsls	r3, r3, #2
 800f42c:	4313      	orrs	r3, r2
 800f42e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800f430:	693b      	ldr	r3, [r7, #16]
 800f432:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800f436:	683b      	ldr	r3, [r7, #0]
 800f438:	69db      	ldr	r3, [r3, #28]
 800f43a:	00db      	lsls	r3, r3, #3
 800f43c:	4313      	orrs	r3, r2
 800f43e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	693a      	ldr	r2, [r7, #16]
 800f444:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	68fa      	ldr	r2, [r7, #12]
 800f44a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	68db      	ldr	r3, [r3, #12]
 800f450:	4619      	mov	r1, r3
 800f452:	6878      	ldr	r0, [r7, #4]
 800f454:	f7ff fe1a 	bl	800f08c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	697a      	ldr	r2, [r7, #20]
 800f45c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800f45e:	2300      	movs	r3, #0
}
 800f460:	4618      	mov	r0, r3
 800f462:	3718      	adds	r7, #24
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	40010000 	.word	0x40010000
 800f46c:	40010400 	.word	0x40010400

0800f470 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b086      	sub	sp, #24
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
 800f478:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6a1b      	ldr	r3, [r3, #32]
 800f47e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	6a1b      	ldr	r3, [r3, #32]
 800f48a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	685b      	ldr	r3, [r3, #4]
 800f490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	69db      	ldr	r3, [r3, #28]
 800f496:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	f023 0303 	bic.w	r3, r3, #3
 800f49e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800f4a6:	683b      	ldr	r3, [r7, #0]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	4313      	orrs	r3, r2
 800f4ac:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800f4ae:	697b      	ldr	r3, [r7, #20]
 800f4b0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800f4b4:	683b      	ldr	r3, [r7, #0]
 800f4b6:	691b      	ldr	r3, [r3, #16]
 800f4b8:	021b      	lsls	r3, r3, #8
 800f4ba:	4313      	orrs	r3, r2
 800f4bc:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	021b      	lsls	r3, r3, #8
 800f4ca:	4313      	orrs	r3, r2
 800f4cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	4a1d      	ldr	r2, [pc, #116]	; (800f548 <OC3Config+0xd8>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d003      	beq.n	800f4de <OC3Config+0x6e>
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	4a1c      	ldr	r2, [pc, #112]	; (800f54c <OC3Config+0xdc>)
 800f4da:	4293      	cmp	r3, r2
 800f4dc:	d11f      	bne.n	800f51e <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800f4de:	697b      	ldr	r3, [r7, #20]
 800f4e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	695b      	ldr	r3, [r3, #20]
 800f4e8:	029b      	lsls	r3, r3, #10
 800f4ea:	4313      	orrs	r3, r2
 800f4ec:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	689b      	ldr	r3, [r3, #8]
 800f4f8:	029b      	lsls	r3, r3, #10
 800f4fa:	4313      	orrs	r3, r2
 800f4fc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800f4fe:	693b      	ldr	r3, [r7, #16]
 800f500:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f504:	683b      	ldr	r3, [r7, #0]
 800f506:	699b      	ldr	r3, [r3, #24]
 800f508:	011b      	lsls	r3, r3, #4
 800f50a:	4313      	orrs	r3, r2
 800f50c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800f50e:	693b      	ldr	r3, [r7, #16]
 800f510:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	69db      	ldr	r3, [r3, #28]
 800f518:	015b      	lsls	r3, r3, #5
 800f51a:	4313      	orrs	r3, r2
 800f51c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	693a      	ldr	r2, [r7, #16]
 800f522:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	68fa      	ldr	r2, [r7, #12]
 800f528:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800f52a:	683b      	ldr	r3, [r7, #0]
 800f52c:	68db      	ldr	r3, [r3, #12]
 800f52e:	4619      	mov	r1, r3
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f7ff fdb9 	bl	800f0a8 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	697a      	ldr	r2, [r7, #20]
 800f53a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800f53c:	2300      	movs	r3, #0
}
 800f53e:	4618      	mov	r0, r3
 800f540:	3718      	adds	r7, #24
 800f542:	46bd      	mov	sp, r7
 800f544:	bd80      	pop	{r7, pc}
 800f546:	bf00      	nop
 800f548:	40010000 	.word	0x40010000
 800f54c:	40010400 	.word	0x40010400

0800f550 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b086      	sub	sp, #24
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
 800f558:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6a1b      	ldr	r3, [r3, #32]
 800f55e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	6a1b      	ldr	r3, [r3, #32]
 800f56a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	685b      	ldr	r3, [r3, #4]
 800f570:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	69db      	ldr	r3, [r3, #28]
 800f576:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f57e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800f586:	683b      	ldr	r3, [r7, #0]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	021b      	lsls	r3, r3, #8
 800f58c:	4313      	orrs	r3, r2
 800f58e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	691b      	ldr	r3, [r3, #16]
 800f59a:	031b      	lsls	r3, r3, #12
 800f59c:	4313      	orrs	r3, r2
 800f59e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800f5a0:	693b      	ldr	r3, [r7, #16]
 800f5a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f5a6:	683b      	ldr	r3, [r7, #0]
 800f5a8:	685b      	ldr	r3, [r3, #4]
 800f5aa:	031b      	lsls	r3, r3, #12
 800f5ac:	4313      	orrs	r3, r2
 800f5ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	4a11      	ldr	r2, [pc, #68]	; (800f5f8 <OC4Config+0xa8>)
 800f5b4:	4293      	cmp	r3, r2
 800f5b6:	d003      	beq.n	800f5c0 <OC4Config+0x70>
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	4a10      	ldr	r2, [pc, #64]	; (800f5fc <OC4Config+0xac>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d107      	bne.n	800f5d0 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800f5c0:	697b      	ldr	r3, [r7, #20]
 800f5c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	699b      	ldr	r3, [r3, #24]
 800f5ca:	019b      	lsls	r3, r3, #6
 800f5cc:	4313      	orrs	r3, r2
 800f5ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	697a      	ldr	r2, [r7, #20]
 800f5d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	68fa      	ldr	r2, [r7, #12]
 800f5da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800f5dc:	683b      	ldr	r3, [r7, #0]
 800f5de:	68db      	ldr	r3, [r3, #12]
 800f5e0:	4619      	mov	r1, r3
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f7ff fd6e 	bl	800f0c4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	693a      	ldr	r2, [r7, #16]
 800f5ec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800f5ee:	2300      	movs	r3, #0
}
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	3718      	adds	r7, #24
 800f5f4:	46bd      	mov	sp, r7
 800f5f6:	bd80      	pop	{r7, pc}
 800f5f8:	40010000 	.word	0x40010000
 800f5fc:	40010400 	.word	0x40010400

0800f600 <LL_USART_IsEnabled>:
{
 800f600:	b480      	push	{r7}
 800f602:	b083      	sub	sp, #12
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	68db      	ldr	r3, [r3, #12]
 800f60c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f610:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f614:	bf0c      	ite	eq
 800f616:	2301      	moveq	r3, #1
 800f618:	2300      	movne	r3, #0
 800f61a:	b2db      	uxtb	r3, r3
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	370c      	adds	r7, #12
 800f620:	46bd      	mov	sp, r7
 800f622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f626:	4770      	bx	lr

0800f628 <LL_USART_SetStopBitsLength>:
{
 800f628:	b480      	push	{r7}
 800f62a:	b083      	sub	sp, #12
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
 800f630:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	691b      	ldr	r3, [r3, #16]
 800f636:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800f63a:	683b      	ldr	r3, [r7, #0]
 800f63c:	431a      	orrs	r2, r3
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	611a      	str	r2, [r3, #16]
}
 800f642:	bf00      	nop
 800f644:	370c      	adds	r7, #12
 800f646:	46bd      	mov	sp, r7
 800f648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64c:	4770      	bx	lr

0800f64e <LL_USART_SetHWFlowCtrl>:
{
 800f64e:	b480      	push	{r7}
 800f650:	b083      	sub	sp, #12
 800f652:	af00      	add	r7, sp, #0
 800f654:	6078      	str	r0, [r7, #4]
 800f656:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	695b      	ldr	r3, [r3, #20]
 800f65c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800f660:	683b      	ldr	r3, [r7, #0]
 800f662:	431a      	orrs	r2, r3
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	615a      	str	r2, [r3, #20]
}
 800f668:	bf00      	nop
 800f66a:	370c      	adds	r7, #12
 800f66c:	46bd      	mov	sp, r7
 800f66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f672:	4770      	bx	lr

0800f674 <LL_USART_SetBaudRate>:
{
 800f674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f678:	b0c0      	sub	sp, #256	; 0x100
 800f67a:	af00      	add	r7, sp, #0
 800f67c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800f680:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800f684:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800f688:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800f68c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800f690:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f694:	f040 810c 	bne.w	800f8b0 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800f698:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f69c:	2200      	movs	r2, #0
 800f69e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f6a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800f6a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800f6aa:	4622      	mov	r2, r4
 800f6ac:	462b      	mov	r3, r5
 800f6ae:	1891      	adds	r1, r2, r2
 800f6b0:	6639      	str	r1, [r7, #96]	; 0x60
 800f6b2:	415b      	adcs	r3, r3
 800f6b4:	667b      	str	r3, [r7, #100]	; 0x64
 800f6b6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800f6ba:	4621      	mov	r1, r4
 800f6bc:	eb12 0801 	adds.w	r8, r2, r1
 800f6c0:	4629      	mov	r1, r5
 800f6c2:	eb43 0901 	adc.w	r9, r3, r1
 800f6c6:	f04f 0200 	mov.w	r2, #0
 800f6ca:	f04f 0300 	mov.w	r3, #0
 800f6ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f6d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f6d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f6da:	4690      	mov	r8, r2
 800f6dc:	4699      	mov	r9, r3
 800f6de:	4623      	mov	r3, r4
 800f6e0:	eb18 0303 	adds.w	r3, r8, r3
 800f6e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f6e8:	462b      	mov	r3, r5
 800f6ea:	eb49 0303 	adc.w	r3, r9, r3
 800f6ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f6f2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	469a      	mov	sl, r3
 800f6fa:	4693      	mov	fp, r2
 800f6fc:	eb1a 030a 	adds.w	r3, sl, sl
 800f700:	65bb      	str	r3, [r7, #88]	; 0x58
 800f702:	eb4b 030b 	adc.w	r3, fp, fp
 800f706:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f708:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800f70c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800f710:	f7f1 fa86 	bl	8000c20 <__aeabi_uldivmod>
 800f714:	4602      	mov	r2, r0
 800f716:	460b      	mov	r3, r1
 800f718:	4b64      	ldr	r3, [pc, #400]	; (800f8ac <LL_USART_SetBaudRate+0x238>)
 800f71a:	fba3 2302 	umull	r2, r3, r3, r2
 800f71e:	095b      	lsrs	r3, r3, #5
 800f720:	b29b      	uxth	r3, r3
 800f722:	011b      	lsls	r3, r3, #4
 800f724:	b29c      	uxth	r4, r3
 800f726:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f72a:	2200      	movs	r2, #0
 800f72c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f730:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800f734:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800f738:	4642      	mov	r2, r8
 800f73a:	464b      	mov	r3, r9
 800f73c:	1891      	adds	r1, r2, r2
 800f73e:	6539      	str	r1, [r7, #80]	; 0x50
 800f740:	415b      	adcs	r3, r3
 800f742:	657b      	str	r3, [r7, #84]	; 0x54
 800f744:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800f748:	4641      	mov	r1, r8
 800f74a:	1851      	adds	r1, r2, r1
 800f74c:	64b9      	str	r1, [r7, #72]	; 0x48
 800f74e:	4649      	mov	r1, r9
 800f750:	414b      	adcs	r3, r1
 800f752:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f754:	f04f 0200 	mov.w	r2, #0
 800f758:	f04f 0300 	mov.w	r3, #0
 800f75c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 800f760:	4659      	mov	r1, fp
 800f762:	00cb      	lsls	r3, r1, #3
 800f764:	4651      	mov	r1, sl
 800f766:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f76a:	4651      	mov	r1, sl
 800f76c:	00ca      	lsls	r2, r1, #3
 800f76e:	4610      	mov	r0, r2
 800f770:	4619      	mov	r1, r3
 800f772:	4603      	mov	r3, r0
 800f774:	4642      	mov	r2, r8
 800f776:	189b      	adds	r3, r3, r2
 800f778:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f77c:	464b      	mov	r3, r9
 800f77e:	460a      	mov	r2, r1
 800f780:	eb42 0303 	adc.w	r3, r2, r3
 800f784:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800f788:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f78c:	2200      	movs	r2, #0
 800f78e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f792:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800f796:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800f79a:	460b      	mov	r3, r1
 800f79c:	18db      	adds	r3, r3, r3
 800f79e:	643b      	str	r3, [r7, #64]	; 0x40
 800f7a0:	4613      	mov	r3, r2
 800f7a2:	eb42 0303 	adc.w	r3, r2, r3
 800f7a6:	647b      	str	r3, [r7, #68]	; 0x44
 800f7a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800f7ac:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800f7b0:	f7f1 fa36 	bl	8000c20 <__aeabi_uldivmod>
 800f7b4:	4602      	mov	r2, r0
 800f7b6:	460b      	mov	r3, r1
 800f7b8:	4611      	mov	r1, r2
 800f7ba:	4b3c      	ldr	r3, [pc, #240]	; (800f8ac <LL_USART_SetBaudRate+0x238>)
 800f7bc:	fba3 2301 	umull	r2, r3, r3, r1
 800f7c0:	095b      	lsrs	r3, r3, #5
 800f7c2:	2264      	movs	r2, #100	; 0x64
 800f7c4:	fb02 f303 	mul.w	r3, r2, r3
 800f7c8:	1acb      	subs	r3, r1, r3
 800f7ca:	00db      	lsls	r3, r3, #3
 800f7cc:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800f7d0:	4b36      	ldr	r3, [pc, #216]	; (800f8ac <LL_USART_SetBaudRate+0x238>)
 800f7d2:	fba3 2302 	umull	r2, r3, r3, r2
 800f7d6:	095b      	lsrs	r3, r3, #5
 800f7d8:	b29b      	uxth	r3, r3
 800f7da:	005b      	lsls	r3, r3, #1
 800f7dc:	b29b      	uxth	r3, r3
 800f7de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f7e2:	b29b      	uxth	r3, r3
 800f7e4:	4423      	add	r3, r4
 800f7e6:	b29c      	uxth	r4, r3
 800f7e8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f7f2:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800f7f6:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 800f7fa:	4642      	mov	r2, r8
 800f7fc:	464b      	mov	r3, r9
 800f7fe:	1891      	adds	r1, r2, r2
 800f800:	63b9      	str	r1, [r7, #56]	; 0x38
 800f802:	415b      	adcs	r3, r3
 800f804:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f806:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800f80a:	4641      	mov	r1, r8
 800f80c:	1851      	adds	r1, r2, r1
 800f80e:	6339      	str	r1, [r7, #48]	; 0x30
 800f810:	4649      	mov	r1, r9
 800f812:	414b      	adcs	r3, r1
 800f814:	637b      	str	r3, [r7, #52]	; 0x34
 800f816:	f04f 0200 	mov.w	r2, #0
 800f81a:	f04f 0300 	mov.w	r3, #0
 800f81e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800f822:	4659      	mov	r1, fp
 800f824:	00cb      	lsls	r3, r1, #3
 800f826:	4651      	mov	r1, sl
 800f828:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f82c:	4651      	mov	r1, sl
 800f82e:	00ca      	lsls	r2, r1, #3
 800f830:	4610      	mov	r0, r2
 800f832:	4619      	mov	r1, r3
 800f834:	4603      	mov	r3, r0
 800f836:	4642      	mov	r2, r8
 800f838:	189b      	adds	r3, r3, r2
 800f83a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f83e:	464b      	mov	r3, r9
 800f840:	460a      	mov	r2, r1
 800f842:	eb42 0303 	adc.w	r3, r2, r3
 800f846:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800f84a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f84e:	2200      	movs	r2, #0
 800f850:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f854:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800f858:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800f85c:	460b      	mov	r3, r1
 800f85e:	18db      	adds	r3, r3, r3
 800f860:	62bb      	str	r3, [r7, #40]	; 0x28
 800f862:	4613      	mov	r3, r2
 800f864:	eb42 0303 	adc.w	r3, r2, r3
 800f868:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f86a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f86e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800f872:	f7f1 f9d5 	bl	8000c20 <__aeabi_uldivmod>
 800f876:	4602      	mov	r2, r0
 800f878:	460b      	mov	r3, r1
 800f87a:	4b0c      	ldr	r3, [pc, #48]	; (800f8ac <LL_USART_SetBaudRate+0x238>)
 800f87c:	fba3 1302 	umull	r1, r3, r3, r2
 800f880:	095b      	lsrs	r3, r3, #5
 800f882:	2164      	movs	r1, #100	; 0x64
 800f884:	fb01 f303 	mul.w	r3, r1, r3
 800f888:	1ad3      	subs	r3, r2, r3
 800f88a:	00db      	lsls	r3, r3, #3
 800f88c:	3332      	adds	r3, #50	; 0x32
 800f88e:	4a07      	ldr	r2, [pc, #28]	; (800f8ac <LL_USART_SetBaudRate+0x238>)
 800f890:	fba2 2303 	umull	r2, r3, r2, r3
 800f894:	095b      	lsrs	r3, r3, #5
 800f896:	b29b      	uxth	r3, r3
 800f898:	f003 0307 	and.w	r3, r3, #7
 800f89c:	b29b      	uxth	r3, r3
 800f89e:	4423      	add	r3, r4
 800f8a0:	b29b      	uxth	r3, r3
 800f8a2:	461a      	mov	r2, r3
 800f8a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800f8a8:	609a      	str	r2, [r3, #8]
}
 800f8aa:	e107      	b.n	800fabc <LL_USART_SetBaudRate+0x448>
 800f8ac:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800f8b0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800f8ba:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800f8be:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 800f8c2:	4642      	mov	r2, r8
 800f8c4:	464b      	mov	r3, r9
 800f8c6:	1891      	adds	r1, r2, r2
 800f8c8:	6239      	str	r1, [r7, #32]
 800f8ca:	415b      	adcs	r3, r3
 800f8cc:	627b      	str	r3, [r7, #36]	; 0x24
 800f8ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f8d2:	4641      	mov	r1, r8
 800f8d4:	1854      	adds	r4, r2, r1
 800f8d6:	4649      	mov	r1, r9
 800f8d8:	eb43 0501 	adc.w	r5, r3, r1
 800f8dc:	f04f 0200 	mov.w	r2, #0
 800f8e0:	f04f 0300 	mov.w	r3, #0
 800f8e4:	00eb      	lsls	r3, r5, #3
 800f8e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f8ea:	00e2      	lsls	r2, r4, #3
 800f8ec:	4614      	mov	r4, r2
 800f8ee:	461d      	mov	r5, r3
 800f8f0:	4643      	mov	r3, r8
 800f8f2:	18e3      	adds	r3, r4, r3
 800f8f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800f8f8:	464b      	mov	r3, r9
 800f8fa:	eb45 0303 	adc.w	r3, r5, r3
 800f8fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f902:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f906:	2200      	movs	r2, #0
 800f908:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800f90c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800f910:	f04f 0200 	mov.w	r2, #0
 800f914:	f04f 0300 	mov.w	r3, #0
 800f918:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 800f91c:	4629      	mov	r1, r5
 800f91e:	008b      	lsls	r3, r1, #2
 800f920:	4621      	mov	r1, r4
 800f922:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f926:	4621      	mov	r1, r4
 800f928:	008a      	lsls	r2, r1, #2
 800f92a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800f92e:	f7f1 f977 	bl	8000c20 <__aeabi_uldivmod>
 800f932:	4602      	mov	r2, r0
 800f934:	460b      	mov	r3, r1
 800f936:	4b64      	ldr	r3, [pc, #400]	; (800fac8 <LL_USART_SetBaudRate+0x454>)
 800f938:	fba3 2302 	umull	r2, r3, r3, r2
 800f93c:	095b      	lsrs	r3, r3, #5
 800f93e:	b29b      	uxth	r3, r3
 800f940:	011b      	lsls	r3, r3, #4
 800f942:	b29c      	uxth	r4, r3
 800f944:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f948:	2200      	movs	r2, #0
 800f94a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f94e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800f952:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800f956:	4642      	mov	r2, r8
 800f958:	464b      	mov	r3, r9
 800f95a:	1891      	adds	r1, r2, r2
 800f95c:	61b9      	str	r1, [r7, #24]
 800f95e:	415b      	adcs	r3, r3
 800f960:	61fb      	str	r3, [r7, #28]
 800f962:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f966:	4641      	mov	r1, r8
 800f968:	1851      	adds	r1, r2, r1
 800f96a:	6139      	str	r1, [r7, #16]
 800f96c:	4649      	mov	r1, r9
 800f96e:	414b      	adcs	r3, r1
 800f970:	617b      	str	r3, [r7, #20]
 800f972:	f04f 0200 	mov.w	r2, #0
 800f976:	f04f 0300 	mov.w	r3, #0
 800f97a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800f97e:	4659      	mov	r1, fp
 800f980:	00cb      	lsls	r3, r1, #3
 800f982:	4651      	mov	r1, sl
 800f984:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f988:	4651      	mov	r1, sl
 800f98a:	00ca      	lsls	r2, r1, #3
 800f98c:	4610      	mov	r0, r2
 800f98e:	4619      	mov	r1, r3
 800f990:	4603      	mov	r3, r0
 800f992:	4642      	mov	r2, r8
 800f994:	189b      	adds	r3, r3, r2
 800f996:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800f99a:	464b      	mov	r3, r9
 800f99c:	460a      	mov	r2, r1
 800f99e:	eb42 0303 	adc.w	r3, r2, r3
 800f9a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800f9a6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800f9b0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800f9b4:	f04f 0200 	mov.w	r2, #0
 800f9b8:	f04f 0300 	mov.w	r3, #0
 800f9bc:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 800f9c0:	4649      	mov	r1, r9
 800f9c2:	008b      	lsls	r3, r1, #2
 800f9c4:	4641      	mov	r1, r8
 800f9c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f9ca:	4641      	mov	r1, r8
 800f9cc:	008a      	lsls	r2, r1, #2
 800f9ce:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800f9d2:	f7f1 f925 	bl	8000c20 <__aeabi_uldivmod>
 800f9d6:	4602      	mov	r2, r0
 800f9d8:	460b      	mov	r3, r1
 800f9da:	4b3b      	ldr	r3, [pc, #236]	; (800fac8 <LL_USART_SetBaudRate+0x454>)
 800f9dc:	fba3 1302 	umull	r1, r3, r3, r2
 800f9e0:	095b      	lsrs	r3, r3, #5
 800f9e2:	2164      	movs	r1, #100	; 0x64
 800f9e4:	fb01 f303 	mul.w	r3, r1, r3
 800f9e8:	1ad3      	subs	r3, r2, r3
 800f9ea:	011b      	lsls	r3, r3, #4
 800f9ec:	3332      	adds	r3, #50	; 0x32
 800f9ee:	4a36      	ldr	r2, [pc, #216]	; (800fac8 <LL_USART_SetBaudRate+0x454>)
 800f9f0:	fba2 2303 	umull	r2, r3, r2, r3
 800f9f4:	095b      	lsrs	r3, r3, #5
 800f9f6:	b29b      	uxth	r3, r3
 800f9f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f9fc:	b29b      	uxth	r3, r3
 800f9fe:	4423      	add	r3, r4
 800fa00:	b29c      	uxth	r4, r3
 800fa02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800fa06:	2200      	movs	r2, #0
 800fa08:	67bb      	str	r3, [r7, #120]	; 0x78
 800fa0a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800fa0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800fa10:	4642      	mov	r2, r8
 800fa12:	464b      	mov	r3, r9
 800fa14:	1891      	adds	r1, r2, r2
 800fa16:	60b9      	str	r1, [r7, #8]
 800fa18:	415b      	adcs	r3, r3
 800fa1a:	60fb      	str	r3, [r7, #12]
 800fa1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800fa20:	4641      	mov	r1, r8
 800fa22:	1851      	adds	r1, r2, r1
 800fa24:	6039      	str	r1, [r7, #0]
 800fa26:	4649      	mov	r1, r9
 800fa28:	414b      	adcs	r3, r1
 800fa2a:	607b      	str	r3, [r7, #4]
 800fa2c:	f04f 0200 	mov.w	r2, #0
 800fa30:	f04f 0300 	mov.w	r3, #0
 800fa34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800fa38:	4659      	mov	r1, fp
 800fa3a:	00cb      	lsls	r3, r1, #3
 800fa3c:	4651      	mov	r1, sl
 800fa3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800fa42:	4651      	mov	r1, sl
 800fa44:	00ca      	lsls	r2, r1, #3
 800fa46:	4610      	mov	r0, r2
 800fa48:	4619      	mov	r1, r3
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	4642      	mov	r2, r8
 800fa4e:	189b      	adds	r3, r3, r2
 800fa50:	673b      	str	r3, [r7, #112]	; 0x70
 800fa52:	464b      	mov	r3, r9
 800fa54:	460a      	mov	r2, r1
 800fa56:	eb42 0303 	adc.w	r3, r2, r3
 800fa5a:	677b      	str	r3, [r7, #116]	; 0x74
 800fa5c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800fa60:	2200      	movs	r2, #0
 800fa62:	66bb      	str	r3, [r7, #104]	; 0x68
 800fa64:	66fa      	str	r2, [r7, #108]	; 0x6c
 800fa66:	f04f 0200 	mov.w	r2, #0
 800fa6a:	f04f 0300 	mov.w	r3, #0
 800fa6e:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800fa72:	4649      	mov	r1, r9
 800fa74:	008b      	lsls	r3, r1, #2
 800fa76:	4641      	mov	r1, r8
 800fa78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800fa7c:	4641      	mov	r1, r8
 800fa7e:	008a      	lsls	r2, r1, #2
 800fa80:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800fa84:	f7f1 f8cc 	bl	8000c20 <__aeabi_uldivmod>
 800fa88:	4602      	mov	r2, r0
 800fa8a:	460b      	mov	r3, r1
 800fa8c:	4b0e      	ldr	r3, [pc, #56]	; (800fac8 <LL_USART_SetBaudRate+0x454>)
 800fa8e:	fba3 1302 	umull	r1, r3, r3, r2
 800fa92:	095b      	lsrs	r3, r3, #5
 800fa94:	2164      	movs	r1, #100	; 0x64
 800fa96:	fb01 f303 	mul.w	r3, r1, r3
 800fa9a:	1ad3      	subs	r3, r2, r3
 800fa9c:	011b      	lsls	r3, r3, #4
 800fa9e:	3332      	adds	r3, #50	; 0x32
 800faa0:	4a09      	ldr	r2, [pc, #36]	; (800fac8 <LL_USART_SetBaudRate+0x454>)
 800faa2:	fba2 2303 	umull	r2, r3, r2, r3
 800faa6:	095b      	lsrs	r3, r3, #5
 800faa8:	b29b      	uxth	r3, r3
 800faaa:	f003 030f 	and.w	r3, r3, #15
 800faae:	b29b      	uxth	r3, r3
 800fab0:	4423      	add	r3, r4
 800fab2:	b29b      	uxth	r3, r3
 800fab4:	461a      	mov	r2, r3
 800fab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800faba:	609a      	str	r2, [r3, #8]
}
 800fabc:	bf00      	nop
 800fabe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800fac2:	46bd      	mov	sp, r7
 800fac4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fac8:	51eb851f 	.word	0x51eb851f

0800facc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800facc:	b580      	push	{r7, lr}
 800face:	b088      	sub	sp, #32
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	6078      	str	r0, [r7, #4]
 800fad4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800fad6:	2301      	movs	r3, #1
 800fad8:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800fada:	2300      	movs	r3, #0
 800fadc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800fade:	6878      	ldr	r0, [r7, #4]
 800fae0:	f7ff fd8e 	bl	800f600 <LL_USART_IsEnabled>
 800fae4:	4603      	mov	r3, r0
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d15e      	bne.n	800fba8 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	68db      	ldr	r3, [r3, #12]
 800faee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800faf2:	f023 030c 	bic.w	r3, r3, #12
 800faf6:	683a      	ldr	r2, [r7, #0]
 800faf8:	6851      	ldr	r1, [r2, #4]
 800fafa:	683a      	ldr	r2, [r7, #0]
 800fafc:	68d2      	ldr	r2, [r2, #12]
 800fafe:	4311      	orrs	r1, r2
 800fb00:	683a      	ldr	r2, [r7, #0]
 800fb02:	6912      	ldr	r2, [r2, #16]
 800fb04:	4311      	orrs	r1, r2
 800fb06:	683a      	ldr	r2, [r7, #0]
 800fb08:	6992      	ldr	r2, [r2, #24]
 800fb0a:	430a      	orrs	r2, r1
 800fb0c:	431a      	orrs	r2, r3
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800fb12:	683b      	ldr	r3, [r7, #0]
 800fb14:	689b      	ldr	r3, [r3, #8]
 800fb16:	4619      	mov	r1, r3
 800fb18:	6878      	ldr	r0, [r7, #4]
 800fb1a:	f7ff fd85 	bl	800f628 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	695b      	ldr	r3, [r3, #20]
 800fb22:	4619      	mov	r1, r3
 800fb24:	6878      	ldr	r0, [r7, #4]
 800fb26:	f7ff fd92 	bl	800f64e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800fb2a:	f107 0308 	add.w	r3, r7, #8
 800fb2e:	4618      	mov	r0, r3
 800fb30:	f7ff f97a 	bl	800ee28 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	4a1f      	ldr	r2, [pc, #124]	; (800fbb4 <LL_USART_Init+0xe8>)
 800fb38:	4293      	cmp	r3, r2
 800fb3a:	d102      	bne.n	800fb42 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800fb3c:	697b      	ldr	r3, [r7, #20]
 800fb3e:	61bb      	str	r3, [r7, #24]
 800fb40:	e021      	b.n	800fb86 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	4a1c      	ldr	r2, [pc, #112]	; (800fbb8 <LL_USART_Init+0xec>)
 800fb46:	4293      	cmp	r3, r2
 800fb48:	d102      	bne.n	800fb50 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800fb4a:	693b      	ldr	r3, [r7, #16]
 800fb4c:	61bb      	str	r3, [r7, #24]
 800fb4e:	e01a      	b.n	800fb86 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	4a1a      	ldr	r2, [pc, #104]	; (800fbbc <LL_USART_Init+0xf0>)
 800fb54:	4293      	cmp	r3, r2
 800fb56:	d102      	bne.n	800fb5e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800fb58:	693b      	ldr	r3, [r7, #16]
 800fb5a:	61bb      	str	r3, [r7, #24]
 800fb5c:	e013      	b.n	800fb86 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	4a17      	ldr	r2, [pc, #92]	; (800fbc0 <LL_USART_Init+0xf4>)
 800fb62:	4293      	cmp	r3, r2
 800fb64:	d102      	bne.n	800fb6c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	61bb      	str	r3, [r7, #24]
 800fb6a:	e00c      	b.n	800fb86 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	4a15      	ldr	r2, [pc, #84]	; (800fbc4 <LL_USART_Init+0xf8>)
 800fb70:	4293      	cmp	r3, r2
 800fb72:	d102      	bne.n	800fb7a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800fb74:	693b      	ldr	r3, [r7, #16]
 800fb76:	61bb      	str	r3, [r7, #24]
 800fb78:	e005      	b.n	800fb86 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	4a12      	ldr	r2, [pc, #72]	; (800fbc8 <LL_USART_Init+0xfc>)
 800fb7e:	4293      	cmp	r3, r2
 800fb80:	d101      	bne.n	800fb86 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800fb82:	693b      	ldr	r3, [r7, #16]
 800fb84:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800fb86:	69bb      	ldr	r3, [r7, #24]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d00d      	beq.n	800fba8 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 800fb8c:	683b      	ldr	r3, [r7, #0]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d009      	beq.n	800fba8 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800fb94:	2300      	movs	r3, #0
 800fb96:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 800fb98:	683b      	ldr	r3, [r7, #0]
 800fb9a:	699a      	ldr	r2, [r3, #24]
 800fb9c:	683b      	ldr	r3, [r7, #0]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	69b9      	ldr	r1, [r7, #24]
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f7ff fd66 	bl	800f674 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800fba8:	7ffb      	ldrb	r3, [r7, #31]
}
 800fbaa:	4618      	mov	r0, r3
 800fbac:	3720      	adds	r7, #32
 800fbae:	46bd      	mov	sp, r7
 800fbb0:	bd80      	pop	{r7, pc}
 800fbb2:	bf00      	nop
 800fbb4:	40011000 	.word	0x40011000
 800fbb8:	40004400 	.word	0x40004400
 800fbbc:	40004800 	.word	0x40004800
 800fbc0:	40011400 	.word	0x40011400
 800fbc4:	40004c00 	.word	0x40004c00
 800fbc8:	40005000 	.word	0x40005000

0800fbcc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800fbcc:	b480      	push	{r7}
 800fbce:	b083      	sub	sp, #12
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
 800fbd4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800fbd6:	687a      	ldr	r2, [r7, #4]
 800fbd8:	683b      	ldr	r3, [r7, #0]
 800fbda:	fbb2 f3f3 	udiv	r3, r2, r3
 800fbde:	4a07      	ldr	r2, [pc, #28]	; (800fbfc <LL_InitTick+0x30>)
 800fbe0:	3b01      	subs	r3, #1
 800fbe2:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800fbe4:	4b05      	ldr	r3, [pc, #20]	; (800fbfc <LL_InitTick+0x30>)
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800fbea:	4b04      	ldr	r3, [pc, #16]	; (800fbfc <LL_InitTick+0x30>)
 800fbec:	2205      	movs	r2, #5
 800fbee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800fbf0:	bf00      	nop
 800fbf2:	370c      	adds	r7, #12
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfa:	4770      	bx	lr
 800fbfc:	e000e010 	.word	0xe000e010

0800fc00 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b082      	sub	sp, #8
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800fc08:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800fc0c:	6878      	ldr	r0, [r7, #4]
 800fc0e:	f7ff ffdd 	bl	800fbcc <LL_InitTick>
}
 800fc12:	bf00      	nop
 800fc14:	3708      	adds	r7, #8
 800fc16:	46bd      	mov	sp, r7
 800fc18:	bd80      	pop	{r7, pc}
	...

0800fc1c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	b083      	sub	sp, #12
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800fc24:	4a04      	ldr	r2, [pc, #16]	; (800fc38 <LL_SetSystemCoreClock+0x1c>)
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	6013      	str	r3, [r2, #0]
}
 800fc2a:	bf00      	nop
 800fc2c:	370c      	adds	r7, #12
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc34:	4770      	bx	lr
 800fc36:	bf00      	nop
 800fc38:	20000028 	.word	0x20000028

0800fc3c <__cxa_pure_virtual>:
 800fc3c:	b508      	push	{r3, lr}
 800fc3e:	f000 f80d 	bl	800fc5c <_ZSt9terminatev>

0800fc42 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800fc42:	b508      	push	{r3, lr}
 800fc44:	4780      	blx	r0
 800fc46:	f003 fc63 	bl	8013510 <abort>
	...

0800fc4c <_ZSt13get_terminatev>:
 800fc4c:	4b02      	ldr	r3, [pc, #8]	; (800fc58 <_ZSt13get_terminatev+0xc>)
 800fc4e:	6818      	ldr	r0, [r3, #0]
 800fc50:	f3bf 8f5b 	dmb	ish
 800fc54:	4770      	bx	lr
 800fc56:	bf00      	nop
 800fc58:	20000034 	.word	0x20000034

0800fc5c <_ZSt9terminatev>:
 800fc5c:	b508      	push	{r3, lr}
 800fc5e:	f7ff fff5 	bl	800fc4c <_ZSt13get_terminatev>
 800fc62:	f7ff ffee 	bl	800fc42 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800fc68 <atan>:
 800fc68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc6c:	ec55 4b10 	vmov	r4, r5, d0
 800fc70:	4bc3      	ldr	r3, [pc, #780]	; (800ff80 <atan+0x318>)
 800fc72:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fc76:	429e      	cmp	r6, r3
 800fc78:	46ab      	mov	fp, r5
 800fc7a:	dd18      	ble.n	800fcae <atan+0x46>
 800fc7c:	4bc1      	ldr	r3, [pc, #772]	; (800ff84 <atan+0x31c>)
 800fc7e:	429e      	cmp	r6, r3
 800fc80:	dc01      	bgt.n	800fc86 <atan+0x1e>
 800fc82:	d109      	bne.n	800fc98 <atan+0x30>
 800fc84:	b144      	cbz	r4, 800fc98 <atan+0x30>
 800fc86:	4622      	mov	r2, r4
 800fc88:	462b      	mov	r3, r5
 800fc8a:	4620      	mov	r0, r4
 800fc8c:	4629      	mov	r1, r5
 800fc8e:	f7f0 fac9 	bl	8000224 <__adddf3>
 800fc92:	4604      	mov	r4, r0
 800fc94:	460d      	mov	r5, r1
 800fc96:	e006      	b.n	800fca6 <atan+0x3e>
 800fc98:	f1bb 0f00 	cmp.w	fp, #0
 800fc9c:	f300 8131 	bgt.w	800ff02 <atan+0x29a>
 800fca0:	a59b      	add	r5, pc, #620	; (adr r5, 800ff10 <atan+0x2a8>)
 800fca2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fca6:	ec45 4b10 	vmov	d0, r4, r5
 800fcaa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcae:	4bb6      	ldr	r3, [pc, #728]	; (800ff88 <atan+0x320>)
 800fcb0:	429e      	cmp	r6, r3
 800fcb2:	dc14      	bgt.n	800fcde <atan+0x76>
 800fcb4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800fcb8:	429e      	cmp	r6, r3
 800fcba:	dc0d      	bgt.n	800fcd8 <atan+0x70>
 800fcbc:	a396      	add	r3, pc, #600	; (adr r3, 800ff18 <atan+0x2b0>)
 800fcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc2:	ee10 0a10 	vmov	r0, s0
 800fcc6:	4629      	mov	r1, r5
 800fcc8:	f7f0 faac 	bl	8000224 <__adddf3>
 800fccc:	4baf      	ldr	r3, [pc, #700]	; (800ff8c <atan+0x324>)
 800fcce:	2200      	movs	r2, #0
 800fcd0:	f7f0 feee 	bl	8000ab0 <__aeabi_dcmpgt>
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	d1e6      	bne.n	800fca6 <atan+0x3e>
 800fcd8:	f04f 3aff 	mov.w	sl, #4294967295
 800fcdc:	e02b      	b.n	800fd36 <atan+0xce>
 800fcde:	f000 f9b7 	bl	8010050 <fabs>
 800fce2:	4bab      	ldr	r3, [pc, #684]	; (800ff90 <atan+0x328>)
 800fce4:	429e      	cmp	r6, r3
 800fce6:	ec55 4b10 	vmov	r4, r5, d0
 800fcea:	f300 80bf 	bgt.w	800fe6c <atan+0x204>
 800fcee:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800fcf2:	429e      	cmp	r6, r3
 800fcf4:	f300 80a0 	bgt.w	800fe38 <atan+0x1d0>
 800fcf8:	ee10 2a10 	vmov	r2, s0
 800fcfc:	ee10 0a10 	vmov	r0, s0
 800fd00:	462b      	mov	r3, r5
 800fd02:	4629      	mov	r1, r5
 800fd04:	f7f0 fa8e 	bl	8000224 <__adddf3>
 800fd08:	4ba0      	ldr	r3, [pc, #640]	; (800ff8c <atan+0x324>)
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	f7f0 fa88 	bl	8000220 <__aeabi_dsub>
 800fd10:	2200      	movs	r2, #0
 800fd12:	4606      	mov	r6, r0
 800fd14:	460f      	mov	r7, r1
 800fd16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fd1a:	4620      	mov	r0, r4
 800fd1c:	4629      	mov	r1, r5
 800fd1e:	f7f0 fa81 	bl	8000224 <__adddf3>
 800fd22:	4602      	mov	r2, r0
 800fd24:	460b      	mov	r3, r1
 800fd26:	4630      	mov	r0, r6
 800fd28:	4639      	mov	r1, r7
 800fd2a:	f7f0 fd5b 	bl	80007e4 <__aeabi_ddiv>
 800fd2e:	f04f 0a00 	mov.w	sl, #0
 800fd32:	4604      	mov	r4, r0
 800fd34:	460d      	mov	r5, r1
 800fd36:	4622      	mov	r2, r4
 800fd38:	462b      	mov	r3, r5
 800fd3a:	4620      	mov	r0, r4
 800fd3c:	4629      	mov	r1, r5
 800fd3e:	f7f0 fc27 	bl	8000590 <__aeabi_dmul>
 800fd42:	4602      	mov	r2, r0
 800fd44:	460b      	mov	r3, r1
 800fd46:	4680      	mov	r8, r0
 800fd48:	4689      	mov	r9, r1
 800fd4a:	f7f0 fc21 	bl	8000590 <__aeabi_dmul>
 800fd4e:	a374      	add	r3, pc, #464	; (adr r3, 800ff20 <atan+0x2b8>)
 800fd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd54:	4606      	mov	r6, r0
 800fd56:	460f      	mov	r7, r1
 800fd58:	f7f0 fc1a 	bl	8000590 <__aeabi_dmul>
 800fd5c:	a372      	add	r3, pc, #456	; (adr r3, 800ff28 <atan+0x2c0>)
 800fd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd62:	f7f0 fa5f 	bl	8000224 <__adddf3>
 800fd66:	4632      	mov	r2, r6
 800fd68:	463b      	mov	r3, r7
 800fd6a:	f7f0 fc11 	bl	8000590 <__aeabi_dmul>
 800fd6e:	a370      	add	r3, pc, #448	; (adr r3, 800ff30 <atan+0x2c8>)
 800fd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd74:	f7f0 fa56 	bl	8000224 <__adddf3>
 800fd78:	4632      	mov	r2, r6
 800fd7a:	463b      	mov	r3, r7
 800fd7c:	f7f0 fc08 	bl	8000590 <__aeabi_dmul>
 800fd80:	a36d      	add	r3, pc, #436	; (adr r3, 800ff38 <atan+0x2d0>)
 800fd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd86:	f7f0 fa4d 	bl	8000224 <__adddf3>
 800fd8a:	4632      	mov	r2, r6
 800fd8c:	463b      	mov	r3, r7
 800fd8e:	f7f0 fbff 	bl	8000590 <__aeabi_dmul>
 800fd92:	a36b      	add	r3, pc, #428	; (adr r3, 800ff40 <atan+0x2d8>)
 800fd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd98:	f7f0 fa44 	bl	8000224 <__adddf3>
 800fd9c:	4632      	mov	r2, r6
 800fd9e:	463b      	mov	r3, r7
 800fda0:	f7f0 fbf6 	bl	8000590 <__aeabi_dmul>
 800fda4:	a368      	add	r3, pc, #416	; (adr r3, 800ff48 <atan+0x2e0>)
 800fda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdaa:	f7f0 fa3b 	bl	8000224 <__adddf3>
 800fdae:	4642      	mov	r2, r8
 800fdb0:	464b      	mov	r3, r9
 800fdb2:	f7f0 fbed 	bl	8000590 <__aeabi_dmul>
 800fdb6:	a366      	add	r3, pc, #408	; (adr r3, 800ff50 <atan+0x2e8>)
 800fdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbc:	4680      	mov	r8, r0
 800fdbe:	4689      	mov	r9, r1
 800fdc0:	4630      	mov	r0, r6
 800fdc2:	4639      	mov	r1, r7
 800fdc4:	f7f0 fbe4 	bl	8000590 <__aeabi_dmul>
 800fdc8:	a363      	add	r3, pc, #396	; (adr r3, 800ff58 <atan+0x2f0>)
 800fdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdce:	f7f0 fa27 	bl	8000220 <__aeabi_dsub>
 800fdd2:	4632      	mov	r2, r6
 800fdd4:	463b      	mov	r3, r7
 800fdd6:	f7f0 fbdb 	bl	8000590 <__aeabi_dmul>
 800fdda:	a361      	add	r3, pc, #388	; (adr r3, 800ff60 <atan+0x2f8>)
 800fddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde0:	f7f0 fa1e 	bl	8000220 <__aeabi_dsub>
 800fde4:	4632      	mov	r2, r6
 800fde6:	463b      	mov	r3, r7
 800fde8:	f7f0 fbd2 	bl	8000590 <__aeabi_dmul>
 800fdec:	a35e      	add	r3, pc, #376	; (adr r3, 800ff68 <atan+0x300>)
 800fdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf2:	f7f0 fa15 	bl	8000220 <__aeabi_dsub>
 800fdf6:	4632      	mov	r2, r6
 800fdf8:	463b      	mov	r3, r7
 800fdfa:	f7f0 fbc9 	bl	8000590 <__aeabi_dmul>
 800fdfe:	a35c      	add	r3, pc, #368	; (adr r3, 800ff70 <atan+0x308>)
 800fe00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe04:	f7f0 fa0c 	bl	8000220 <__aeabi_dsub>
 800fe08:	4632      	mov	r2, r6
 800fe0a:	463b      	mov	r3, r7
 800fe0c:	f7f0 fbc0 	bl	8000590 <__aeabi_dmul>
 800fe10:	4602      	mov	r2, r0
 800fe12:	460b      	mov	r3, r1
 800fe14:	4640      	mov	r0, r8
 800fe16:	4649      	mov	r1, r9
 800fe18:	f7f0 fa04 	bl	8000224 <__adddf3>
 800fe1c:	4622      	mov	r2, r4
 800fe1e:	462b      	mov	r3, r5
 800fe20:	f7f0 fbb6 	bl	8000590 <__aeabi_dmul>
 800fe24:	f1ba 3fff 	cmp.w	sl, #4294967295
 800fe28:	4602      	mov	r2, r0
 800fe2a:	460b      	mov	r3, r1
 800fe2c:	d14b      	bne.n	800fec6 <atan+0x25e>
 800fe2e:	4620      	mov	r0, r4
 800fe30:	4629      	mov	r1, r5
 800fe32:	f7f0 f9f5 	bl	8000220 <__aeabi_dsub>
 800fe36:	e72c      	b.n	800fc92 <atan+0x2a>
 800fe38:	ee10 0a10 	vmov	r0, s0
 800fe3c:	4b53      	ldr	r3, [pc, #332]	; (800ff8c <atan+0x324>)
 800fe3e:	2200      	movs	r2, #0
 800fe40:	4629      	mov	r1, r5
 800fe42:	f7f0 f9ed 	bl	8000220 <__aeabi_dsub>
 800fe46:	4b51      	ldr	r3, [pc, #324]	; (800ff8c <atan+0x324>)
 800fe48:	4606      	mov	r6, r0
 800fe4a:	460f      	mov	r7, r1
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	4620      	mov	r0, r4
 800fe50:	4629      	mov	r1, r5
 800fe52:	f7f0 f9e7 	bl	8000224 <__adddf3>
 800fe56:	4602      	mov	r2, r0
 800fe58:	460b      	mov	r3, r1
 800fe5a:	4630      	mov	r0, r6
 800fe5c:	4639      	mov	r1, r7
 800fe5e:	f7f0 fcc1 	bl	80007e4 <__aeabi_ddiv>
 800fe62:	f04f 0a01 	mov.w	sl, #1
 800fe66:	4604      	mov	r4, r0
 800fe68:	460d      	mov	r5, r1
 800fe6a:	e764      	b.n	800fd36 <atan+0xce>
 800fe6c:	4b49      	ldr	r3, [pc, #292]	; (800ff94 <atan+0x32c>)
 800fe6e:	429e      	cmp	r6, r3
 800fe70:	da1d      	bge.n	800feae <atan+0x246>
 800fe72:	ee10 0a10 	vmov	r0, s0
 800fe76:	4b48      	ldr	r3, [pc, #288]	; (800ff98 <atan+0x330>)
 800fe78:	2200      	movs	r2, #0
 800fe7a:	4629      	mov	r1, r5
 800fe7c:	f7f0 f9d0 	bl	8000220 <__aeabi_dsub>
 800fe80:	4b45      	ldr	r3, [pc, #276]	; (800ff98 <atan+0x330>)
 800fe82:	4606      	mov	r6, r0
 800fe84:	460f      	mov	r7, r1
 800fe86:	2200      	movs	r2, #0
 800fe88:	4620      	mov	r0, r4
 800fe8a:	4629      	mov	r1, r5
 800fe8c:	f7f0 fb80 	bl	8000590 <__aeabi_dmul>
 800fe90:	4b3e      	ldr	r3, [pc, #248]	; (800ff8c <atan+0x324>)
 800fe92:	2200      	movs	r2, #0
 800fe94:	f7f0 f9c6 	bl	8000224 <__adddf3>
 800fe98:	4602      	mov	r2, r0
 800fe9a:	460b      	mov	r3, r1
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	4639      	mov	r1, r7
 800fea0:	f7f0 fca0 	bl	80007e4 <__aeabi_ddiv>
 800fea4:	f04f 0a02 	mov.w	sl, #2
 800fea8:	4604      	mov	r4, r0
 800feaa:	460d      	mov	r5, r1
 800feac:	e743      	b.n	800fd36 <atan+0xce>
 800feae:	462b      	mov	r3, r5
 800feb0:	ee10 2a10 	vmov	r2, s0
 800feb4:	4939      	ldr	r1, [pc, #228]	; (800ff9c <atan+0x334>)
 800feb6:	2000      	movs	r0, #0
 800feb8:	f7f0 fc94 	bl	80007e4 <__aeabi_ddiv>
 800febc:	f04f 0a03 	mov.w	sl, #3
 800fec0:	4604      	mov	r4, r0
 800fec2:	460d      	mov	r5, r1
 800fec4:	e737      	b.n	800fd36 <atan+0xce>
 800fec6:	4b36      	ldr	r3, [pc, #216]	; (800ffa0 <atan+0x338>)
 800fec8:	4e36      	ldr	r6, [pc, #216]	; (800ffa4 <atan+0x33c>)
 800feca:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800fece:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800fed2:	e9da 2300 	ldrd	r2, r3, [sl]
 800fed6:	f7f0 f9a3 	bl	8000220 <__aeabi_dsub>
 800feda:	4622      	mov	r2, r4
 800fedc:	462b      	mov	r3, r5
 800fede:	f7f0 f99f 	bl	8000220 <__aeabi_dsub>
 800fee2:	4602      	mov	r2, r0
 800fee4:	460b      	mov	r3, r1
 800fee6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800feea:	f7f0 f999 	bl	8000220 <__aeabi_dsub>
 800feee:	f1bb 0f00 	cmp.w	fp, #0
 800fef2:	4604      	mov	r4, r0
 800fef4:	460d      	mov	r5, r1
 800fef6:	f6bf aed6 	bge.w	800fca6 <atan+0x3e>
 800fefa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fefe:	461d      	mov	r5, r3
 800ff00:	e6d1      	b.n	800fca6 <atan+0x3e>
 800ff02:	a51d      	add	r5, pc, #116	; (adr r5, 800ff78 <atan+0x310>)
 800ff04:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ff08:	e6cd      	b.n	800fca6 <atan+0x3e>
 800ff0a:	bf00      	nop
 800ff0c:	f3af 8000 	nop.w
 800ff10:	54442d18 	.word	0x54442d18
 800ff14:	bff921fb 	.word	0xbff921fb
 800ff18:	8800759c 	.word	0x8800759c
 800ff1c:	7e37e43c 	.word	0x7e37e43c
 800ff20:	e322da11 	.word	0xe322da11
 800ff24:	3f90ad3a 	.word	0x3f90ad3a
 800ff28:	24760deb 	.word	0x24760deb
 800ff2c:	3fa97b4b 	.word	0x3fa97b4b
 800ff30:	a0d03d51 	.word	0xa0d03d51
 800ff34:	3fb10d66 	.word	0x3fb10d66
 800ff38:	c54c206e 	.word	0xc54c206e
 800ff3c:	3fb745cd 	.word	0x3fb745cd
 800ff40:	920083ff 	.word	0x920083ff
 800ff44:	3fc24924 	.word	0x3fc24924
 800ff48:	5555550d 	.word	0x5555550d
 800ff4c:	3fd55555 	.word	0x3fd55555
 800ff50:	2c6a6c2f 	.word	0x2c6a6c2f
 800ff54:	bfa2b444 	.word	0xbfa2b444
 800ff58:	52defd9a 	.word	0x52defd9a
 800ff5c:	3fadde2d 	.word	0x3fadde2d
 800ff60:	af749a6d 	.word	0xaf749a6d
 800ff64:	3fb3b0f2 	.word	0x3fb3b0f2
 800ff68:	fe231671 	.word	0xfe231671
 800ff6c:	3fbc71c6 	.word	0x3fbc71c6
 800ff70:	9998ebc4 	.word	0x9998ebc4
 800ff74:	3fc99999 	.word	0x3fc99999
 800ff78:	54442d18 	.word	0x54442d18
 800ff7c:	3ff921fb 	.word	0x3ff921fb
 800ff80:	440fffff 	.word	0x440fffff
 800ff84:	7ff00000 	.word	0x7ff00000
 800ff88:	3fdbffff 	.word	0x3fdbffff
 800ff8c:	3ff00000 	.word	0x3ff00000
 800ff90:	3ff2ffff 	.word	0x3ff2ffff
 800ff94:	40038000 	.word	0x40038000
 800ff98:	3ff80000 	.word	0x3ff80000
 800ff9c:	bff00000 	.word	0xbff00000
 800ffa0:	08013cd0 	.word	0x08013cd0
 800ffa4:	08013cb0 	.word	0x08013cb0

0800ffa8 <cos>:
 800ffa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ffaa:	ec53 2b10 	vmov	r2, r3, d0
 800ffae:	4826      	ldr	r0, [pc, #152]	; (8010048 <cos+0xa0>)
 800ffb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ffb4:	4281      	cmp	r1, r0
 800ffb6:	dc06      	bgt.n	800ffc6 <cos+0x1e>
 800ffb8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8010040 <cos+0x98>
 800ffbc:	b005      	add	sp, #20
 800ffbe:	f85d eb04 	ldr.w	lr, [sp], #4
 800ffc2:	f001 be7d 	b.w	8011cc0 <__kernel_cos>
 800ffc6:	4821      	ldr	r0, [pc, #132]	; (801004c <cos+0xa4>)
 800ffc8:	4281      	cmp	r1, r0
 800ffca:	dd09      	ble.n	800ffe0 <cos+0x38>
 800ffcc:	ee10 0a10 	vmov	r0, s0
 800ffd0:	4619      	mov	r1, r3
 800ffd2:	f7f0 f925 	bl	8000220 <__aeabi_dsub>
 800ffd6:	ec41 0b10 	vmov	d0, r0, r1
 800ffda:	b005      	add	sp, #20
 800ffdc:	f85d fb04 	ldr.w	pc, [sp], #4
 800ffe0:	4668      	mov	r0, sp
 800ffe2:	f000 ffa1 	bl	8010f28 <__ieee754_rem_pio2>
 800ffe6:	f000 0003 	and.w	r0, r0, #3
 800ffea:	2801      	cmp	r0, #1
 800ffec:	d00b      	beq.n	8010006 <cos+0x5e>
 800ffee:	2802      	cmp	r0, #2
 800fff0:	d016      	beq.n	8010020 <cos+0x78>
 800fff2:	b9e0      	cbnz	r0, 801002e <cos+0x86>
 800fff4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fff8:	ed9d 0b00 	vldr	d0, [sp]
 800fffc:	f001 fe60 	bl	8011cc0 <__kernel_cos>
 8010000:	ec51 0b10 	vmov	r0, r1, d0
 8010004:	e7e7      	b.n	800ffd6 <cos+0x2e>
 8010006:	ed9d 1b02 	vldr	d1, [sp, #8]
 801000a:	ed9d 0b00 	vldr	d0, [sp]
 801000e:	f002 fa6f 	bl	80124f0 <__kernel_sin>
 8010012:	ec53 2b10 	vmov	r2, r3, d0
 8010016:	ee10 0a10 	vmov	r0, s0
 801001a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801001e:	e7da      	b.n	800ffd6 <cos+0x2e>
 8010020:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010024:	ed9d 0b00 	vldr	d0, [sp]
 8010028:	f001 fe4a 	bl	8011cc0 <__kernel_cos>
 801002c:	e7f1      	b.n	8010012 <cos+0x6a>
 801002e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010032:	ed9d 0b00 	vldr	d0, [sp]
 8010036:	2001      	movs	r0, #1
 8010038:	f002 fa5a 	bl	80124f0 <__kernel_sin>
 801003c:	e7e0      	b.n	8010000 <cos+0x58>
 801003e:	bf00      	nop
	...
 8010048:	3fe921fb 	.word	0x3fe921fb
 801004c:	7fefffff 	.word	0x7fefffff

08010050 <fabs>:
 8010050:	ec51 0b10 	vmov	r0, r1, d0
 8010054:	ee10 2a10 	vmov	r2, s0
 8010058:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801005c:	ec43 2b10 	vmov	d0, r2, r3
 8010060:	4770      	bx	lr
 8010062:	0000      	movs	r0, r0
 8010064:	0000      	movs	r0, r0
	...

08010068 <sin>:
 8010068:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801006a:	ec53 2b10 	vmov	r2, r3, d0
 801006e:	4828      	ldr	r0, [pc, #160]	; (8010110 <sin+0xa8>)
 8010070:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010074:	4281      	cmp	r1, r0
 8010076:	dc07      	bgt.n	8010088 <sin+0x20>
 8010078:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8010108 <sin+0xa0>
 801007c:	2000      	movs	r0, #0
 801007e:	b005      	add	sp, #20
 8010080:	f85d eb04 	ldr.w	lr, [sp], #4
 8010084:	f002 ba34 	b.w	80124f0 <__kernel_sin>
 8010088:	4822      	ldr	r0, [pc, #136]	; (8010114 <sin+0xac>)
 801008a:	4281      	cmp	r1, r0
 801008c:	dd09      	ble.n	80100a2 <sin+0x3a>
 801008e:	ee10 0a10 	vmov	r0, s0
 8010092:	4619      	mov	r1, r3
 8010094:	f7f0 f8c4 	bl	8000220 <__aeabi_dsub>
 8010098:	ec41 0b10 	vmov	d0, r0, r1
 801009c:	b005      	add	sp, #20
 801009e:	f85d fb04 	ldr.w	pc, [sp], #4
 80100a2:	4668      	mov	r0, sp
 80100a4:	f000 ff40 	bl	8010f28 <__ieee754_rem_pio2>
 80100a8:	f000 0003 	and.w	r0, r0, #3
 80100ac:	2801      	cmp	r0, #1
 80100ae:	d00c      	beq.n	80100ca <sin+0x62>
 80100b0:	2802      	cmp	r0, #2
 80100b2:	d011      	beq.n	80100d8 <sin+0x70>
 80100b4:	b9f0      	cbnz	r0, 80100f4 <sin+0x8c>
 80100b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80100ba:	ed9d 0b00 	vldr	d0, [sp]
 80100be:	2001      	movs	r0, #1
 80100c0:	f002 fa16 	bl	80124f0 <__kernel_sin>
 80100c4:	ec51 0b10 	vmov	r0, r1, d0
 80100c8:	e7e6      	b.n	8010098 <sin+0x30>
 80100ca:	ed9d 1b02 	vldr	d1, [sp, #8]
 80100ce:	ed9d 0b00 	vldr	d0, [sp]
 80100d2:	f001 fdf5 	bl	8011cc0 <__kernel_cos>
 80100d6:	e7f5      	b.n	80100c4 <sin+0x5c>
 80100d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80100dc:	ed9d 0b00 	vldr	d0, [sp]
 80100e0:	2001      	movs	r0, #1
 80100e2:	f002 fa05 	bl	80124f0 <__kernel_sin>
 80100e6:	ec53 2b10 	vmov	r2, r3, d0
 80100ea:	ee10 0a10 	vmov	r0, s0
 80100ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80100f2:	e7d1      	b.n	8010098 <sin+0x30>
 80100f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80100f8:	ed9d 0b00 	vldr	d0, [sp]
 80100fc:	f001 fde0 	bl	8011cc0 <__kernel_cos>
 8010100:	e7f1      	b.n	80100e6 <sin+0x7e>
 8010102:	bf00      	nop
 8010104:	f3af 8000 	nop.w
	...
 8010110:	3fe921fb 	.word	0x3fe921fb
 8010114:	7fefffff 	.word	0x7fefffff

08010118 <tan>:
 8010118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801011a:	ec53 2b10 	vmov	r2, r3, d0
 801011e:	4816      	ldr	r0, [pc, #88]	; (8010178 <tan+0x60>)
 8010120:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010124:	4281      	cmp	r1, r0
 8010126:	dc07      	bgt.n	8010138 <tan+0x20>
 8010128:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8010170 <tan+0x58>
 801012c:	2001      	movs	r0, #1
 801012e:	b005      	add	sp, #20
 8010130:	f85d eb04 	ldr.w	lr, [sp], #4
 8010134:	f002 ba9c 	b.w	8012670 <__kernel_tan>
 8010138:	4810      	ldr	r0, [pc, #64]	; (801017c <tan+0x64>)
 801013a:	4281      	cmp	r1, r0
 801013c:	dd09      	ble.n	8010152 <tan+0x3a>
 801013e:	ee10 0a10 	vmov	r0, s0
 8010142:	4619      	mov	r1, r3
 8010144:	f7f0 f86c 	bl	8000220 <__aeabi_dsub>
 8010148:	ec41 0b10 	vmov	d0, r0, r1
 801014c:	b005      	add	sp, #20
 801014e:	f85d fb04 	ldr.w	pc, [sp], #4
 8010152:	4668      	mov	r0, sp
 8010154:	f000 fee8 	bl	8010f28 <__ieee754_rem_pio2>
 8010158:	0040      	lsls	r0, r0, #1
 801015a:	f000 0002 	and.w	r0, r0, #2
 801015e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010162:	ed9d 0b00 	vldr	d0, [sp]
 8010166:	f1c0 0001 	rsb	r0, r0, #1
 801016a:	f002 fa81 	bl	8012670 <__kernel_tan>
 801016e:	e7ed      	b.n	801014c <tan+0x34>
	...
 8010178:	3fe921fb 	.word	0x3fe921fb
 801017c:	7fefffff 	.word	0x7fefffff

08010180 <cosf>:
 8010180:	ee10 3a10 	vmov	r3, s0
 8010184:	b507      	push	{r0, r1, r2, lr}
 8010186:	4a1e      	ldr	r2, [pc, #120]	; (8010200 <cosf+0x80>)
 8010188:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801018c:	4293      	cmp	r3, r2
 801018e:	dc06      	bgt.n	801019e <cosf+0x1e>
 8010190:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8010204 <cosf+0x84>
 8010194:	b003      	add	sp, #12
 8010196:	f85d eb04 	ldr.w	lr, [sp], #4
 801019a:	f002 bc73 	b.w	8012a84 <__kernel_cosf>
 801019e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80101a2:	db04      	blt.n	80101ae <cosf+0x2e>
 80101a4:	ee30 0a40 	vsub.f32	s0, s0, s0
 80101a8:	b003      	add	sp, #12
 80101aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80101ae:	4668      	mov	r0, sp
 80101b0:	f001 fc46 	bl	8011a40 <__ieee754_rem_pio2f>
 80101b4:	f000 0003 	and.w	r0, r0, #3
 80101b8:	2801      	cmp	r0, #1
 80101ba:	d009      	beq.n	80101d0 <cosf+0x50>
 80101bc:	2802      	cmp	r0, #2
 80101be:	d010      	beq.n	80101e2 <cosf+0x62>
 80101c0:	b9b0      	cbnz	r0, 80101f0 <cosf+0x70>
 80101c2:	eddd 0a01 	vldr	s1, [sp, #4]
 80101c6:	ed9d 0a00 	vldr	s0, [sp]
 80101ca:	f002 fc5b 	bl	8012a84 <__kernel_cosf>
 80101ce:	e7eb      	b.n	80101a8 <cosf+0x28>
 80101d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80101d4:	ed9d 0a00 	vldr	s0, [sp]
 80101d8:	f002 ff2a 	bl	8013030 <__kernel_sinf>
 80101dc:	eeb1 0a40 	vneg.f32	s0, s0
 80101e0:	e7e2      	b.n	80101a8 <cosf+0x28>
 80101e2:	eddd 0a01 	vldr	s1, [sp, #4]
 80101e6:	ed9d 0a00 	vldr	s0, [sp]
 80101ea:	f002 fc4b 	bl	8012a84 <__kernel_cosf>
 80101ee:	e7f5      	b.n	80101dc <cosf+0x5c>
 80101f0:	eddd 0a01 	vldr	s1, [sp, #4]
 80101f4:	ed9d 0a00 	vldr	s0, [sp]
 80101f8:	2001      	movs	r0, #1
 80101fa:	f002 ff19 	bl	8013030 <__kernel_sinf>
 80101fe:	e7d3      	b.n	80101a8 <cosf+0x28>
 8010200:	3f490fd8 	.word	0x3f490fd8
 8010204:	00000000 	.word	0x00000000

08010208 <fabsf>:
 8010208:	ee10 3a10 	vmov	r3, s0
 801020c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010210:	ee00 3a10 	vmov	s0, r3
 8010214:	4770      	bx	lr
	...

08010218 <sinf>:
 8010218:	ee10 3a10 	vmov	r3, s0
 801021c:	b507      	push	{r0, r1, r2, lr}
 801021e:	4a1f      	ldr	r2, [pc, #124]	; (801029c <sinf+0x84>)
 8010220:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010224:	4293      	cmp	r3, r2
 8010226:	dc07      	bgt.n	8010238 <sinf+0x20>
 8010228:	eddf 0a1d 	vldr	s1, [pc, #116]	; 80102a0 <sinf+0x88>
 801022c:	2000      	movs	r0, #0
 801022e:	b003      	add	sp, #12
 8010230:	f85d eb04 	ldr.w	lr, [sp], #4
 8010234:	f002 befc 	b.w	8013030 <__kernel_sinf>
 8010238:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801023c:	db04      	blt.n	8010248 <sinf+0x30>
 801023e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010242:	b003      	add	sp, #12
 8010244:	f85d fb04 	ldr.w	pc, [sp], #4
 8010248:	4668      	mov	r0, sp
 801024a:	f001 fbf9 	bl	8011a40 <__ieee754_rem_pio2f>
 801024e:	f000 0003 	and.w	r0, r0, #3
 8010252:	2801      	cmp	r0, #1
 8010254:	d00a      	beq.n	801026c <sinf+0x54>
 8010256:	2802      	cmp	r0, #2
 8010258:	d00f      	beq.n	801027a <sinf+0x62>
 801025a:	b9c0      	cbnz	r0, 801028e <sinf+0x76>
 801025c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010260:	ed9d 0a00 	vldr	s0, [sp]
 8010264:	2001      	movs	r0, #1
 8010266:	f002 fee3 	bl	8013030 <__kernel_sinf>
 801026a:	e7ea      	b.n	8010242 <sinf+0x2a>
 801026c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010270:	ed9d 0a00 	vldr	s0, [sp]
 8010274:	f002 fc06 	bl	8012a84 <__kernel_cosf>
 8010278:	e7e3      	b.n	8010242 <sinf+0x2a>
 801027a:	eddd 0a01 	vldr	s1, [sp, #4]
 801027e:	ed9d 0a00 	vldr	s0, [sp]
 8010282:	2001      	movs	r0, #1
 8010284:	f002 fed4 	bl	8013030 <__kernel_sinf>
 8010288:	eeb1 0a40 	vneg.f32	s0, s0
 801028c:	e7d9      	b.n	8010242 <sinf+0x2a>
 801028e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010292:	ed9d 0a00 	vldr	s0, [sp]
 8010296:	f002 fbf5 	bl	8012a84 <__kernel_cosf>
 801029a:	e7f5      	b.n	8010288 <sinf+0x70>
 801029c:	3f490fd8 	.word	0x3f490fd8
 80102a0:	00000000 	.word	0x00000000

080102a4 <pow>:
 80102a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102a6:	ed2d 8b02 	vpush	{d8}
 80102aa:	eeb0 8a40 	vmov.f32	s16, s0
 80102ae:	eef0 8a60 	vmov.f32	s17, s1
 80102b2:	ec55 4b11 	vmov	r4, r5, d1
 80102b6:	f000 f907 	bl	80104c8 <__ieee754_pow>
 80102ba:	4622      	mov	r2, r4
 80102bc:	462b      	mov	r3, r5
 80102be:	4620      	mov	r0, r4
 80102c0:	4629      	mov	r1, r5
 80102c2:	ec57 6b10 	vmov	r6, r7, d0
 80102c6:	f7f0 fbfd 	bl	8000ac4 <__aeabi_dcmpun>
 80102ca:	2800      	cmp	r0, #0
 80102cc:	d13b      	bne.n	8010346 <pow+0xa2>
 80102ce:	ec51 0b18 	vmov	r0, r1, d8
 80102d2:	2200      	movs	r2, #0
 80102d4:	2300      	movs	r3, #0
 80102d6:	f7f0 fbc3 	bl	8000a60 <__aeabi_dcmpeq>
 80102da:	b1b8      	cbz	r0, 801030c <pow+0x68>
 80102dc:	2200      	movs	r2, #0
 80102de:	2300      	movs	r3, #0
 80102e0:	4620      	mov	r0, r4
 80102e2:	4629      	mov	r1, r5
 80102e4:	f7f0 fbbc 	bl	8000a60 <__aeabi_dcmpeq>
 80102e8:	2800      	cmp	r0, #0
 80102ea:	d146      	bne.n	801037a <pow+0xd6>
 80102ec:	ec45 4b10 	vmov	d0, r4, r5
 80102f0:	f002 ff38 	bl	8013164 <finite>
 80102f4:	b338      	cbz	r0, 8010346 <pow+0xa2>
 80102f6:	2200      	movs	r2, #0
 80102f8:	2300      	movs	r3, #0
 80102fa:	4620      	mov	r0, r4
 80102fc:	4629      	mov	r1, r5
 80102fe:	f7f0 fbb9 	bl	8000a74 <__aeabi_dcmplt>
 8010302:	b300      	cbz	r0, 8010346 <pow+0xa2>
 8010304:	f003 f90c 	bl	8013520 <__errno>
 8010308:	2322      	movs	r3, #34	; 0x22
 801030a:	e01b      	b.n	8010344 <pow+0xa0>
 801030c:	ec47 6b10 	vmov	d0, r6, r7
 8010310:	f002 ff28 	bl	8013164 <finite>
 8010314:	b9e0      	cbnz	r0, 8010350 <pow+0xac>
 8010316:	eeb0 0a48 	vmov.f32	s0, s16
 801031a:	eef0 0a68 	vmov.f32	s1, s17
 801031e:	f002 ff21 	bl	8013164 <finite>
 8010322:	b1a8      	cbz	r0, 8010350 <pow+0xac>
 8010324:	ec45 4b10 	vmov	d0, r4, r5
 8010328:	f002 ff1c 	bl	8013164 <finite>
 801032c:	b180      	cbz	r0, 8010350 <pow+0xac>
 801032e:	4632      	mov	r2, r6
 8010330:	463b      	mov	r3, r7
 8010332:	4630      	mov	r0, r6
 8010334:	4639      	mov	r1, r7
 8010336:	f7f0 fbc5 	bl	8000ac4 <__aeabi_dcmpun>
 801033a:	2800      	cmp	r0, #0
 801033c:	d0e2      	beq.n	8010304 <pow+0x60>
 801033e:	f003 f8ef 	bl	8013520 <__errno>
 8010342:	2321      	movs	r3, #33	; 0x21
 8010344:	6003      	str	r3, [r0, #0]
 8010346:	ecbd 8b02 	vpop	{d8}
 801034a:	ec47 6b10 	vmov	d0, r6, r7
 801034e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010350:	2200      	movs	r2, #0
 8010352:	2300      	movs	r3, #0
 8010354:	4630      	mov	r0, r6
 8010356:	4639      	mov	r1, r7
 8010358:	f7f0 fb82 	bl	8000a60 <__aeabi_dcmpeq>
 801035c:	2800      	cmp	r0, #0
 801035e:	d0f2      	beq.n	8010346 <pow+0xa2>
 8010360:	eeb0 0a48 	vmov.f32	s0, s16
 8010364:	eef0 0a68 	vmov.f32	s1, s17
 8010368:	f002 fefc 	bl	8013164 <finite>
 801036c:	2800      	cmp	r0, #0
 801036e:	d0ea      	beq.n	8010346 <pow+0xa2>
 8010370:	ec45 4b10 	vmov	d0, r4, r5
 8010374:	f002 fef6 	bl	8013164 <finite>
 8010378:	e7c3      	b.n	8010302 <pow+0x5e>
 801037a:	4f01      	ldr	r7, [pc, #4]	; (8010380 <pow+0xdc>)
 801037c:	2600      	movs	r6, #0
 801037e:	e7e2      	b.n	8010346 <pow+0xa2>
 8010380:	3ff00000 	.word	0x3ff00000

08010384 <sqrt>:
 8010384:	b538      	push	{r3, r4, r5, lr}
 8010386:	ed2d 8b02 	vpush	{d8}
 801038a:	ec55 4b10 	vmov	r4, r5, d0
 801038e:	f000 ffd7 	bl	8011340 <__ieee754_sqrt>
 8010392:	4622      	mov	r2, r4
 8010394:	462b      	mov	r3, r5
 8010396:	4620      	mov	r0, r4
 8010398:	4629      	mov	r1, r5
 801039a:	eeb0 8a40 	vmov.f32	s16, s0
 801039e:	eef0 8a60 	vmov.f32	s17, s1
 80103a2:	f7f0 fb8f 	bl	8000ac4 <__aeabi_dcmpun>
 80103a6:	b990      	cbnz	r0, 80103ce <sqrt+0x4a>
 80103a8:	2200      	movs	r2, #0
 80103aa:	2300      	movs	r3, #0
 80103ac:	4620      	mov	r0, r4
 80103ae:	4629      	mov	r1, r5
 80103b0:	f7f0 fb60 	bl	8000a74 <__aeabi_dcmplt>
 80103b4:	b158      	cbz	r0, 80103ce <sqrt+0x4a>
 80103b6:	f003 f8b3 	bl	8013520 <__errno>
 80103ba:	2321      	movs	r3, #33	; 0x21
 80103bc:	6003      	str	r3, [r0, #0]
 80103be:	2200      	movs	r2, #0
 80103c0:	2300      	movs	r3, #0
 80103c2:	4610      	mov	r0, r2
 80103c4:	4619      	mov	r1, r3
 80103c6:	f7f0 fa0d 	bl	80007e4 <__aeabi_ddiv>
 80103ca:	ec41 0b18 	vmov	d8, r0, r1
 80103ce:	eeb0 0a48 	vmov.f32	s0, s16
 80103d2:	eef0 0a68 	vmov.f32	s1, s17
 80103d6:	ecbd 8b02 	vpop	{d8}
 80103da:	bd38      	pop	{r3, r4, r5, pc}

080103dc <powf>:
 80103dc:	b508      	push	{r3, lr}
 80103de:	ed2d 8b04 	vpush	{d8-d9}
 80103e2:	eeb0 8a60 	vmov.f32	s16, s1
 80103e6:	eeb0 9a40 	vmov.f32	s18, s0
 80103ea:	f001 f85b 	bl	80114a4 <__ieee754_powf>
 80103ee:	eeb4 8a48 	vcmp.f32	s16, s16
 80103f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103f6:	eef0 8a40 	vmov.f32	s17, s0
 80103fa:	d63e      	bvs.n	801047a <powf+0x9e>
 80103fc:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8010400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010404:	d112      	bne.n	801042c <powf+0x50>
 8010406:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801040a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040e:	d039      	beq.n	8010484 <powf+0xa8>
 8010410:	eeb0 0a48 	vmov.f32	s0, s16
 8010414:	f002 ffba 	bl	801338c <finitef>
 8010418:	b378      	cbz	r0, 801047a <powf+0x9e>
 801041a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801041e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010422:	d52a      	bpl.n	801047a <powf+0x9e>
 8010424:	f003 f87c 	bl	8013520 <__errno>
 8010428:	2322      	movs	r3, #34	; 0x22
 801042a:	e014      	b.n	8010456 <powf+0x7a>
 801042c:	f002 ffae 	bl	801338c <finitef>
 8010430:	b998      	cbnz	r0, 801045a <powf+0x7e>
 8010432:	eeb0 0a49 	vmov.f32	s0, s18
 8010436:	f002 ffa9 	bl	801338c <finitef>
 801043a:	b170      	cbz	r0, 801045a <powf+0x7e>
 801043c:	eeb0 0a48 	vmov.f32	s0, s16
 8010440:	f002 ffa4 	bl	801338c <finitef>
 8010444:	b148      	cbz	r0, 801045a <powf+0x7e>
 8010446:	eef4 8a68 	vcmp.f32	s17, s17
 801044a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801044e:	d7e9      	bvc.n	8010424 <powf+0x48>
 8010450:	f003 f866 	bl	8013520 <__errno>
 8010454:	2321      	movs	r3, #33	; 0x21
 8010456:	6003      	str	r3, [r0, #0]
 8010458:	e00f      	b.n	801047a <powf+0x9e>
 801045a:	eef5 8a40 	vcmp.f32	s17, #0.0
 801045e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010462:	d10a      	bne.n	801047a <powf+0x9e>
 8010464:	eeb0 0a49 	vmov.f32	s0, s18
 8010468:	f002 ff90 	bl	801338c <finitef>
 801046c:	b128      	cbz	r0, 801047a <powf+0x9e>
 801046e:	eeb0 0a48 	vmov.f32	s0, s16
 8010472:	f002 ff8b 	bl	801338c <finitef>
 8010476:	2800      	cmp	r0, #0
 8010478:	d1d4      	bne.n	8010424 <powf+0x48>
 801047a:	eeb0 0a68 	vmov.f32	s0, s17
 801047e:	ecbd 8b04 	vpop	{d8-d9}
 8010482:	bd08      	pop	{r3, pc}
 8010484:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8010488:	e7f7      	b.n	801047a <powf+0x9e>
	...

0801048c <sqrtf>:
 801048c:	b508      	push	{r3, lr}
 801048e:	ed2d 8b02 	vpush	{d8}
 8010492:	eeb0 8a40 	vmov.f32	s16, s0
 8010496:	f001 fc0f 	bl	8011cb8 <__ieee754_sqrtf>
 801049a:	eeb4 8a48 	vcmp.f32	s16, s16
 801049e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a2:	d60c      	bvs.n	80104be <sqrtf+0x32>
 80104a4:	eddf 8a07 	vldr	s17, [pc, #28]	; 80104c4 <sqrtf+0x38>
 80104a8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80104ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104b0:	d505      	bpl.n	80104be <sqrtf+0x32>
 80104b2:	f003 f835 	bl	8013520 <__errno>
 80104b6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80104ba:	2321      	movs	r3, #33	; 0x21
 80104bc:	6003      	str	r3, [r0, #0]
 80104be:	ecbd 8b02 	vpop	{d8}
 80104c2:	bd08      	pop	{r3, pc}
 80104c4:	00000000 	.word	0x00000000

080104c8 <__ieee754_pow>:
 80104c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104cc:	ed2d 8b06 	vpush	{d8-d10}
 80104d0:	b089      	sub	sp, #36	; 0x24
 80104d2:	ed8d 1b00 	vstr	d1, [sp]
 80104d6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80104da:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80104de:	ea58 0102 	orrs.w	r1, r8, r2
 80104e2:	ec57 6b10 	vmov	r6, r7, d0
 80104e6:	d115      	bne.n	8010514 <__ieee754_pow+0x4c>
 80104e8:	19b3      	adds	r3, r6, r6
 80104ea:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80104ee:	4152      	adcs	r2, r2
 80104f0:	4299      	cmp	r1, r3
 80104f2:	4b89      	ldr	r3, [pc, #548]	; (8010718 <__ieee754_pow+0x250>)
 80104f4:	4193      	sbcs	r3, r2
 80104f6:	f080 84d2 	bcs.w	8010e9e <__ieee754_pow+0x9d6>
 80104fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104fe:	4630      	mov	r0, r6
 8010500:	4639      	mov	r1, r7
 8010502:	f7ef fe8f 	bl	8000224 <__adddf3>
 8010506:	ec41 0b10 	vmov	d0, r0, r1
 801050a:	b009      	add	sp, #36	; 0x24
 801050c:	ecbd 8b06 	vpop	{d8-d10}
 8010510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010514:	4b81      	ldr	r3, [pc, #516]	; (801071c <__ieee754_pow+0x254>)
 8010516:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801051a:	429c      	cmp	r4, r3
 801051c:	ee10 aa10 	vmov	sl, s0
 8010520:	463d      	mov	r5, r7
 8010522:	dc06      	bgt.n	8010532 <__ieee754_pow+0x6a>
 8010524:	d101      	bne.n	801052a <__ieee754_pow+0x62>
 8010526:	2e00      	cmp	r6, #0
 8010528:	d1e7      	bne.n	80104fa <__ieee754_pow+0x32>
 801052a:	4598      	cmp	r8, r3
 801052c:	dc01      	bgt.n	8010532 <__ieee754_pow+0x6a>
 801052e:	d10f      	bne.n	8010550 <__ieee754_pow+0x88>
 8010530:	b172      	cbz	r2, 8010550 <__ieee754_pow+0x88>
 8010532:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8010536:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801053a:	ea55 050a 	orrs.w	r5, r5, sl
 801053e:	d1dc      	bne.n	80104fa <__ieee754_pow+0x32>
 8010540:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010544:	18db      	adds	r3, r3, r3
 8010546:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801054a:	4152      	adcs	r2, r2
 801054c:	429d      	cmp	r5, r3
 801054e:	e7d0      	b.n	80104f2 <__ieee754_pow+0x2a>
 8010550:	2d00      	cmp	r5, #0
 8010552:	da3b      	bge.n	80105cc <__ieee754_pow+0x104>
 8010554:	4b72      	ldr	r3, [pc, #456]	; (8010720 <__ieee754_pow+0x258>)
 8010556:	4598      	cmp	r8, r3
 8010558:	dc51      	bgt.n	80105fe <__ieee754_pow+0x136>
 801055a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801055e:	4598      	cmp	r8, r3
 8010560:	f340 84ac 	ble.w	8010ebc <__ieee754_pow+0x9f4>
 8010564:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010568:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801056c:	2b14      	cmp	r3, #20
 801056e:	dd0f      	ble.n	8010590 <__ieee754_pow+0xc8>
 8010570:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010574:	fa22 f103 	lsr.w	r1, r2, r3
 8010578:	fa01 f303 	lsl.w	r3, r1, r3
 801057c:	4293      	cmp	r3, r2
 801057e:	f040 849d 	bne.w	8010ebc <__ieee754_pow+0x9f4>
 8010582:	f001 0101 	and.w	r1, r1, #1
 8010586:	f1c1 0302 	rsb	r3, r1, #2
 801058a:	9304      	str	r3, [sp, #16]
 801058c:	b182      	cbz	r2, 80105b0 <__ieee754_pow+0xe8>
 801058e:	e05f      	b.n	8010650 <__ieee754_pow+0x188>
 8010590:	2a00      	cmp	r2, #0
 8010592:	d15b      	bne.n	801064c <__ieee754_pow+0x184>
 8010594:	f1c3 0314 	rsb	r3, r3, #20
 8010598:	fa48 f103 	asr.w	r1, r8, r3
 801059c:	fa01 f303 	lsl.w	r3, r1, r3
 80105a0:	4543      	cmp	r3, r8
 80105a2:	f040 8488 	bne.w	8010eb6 <__ieee754_pow+0x9ee>
 80105a6:	f001 0101 	and.w	r1, r1, #1
 80105aa:	f1c1 0302 	rsb	r3, r1, #2
 80105ae:	9304      	str	r3, [sp, #16]
 80105b0:	4b5c      	ldr	r3, [pc, #368]	; (8010724 <__ieee754_pow+0x25c>)
 80105b2:	4598      	cmp	r8, r3
 80105b4:	d132      	bne.n	801061c <__ieee754_pow+0x154>
 80105b6:	f1b9 0f00 	cmp.w	r9, #0
 80105ba:	f280 8478 	bge.w	8010eae <__ieee754_pow+0x9e6>
 80105be:	4959      	ldr	r1, [pc, #356]	; (8010724 <__ieee754_pow+0x25c>)
 80105c0:	4632      	mov	r2, r6
 80105c2:	463b      	mov	r3, r7
 80105c4:	2000      	movs	r0, #0
 80105c6:	f7f0 f90d 	bl	80007e4 <__aeabi_ddiv>
 80105ca:	e79c      	b.n	8010506 <__ieee754_pow+0x3e>
 80105cc:	2300      	movs	r3, #0
 80105ce:	9304      	str	r3, [sp, #16]
 80105d0:	2a00      	cmp	r2, #0
 80105d2:	d13d      	bne.n	8010650 <__ieee754_pow+0x188>
 80105d4:	4b51      	ldr	r3, [pc, #324]	; (801071c <__ieee754_pow+0x254>)
 80105d6:	4598      	cmp	r8, r3
 80105d8:	d1ea      	bne.n	80105b0 <__ieee754_pow+0xe8>
 80105da:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80105de:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80105e2:	ea53 030a 	orrs.w	r3, r3, sl
 80105e6:	f000 845a 	beq.w	8010e9e <__ieee754_pow+0x9d6>
 80105ea:	4b4f      	ldr	r3, [pc, #316]	; (8010728 <__ieee754_pow+0x260>)
 80105ec:	429c      	cmp	r4, r3
 80105ee:	dd08      	ble.n	8010602 <__ieee754_pow+0x13a>
 80105f0:	f1b9 0f00 	cmp.w	r9, #0
 80105f4:	f2c0 8457 	blt.w	8010ea6 <__ieee754_pow+0x9de>
 80105f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105fc:	e783      	b.n	8010506 <__ieee754_pow+0x3e>
 80105fe:	2302      	movs	r3, #2
 8010600:	e7e5      	b.n	80105ce <__ieee754_pow+0x106>
 8010602:	f1b9 0f00 	cmp.w	r9, #0
 8010606:	f04f 0000 	mov.w	r0, #0
 801060a:	f04f 0100 	mov.w	r1, #0
 801060e:	f6bf af7a 	bge.w	8010506 <__ieee754_pow+0x3e>
 8010612:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010616:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801061a:	e774      	b.n	8010506 <__ieee754_pow+0x3e>
 801061c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010620:	d106      	bne.n	8010630 <__ieee754_pow+0x168>
 8010622:	4632      	mov	r2, r6
 8010624:	463b      	mov	r3, r7
 8010626:	4630      	mov	r0, r6
 8010628:	4639      	mov	r1, r7
 801062a:	f7ef ffb1 	bl	8000590 <__aeabi_dmul>
 801062e:	e76a      	b.n	8010506 <__ieee754_pow+0x3e>
 8010630:	4b3e      	ldr	r3, [pc, #248]	; (801072c <__ieee754_pow+0x264>)
 8010632:	4599      	cmp	r9, r3
 8010634:	d10c      	bne.n	8010650 <__ieee754_pow+0x188>
 8010636:	2d00      	cmp	r5, #0
 8010638:	db0a      	blt.n	8010650 <__ieee754_pow+0x188>
 801063a:	ec47 6b10 	vmov	d0, r6, r7
 801063e:	b009      	add	sp, #36	; 0x24
 8010640:	ecbd 8b06 	vpop	{d8-d10}
 8010644:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010648:	f000 be7a 	b.w	8011340 <__ieee754_sqrt>
 801064c:	2300      	movs	r3, #0
 801064e:	9304      	str	r3, [sp, #16]
 8010650:	ec47 6b10 	vmov	d0, r6, r7
 8010654:	f7ff fcfc 	bl	8010050 <fabs>
 8010658:	ec51 0b10 	vmov	r0, r1, d0
 801065c:	f1ba 0f00 	cmp.w	sl, #0
 8010660:	d129      	bne.n	80106b6 <__ieee754_pow+0x1ee>
 8010662:	b124      	cbz	r4, 801066e <__ieee754_pow+0x1a6>
 8010664:	4b2f      	ldr	r3, [pc, #188]	; (8010724 <__ieee754_pow+0x25c>)
 8010666:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801066a:	429a      	cmp	r2, r3
 801066c:	d123      	bne.n	80106b6 <__ieee754_pow+0x1ee>
 801066e:	f1b9 0f00 	cmp.w	r9, #0
 8010672:	da05      	bge.n	8010680 <__ieee754_pow+0x1b8>
 8010674:	4602      	mov	r2, r0
 8010676:	460b      	mov	r3, r1
 8010678:	2000      	movs	r0, #0
 801067a:	492a      	ldr	r1, [pc, #168]	; (8010724 <__ieee754_pow+0x25c>)
 801067c:	f7f0 f8b2 	bl	80007e4 <__aeabi_ddiv>
 8010680:	2d00      	cmp	r5, #0
 8010682:	f6bf af40 	bge.w	8010506 <__ieee754_pow+0x3e>
 8010686:	9b04      	ldr	r3, [sp, #16]
 8010688:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801068c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010690:	4323      	orrs	r3, r4
 8010692:	d108      	bne.n	80106a6 <__ieee754_pow+0x1de>
 8010694:	4602      	mov	r2, r0
 8010696:	460b      	mov	r3, r1
 8010698:	4610      	mov	r0, r2
 801069a:	4619      	mov	r1, r3
 801069c:	f7ef fdc0 	bl	8000220 <__aeabi_dsub>
 80106a0:	4602      	mov	r2, r0
 80106a2:	460b      	mov	r3, r1
 80106a4:	e78f      	b.n	80105c6 <__ieee754_pow+0xfe>
 80106a6:	9b04      	ldr	r3, [sp, #16]
 80106a8:	2b01      	cmp	r3, #1
 80106aa:	f47f af2c 	bne.w	8010506 <__ieee754_pow+0x3e>
 80106ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80106b2:	4619      	mov	r1, r3
 80106b4:	e727      	b.n	8010506 <__ieee754_pow+0x3e>
 80106b6:	0feb      	lsrs	r3, r5, #31
 80106b8:	3b01      	subs	r3, #1
 80106ba:	9306      	str	r3, [sp, #24]
 80106bc:	9a06      	ldr	r2, [sp, #24]
 80106be:	9b04      	ldr	r3, [sp, #16]
 80106c0:	4313      	orrs	r3, r2
 80106c2:	d102      	bne.n	80106ca <__ieee754_pow+0x202>
 80106c4:	4632      	mov	r2, r6
 80106c6:	463b      	mov	r3, r7
 80106c8:	e7e6      	b.n	8010698 <__ieee754_pow+0x1d0>
 80106ca:	4b19      	ldr	r3, [pc, #100]	; (8010730 <__ieee754_pow+0x268>)
 80106cc:	4598      	cmp	r8, r3
 80106ce:	f340 80fb 	ble.w	80108c8 <__ieee754_pow+0x400>
 80106d2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80106d6:	4598      	cmp	r8, r3
 80106d8:	4b13      	ldr	r3, [pc, #76]	; (8010728 <__ieee754_pow+0x260>)
 80106da:	dd0c      	ble.n	80106f6 <__ieee754_pow+0x22e>
 80106dc:	429c      	cmp	r4, r3
 80106de:	dc0f      	bgt.n	8010700 <__ieee754_pow+0x238>
 80106e0:	f1b9 0f00 	cmp.w	r9, #0
 80106e4:	da0f      	bge.n	8010706 <__ieee754_pow+0x23e>
 80106e6:	2000      	movs	r0, #0
 80106e8:	b009      	add	sp, #36	; 0x24
 80106ea:	ecbd 8b06 	vpop	{d8-d10}
 80106ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106f2:	f002 bd0c 	b.w	801310e <__math_oflow>
 80106f6:	429c      	cmp	r4, r3
 80106f8:	dbf2      	blt.n	80106e0 <__ieee754_pow+0x218>
 80106fa:	4b0a      	ldr	r3, [pc, #40]	; (8010724 <__ieee754_pow+0x25c>)
 80106fc:	429c      	cmp	r4, r3
 80106fe:	dd19      	ble.n	8010734 <__ieee754_pow+0x26c>
 8010700:	f1b9 0f00 	cmp.w	r9, #0
 8010704:	dcef      	bgt.n	80106e6 <__ieee754_pow+0x21e>
 8010706:	2000      	movs	r0, #0
 8010708:	b009      	add	sp, #36	; 0x24
 801070a:	ecbd 8b06 	vpop	{d8-d10}
 801070e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010712:	f002 bcf3 	b.w	80130fc <__math_uflow>
 8010716:	bf00      	nop
 8010718:	fff00000 	.word	0xfff00000
 801071c:	7ff00000 	.word	0x7ff00000
 8010720:	433fffff 	.word	0x433fffff
 8010724:	3ff00000 	.word	0x3ff00000
 8010728:	3fefffff 	.word	0x3fefffff
 801072c:	3fe00000 	.word	0x3fe00000
 8010730:	41e00000 	.word	0x41e00000
 8010734:	4b60      	ldr	r3, [pc, #384]	; (80108b8 <__ieee754_pow+0x3f0>)
 8010736:	2200      	movs	r2, #0
 8010738:	f7ef fd72 	bl	8000220 <__aeabi_dsub>
 801073c:	a354      	add	r3, pc, #336	; (adr r3, 8010890 <__ieee754_pow+0x3c8>)
 801073e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010742:	4604      	mov	r4, r0
 8010744:	460d      	mov	r5, r1
 8010746:	f7ef ff23 	bl	8000590 <__aeabi_dmul>
 801074a:	a353      	add	r3, pc, #332	; (adr r3, 8010898 <__ieee754_pow+0x3d0>)
 801074c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010750:	4606      	mov	r6, r0
 8010752:	460f      	mov	r7, r1
 8010754:	4620      	mov	r0, r4
 8010756:	4629      	mov	r1, r5
 8010758:	f7ef ff1a 	bl	8000590 <__aeabi_dmul>
 801075c:	4b57      	ldr	r3, [pc, #348]	; (80108bc <__ieee754_pow+0x3f4>)
 801075e:	4682      	mov	sl, r0
 8010760:	468b      	mov	fp, r1
 8010762:	2200      	movs	r2, #0
 8010764:	4620      	mov	r0, r4
 8010766:	4629      	mov	r1, r5
 8010768:	f7ef ff12 	bl	8000590 <__aeabi_dmul>
 801076c:	4602      	mov	r2, r0
 801076e:	460b      	mov	r3, r1
 8010770:	a14b      	add	r1, pc, #300	; (adr r1, 80108a0 <__ieee754_pow+0x3d8>)
 8010772:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010776:	f7ef fd53 	bl	8000220 <__aeabi_dsub>
 801077a:	4622      	mov	r2, r4
 801077c:	462b      	mov	r3, r5
 801077e:	f7ef ff07 	bl	8000590 <__aeabi_dmul>
 8010782:	4602      	mov	r2, r0
 8010784:	460b      	mov	r3, r1
 8010786:	2000      	movs	r0, #0
 8010788:	494d      	ldr	r1, [pc, #308]	; (80108c0 <__ieee754_pow+0x3f8>)
 801078a:	f7ef fd49 	bl	8000220 <__aeabi_dsub>
 801078e:	4622      	mov	r2, r4
 8010790:	4680      	mov	r8, r0
 8010792:	4689      	mov	r9, r1
 8010794:	462b      	mov	r3, r5
 8010796:	4620      	mov	r0, r4
 8010798:	4629      	mov	r1, r5
 801079a:	f7ef fef9 	bl	8000590 <__aeabi_dmul>
 801079e:	4602      	mov	r2, r0
 80107a0:	460b      	mov	r3, r1
 80107a2:	4640      	mov	r0, r8
 80107a4:	4649      	mov	r1, r9
 80107a6:	f7ef fef3 	bl	8000590 <__aeabi_dmul>
 80107aa:	a33f      	add	r3, pc, #252	; (adr r3, 80108a8 <__ieee754_pow+0x3e0>)
 80107ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107b0:	f7ef feee 	bl	8000590 <__aeabi_dmul>
 80107b4:	4602      	mov	r2, r0
 80107b6:	460b      	mov	r3, r1
 80107b8:	4650      	mov	r0, sl
 80107ba:	4659      	mov	r1, fp
 80107bc:	f7ef fd30 	bl	8000220 <__aeabi_dsub>
 80107c0:	4602      	mov	r2, r0
 80107c2:	460b      	mov	r3, r1
 80107c4:	4680      	mov	r8, r0
 80107c6:	4689      	mov	r9, r1
 80107c8:	4630      	mov	r0, r6
 80107ca:	4639      	mov	r1, r7
 80107cc:	f7ef fd2a 	bl	8000224 <__adddf3>
 80107d0:	2000      	movs	r0, #0
 80107d2:	4632      	mov	r2, r6
 80107d4:	463b      	mov	r3, r7
 80107d6:	4604      	mov	r4, r0
 80107d8:	460d      	mov	r5, r1
 80107da:	f7ef fd21 	bl	8000220 <__aeabi_dsub>
 80107de:	4602      	mov	r2, r0
 80107e0:	460b      	mov	r3, r1
 80107e2:	4640      	mov	r0, r8
 80107e4:	4649      	mov	r1, r9
 80107e6:	f7ef fd1b 	bl	8000220 <__aeabi_dsub>
 80107ea:	9b04      	ldr	r3, [sp, #16]
 80107ec:	9a06      	ldr	r2, [sp, #24]
 80107ee:	3b01      	subs	r3, #1
 80107f0:	4313      	orrs	r3, r2
 80107f2:	4682      	mov	sl, r0
 80107f4:	468b      	mov	fp, r1
 80107f6:	f040 81e7 	bne.w	8010bc8 <__ieee754_pow+0x700>
 80107fa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80108b0 <__ieee754_pow+0x3e8>
 80107fe:	eeb0 8a47 	vmov.f32	s16, s14
 8010802:	eef0 8a67 	vmov.f32	s17, s15
 8010806:	e9dd 6700 	ldrd	r6, r7, [sp]
 801080a:	2600      	movs	r6, #0
 801080c:	4632      	mov	r2, r6
 801080e:	463b      	mov	r3, r7
 8010810:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010814:	f7ef fd04 	bl	8000220 <__aeabi_dsub>
 8010818:	4622      	mov	r2, r4
 801081a:	462b      	mov	r3, r5
 801081c:	f7ef feb8 	bl	8000590 <__aeabi_dmul>
 8010820:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010824:	4680      	mov	r8, r0
 8010826:	4689      	mov	r9, r1
 8010828:	4650      	mov	r0, sl
 801082a:	4659      	mov	r1, fp
 801082c:	f7ef feb0 	bl	8000590 <__aeabi_dmul>
 8010830:	4602      	mov	r2, r0
 8010832:	460b      	mov	r3, r1
 8010834:	4640      	mov	r0, r8
 8010836:	4649      	mov	r1, r9
 8010838:	f7ef fcf4 	bl	8000224 <__adddf3>
 801083c:	4632      	mov	r2, r6
 801083e:	463b      	mov	r3, r7
 8010840:	4680      	mov	r8, r0
 8010842:	4689      	mov	r9, r1
 8010844:	4620      	mov	r0, r4
 8010846:	4629      	mov	r1, r5
 8010848:	f7ef fea2 	bl	8000590 <__aeabi_dmul>
 801084c:	460b      	mov	r3, r1
 801084e:	4604      	mov	r4, r0
 8010850:	460d      	mov	r5, r1
 8010852:	4602      	mov	r2, r0
 8010854:	4649      	mov	r1, r9
 8010856:	4640      	mov	r0, r8
 8010858:	f7ef fce4 	bl	8000224 <__adddf3>
 801085c:	4b19      	ldr	r3, [pc, #100]	; (80108c4 <__ieee754_pow+0x3fc>)
 801085e:	4299      	cmp	r1, r3
 8010860:	ec45 4b19 	vmov	d9, r4, r5
 8010864:	4606      	mov	r6, r0
 8010866:	460f      	mov	r7, r1
 8010868:	468b      	mov	fp, r1
 801086a:	f340 82f1 	ble.w	8010e50 <__ieee754_pow+0x988>
 801086e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010872:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010876:	4303      	orrs	r3, r0
 8010878:	f000 81e4 	beq.w	8010c44 <__ieee754_pow+0x77c>
 801087c:	ec51 0b18 	vmov	r0, r1, d8
 8010880:	2200      	movs	r2, #0
 8010882:	2300      	movs	r3, #0
 8010884:	f7f0 f8f6 	bl	8000a74 <__aeabi_dcmplt>
 8010888:	3800      	subs	r0, #0
 801088a:	bf18      	it	ne
 801088c:	2001      	movne	r0, #1
 801088e:	e72b      	b.n	80106e8 <__ieee754_pow+0x220>
 8010890:	60000000 	.word	0x60000000
 8010894:	3ff71547 	.word	0x3ff71547
 8010898:	f85ddf44 	.word	0xf85ddf44
 801089c:	3e54ae0b 	.word	0x3e54ae0b
 80108a0:	55555555 	.word	0x55555555
 80108a4:	3fd55555 	.word	0x3fd55555
 80108a8:	652b82fe 	.word	0x652b82fe
 80108ac:	3ff71547 	.word	0x3ff71547
 80108b0:	00000000 	.word	0x00000000
 80108b4:	bff00000 	.word	0xbff00000
 80108b8:	3ff00000 	.word	0x3ff00000
 80108bc:	3fd00000 	.word	0x3fd00000
 80108c0:	3fe00000 	.word	0x3fe00000
 80108c4:	408fffff 	.word	0x408fffff
 80108c8:	4bd5      	ldr	r3, [pc, #852]	; (8010c20 <__ieee754_pow+0x758>)
 80108ca:	402b      	ands	r3, r5
 80108cc:	2200      	movs	r2, #0
 80108ce:	b92b      	cbnz	r3, 80108dc <__ieee754_pow+0x414>
 80108d0:	4bd4      	ldr	r3, [pc, #848]	; (8010c24 <__ieee754_pow+0x75c>)
 80108d2:	f7ef fe5d 	bl	8000590 <__aeabi_dmul>
 80108d6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80108da:	460c      	mov	r4, r1
 80108dc:	1523      	asrs	r3, r4, #20
 80108de:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80108e2:	4413      	add	r3, r2
 80108e4:	9305      	str	r3, [sp, #20]
 80108e6:	4bd0      	ldr	r3, [pc, #832]	; (8010c28 <__ieee754_pow+0x760>)
 80108e8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80108ec:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80108f0:	429c      	cmp	r4, r3
 80108f2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80108f6:	dd08      	ble.n	801090a <__ieee754_pow+0x442>
 80108f8:	4bcc      	ldr	r3, [pc, #816]	; (8010c2c <__ieee754_pow+0x764>)
 80108fa:	429c      	cmp	r4, r3
 80108fc:	f340 8162 	ble.w	8010bc4 <__ieee754_pow+0x6fc>
 8010900:	9b05      	ldr	r3, [sp, #20]
 8010902:	3301      	adds	r3, #1
 8010904:	9305      	str	r3, [sp, #20]
 8010906:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801090a:	2400      	movs	r4, #0
 801090c:	00e3      	lsls	r3, r4, #3
 801090e:	9307      	str	r3, [sp, #28]
 8010910:	4bc7      	ldr	r3, [pc, #796]	; (8010c30 <__ieee754_pow+0x768>)
 8010912:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010916:	ed93 7b00 	vldr	d7, [r3]
 801091a:	4629      	mov	r1, r5
 801091c:	ec53 2b17 	vmov	r2, r3, d7
 8010920:	eeb0 9a47 	vmov.f32	s18, s14
 8010924:	eef0 9a67 	vmov.f32	s19, s15
 8010928:	4682      	mov	sl, r0
 801092a:	f7ef fc79 	bl	8000220 <__aeabi_dsub>
 801092e:	4652      	mov	r2, sl
 8010930:	4606      	mov	r6, r0
 8010932:	460f      	mov	r7, r1
 8010934:	462b      	mov	r3, r5
 8010936:	ec51 0b19 	vmov	r0, r1, d9
 801093a:	f7ef fc73 	bl	8000224 <__adddf3>
 801093e:	4602      	mov	r2, r0
 8010940:	460b      	mov	r3, r1
 8010942:	2000      	movs	r0, #0
 8010944:	49bb      	ldr	r1, [pc, #748]	; (8010c34 <__ieee754_pow+0x76c>)
 8010946:	f7ef ff4d 	bl	80007e4 <__aeabi_ddiv>
 801094a:	ec41 0b1a 	vmov	d10, r0, r1
 801094e:	4602      	mov	r2, r0
 8010950:	460b      	mov	r3, r1
 8010952:	4630      	mov	r0, r6
 8010954:	4639      	mov	r1, r7
 8010956:	f7ef fe1b 	bl	8000590 <__aeabi_dmul>
 801095a:	2300      	movs	r3, #0
 801095c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010960:	9302      	str	r3, [sp, #8]
 8010962:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010966:	46ab      	mov	fp, r5
 8010968:	106d      	asrs	r5, r5, #1
 801096a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801096e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010972:	ec41 0b18 	vmov	d8, r0, r1
 8010976:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801097a:	2200      	movs	r2, #0
 801097c:	4640      	mov	r0, r8
 801097e:	4649      	mov	r1, r9
 8010980:	4614      	mov	r4, r2
 8010982:	461d      	mov	r5, r3
 8010984:	f7ef fe04 	bl	8000590 <__aeabi_dmul>
 8010988:	4602      	mov	r2, r0
 801098a:	460b      	mov	r3, r1
 801098c:	4630      	mov	r0, r6
 801098e:	4639      	mov	r1, r7
 8010990:	f7ef fc46 	bl	8000220 <__aeabi_dsub>
 8010994:	ec53 2b19 	vmov	r2, r3, d9
 8010998:	4606      	mov	r6, r0
 801099a:	460f      	mov	r7, r1
 801099c:	4620      	mov	r0, r4
 801099e:	4629      	mov	r1, r5
 80109a0:	f7ef fc3e 	bl	8000220 <__aeabi_dsub>
 80109a4:	4602      	mov	r2, r0
 80109a6:	460b      	mov	r3, r1
 80109a8:	4650      	mov	r0, sl
 80109aa:	4659      	mov	r1, fp
 80109ac:	f7ef fc38 	bl	8000220 <__aeabi_dsub>
 80109b0:	4642      	mov	r2, r8
 80109b2:	464b      	mov	r3, r9
 80109b4:	f7ef fdec 	bl	8000590 <__aeabi_dmul>
 80109b8:	4602      	mov	r2, r0
 80109ba:	460b      	mov	r3, r1
 80109bc:	4630      	mov	r0, r6
 80109be:	4639      	mov	r1, r7
 80109c0:	f7ef fc2e 	bl	8000220 <__aeabi_dsub>
 80109c4:	ec53 2b1a 	vmov	r2, r3, d10
 80109c8:	f7ef fde2 	bl	8000590 <__aeabi_dmul>
 80109cc:	ec53 2b18 	vmov	r2, r3, d8
 80109d0:	ec41 0b19 	vmov	d9, r0, r1
 80109d4:	ec51 0b18 	vmov	r0, r1, d8
 80109d8:	f7ef fdda 	bl	8000590 <__aeabi_dmul>
 80109dc:	a37c      	add	r3, pc, #496	; (adr r3, 8010bd0 <__ieee754_pow+0x708>)
 80109de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e2:	4604      	mov	r4, r0
 80109e4:	460d      	mov	r5, r1
 80109e6:	f7ef fdd3 	bl	8000590 <__aeabi_dmul>
 80109ea:	a37b      	add	r3, pc, #492	; (adr r3, 8010bd8 <__ieee754_pow+0x710>)
 80109ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f0:	f7ef fc18 	bl	8000224 <__adddf3>
 80109f4:	4622      	mov	r2, r4
 80109f6:	462b      	mov	r3, r5
 80109f8:	f7ef fdca 	bl	8000590 <__aeabi_dmul>
 80109fc:	a378      	add	r3, pc, #480	; (adr r3, 8010be0 <__ieee754_pow+0x718>)
 80109fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a02:	f7ef fc0f 	bl	8000224 <__adddf3>
 8010a06:	4622      	mov	r2, r4
 8010a08:	462b      	mov	r3, r5
 8010a0a:	f7ef fdc1 	bl	8000590 <__aeabi_dmul>
 8010a0e:	a376      	add	r3, pc, #472	; (adr r3, 8010be8 <__ieee754_pow+0x720>)
 8010a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a14:	f7ef fc06 	bl	8000224 <__adddf3>
 8010a18:	4622      	mov	r2, r4
 8010a1a:	462b      	mov	r3, r5
 8010a1c:	f7ef fdb8 	bl	8000590 <__aeabi_dmul>
 8010a20:	a373      	add	r3, pc, #460	; (adr r3, 8010bf0 <__ieee754_pow+0x728>)
 8010a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a26:	f7ef fbfd 	bl	8000224 <__adddf3>
 8010a2a:	4622      	mov	r2, r4
 8010a2c:	462b      	mov	r3, r5
 8010a2e:	f7ef fdaf 	bl	8000590 <__aeabi_dmul>
 8010a32:	a371      	add	r3, pc, #452	; (adr r3, 8010bf8 <__ieee754_pow+0x730>)
 8010a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a38:	f7ef fbf4 	bl	8000224 <__adddf3>
 8010a3c:	4622      	mov	r2, r4
 8010a3e:	4606      	mov	r6, r0
 8010a40:	460f      	mov	r7, r1
 8010a42:	462b      	mov	r3, r5
 8010a44:	4620      	mov	r0, r4
 8010a46:	4629      	mov	r1, r5
 8010a48:	f7ef fda2 	bl	8000590 <__aeabi_dmul>
 8010a4c:	4602      	mov	r2, r0
 8010a4e:	460b      	mov	r3, r1
 8010a50:	4630      	mov	r0, r6
 8010a52:	4639      	mov	r1, r7
 8010a54:	f7ef fd9c 	bl	8000590 <__aeabi_dmul>
 8010a58:	4642      	mov	r2, r8
 8010a5a:	4604      	mov	r4, r0
 8010a5c:	460d      	mov	r5, r1
 8010a5e:	464b      	mov	r3, r9
 8010a60:	ec51 0b18 	vmov	r0, r1, d8
 8010a64:	f7ef fbde 	bl	8000224 <__adddf3>
 8010a68:	ec53 2b19 	vmov	r2, r3, d9
 8010a6c:	f7ef fd90 	bl	8000590 <__aeabi_dmul>
 8010a70:	4622      	mov	r2, r4
 8010a72:	462b      	mov	r3, r5
 8010a74:	f7ef fbd6 	bl	8000224 <__adddf3>
 8010a78:	4642      	mov	r2, r8
 8010a7a:	4682      	mov	sl, r0
 8010a7c:	468b      	mov	fp, r1
 8010a7e:	464b      	mov	r3, r9
 8010a80:	4640      	mov	r0, r8
 8010a82:	4649      	mov	r1, r9
 8010a84:	f7ef fd84 	bl	8000590 <__aeabi_dmul>
 8010a88:	4b6b      	ldr	r3, [pc, #428]	; (8010c38 <__ieee754_pow+0x770>)
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	4606      	mov	r6, r0
 8010a8e:	460f      	mov	r7, r1
 8010a90:	f7ef fbc8 	bl	8000224 <__adddf3>
 8010a94:	4652      	mov	r2, sl
 8010a96:	465b      	mov	r3, fp
 8010a98:	f7ef fbc4 	bl	8000224 <__adddf3>
 8010a9c:	2000      	movs	r0, #0
 8010a9e:	4604      	mov	r4, r0
 8010aa0:	460d      	mov	r5, r1
 8010aa2:	4602      	mov	r2, r0
 8010aa4:	460b      	mov	r3, r1
 8010aa6:	4640      	mov	r0, r8
 8010aa8:	4649      	mov	r1, r9
 8010aaa:	f7ef fd71 	bl	8000590 <__aeabi_dmul>
 8010aae:	4b62      	ldr	r3, [pc, #392]	; (8010c38 <__ieee754_pow+0x770>)
 8010ab0:	4680      	mov	r8, r0
 8010ab2:	4689      	mov	r9, r1
 8010ab4:	2200      	movs	r2, #0
 8010ab6:	4620      	mov	r0, r4
 8010ab8:	4629      	mov	r1, r5
 8010aba:	f7ef fbb1 	bl	8000220 <__aeabi_dsub>
 8010abe:	4632      	mov	r2, r6
 8010ac0:	463b      	mov	r3, r7
 8010ac2:	f7ef fbad 	bl	8000220 <__aeabi_dsub>
 8010ac6:	4602      	mov	r2, r0
 8010ac8:	460b      	mov	r3, r1
 8010aca:	4650      	mov	r0, sl
 8010acc:	4659      	mov	r1, fp
 8010ace:	f7ef fba7 	bl	8000220 <__aeabi_dsub>
 8010ad2:	ec53 2b18 	vmov	r2, r3, d8
 8010ad6:	f7ef fd5b 	bl	8000590 <__aeabi_dmul>
 8010ada:	4622      	mov	r2, r4
 8010adc:	4606      	mov	r6, r0
 8010ade:	460f      	mov	r7, r1
 8010ae0:	462b      	mov	r3, r5
 8010ae2:	ec51 0b19 	vmov	r0, r1, d9
 8010ae6:	f7ef fd53 	bl	8000590 <__aeabi_dmul>
 8010aea:	4602      	mov	r2, r0
 8010aec:	460b      	mov	r3, r1
 8010aee:	4630      	mov	r0, r6
 8010af0:	4639      	mov	r1, r7
 8010af2:	f7ef fb97 	bl	8000224 <__adddf3>
 8010af6:	4606      	mov	r6, r0
 8010af8:	460f      	mov	r7, r1
 8010afa:	4602      	mov	r2, r0
 8010afc:	460b      	mov	r3, r1
 8010afe:	4640      	mov	r0, r8
 8010b00:	4649      	mov	r1, r9
 8010b02:	f7ef fb8f 	bl	8000224 <__adddf3>
 8010b06:	a33e      	add	r3, pc, #248	; (adr r3, 8010c00 <__ieee754_pow+0x738>)
 8010b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b0c:	2000      	movs	r0, #0
 8010b0e:	4604      	mov	r4, r0
 8010b10:	460d      	mov	r5, r1
 8010b12:	f7ef fd3d 	bl	8000590 <__aeabi_dmul>
 8010b16:	4642      	mov	r2, r8
 8010b18:	ec41 0b18 	vmov	d8, r0, r1
 8010b1c:	464b      	mov	r3, r9
 8010b1e:	4620      	mov	r0, r4
 8010b20:	4629      	mov	r1, r5
 8010b22:	f7ef fb7d 	bl	8000220 <__aeabi_dsub>
 8010b26:	4602      	mov	r2, r0
 8010b28:	460b      	mov	r3, r1
 8010b2a:	4630      	mov	r0, r6
 8010b2c:	4639      	mov	r1, r7
 8010b2e:	f7ef fb77 	bl	8000220 <__aeabi_dsub>
 8010b32:	a335      	add	r3, pc, #212	; (adr r3, 8010c08 <__ieee754_pow+0x740>)
 8010b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b38:	f7ef fd2a 	bl	8000590 <__aeabi_dmul>
 8010b3c:	a334      	add	r3, pc, #208	; (adr r3, 8010c10 <__ieee754_pow+0x748>)
 8010b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b42:	4606      	mov	r6, r0
 8010b44:	460f      	mov	r7, r1
 8010b46:	4620      	mov	r0, r4
 8010b48:	4629      	mov	r1, r5
 8010b4a:	f7ef fd21 	bl	8000590 <__aeabi_dmul>
 8010b4e:	4602      	mov	r2, r0
 8010b50:	460b      	mov	r3, r1
 8010b52:	4630      	mov	r0, r6
 8010b54:	4639      	mov	r1, r7
 8010b56:	f7ef fb65 	bl	8000224 <__adddf3>
 8010b5a:	9a07      	ldr	r2, [sp, #28]
 8010b5c:	4b37      	ldr	r3, [pc, #220]	; (8010c3c <__ieee754_pow+0x774>)
 8010b5e:	4413      	add	r3, r2
 8010b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b64:	f7ef fb5e 	bl	8000224 <__adddf3>
 8010b68:	4682      	mov	sl, r0
 8010b6a:	9805      	ldr	r0, [sp, #20]
 8010b6c:	468b      	mov	fp, r1
 8010b6e:	f7ef fca5 	bl	80004bc <__aeabi_i2d>
 8010b72:	9a07      	ldr	r2, [sp, #28]
 8010b74:	4b32      	ldr	r3, [pc, #200]	; (8010c40 <__ieee754_pow+0x778>)
 8010b76:	4413      	add	r3, r2
 8010b78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010b7c:	4606      	mov	r6, r0
 8010b7e:	460f      	mov	r7, r1
 8010b80:	4652      	mov	r2, sl
 8010b82:	465b      	mov	r3, fp
 8010b84:	ec51 0b18 	vmov	r0, r1, d8
 8010b88:	f7ef fb4c 	bl	8000224 <__adddf3>
 8010b8c:	4642      	mov	r2, r8
 8010b8e:	464b      	mov	r3, r9
 8010b90:	f7ef fb48 	bl	8000224 <__adddf3>
 8010b94:	4632      	mov	r2, r6
 8010b96:	463b      	mov	r3, r7
 8010b98:	f7ef fb44 	bl	8000224 <__adddf3>
 8010b9c:	2000      	movs	r0, #0
 8010b9e:	4632      	mov	r2, r6
 8010ba0:	463b      	mov	r3, r7
 8010ba2:	4604      	mov	r4, r0
 8010ba4:	460d      	mov	r5, r1
 8010ba6:	f7ef fb3b 	bl	8000220 <__aeabi_dsub>
 8010baa:	4642      	mov	r2, r8
 8010bac:	464b      	mov	r3, r9
 8010bae:	f7ef fb37 	bl	8000220 <__aeabi_dsub>
 8010bb2:	ec53 2b18 	vmov	r2, r3, d8
 8010bb6:	f7ef fb33 	bl	8000220 <__aeabi_dsub>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	460b      	mov	r3, r1
 8010bbe:	4650      	mov	r0, sl
 8010bc0:	4659      	mov	r1, fp
 8010bc2:	e610      	b.n	80107e6 <__ieee754_pow+0x31e>
 8010bc4:	2401      	movs	r4, #1
 8010bc6:	e6a1      	b.n	801090c <__ieee754_pow+0x444>
 8010bc8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8010c18 <__ieee754_pow+0x750>
 8010bcc:	e617      	b.n	80107fe <__ieee754_pow+0x336>
 8010bce:	bf00      	nop
 8010bd0:	4a454eef 	.word	0x4a454eef
 8010bd4:	3fca7e28 	.word	0x3fca7e28
 8010bd8:	93c9db65 	.word	0x93c9db65
 8010bdc:	3fcd864a 	.word	0x3fcd864a
 8010be0:	a91d4101 	.word	0xa91d4101
 8010be4:	3fd17460 	.word	0x3fd17460
 8010be8:	518f264d 	.word	0x518f264d
 8010bec:	3fd55555 	.word	0x3fd55555
 8010bf0:	db6fabff 	.word	0xdb6fabff
 8010bf4:	3fdb6db6 	.word	0x3fdb6db6
 8010bf8:	33333303 	.word	0x33333303
 8010bfc:	3fe33333 	.word	0x3fe33333
 8010c00:	e0000000 	.word	0xe0000000
 8010c04:	3feec709 	.word	0x3feec709
 8010c08:	dc3a03fd 	.word	0xdc3a03fd
 8010c0c:	3feec709 	.word	0x3feec709
 8010c10:	145b01f5 	.word	0x145b01f5
 8010c14:	be3e2fe0 	.word	0xbe3e2fe0
 8010c18:	00000000 	.word	0x00000000
 8010c1c:	3ff00000 	.word	0x3ff00000
 8010c20:	7ff00000 	.word	0x7ff00000
 8010c24:	43400000 	.word	0x43400000
 8010c28:	0003988e 	.word	0x0003988e
 8010c2c:	000bb679 	.word	0x000bb679
 8010c30:	08013cf0 	.word	0x08013cf0
 8010c34:	3ff00000 	.word	0x3ff00000
 8010c38:	40080000 	.word	0x40080000
 8010c3c:	08013d10 	.word	0x08013d10
 8010c40:	08013d00 	.word	0x08013d00
 8010c44:	a3b5      	add	r3, pc, #724	; (adr r3, 8010f1c <__ieee754_pow+0xa54>)
 8010c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c4a:	4640      	mov	r0, r8
 8010c4c:	4649      	mov	r1, r9
 8010c4e:	f7ef fae9 	bl	8000224 <__adddf3>
 8010c52:	4622      	mov	r2, r4
 8010c54:	ec41 0b1a 	vmov	d10, r0, r1
 8010c58:	462b      	mov	r3, r5
 8010c5a:	4630      	mov	r0, r6
 8010c5c:	4639      	mov	r1, r7
 8010c5e:	f7ef fadf 	bl	8000220 <__aeabi_dsub>
 8010c62:	4602      	mov	r2, r0
 8010c64:	460b      	mov	r3, r1
 8010c66:	ec51 0b1a 	vmov	r0, r1, d10
 8010c6a:	f7ef ff21 	bl	8000ab0 <__aeabi_dcmpgt>
 8010c6e:	2800      	cmp	r0, #0
 8010c70:	f47f ae04 	bne.w	801087c <__ieee754_pow+0x3b4>
 8010c74:	4aa4      	ldr	r2, [pc, #656]	; (8010f08 <__ieee754_pow+0xa40>)
 8010c76:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010c7a:	4293      	cmp	r3, r2
 8010c7c:	f340 8108 	ble.w	8010e90 <__ieee754_pow+0x9c8>
 8010c80:	151b      	asrs	r3, r3, #20
 8010c82:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010c86:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010c8a:	fa4a f303 	asr.w	r3, sl, r3
 8010c8e:	445b      	add	r3, fp
 8010c90:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010c94:	4e9d      	ldr	r6, [pc, #628]	; (8010f0c <__ieee754_pow+0xa44>)
 8010c96:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010c9a:	4116      	asrs	r6, r2
 8010c9c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010ca0:	2000      	movs	r0, #0
 8010ca2:	ea23 0106 	bic.w	r1, r3, r6
 8010ca6:	f1c2 0214 	rsb	r2, r2, #20
 8010caa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010cae:	fa4a fa02 	asr.w	sl, sl, r2
 8010cb2:	f1bb 0f00 	cmp.w	fp, #0
 8010cb6:	4602      	mov	r2, r0
 8010cb8:	460b      	mov	r3, r1
 8010cba:	4620      	mov	r0, r4
 8010cbc:	4629      	mov	r1, r5
 8010cbe:	bfb8      	it	lt
 8010cc0:	f1ca 0a00 	rsblt	sl, sl, #0
 8010cc4:	f7ef faac 	bl	8000220 <__aeabi_dsub>
 8010cc8:	ec41 0b19 	vmov	d9, r0, r1
 8010ccc:	4642      	mov	r2, r8
 8010cce:	464b      	mov	r3, r9
 8010cd0:	ec51 0b19 	vmov	r0, r1, d9
 8010cd4:	f7ef faa6 	bl	8000224 <__adddf3>
 8010cd8:	a37b      	add	r3, pc, #492	; (adr r3, 8010ec8 <__ieee754_pow+0xa00>)
 8010cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cde:	2000      	movs	r0, #0
 8010ce0:	4604      	mov	r4, r0
 8010ce2:	460d      	mov	r5, r1
 8010ce4:	f7ef fc54 	bl	8000590 <__aeabi_dmul>
 8010ce8:	ec53 2b19 	vmov	r2, r3, d9
 8010cec:	4606      	mov	r6, r0
 8010cee:	460f      	mov	r7, r1
 8010cf0:	4620      	mov	r0, r4
 8010cf2:	4629      	mov	r1, r5
 8010cf4:	f7ef fa94 	bl	8000220 <__aeabi_dsub>
 8010cf8:	4602      	mov	r2, r0
 8010cfa:	460b      	mov	r3, r1
 8010cfc:	4640      	mov	r0, r8
 8010cfe:	4649      	mov	r1, r9
 8010d00:	f7ef fa8e 	bl	8000220 <__aeabi_dsub>
 8010d04:	a372      	add	r3, pc, #456	; (adr r3, 8010ed0 <__ieee754_pow+0xa08>)
 8010d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d0a:	f7ef fc41 	bl	8000590 <__aeabi_dmul>
 8010d0e:	a372      	add	r3, pc, #456	; (adr r3, 8010ed8 <__ieee754_pow+0xa10>)
 8010d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d14:	4680      	mov	r8, r0
 8010d16:	4689      	mov	r9, r1
 8010d18:	4620      	mov	r0, r4
 8010d1a:	4629      	mov	r1, r5
 8010d1c:	f7ef fc38 	bl	8000590 <__aeabi_dmul>
 8010d20:	4602      	mov	r2, r0
 8010d22:	460b      	mov	r3, r1
 8010d24:	4640      	mov	r0, r8
 8010d26:	4649      	mov	r1, r9
 8010d28:	f7ef fa7c 	bl	8000224 <__adddf3>
 8010d2c:	4604      	mov	r4, r0
 8010d2e:	460d      	mov	r5, r1
 8010d30:	4602      	mov	r2, r0
 8010d32:	460b      	mov	r3, r1
 8010d34:	4630      	mov	r0, r6
 8010d36:	4639      	mov	r1, r7
 8010d38:	f7ef fa74 	bl	8000224 <__adddf3>
 8010d3c:	4632      	mov	r2, r6
 8010d3e:	463b      	mov	r3, r7
 8010d40:	4680      	mov	r8, r0
 8010d42:	4689      	mov	r9, r1
 8010d44:	f7ef fa6c 	bl	8000220 <__aeabi_dsub>
 8010d48:	4602      	mov	r2, r0
 8010d4a:	460b      	mov	r3, r1
 8010d4c:	4620      	mov	r0, r4
 8010d4e:	4629      	mov	r1, r5
 8010d50:	f7ef fa66 	bl	8000220 <__aeabi_dsub>
 8010d54:	4642      	mov	r2, r8
 8010d56:	4606      	mov	r6, r0
 8010d58:	460f      	mov	r7, r1
 8010d5a:	464b      	mov	r3, r9
 8010d5c:	4640      	mov	r0, r8
 8010d5e:	4649      	mov	r1, r9
 8010d60:	f7ef fc16 	bl	8000590 <__aeabi_dmul>
 8010d64:	a35e      	add	r3, pc, #376	; (adr r3, 8010ee0 <__ieee754_pow+0xa18>)
 8010d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d6a:	4604      	mov	r4, r0
 8010d6c:	460d      	mov	r5, r1
 8010d6e:	f7ef fc0f 	bl	8000590 <__aeabi_dmul>
 8010d72:	a35d      	add	r3, pc, #372	; (adr r3, 8010ee8 <__ieee754_pow+0xa20>)
 8010d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d78:	f7ef fa52 	bl	8000220 <__aeabi_dsub>
 8010d7c:	4622      	mov	r2, r4
 8010d7e:	462b      	mov	r3, r5
 8010d80:	f7ef fc06 	bl	8000590 <__aeabi_dmul>
 8010d84:	a35a      	add	r3, pc, #360	; (adr r3, 8010ef0 <__ieee754_pow+0xa28>)
 8010d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d8a:	f7ef fa4b 	bl	8000224 <__adddf3>
 8010d8e:	4622      	mov	r2, r4
 8010d90:	462b      	mov	r3, r5
 8010d92:	f7ef fbfd 	bl	8000590 <__aeabi_dmul>
 8010d96:	a358      	add	r3, pc, #352	; (adr r3, 8010ef8 <__ieee754_pow+0xa30>)
 8010d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d9c:	f7ef fa40 	bl	8000220 <__aeabi_dsub>
 8010da0:	4622      	mov	r2, r4
 8010da2:	462b      	mov	r3, r5
 8010da4:	f7ef fbf4 	bl	8000590 <__aeabi_dmul>
 8010da8:	a355      	add	r3, pc, #340	; (adr r3, 8010f00 <__ieee754_pow+0xa38>)
 8010daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dae:	f7ef fa39 	bl	8000224 <__adddf3>
 8010db2:	4622      	mov	r2, r4
 8010db4:	462b      	mov	r3, r5
 8010db6:	f7ef fbeb 	bl	8000590 <__aeabi_dmul>
 8010dba:	4602      	mov	r2, r0
 8010dbc:	460b      	mov	r3, r1
 8010dbe:	4640      	mov	r0, r8
 8010dc0:	4649      	mov	r1, r9
 8010dc2:	f7ef fa2d 	bl	8000220 <__aeabi_dsub>
 8010dc6:	4604      	mov	r4, r0
 8010dc8:	460d      	mov	r5, r1
 8010dca:	4602      	mov	r2, r0
 8010dcc:	460b      	mov	r3, r1
 8010dce:	4640      	mov	r0, r8
 8010dd0:	4649      	mov	r1, r9
 8010dd2:	f7ef fbdd 	bl	8000590 <__aeabi_dmul>
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	ec41 0b19 	vmov	d9, r0, r1
 8010ddc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010de0:	4620      	mov	r0, r4
 8010de2:	4629      	mov	r1, r5
 8010de4:	f7ef fa1c 	bl	8000220 <__aeabi_dsub>
 8010de8:	4602      	mov	r2, r0
 8010dea:	460b      	mov	r3, r1
 8010dec:	ec51 0b19 	vmov	r0, r1, d9
 8010df0:	f7ef fcf8 	bl	80007e4 <__aeabi_ddiv>
 8010df4:	4632      	mov	r2, r6
 8010df6:	4604      	mov	r4, r0
 8010df8:	460d      	mov	r5, r1
 8010dfa:	463b      	mov	r3, r7
 8010dfc:	4640      	mov	r0, r8
 8010dfe:	4649      	mov	r1, r9
 8010e00:	f7ef fbc6 	bl	8000590 <__aeabi_dmul>
 8010e04:	4632      	mov	r2, r6
 8010e06:	463b      	mov	r3, r7
 8010e08:	f7ef fa0c 	bl	8000224 <__adddf3>
 8010e0c:	4602      	mov	r2, r0
 8010e0e:	460b      	mov	r3, r1
 8010e10:	4620      	mov	r0, r4
 8010e12:	4629      	mov	r1, r5
 8010e14:	f7ef fa04 	bl	8000220 <__aeabi_dsub>
 8010e18:	4642      	mov	r2, r8
 8010e1a:	464b      	mov	r3, r9
 8010e1c:	f7ef fa00 	bl	8000220 <__aeabi_dsub>
 8010e20:	460b      	mov	r3, r1
 8010e22:	4602      	mov	r2, r0
 8010e24:	493a      	ldr	r1, [pc, #232]	; (8010f10 <__ieee754_pow+0xa48>)
 8010e26:	2000      	movs	r0, #0
 8010e28:	f7ef f9fa 	bl	8000220 <__aeabi_dsub>
 8010e2c:	ec41 0b10 	vmov	d0, r0, r1
 8010e30:	ee10 3a90 	vmov	r3, s1
 8010e34:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8010e38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010e3c:	da2b      	bge.n	8010e96 <__ieee754_pow+0x9ce>
 8010e3e:	4650      	mov	r0, sl
 8010e40:	f002 fa1e 	bl	8013280 <scalbn>
 8010e44:	ec51 0b10 	vmov	r0, r1, d0
 8010e48:	ec53 2b18 	vmov	r2, r3, d8
 8010e4c:	f7ff bbed 	b.w	801062a <__ieee754_pow+0x162>
 8010e50:	4b30      	ldr	r3, [pc, #192]	; (8010f14 <__ieee754_pow+0xa4c>)
 8010e52:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010e56:	429e      	cmp	r6, r3
 8010e58:	f77f af0c 	ble.w	8010c74 <__ieee754_pow+0x7ac>
 8010e5c:	4b2e      	ldr	r3, [pc, #184]	; (8010f18 <__ieee754_pow+0xa50>)
 8010e5e:	440b      	add	r3, r1
 8010e60:	4303      	orrs	r3, r0
 8010e62:	d009      	beq.n	8010e78 <__ieee754_pow+0x9b0>
 8010e64:	ec51 0b18 	vmov	r0, r1, d8
 8010e68:	2200      	movs	r2, #0
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	f7ef fe02 	bl	8000a74 <__aeabi_dcmplt>
 8010e70:	3800      	subs	r0, #0
 8010e72:	bf18      	it	ne
 8010e74:	2001      	movne	r0, #1
 8010e76:	e447      	b.n	8010708 <__ieee754_pow+0x240>
 8010e78:	4622      	mov	r2, r4
 8010e7a:	462b      	mov	r3, r5
 8010e7c:	f7ef f9d0 	bl	8000220 <__aeabi_dsub>
 8010e80:	4642      	mov	r2, r8
 8010e82:	464b      	mov	r3, r9
 8010e84:	f7ef fe0a 	bl	8000a9c <__aeabi_dcmpge>
 8010e88:	2800      	cmp	r0, #0
 8010e8a:	f43f aef3 	beq.w	8010c74 <__ieee754_pow+0x7ac>
 8010e8e:	e7e9      	b.n	8010e64 <__ieee754_pow+0x99c>
 8010e90:	f04f 0a00 	mov.w	sl, #0
 8010e94:	e71a      	b.n	8010ccc <__ieee754_pow+0x804>
 8010e96:	ec51 0b10 	vmov	r0, r1, d0
 8010e9a:	4619      	mov	r1, r3
 8010e9c:	e7d4      	b.n	8010e48 <__ieee754_pow+0x980>
 8010e9e:	491c      	ldr	r1, [pc, #112]	; (8010f10 <__ieee754_pow+0xa48>)
 8010ea0:	2000      	movs	r0, #0
 8010ea2:	f7ff bb30 	b.w	8010506 <__ieee754_pow+0x3e>
 8010ea6:	2000      	movs	r0, #0
 8010ea8:	2100      	movs	r1, #0
 8010eaa:	f7ff bb2c 	b.w	8010506 <__ieee754_pow+0x3e>
 8010eae:	4630      	mov	r0, r6
 8010eb0:	4639      	mov	r1, r7
 8010eb2:	f7ff bb28 	b.w	8010506 <__ieee754_pow+0x3e>
 8010eb6:	9204      	str	r2, [sp, #16]
 8010eb8:	f7ff bb7a 	b.w	80105b0 <__ieee754_pow+0xe8>
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	f7ff bb64 	b.w	801058a <__ieee754_pow+0xc2>
 8010ec2:	bf00      	nop
 8010ec4:	f3af 8000 	nop.w
 8010ec8:	00000000 	.word	0x00000000
 8010ecc:	3fe62e43 	.word	0x3fe62e43
 8010ed0:	fefa39ef 	.word	0xfefa39ef
 8010ed4:	3fe62e42 	.word	0x3fe62e42
 8010ed8:	0ca86c39 	.word	0x0ca86c39
 8010edc:	be205c61 	.word	0xbe205c61
 8010ee0:	72bea4d0 	.word	0x72bea4d0
 8010ee4:	3e663769 	.word	0x3e663769
 8010ee8:	c5d26bf1 	.word	0xc5d26bf1
 8010eec:	3ebbbd41 	.word	0x3ebbbd41
 8010ef0:	af25de2c 	.word	0xaf25de2c
 8010ef4:	3f11566a 	.word	0x3f11566a
 8010ef8:	16bebd93 	.word	0x16bebd93
 8010efc:	3f66c16c 	.word	0x3f66c16c
 8010f00:	5555553e 	.word	0x5555553e
 8010f04:	3fc55555 	.word	0x3fc55555
 8010f08:	3fe00000 	.word	0x3fe00000
 8010f0c:	000fffff 	.word	0x000fffff
 8010f10:	3ff00000 	.word	0x3ff00000
 8010f14:	4090cbff 	.word	0x4090cbff
 8010f18:	3f6f3400 	.word	0x3f6f3400
 8010f1c:	652b82fe 	.word	0x652b82fe
 8010f20:	3c971547 	.word	0x3c971547
 8010f24:	00000000 	.word	0x00000000

08010f28 <__ieee754_rem_pio2>:
 8010f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f2c:	ed2d 8b02 	vpush	{d8}
 8010f30:	ec55 4b10 	vmov	r4, r5, d0
 8010f34:	4bca      	ldr	r3, [pc, #808]	; (8011260 <__ieee754_rem_pio2+0x338>)
 8010f36:	b08b      	sub	sp, #44	; 0x2c
 8010f38:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8010f3c:	4598      	cmp	r8, r3
 8010f3e:	4682      	mov	sl, r0
 8010f40:	9502      	str	r5, [sp, #8]
 8010f42:	dc08      	bgt.n	8010f56 <__ieee754_rem_pio2+0x2e>
 8010f44:	2200      	movs	r2, #0
 8010f46:	2300      	movs	r3, #0
 8010f48:	ed80 0b00 	vstr	d0, [r0]
 8010f4c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010f50:	f04f 0b00 	mov.w	fp, #0
 8010f54:	e028      	b.n	8010fa8 <__ieee754_rem_pio2+0x80>
 8010f56:	4bc3      	ldr	r3, [pc, #780]	; (8011264 <__ieee754_rem_pio2+0x33c>)
 8010f58:	4598      	cmp	r8, r3
 8010f5a:	dc78      	bgt.n	801104e <__ieee754_rem_pio2+0x126>
 8010f5c:	9b02      	ldr	r3, [sp, #8]
 8010f5e:	4ec2      	ldr	r6, [pc, #776]	; (8011268 <__ieee754_rem_pio2+0x340>)
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	ee10 0a10 	vmov	r0, s0
 8010f66:	a3b0      	add	r3, pc, #704	; (adr r3, 8011228 <__ieee754_rem_pio2+0x300>)
 8010f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f6c:	4629      	mov	r1, r5
 8010f6e:	dd39      	ble.n	8010fe4 <__ieee754_rem_pio2+0xbc>
 8010f70:	f7ef f956 	bl	8000220 <__aeabi_dsub>
 8010f74:	45b0      	cmp	r8, r6
 8010f76:	4604      	mov	r4, r0
 8010f78:	460d      	mov	r5, r1
 8010f7a:	d01b      	beq.n	8010fb4 <__ieee754_rem_pio2+0x8c>
 8010f7c:	a3ac      	add	r3, pc, #688	; (adr r3, 8011230 <__ieee754_rem_pio2+0x308>)
 8010f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f82:	f7ef f94d 	bl	8000220 <__aeabi_dsub>
 8010f86:	4602      	mov	r2, r0
 8010f88:	460b      	mov	r3, r1
 8010f8a:	e9ca 2300 	strd	r2, r3, [sl]
 8010f8e:	4620      	mov	r0, r4
 8010f90:	4629      	mov	r1, r5
 8010f92:	f7ef f945 	bl	8000220 <__aeabi_dsub>
 8010f96:	a3a6      	add	r3, pc, #664	; (adr r3, 8011230 <__ieee754_rem_pio2+0x308>)
 8010f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f9c:	f7ef f940 	bl	8000220 <__aeabi_dsub>
 8010fa0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010fa4:	f04f 0b01 	mov.w	fp, #1
 8010fa8:	4658      	mov	r0, fp
 8010faa:	b00b      	add	sp, #44	; 0x2c
 8010fac:	ecbd 8b02 	vpop	{d8}
 8010fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fb4:	a3a0      	add	r3, pc, #640	; (adr r3, 8011238 <__ieee754_rem_pio2+0x310>)
 8010fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fba:	f7ef f931 	bl	8000220 <__aeabi_dsub>
 8010fbe:	a3a0      	add	r3, pc, #640	; (adr r3, 8011240 <__ieee754_rem_pio2+0x318>)
 8010fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fc4:	4604      	mov	r4, r0
 8010fc6:	460d      	mov	r5, r1
 8010fc8:	f7ef f92a 	bl	8000220 <__aeabi_dsub>
 8010fcc:	4602      	mov	r2, r0
 8010fce:	460b      	mov	r3, r1
 8010fd0:	e9ca 2300 	strd	r2, r3, [sl]
 8010fd4:	4620      	mov	r0, r4
 8010fd6:	4629      	mov	r1, r5
 8010fd8:	f7ef f922 	bl	8000220 <__aeabi_dsub>
 8010fdc:	a398      	add	r3, pc, #608	; (adr r3, 8011240 <__ieee754_rem_pio2+0x318>)
 8010fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fe2:	e7db      	b.n	8010f9c <__ieee754_rem_pio2+0x74>
 8010fe4:	f7ef f91e 	bl	8000224 <__adddf3>
 8010fe8:	45b0      	cmp	r8, r6
 8010fea:	4604      	mov	r4, r0
 8010fec:	460d      	mov	r5, r1
 8010fee:	d016      	beq.n	801101e <__ieee754_rem_pio2+0xf6>
 8010ff0:	a38f      	add	r3, pc, #572	; (adr r3, 8011230 <__ieee754_rem_pio2+0x308>)
 8010ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ff6:	f7ef f915 	bl	8000224 <__adddf3>
 8010ffa:	4602      	mov	r2, r0
 8010ffc:	460b      	mov	r3, r1
 8010ffe:	e9ca 2300 	strd	r2, r3, [sl]
 8011002:	4620      	mov	r0, r4
 8011004:	4629      	mov	r1, r5
 8011006:	f7ef f90b 	bl	8000220 <__aeabi_dsub>
 801100a:	a389      	add	r3, pc, #548	; (adr r3, 8011230 <__ieee754_rem_pio2+0x308>)
 801100c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011010:	f7ef f908 	bl	8000224 <__adddf3>
 8011014:	f04f 3bff 	mov.w	fp, #4294967295
 8011018:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801101c:	e7c4      	b.n	8010fa8 <__ieee754_rem_pio2+0x80>
 801101e:	a386      	add	r3, pc, #536	; (adr r3, 8011238 <__ieee754_rem_pio2+0x310>)
 8011020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011024:	f7ef f8fe 	bl	8000224 <__adddf3>
 8011028:	a385      	add	r3, pc, #532	; (adr r3, 8011240 <__ieee754_rem_pio2+0x318>)
 801102a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801102e:	4604      	mov	r4, r0
 8011030:	460d      	mov	r5, r1
 8011032:	f7ef f8f7 	bl	8000224 <__adddf3>
 8011036:	4602      	mov	r2, r0
 8011038:	460b      	mov	r3, r1
 801103a:	e9ca 2300 	strd	r2, r3, [sl]
 801103e:	4620      	mov	r0, r4
 8011040:	4629      	mov	r1, r5
 8011042:	f7ef f8ed 	bl	8000220 <__aeabi_dsub>
 8011046:	a37e      	add	r3, pc, #504	; (adr r3, 8011240 <__ieee754_rem_pio2+0x318>)
 8011048:	e9d3 2300 	ldrd	r2, r3, [r3]
 801104c:	e7e0      	b.n	8011010 <__ieee754_rem_pio2+0xe8>
 801104e:	4b87      	ldr	r3, [pc, #540]	; (801126c <__ieee754_rem_pio2+0x344>)
 8011050:	4598      	cmp	r8, r3
 8011052:	f300 80d9 	bgt.w	8011208 <__ieee754_rem_pio2+0x2e0>
 8011056:	f7fe fffb 	bl	8010050 <fabs>
 801105a:	ec55 4b10 	vmov	r4, r5, d0
 801105e:	ee10 0a10 	vmov	r0, s0
 8011062:	a379      	add	r3, pc, #484	; (adr r3, 8011248 <__ieee754_rem_pio2+0x320>)
 8011064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011068:	4629      	mov	r1, r5
 801106a:	f7ef fa91 	bl	8000590 <__aeabi_dmul>
 801106e:	4b80      	ldr	r3, [pc, #512]	; (8011270 <__ieee754_rem_pio2+0x348>)
 8011070:	2200      	movs	r2, #0
 8011072:	f7ef f8d7 	bl	8000224 <__adddf3>
 8011076:	f7ef fd3b 	bl	8000af0 <__aeabi_d2iz>
 801107a:	4683      	mov	fp, r0
 801107c:	f7ef fa1e 	bl	80004bc <__aeabi_i2d>
 8011080:	4602      	mov	r2, r0
 8011082:	460b      	mov	r3, r1
 8011084:	ec43 2b18 	vmov	d8, r2, r3
 8011088:	a367      	add	r3, pc, #412	; (adr r3, 8011228 <__ieee754_rem_pio2+0x300>)
 801108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801108e:	f7ef fa7f 	bl	8000590 <__aeabi_dmul>
 8011092:	4602      	mov	r2, r0
 8011094:	460b      	mov	r3, r1
 8011096:	4620      	mov	r0, r4
 8011098:	4629      	mov	r1, r5
 801109a:	f7ef f8c1 	bl	8000220 <__aeabi_dsub>
 801109e:	a364      	add	r3, pc, #400	; (adr r3, 8011230 <__ieee754_rem_pio2+0x308>)
 80110a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110a4:	4606      	mov	r6, r0
 80110a6:	460f      	mov	r7, r1
 80110a8:	ec51 0b18 	vmov	r0, r1, d8
 80110ac:	f7ef fa70 	bl	8000590 <__aeabi_dmul>
 80110b0:	f1bb 0f1f 	cmp.w	fp, #31
 80110b4:	4604      	mov	r4, r0
 80110b6:	460d      	mov	r5, r1
 80110b8:	dc0d      	bgt.n	80110d6 <__ieee754_rem_pio2+0x1ae>
 80110ba:	4b6e      	ldr	r3, [pc, #440]	; (8011274 <__ieee754_rem_pio2+0x34c>)
 80110bc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80110c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110c4:	4543      	cmp	r3, r8
 80110c6:	d006      	beq.n	80110d6 <__ieee754_rem_pio2+0x1ae>
 80110c8:	4622      	mov	r2, r4
 80110ca:	462b      	mov	r3, r5
 80110cc:	4630      	mov	r0, r6
 80110ce:	4639      	mov	r1, r7
 80110d0:	f7ef f8a6 	bl	8000220 <__aeabi_dsub>
 80110d4:	e00f      	b.n	80110f6 <__ieee754_rem_pio2+0x1ce>
 80110d6:	462b      	mov	r3, r5
 80110d8:	4622      	mov	r2, r4
 80110da:	4630      	mov	r0, r6
 80110dc:	4639      	mov	r1, r7
 80110de:	f7ef f89f 	bl	8000220 <__aeabi_dsub>
 80110e2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80110e6:	9303      	str	r3, [sp, #12]
 80110e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80110ec:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80110f0:	f1b8 0f10 	cmp.w	r8, #16
 80110f4:	dc02      	bgt.n	80110fc <__ieee754_rem_pio2+0x1d4>
 80110f6:	e9ca 0100 	strd	r0, r1, [sl]
 80110fa:	e039      	b.n	8011170 <__ieee754_rem_pio2+0x248>
 80110fc:	a34e      	add	r3, pc, #312	; (adr r3, 8011238 <__ieee754_rem_pio2+0x310>)
 80110fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011102:	ec51 0b18 	vmov	r0, r1, d8
 8011106:	f7ef fa43 	bl	8000590 <__aeabi_dmul>
 801110a:	4604      	mov	r4, r0
 801110c:	460d      	mov	r5, r1
 801110e:	4602      	mov	r2, r0
 8011110:	460b      	mov	r3, r1
 8011112:	4630      	mov	r0, r6
 8011114:	4639      	mov	r1, r7
 8011116:	f7ef f883 	bl	8000220 <__aeabi_dsub>
 801111a:	4602      	mov	r2, r0
 801111c:	460b      	mov	r3, r1
 801111e:	4680      	mov	r8, r0
 8011120:	4689      	mov	r9, r1
 8011122:	4630      	mov	r0, r6
 8011124:	4639      	mov	r1, r7
 8011126:	f7ef f87b 	bl	8000220 <__aeabi_dsub>
 801112a:	4622      	mov	r2, r4
 801112c:	462b      	mov	r3, r5
 801112e:	f7ef f877 	bl	8000220 <__aeabi_dsub>
 8011132:	a343      	add	r3, pc, #268	; (adr r3, 8011240 <__ieee754_rem_pio2+0x318>)
 8011134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011138:	4604      	mov	r4, r0
 801113a:	460d      	mov	r5, r1
 801113c:	ec51 0b18 	vmov	r0, r1, d8
 8011140:	f7ef fa26 	bl	8000590 <__aeabi_dmul>
 8011144:	4622      	mov	r2, r4
 8011146:	462b      	mov	r3, r5
 8011148:	f7ef f86a 	bl	8000220 <__aeabi_dsub>
 801114c:	4602      	mov	r2, r0
 801114e:	460b      	mov	r3, r1
 8011150:	4604      	mov	r4, r0
 8011152:	460d      	mov	r5, r1
 8011154:	4640      	mov	r0, r8
 8011156:	4649      	mov	r1, r9
 8011158:	f7ef f862 	bl	8000220 <__aeabi_dsub>
 801115c:	9a03      	ldr	r2, [sp, #12]
 801115e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011162:	1ad3      	subs	r3, r2, r3
 8011164:	2b31      	cmp	r3, #49	; 0x31
 8011166:	dc24      	bgt.n	80111b2 <__ieee754_rem_pio2+0x28a>
 8011168:	e9ca 0100 	strd	r0, r1, [sl]
 801116c:	4646      	mov	r6, r8
 801116e:	464f      	mov	r7, r9
 8011170:	e9da 8900 	ldrd	r8, r9, [sl]
 8011174:	4630      	mov	r0, r6
 8011176:	4642      	mov	r2, r8
 8011178:	464b      	mov	r3, r9
 801117a:	4639      	mov	r1, r7
 801117c:	f7ef f850 	bl	8000220 <__aeabi_dsub>
 8011180:	462b      	mov	r3, r5
 8011182:	4622      	mov	r2, r4
 8011184:	f7ef f84c 	bl	8000220 <__aeabi_dsub>
 8011188:	9b02      	ldr	r3, [sp, #8]
 801118a:	2b00      	cmp	r3, #0
 801118c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011190:	f6bf af0a 	bge.w	8010fa8 <__ieee754_rem_pio2+0x80>
 8011194:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011198:	f8ca 3004 	str.w	r3, [sl, #4]
 801119c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80111a0:	f8ca 8000 	str.w	r8, [sl]
 80111a4:	f8ca 0008 	str.w	r0, [sl, #8]
 80111a8:	f8ca 300c 	str.w	r3, [sl, #12]
 80111ac:	f1cb 0b00 	rsb	fp, fp, #0
 80111b0:	e6fa      	b.n	8010fa8 <__ieee754_rem_pio2+0x80>
 80111b2:	a327      	add	r3, pc, #156	; (adr r3, 8011250 <__ieee754_rem_pio2+0x328>)
 80111b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111b8:	ec51 0b18 	vmov	r0, r1, d8
 80111bc:	f7ef f9e8 	bl	8000590 <__aeabi_dmul>
 80111c0:	4604      	mov	r4, r0
 80111c2:	460d      	mov	r5, r1
 80111c4:	4602      	mov	r2, r0
 80111c6:	460b      	mov	r3, r1
 80111c8:	4640      	mov	r0, r8
 80111ca:	4649      	mov	r1, r9
 80111cc:	f7ef f828 	bl	8000220 <__aeabi_dsub>
 80111d0:	4602      	mov	r2, r0
 80111d2:	460b      	mov	r3, r1
 80111d4:	4606      	mov	r6, r0
 80111d6:	460f      	mov	r7, r1
 80111d8:	4640      	mov	r0, r8
 80111da:	4649      	mov	r1, r9
 80111dc:	f7ef f820 	bl	8000220 <__aeabi_dsub>
 80111e0:	4622      	mov	r2, r4
 80111e2:	462b      	mov	r3, r5
 80111e4:	f7ef f81c 	bl	8000220 <__aeabi_dsub>
 80111e8:	a31b      	add	r3, pc, #108	; (adr r3, 8011258 <__ieee754_rem_pio2+0x330>)
 80111ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ee:	4604      	mov	r4, r0
 80111f0:	460d      	mov	r5, r1
 80111f2:	ec51 0b18 	vmov	r0, r1, d8
 80111f6:	f7ef f9cb 	bl	8000590 <__aeabi_dmul>
 80111fa:	4622      	mov	r2, r4
 80111fc:	462b      	mov	r3, r5
 80111fe:	f7ef f80f 	bl	8000220 <__aeabi_dsub>
 8011202:	4604      	mov	r4, r0
 8011204:	460d      	mov	r5, r1
 8011206:	e75f      	b.n	80110c8 <__ieee754_rem_pio2+0x1a0>
 8011208:	4b1b      	ldr	r3, [pc, #108]	; (8011278 <__ieee754_rem_pio2+0x350>)
 801120a:	4598      	cmp	r8, r3
 801120c:	dd36      	ble.n	801127c <__ieee754_rem_pio2+0x354>
 801120e:	ee10 2a10 	vmov	r2, s0
 8011212:	462b      	mov	r3, r5
 8011214:	4620      	mov	r0, r4
 8011216:	4629      	mov	r1, r5
 8011218:	f7ef f802 	bl	8000220 <__aeabi_dsub>
 801121c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011220:	e9ca 0100 	strd	r0, r1, [sl]
 8011224:	e694      	b.n	8010f50 <__ieee754_rem_pio2+0x28>
 8011226:	bf00      	nop
 8011228:	54400000 	.word	0x54400000
 801122c:	3ff921fb 	.word	0x3ff921fb
 8011230:	1a626331 	.word	0x1a626331
 8011234:	3dd0b461 	.word	0x3dd0b461
 8011238:	1a600000 	.word	0x1a600000
 801123c:	3dd0b461 	.word	0x3dd0b461
 8011240:	2e037073 	.word	0x2e037073
 8011244:	3ba3198a 	.word	0x3ba3198a
 8011248:	6dc9c883 	.word	0x6dc9c883
 801124c:	3fe45f30 	.word	0x3fe45f30
 8011250:	2e000000 	.word	0x2e000000
 8011254:	3ba3198a 	.word	0x3ba3198a
 8011258:	252049c1 	.word	0x252049c1
 801125c:	397b839a 	.word	0x397b839a
 8011260:	3fe921fb 	.word	0x3fe921fb
 8011264:	4002d97b 	.word	0x4002d97b
 8011268:	3ff921fb 	.word	0x3ff921fb
 801126c:	413921fb 	.word	0x413921fb
 8011270:	3fe00000 	.word	0x3fe00000
 8011274:	08013d20 	.word	0x08013d20
 8011278:	7fefffff 	.word	0x7fefffff
 801127c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8011280:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8011284:	ee10 0a10 	vmov	r0, s0
 8011288:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 801128c:	ee10 6a10 	vmov	r6, s0
 8011290:	460f      	mov	r7, r1
 8011292:	f7ef fc2d 	bl	8000af0 <__aeabi_d2iz>
 8011296:	f7ef f911 	bl	80004bc <__aeabi_i2d>
 801129a:	4602      	mov	r2, r0
 801129c:	460b      	mov	r3, r1
 801129e:	4630      	mov	r0, r6
 80112a0:	4639      	mov	r1, r7
 80112a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80112a6:	f7ee ffbb 	bl	8000220 <__aeabi_dsub>
 80112aa:	4b23      	ldr	r3, [pc, #140]	; (8011338 <__ieee754_rem_pio2+0x410>)
 80112ac:	2200      	movs	r2, #0
 80112ae:	f7ef f96f 	bl	8000590 <__aeabi_dmul>
 80112b2:	460f      	mov	r7, r1
 80112b4:	4606      	mov	r6, r0
 80112b6:	f7ef fc1b 	bl	8000af0 <__aeabi_d2iz>
 80112ba:	f7ef f8ff 	bl	80004bc <__aeabi_i2d>
 80112be:	4602      	mov	r2, r0
 80112c0:	460b      	mov	r3, r1
 80112c2:	4630      	mov	r0, r6
 80112c4:	4639      	mov	r1, r7
 80112c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80112ca:	f7ee ffa9 	bl	8000220 <__aeabi_dsub>
 80112ce:	4b1a      	ldr	r3, [pc, #104]	; (8011338 <__ieee754_rem_pio2+0x410>)
 80112d0:	2200      	movs	r2, #0
 80112d2:	f7ef f95d 	bl	8000590 <__aeabi_dmul>
 80112d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80112da:	ad04      	add	r5, sp, #16
 80112dc:	f04f 0803 	mov.w	r8, #3
 80112e0:	46a9      	mov	r9, r5
 80112e2:	2600      	movs	r6, #0
 80112e4:	2700      	movs	r7, #0
 80112e6:	4632      	mov	r2, r6
 80112e8:	463b      	mov	r3, r7
 80112ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80112ee:	46c3      	mov	fp, r8
 80112f0:	3d08      	subs	r5, #8
 80112f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80112f6:	f7ef fbb3 	bl	8000a60 <__aeabi_dcmpeq>
 80112fa:	2800      	cmp	r0, #0
 80112fc:	d1f3      	bne.n	80112e6 <__ieee754_rem_pio2+0x3be>
 80112fe:	4b0f      	ldr	r3, [pc, #60]	; (801133c <__ieee754_rem_pio2+0x414>)
 8011300:	9301      	str	r3, [sp, #4]
 8011302:	2302      	movs	r3, #2
 8011304:	9300      	str	r3, [sp, #0]
 8011306:	4622      	mov	r2, r4
 8011308:	465b      	mov	r3, fp
 801130a:	4651      	mov	r1, sl
 801130c:	4648      	mov	r0, r9
 801130e:	f000 fd9f 	bl	8011e50 <__kernel_rem_pio2>
 8011312:	9b02      	ldr	r3, [sp, #8]
 8011314:	2b00      	cmp	r3, #0
 8011316:	4683      	mov	fp, r0
 8011318:	f6bf ae46 	bge.w	8010fa8 <__ieee754_rem_pio2+0x80>
 801131c:	e9da 2100 	ldrd	r2, r1, [sl]
 8011320:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011324:	e9ca 2300 	strd	r2, r3, [sl]
 8011328:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 801132c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011330:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8011334:	e73a      	b.n	80111ac <__ieee754_rem_pio2+0x284>
 8011336:	bf00      	nop
 8011338:	41700000 	.word	0x41700000
 801133c:	08013da0 	.word	0x08013da0

08011340 <__ieee754_sqrt>:
 8011340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011344:	ec55 4b10 	vmov	r4, r5, d0
 8011348:	4e55      	ldr	r6, [pc, #340]	; (80114a0 <__ieee754_sqrt+0x160>)
 801134a:	43ae      	bics	r6, r5
 801134c:	ee10 0a10 	vmov	r0, s0
 8011350:	ee10 3a10 	vmov	r3, s0
 8011354:	462a      	mov	r2, r5
 8011356:	4629      	mov	r1, r5
 8011358:	d110      	bne.n	801137c <__ieee754_sqrt+0x3c>
 801135a:	ee10 2a10 	vmov	r2, s0
 801135e:	462b      	mov	r3, r5
 8011360:	f7ef f916 	bl	8000590 <__aeabi_dmul>
 8011364:	4602      	mov	r2, r0
 8011366:	460b      	mov	r3, r1
 8011368:	4620      	mov	r0, r4
 801136a:	4629      	mov	r1, r5
 801136c:	f7ee ff5a 	bl	8000224 <__adddf3>
 8011370:	4604      	mov	r4, r0
 8011372:	460d      	mov	r5, r1
 8011374:	ec45 4b10 	vmov	d0, r4, r5
 8011378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801137c:	2d00      	cmp	r5, #0
 801137e:	dc10      	bgt.n	80113a2 <__ieee754_sqrt+0x62>
 8011380:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011384:	4330      	orrs	r0, r6
 8011386:	d0f5      	beq.n	8011374 <__ieee754_sqrt+0x34>
 8011388:	b15d      	cbz	r5, 80113a2 <__ieee754_sqrt+0x62>
 801138a:	ee10 2a10 	vmov	r2, s0
 801138e:	462b      	mov	r3, r5
 8011390:	ee10 0a10 	vmov	r0, s0
 8011394:	f7ee ff44 	bl	8000220 <__aeabi_dsub>
 8011398:	4602      	mov	r2, r0
 801139a:	460b      	mov	r3, r1
 801139c:	f7ef fa22 	bl	80007e4 <__aeabi_ddiv>
 80113a0:	e7e6      	b.n	8011370 <__ieee754_sqrt+0x30>
 80113a2:	1512      	asrs	r2, r2, #20
 80113a4:	d074      	beq.n	8011490 <__ieee754_sqrt+0x150>
 80113a6:	07d4      	lsls	r4, r2, #31
 80113a8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80113ac:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80113b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80113b4:	bf5e      	ittt	pl
 80113b6:	0fda      	lsrpl	r2, r3, #31
 80113b8:	005b      	lslpl	r3, r3, #1
 80113ba:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80113be:	2400      	movs	r4, #0
 80113c0:	0fda      	lsrs	r2, r3, #31
 80113c2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80113c6:	107f      	asrs	r7, r7, #1
 80113c8:	005b      	lsls	r3, r3, #1
 80113ca:	2516      	movs	r5, #22
 80113cc:	4620      	mov	r0, r4
 80113ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80113d2:	1886      	adds	r6, r0, r2
 80113d4:	428e      	cmp	r6, r1
 80113d6:	bfde      	ittt	le
 80113d8:	1b89      	suble	r1, r1, r6
 80113da:	18b0      	addle	r0, r6, r2
 80113dc:	18a4      	addle	r4, r4, r2
 80113de:	0049      	lsls	r1, r1, #1
 80113e0:	3d01      	subs	r5, #1
 80113e2:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80113e6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80113ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80113ee:	d1f0      	bne.n	80113d2 <__ieee754_sqrt+0x92>
 80113f0:	462a      	mov	r2, r5
 80113f2:	f04f 0e20 	mov.w	lr, #32
 80113f6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80113fa:	4281      	cmp	r1, r0
 80113fc:	eb06 0c05 	add.w	ip, r6, r5
 8011400:	dc02      	bgt.n	8011408 <__ieee754_sqrt+0xc8>
 8011402:	d113      	bne.n	801142c <__ieee754_sqrt+0xec>
 8011404:	459c      	cmp	ip, r3
 8011406:	d811      	bhi.n	801142c <__ieee754_sqrt+0xec>
 8011408:	f1bc 0f00 	cmp.w	ip, #0
 801140c:	eb0c 0506 	add.w	r5, ip, r6
 8011410:	da43      	bge.n	801149a <__ieee754_sqrt+0x15a>
 8011412:	2d00      	cmp	r5, #0
 8011414:	db41      	blt.n	801149a <__ieee754_sqrt+0x15a>
 8011416:	f100 0801 	add.w	r8, r0, #1
 801141a:	1a09      	subs	r1, r1, r0
 801141c:	459c      	cmp	ip, r3
 801141e:	bf88      	it	hi
 8011420:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8011424:	eba3 030c 	sub.w	r3, r3, ip
 8011428:	4432      	add	r2, r6
 801142a:	4640      	mov	r0, r8
 801142c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8011430:	f1be 0e01 	subs.w	lr, lr, #1
 8011434:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8011438:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801143c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011440:	d1db      	bne.n	80113fa <__ieee754_sqrt+0xba>
 8011442:	430b      	orrs	r3, r1
 8011444:	d006      	beq.n	8011454 <__ieee754_sqrt+0x114>
 8011446:	1c50      	adds	r0, r2, #1
 8011448:	bf13      	iteet	ne
 801144a:	3201      	addne	r2, #1
 801144c:	3401      	addeq	r4, #1
 801144e:	4672      	moveq	r2, lr
 8011450:	f022 0201 	bicne.w	r2, r2, #1
 8011454:	1063      	asrs	r3, r4, #1
 8011456:	0852      	lsrs	r2, r2, #1
 8011458:	07e1      	lsls	r1, r4, #31
 801145a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801145e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011462:	bf48      	it	mi
 8011464:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011468:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 801146c:	4614      	mov	r4, r2
 801146e:	e781      	b.n	8011374 <__ieee754_sqrt+0x34>
 8011470:	0ad9      	lsrs	r1, r3, #11
 8011472:	3815      	subs	r0, #21
 8011474:	055b      	lsls	r3, r3, #21
 8011476:	2900      	cmp	r1, #0
 8011478:	d0fa      	beq.n	8011470 <__ieee754_sqrt+0x130>
 801147a:	02cd      	lsls	r5, r1, #11
 801147c:	d50a      	bpl.n	8011494 <__ieee754_sqrt+0x154>
 801147e:	f1c2 0420 	rsb	r4, r2, #32
 8011482:	fa23 f404 	lsr.w	r4, r3, r4
 8011486:	1e55      	subs	r5, r2, #1
 8011488:	4093      	lsls	r3, r2
 801148a:	4321      	orrs	r1, r4
 801148c:	1b42      	subs	r2, r0, r5
 801148e:	e78a      	b.n	80113a6 <__ieee754_sqrt+0x66>
 8011490:	4610      	mov	r0, r2
 8011492:	e7f0      	b.n	8011476 <__ieee754_sqrt+0x136>
 8011494:	0049      	lsls	r1, r1, #1
 8011496:	3201      	adds	r2, #1
 8011498:	e7ef      	b.n	801147a <__ieee754_sqrt+0x13a>
 801149a:	4680      	mov	r8, r0
 801149c:	e7bd      	b.n	801141a <__ieee754_sqrt+0xda>
 801149e:	bf00      	nop
 80114a0:	7ff00000 	.word	0x7ff00000

080114a4 <__ieee754_powf>:
 80114a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114a8:	ee10 4a90 	vmov	r4, s1
 80114ac:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 80114b0:	ed2d 8b02 	vpush	{d8}
 80114b4:	ee10 6a10 	vmov	r6, s0
 80114b8:	eeb0 8a40 	vmov.f32	s16, s0
 80114bc:	eef0 8a60 	vmov.f32	s17, s1
 80114c0:	d10c      	bne.n	80114dc <__ieee754_powf+0x38>
 80114c2:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 80114c6:	0076      	lsls	r6, r6, #1
 80114c8:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 80114cc:	f240 8296 	bls.w	80119fc <__ieee754_powf+0x558>
 80114d0:	ee38 0a28 	vadd.f32	s0, s16, s17
 80114d4:	ecbd 8b02 	vpop	{d8}
 80114d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114dc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80114e0:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80114e4:	dcf4      	bgt.n	80114d0 <__ieee754_powf+0x2c>
 80114e6:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 80114ea:	dd08      	ble.n	80114fe <__ieee754_powf+0x5a>
 80114ec:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 80114f0:	d1ee      	bne.n	80114d0 <__ieee754_powf+0x2c>
 80114f2:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 80114f6:	0064      	lsls	r4, r4, #1
 80114f8:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 80114fc:	e7e6      	b.n	80114cc <__ieee754_powf+0x28>
 80114fe:	2e00      	cmp	r6, #0
 8011500:	da20      	bge.n	8011544 <__ieee754_powf+0xa0>
 8011502:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8011506:	da2d      	bge.n	8011564 <__ieee754_powf+0xc0>
 8011508:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 801150c:	f2c0 827f 	blt.w	8011a0e <__ieee754_powf+0x56a>
 8011510:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8011514:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8011518:	fa48 f703 	asr.w	r7, r8, r3
 801151c:	fa07 f303 	lsl.w	r3, r7, r3
 8011520:	4543      	cmp	r3, r8
 8011522:	f040 8274 	bne.w	8011a0e <__ieee754_powf+0x56a>
 8011526:	f007 0701 	and.w	r7, r7, #1
 801152a:	f1c7 0702 	rsb	r7, r7, #2
 801152e:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8011532:	d11f      	bne.n	8011574 <__ieee754_powf+0xd0>
 8011534:	2c00      	cmp	r4, #0
 8011536:	f280 8267 	bge.w	8011a08 <__ieee754_powf+0x564>
 801153a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801153e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011542:	e7c7      	b.n	80114d4 <__ieee754_powf+0x30>
 8011544:	2700      	movs	r7, #0
 8011546:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 801154a:	d1f0      	bne.n	801152e <__ieee754_powf+0x8a>
 801154c:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8011550:	f000 8254 	beq.w	80119fc <__ieee754_powf+0x558>
 8011554:	dd08      	ble.n	8011568 <__ieee754_powf+0xc4>
 8011556:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8011860 <__ieee754_powf+0x3bc>
 801155a:	2c00      	cmp	r4, #0
 801155c:	bfa8      	it	ge
 801155e:	eeb0 0a68 	vmovge.f32	s0, s17
 8011562:	e7b7      	b.n	80114d4 <__ieee754_powf+0x30>
 8011564:	2702      	movs	r7, #2
 8011566:	e7ee      	b.n	8011546 <__ieee754_powf+0xa2>
 8011568:	2c00      	cmp	r4, #0
 801156a:	f280 824a 	bge.w	8011a02 <__ieee754_powf+0x55e>
 801156e:	eeb1 0a68 	vneg.f32	s0, s17
 8011572:	e7af      	b.n	80114d4 <__ieee754_powf+0x30>
 8011574:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8011578:	d102      	bne.n	8011580 <__ieee754_powf+0xdc>
 801157a:	ee28 0a08 	vmul.f32	s0, s16, s16
 801157e:	e7a9      	b.n	80114d4 <__ieee754_powf+0x30>
 8011580:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8011584:	eeb0 0a48 	vmov.f32	s0, s16
 8011588:	d107      	bne.n	801159a <__ieee754_powf+0xf6>
 801158a:	2e00      	cmp	r6, #0
 801158c:	db05      	blt.n	801159a <__ieee754_powf+0xf6>
 801158e:	ecbd 8b02 	vpop	{d8}
 8011592:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011596:	f000 bb8f 	b.w	8011cb8 <__ieee754_sqrtf>
 801159a:	f7fe fe35 	bl	8010208 <fabsf>
 801159e:	b125      	cbz	r5, 80115aa <__ieee754_powf+0x106>
 80115a0:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 80115a4:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80115a8:	d116      	bne.n	80115d8 <__ieee754_powf+0x134>
 80115aa:	2c00      	cmp	r4, #0
 80115ac:	bfbc      	itt	lt
 80115ae:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80115b2:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80115b6:	2e00      	cmp	r6, #0
 80115b8:	da8c      	bge.n	80114d4 <__ieee754_powf+0x30>
 80115ba:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 80115be:	ea55 0307 	orrs.w	r3, r5, r7
 80115c2:	d104      	bne.n	80115ce <__ieee754_powf+0x12a>
 80115c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80115c8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80115cc:	e782      	b.n	80114d4 <__ieee754_powf+0x30>
 80115ce:	2f01      	cmp	r7, #1
 80115d0:	d180      	bne.n	80114d4 <__ieee754_powf+0x30>
 80115d2:	eeb1 0a40 	vneg.f32	s0, s0
 80115d6:	e77d      	b.n	80114d4 <__ieee754_powf+0x30>
 80115d8:	0ff0      	lsrs	r0, r6, #31
 80115da:	3801      	subs	r0, #1
 80115dc:	ea57 0300 	orrs.w	r3, r7, r0
 80115e0:	d104      	bne.n	80115ec <__ieee754_powf+0x148>
 80115e2:	ee38 8a48 	vsub.f32	s16, s16, s16
 80115e6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80115ea:	e773      	b.n	80114d4 <__ieee754_powf+0x30>
 80115ec:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 80115f0:	dd74      	ble.n	80116dc <__ieee754_powf+0x238>
 80115f2:	4b9c      	ldr	r3, [pc, #624]	; (8011864 <__ieee754_powf+0x3c0>)
 80115f4:	429d      	cmp	r5, r3
 80115f6:	dc08      	bgt.n	801160a <__ieee754_powf+0x166>
 80115f8:	2c00      	cmp	r4, #0
 80115fa:	da0b      	bge.n	8011614 <__ieee754_powf+0x170>
 80115fc:	2000      	movs	r0, #0
 80115fe:	ecbd 8b02 	vpop	{d8}
 8011602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011606:	f001 bda7 	b.w	8013158 <__math_oflowf>
 801160a:	4b97      	ldr	r3, [pc, #604]	; (8011868 <__ieee754_powf+0x3c4>)
 801160c:	429d      	cmp	r5, r3
 801160e:	dd08      	ble.n	8011622 <__ieee754_powf+0x17e>
 8011610:	2c00      	cmp	r4, #0
 8011612:	dcf3      	bgt.n	80115fc <__ieee754_powf+0x158>
 8011614:	2000      	movs	r0, #0
 8011616:	ecbd 8b02 	vpop	{d8}
 801161a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801161e:	f001 bd95 	b.w	801314c <__math_uflowf>
 8011622:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011626:	ee30 0a67 	vsub.f32	s0, s0, s15
 801162a:	eddf 6a90 	vldr	s13, [pc, #576]	; 801186c <__ieee754_powf+0x3c8>
 801162e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8011632:	eee0 6a67 	vfms.f32	s13, s0, s15
 8011636:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801163a:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801163e:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011646:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8011870 <__ieee754_powf+0x3cc>
 801164a:	ee67 7a67 	vnmul.f32	s15, s14, s15
 801164e:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8011874 <__ieee754_powf+0x3d0>
 8011652:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011656:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8011878 <__ieee754_powf+0x3d4>
 801165a:	eef0 6a67 	vmov.f32	s13, s15
 801165e:	eee0 6a07 	vfma.f32	s13, s0, s14
 8011662:	ee16 3a90 	vmov	r3, s13
 8011666:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801166a:	f023 030f 	bic.w	r3, r3, #15
 801166e:	ee00 3a90 	vmov	s1, r3
 8011672:	eee0 0a47 	vfms.f32	s1, s0, s14
 8011676:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801167a:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 801167e:	f024 040f 	bic.w	r4, r4, #15
 8011682:	ee07 4a10 	vmov	s14, r4
 8011686:	ee67 0aa8 	vmul.f32	s1, s15, s17
 801168a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 801168e:	ee07 3a90 	vmov	s15, r3
 8011692:	eee7 0a27 	vfma.f32	s1, s14, s15
 8011696:	3f01      	subs	r7, #1
 8011698:	ea57 0200 	orrs.w	r2, r7, r0
 801169c:	ee07 4a10 	vmov	s14, r4
 80116a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80116a4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80116a8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80116ac:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80116b0:	ee17 4a10 	vmov	r4, s14
 80116b4:	bf08      	it	eq
 80116b6:	eeb0 8a40 	vmoveq.f32	s16, s0
 80116ba:	2c00      	cmp	r4, #0
 80116bc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80116c0:	f340 817e 	ble.w	80119c0 <__ieee754_powf+0x51c>
 80116c4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 80116c8:	f340 80f8 	ble.w	80118bc <__ieee754_powf+0x418>
 80116cc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80116d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116d4:	bf4c      	ite	mi
 80116d6:	2001      	movmi	r0, #1
 80116d8:	2000      	movpl	r0, #0
 80116da:	e790      	b.n	80115fe <__ieee754_powf+0x15a>
 80116dc:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 80116e0:	bf01      	itttt	eq
 80116e2:	eddf 7a66 	vldreq	s15, [pc, #408]	; 801187c <__ieee754_powf+0x3d8>
 80116e6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80116ea:	f06f 0217 	mvneq.w	r2, #23
 80116ee:	ee17 5a90 	vmoveq	r5, s15
 80116f2:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80116f6:	bf18      	it	ne
 80116f8:	2200      	movne	r2, #0
 80116fa:	3b7f      	subs	r3, #127	; 0x7f
 80116fc:	4413      	add	r3, r2
 80116fe:	4a60      	ldr	r2, [pc, #384]	; (8011880 <__ieee754_powf+0x3dc>)
 8011700:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8011704:	4295      	cmp	r5, r2
 8011706:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 801170a:	dd06      	ble.n	801171a <__ieee754_powf+0x276>
 801170c:	4a5d      	ldr	r2, [pc, #372]	; (8011884 <__ieee754_powf+0x3e0>)
 801170e:	4295      	cmp	r5, r2
 8011710:	f340 80a4 	ble.w	801185c <__ieee754_powf+0x3b8>
 8011714:	3301      	adds	r3, #1
 8011716:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801171a:	2500      	movs	r5, #0
 801171c:	4a5a      	ldr	r2, [pc, #360]	; (8011888 <__ieee754_powf+0x3e4>)
 801171e:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8011722:	ee07 1a90 	vmov	s15, r1
 8011726:	ed92 7a00 	vldr	s14, [r2]
 801172a:	4a58      	ldr	r2, [pc, #352]	; (801188c <__ieee754_powf+0x3e8>)
 801172c:	ee37 6a27 	vadd.f32	s12, s14, s15
 8011730:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8011734:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8011738:	1049      	asrs	r1, r1, #1
 801173a:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 801173e:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8011742:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8011746:	ee37 5ac7 	vsub.f32	s10, s15, s14
 801174a:	ee06 1a10 	vmov	s12, r1
 801174e:	ee65 4a26 	vmul.f32	s9, s10, s13
 8011752:	ee36 7a47 	vsub.f32	s14, s12, s14
 8011756:	ee14 6a90 	vmov	r6, s9
 801175a:	4016      	ands	r6, r2
 801175c:	ee05 6a90 	vmov	s11, r6
 8011760:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8011764:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011768:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8011890 <__ieee754_powf+0x3ec>
 801176c:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8011770:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8011774:	ee25 6a26 	vmul.f32	s12, s10, s13
 8011778:	eddf 6a46 	vldr	s13, [pc, #280]	; 8011894 <__ieee754_powf+0x3f0>
 801177c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011780:	eddf 6a45 	vldr	s13, [pc, #276]	; 8011898 <__ieee754_powf+0x3f4>
 8011784:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011788:	ed9f 7a38 	vldr	s14, [pc, #224]	; 801186c <__ieee754_powf+0x3c8>
 801178c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011790:	eddf 6a42 	vldr	s13, [pc, #264]	; 801189c <__ieee754_powf+0x3f8>
 8011794:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011798:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80118a0 <__ieee754_powf+0x3fc>
 801179c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80117a0:	ee74 6aa5 	vadd.f32	s13, s9, s11
 80117a4:	ee27 5aa7 	vmul.f32	s10, s15, s15
 80117a8:	ee66 6a86 	vmul.f32	s13, s13, s12
 80117ac:	eee5 6a07 	vfma.f32	s13, s10, s14
 80117b0:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 80117b4:	eef0 7a45 	vmov.f32	s15, s10
 80117b8:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80117bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80117c0:	ee17 1a90 	vmov	r1, s15
 80117c4:	4011      	ands	r1, r2
 80117c6:	ee07 1a90 	vmov	s15, r1
 80117ca:	ee37 7ac5 	vsub.f32	s14, s15, s10
 80117ce:	eea5 7ae5 	vfms.f32	s14, s11, s11
 80117d2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80117d6:	ee27 7a24 	vmul.f32	s14, s14, s9
 80117da:	eea6 7a27 	vfma.f32	s14, s12, s15
 80117de:	eeb0 6a47 	vmov.f32	s12, s14
 80117e2:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80117e6:	ee16 1a10 	vmov	r1, s12
 80117ea:	4011      	ands	r1, r2
 80117ec:	ee06 1a90 	vmov	s13, r1
 80117f0:	eee5 6ae7 	vfms.f32	s13, s11, s15
 80117f4:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80118a4 <__ieee754_powf+0x400>
 80117f8:	eddf 5a2b 	vldr	s11, [pc, #172]	; 80118a8 <__ieee754_powf+0x404>
 80117fc:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011800:	ee06 1a10 	vmov	s12, r1
 8011804:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011808:	eddf 7a28 	vldr	s15, [pc, #160]	; 80118ac <__ieee754_powf+0x408>
 801180c:	4928      	ldr	r1, [pc, #160]	; (80118b0 <__ieee754_powf+0x40c>)
 801180e:	eea6 7a27 	vfma.f32	s14, s12, s15
 8011812:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8011816:	edd1 7a00 	vldr	s15, [r1]
 801181a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801181e:	ee07 3a90 	vmov	s15, r3
 8011822:	4b24      	ldr	r3, [pc, #144]	; (80118b4 <__ieee754_powf+0x410>)
 8011824:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8011828:	eef0 7a47 	vmov.f32	s15, s14
 801182c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011830:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8011834:	edd5 0a00 	vldr	s1, [r5]
 8011838:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801183c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011840:	ee17 3a90 	vmov	r3, s15
 8011844:	4013      	ands	r3, r2
 8011846:	ee07 3a90 	vmov	s15, r3
 801184a:	ee77 6ae6 	vsub.f32	s13, s15, s13
 801184e:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8011852:	eee6 6a65 	vfms.f32	s13, s12, s11
 8011856:	ee77 7a66 	vsub.f32	s15, s14, s13
 801185a:	e70e      	b.n	801167a <__ieee754_powf+0x1d6>
 801185c:	2501      	movs	r5, #1
 801185e:	e75d      	b.n	801171c <__ieee754_powf+0x278>
 8011860:	00000000 	.word	0x00000000
 8011864:	3f7ffff3 	.word	0x3f7ffff3
 8011868:	3f800007 	.word	0x3f800007
 801186c:	3eaaaaab 	.word	0x3eaaaaab
 8011870:	3fb8aa3b 	.word	0x3fb8aa3b
 8011874:	36eca570 	.word	0x36eca570
 8011878:	3fb8aa00 	.word	0x3fb8aa00
 801187c:	4b800000 	.word	0x4b800000
 8011880:	001cc471 	.word	0x001cc471
 8011884:	005db3d6 	.word	0x005db3d6
 8011888:	08013ea8 	.word	0x08013ea8
 801188c:	fffff000 	.word	0xfffff000
 8011890:	3e6c3255 	.word	0x3e6c3255
 8011894:	3e53f142 	.word	0x3e53f142
 8011898:	3e8ba305 	.word	0x3e8ba305
 801189c:	3edb6db7 	.word	0x3edb6db7
 80118a0:	3f19999a 	.word	0x3f19999a
 80118a4:	3f76384f 	.word	0x3f76384f
 80118a8:	3f763800 	.word	0x3f763800
 80118ac:	369dc3a0 	.word	0x369dc3a0
 80118b0:	08013eb8 	.word	0x08013eb8
 80118b4:	08013eb0 	.word	0x08013eb0
 80118b8:	3338aa3c 	.word	0x3338aa3c
 80118bc:	f040 8095 	bne.w	80119ea <__ieee754_powf+0x546>
 80118c0:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80118b8 <__ieee754_powf+0x414>
 80118c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80118c8:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80118cc:	eef4 6ac7 	vcmpe.f32	s13, s14
 80118d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118d4:	f73f aefa 	bgt.w	80116cc <__ieee754_powf+0x228>
 80118d8:	15db      	asrs	r3, r3, #23
 80118da:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80118de:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80118e2:	4103      	asrs	r3, r0
 80118e4:	4423      	add	r3, r4
 80118e6:	494b      	ldr	r1, [pc, #300]	; (8011a14 <__ieee754_powf+0x570>)
 80118e8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80118ec:	3a7f      	subs	r2, #127	; 0x7f
 80118ee:	4111      	asrs	r1, r2
 80118f0:	ea23 0101 	bic.w	r1, r3, r1
 80118f4:	ee07 1a10 	vmov	s14, r1
 80118f8:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80118fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8011900:	f1c2 0217 	rsb	r2, r2, #23
 8011904:	4110      	asrs	r0, r2
 8011906:	2c00      	cmp	r4, #0
 8011908:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801190c:	bfb8      	it	lt
 801190e:	4240      	neglt	r0, r0
 8011910:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8011914:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8011a18 <__ieee754_powf+0x574>
 8011918:	eddf 6a40 	vldr	s13, [pc, #256]	; 8011a1c <__ieee754_powf+0x578>
 801191c:	ee17 3a10 	vmov	r3, s14
 8011920:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8011924:	f023 030f 	bic.w	r3, r3, #15
 8011928:	ee07 3a10 	vmov	s14, r3
 801192c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011930:	ee27 0a00 	vmul.f32	s0, s14, s0
 8011934:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8011938:	eddf 7a39 	vldr	s15, [pc, #228]	; 8011a20 <__ieee754_powf+0x57c>
 801193c:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8011940:	eef0 7a40 	vmov.f32	s15, s0
 8011944:	eee7 7a26 	vfma.f32	s15, s14, s13
 8011948:	eeb0 6a67 	vmov.f32	s12, s15
 801194c:	eea7 6a66 	vfms.f32	s12, s14, s13
 8011950:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8011954:	ee30 0a46 	vsub.f32	s0, s0, s12
 8011958:	eddf 6a32 	vldr	s13, [pc, #200]	; 8011a24 <__ieee754_powf+0x580>
 801195c:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8011a28 <__ieee754_powf+0x584>
 8011960:	eee7 6a06 	vfma.f32	s13, s14, s12
 8011964:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8011a2c <__ieee754_powf+0x588>
 8011968:	eea6 6a87 	vfma.f32	s12, s13, s14
 801196c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8011a30 <__ieee754_powf+0x58c>
 8011970:	eee6 6a07 	vfma.f32	s13, s12, s14
 8011974:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8011a34 <__ieee754_powf+0x590>
 8011978:	eea6 6a87 	vfma.f32	s12, s13, s14
 801197c:	eef0 6a67 	vmov.f32	s13, s15
 8011980:	eee6 6a47 	vfms.f32	s13, s12, s14
 8011984:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8011988:	ee27 6aa6 	vmul.f32	s12, s15, s13
 801198c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8011990:	eea7 0a80 	vfma.f32	s0, s15, s0
 8011994:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8011998:	ee37 0a40 	vsub.f32	s0, s14, s0
 801199c:	ee70 7a67 	vsub.f32	s15, s0, s15
 80119a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80119a4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80119a8:	ee10 3a10 	vmov	r3, s0
 80119ac:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80119b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80119b4:	da1f      	bge.n	80119f6 <__ieee754_powf+0x552>
 80119b6:	f001 fd39 	bl	801342c <scalbnf>
 80119ba:	ee20 0a08 	vmul.f32	s0, s0, s16
 80119be:	e589      	b.n	80114d4 <__ieee754_powf+0x30>
 80119c0:	4a1d      	ldr	r2, [pc, #116]	; (8011a38 <__ieee754_powf+0x594>)
 80119c2:	4293      	cmp	r3, r2
 80119c4:	dd07      	ble.n	80119d6 <__ieee754_powf+0x532>
 80119c6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80119ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119ce:	bf4c      	ite	mi
 80119d0:	2001      	movmi	r0, #1
 80119d2:	2000      	movpl	r0, #0
 80119d4:	e61f      	b.n	8011616 <__ieee754_powf+0x172>
 80119d6:	d108      	bne.n	80119ea <__ieee754_powf+0x546>
 80119d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80119dc:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80119e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119e4:	f6ff af78 	blt.w	80118d8 <__ieee754_powf+0x434>
 80119e8:	e7ed      	b.n	80119c6 <__ieee754_powf+0x522>
 80119ea:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80119ee:	f73f af73 	bgt.w	80118d8 <__ieee754_powf+0x434>
 80119f2:	2000      	movs	r0, #0
 80119f4:	e78c      	b.n	8011910 <__ieee754_powf+0x46c>
 80119f6:	ee00 3a10 	vmov	s0, r3
 80119fa:	e7de      	b.n	80119ba <__ieee754_powf+0x516>
 80119fc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011a00:	e568      	b.n	80114d4 <__ieee754_powf+0x30>
 8011a02:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8011a3c <__ieee754_powf+0x598>
 8011a06:	e565      	b.n	80114d4 <__ieee754_powf+0x30>
 8011a08:	eeb0 0a48 	vmov.f32	s0, s16
 8011a0c:	e562      	b.n	80114d4 <__ieee754_powf+0x30>
 8011a0e:	2700      	movs	r7, #0
 8011a10:	e58d      	b.n	801152e <__ieee754_powf+0x8a>
 8011a12:	bf00      	nop
 8011a14:	007fffff 	.word	0x007fffff
 8011a18:	35bfbe8c 	.word	0x35bfbe8c
 8011a1c:	3f317200 	.word	0x3f317200
 8011a20:	3f317218 	.word	0x3f317218
 8011a24:	b5ddea0e 	.word	0xb5ddea0e
 8011a28:	3331bb4c 	.word	0x3331bb4c
 8011a2c:	388ab355 	.word	0x388ab355
 8011a30:	bb360b61 	.word	0xbb360b61
 8011a34:	3e2aaaab 	.word	0x3e2aaaab
 8011a38:	43160000 	.word	0x43160000
 8011a3c:	00000000 	.word	0x00000000

08011a40 <__ieee754_rem_pio2f>:
 8011a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a42:	ee10 6a10 	vmov	r6, s0
 8011a46:	4b8e      	ldr	r3, [pc, #568]	; (8011c80 <__ieee754_rem_pio2f+0x240>)
 8011a48:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8011a4c:	429d      	cmp	r5, r3
 8011a4e:	b087      	sub	sp, #28
 8011a50:	eef0 7a40 	vmov.f32	s15, s0
 8011a54:	4604      	mov	r4, r0
 8011a56:	dc05      	bgt.n	8011a64 <__ieee754_rem_pio2f+0x24>
 8011a58:	2300      	movs	r3, #0
 8011a5a:	ed80 0a00 	vstr	s0, [r0]
 8011a5e:	6043      	str	r3, [r0, #4]
 8011a60:	2000      	movs	r0, #0
 8011a62:	e01a      	b.n	8011a9a <__ieee754_rem_pio2f+0x5a>
 8011a64:	4b87      	ldr	r3, [pc, #540]	; (8011c84 <__ieee754_rem_pio2f+0x244>)
 8011a66:	429d      	cmp	r5, r3
 8011a68:	dc46      	bgt.n	8011af8 <__ieee754_rem_pio2f+0xb8>
 8011a6a:	2e00      	cmp	r6, #0
 8011a6c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8011c88 <__ieee754_rem_pio2f+0x248>
 8011a70:	4b86      	ldr	r3, [pc, #536]	; (8011c8c <__ieee754_rem_pio2f+0x24c>)
 8011a72:	f025 050f 	bic.w	r5, r5, #15
 8011a76:	dd1f      	ble.n	8011ab8 <__ieee754_rem_pio2f+0x78>
 8011a78:	429d      	cmp	r5, r3
 8011a7a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011a7e:	d00e      	beq.n	8011a9e <__ieee754_rem_pio2f+0x5e>
 8011a80:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8011c90 <__ieee754_rem_pio2f+0x250>
 8011a84:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8011a88:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011a8c:	ed80 0a00 	vstr	s0, [r0]
 8011a90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011a94:	2001      	movs	r0, #1
 8011a96:	edc4 7a01 	vstr	s15, [r4, #4]
 8011a9a:	b007      	add	sp, #28
 8011a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a9e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8011c94 <__ieee754_rem_pio2f+0x254>
 8011aa2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8011c98 <__ieee754_rem_pio2f+0x258>
 8011aa6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011aaa:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8011aae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011ab2:	edc0 6a00 	vstr	s13, [r0]
 8011ab6:	e7eb      	b.n	8011a90 <__ieee754_rem_pio2f+0x50>
 8011ab8:	429d      	cmp	r5, r3
 8011aba:	ee77 7a80 	vadd.f32	s15, s15, s0
 8011abe:	d00e      	beq.n	8011ade <__ieee754_rem_pio2f+0x9e>
 8011ac0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8011c90 <__ieee754_rem_pio2f+0x250>
 8011ac4:	ee37 0a87 	vadd.f32	s0, s15, s14
 8011ac8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011acc:	ed80 0a00 	vstr	s0, [r0]
 8011ad0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8011ad8:	edc4 7a01 	vstr	s15, [r4, #4]
 8011adc:	e7dd      	b.n	8011a9a <__ieee754_rem_pio2f+0x5a>
 8011ade:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8011c94 <__ieee754_rem_pio2f+0x254>
 8011ae2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8011c98 <__ieee754_rem_pio2f+0x258>
 8011ae6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8011aea:	ee77 6a87 	vadd.f32	s13, s15, s14
 8011aee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011af2:	edc0 6a00 	vstr	s13, [r0]
 8011af6:	e7eb      	b.n	8011ad0 <__ieee754_rem_pio2f+0x90>
 8011af8:	4b68      	ldr	r3, [pc, #416]	; (8011c9c <__ieee754_rem_pio2f+0x25c>)
 8011afa:	429d      	cmp	r5, r3
 8011afc:	dc72      	bgt.n	8011be4 <__ieee754_rem_pio2f+0x1a4>
 8011afe:	f7fe fb83 	bl	8010208 <fabsf>
 8011b02:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8011ca0 <__ieee754_rem_pio2f+0x260>
 8011b06:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011b0a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011b0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011b12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011b16:	ee17 0a90 	vmov	r0, s15
 8011b1a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8011c88 <__ieee754_rem_pio2f+0x248>
 8011b1e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8011b22:	281f      	cmp	r0, #31
 8011b24:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8011c90 <__ieee754_rem_pio2f+0x250>
 8011b28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b2c:	eeb1 6a47 	vneg.f32	s12, s14
 8011b30:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011b34:	ee16 2a90 	vmov	r2, s13
 8011b38:	dc1c      	bgt.n	8011b74 <__ieee754_rem_pio2f+0x134>
 8011b3a:	495a      	ldr	r1, [pc, #360]	; (8011ca4 <__ieee754_rem_pio2f+0x264>)
 8011b3c:	1e47      	subs	r7, r0, #1
 8011b3e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8011b42:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8011b46:	428b      	cmp	r3, r1
 8011b48:	d014      	beq.n	8011b74 <__ieee754_rem_pio2f+0x134>
 8011b4a:	6022      	str	r2, [r4, #0]
 8011b4c:	ed94 7a00 	vldr	s14, [r4]
 8011b50:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011b54:	2e00      	cmp	r6, #0
 8011b56:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011b5a:	ed84 0a01 	vstr	s0, [r4, #4]
 8011b5e:	da9c      	bge.n	8011a9a <__ieee754_rem_pio2f+0x5a>
 8011b60:	eeb1 7a47 	vneg.f32	s14, s14
 8011b64:	eeb1 0a40 	vneg.f32	s0, s0
 8011b68:	ed84 7a00 	vstr	s14, [r4]
 8011b6c:	ed84 0a01 	vstr	s0, [r4, #4]
 8011b70:	4240      	negs	r0, r0
 8011b72:	e792      	b.n	8011a9a <__ieee754_rem_pio2f+0x5a>
 8011b74:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011b78:	15eb      	asrs	r3, r5, #23
 8011b7a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8011b7e:	2d08      	cmp	r5, #8
 8011b80:	dde3      	ble.n	8011b4a <__ieee754_rem_pio2f+0x10a>
 8011b82:	eddf 7a44 	vldr	s15, [pc, #272]	; 8011c94 <__ieee754_rem_pio2f+0x254>
 8011b86:	eddf 5a44 	vldr	s11, [pc, #272]	; 8011c98 <__ieee754_rem_pio2f+0x258>
 8011b8a:	eef0 6a40 	vmov.f32	s13, s0
 8011b8e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8011b92:	ee30 0a66 	vsub.f32	s0, s0, s13
 8011b96:	eea6 0a27 	vfma.f32	s0, s12, s15
 8011b9a:	eef0 7a40 	vmov.f32	s15, s0
 8011b9e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011ba2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8011ba6:	ee15 2a90 	vmov	r2, s11
 8011baa:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011bae:	1a5b      	subs	r3, r3, r1
 8011bb0:	2b19      	cmp	r3, #25
 8011bb2:	dc04      	bgt.n	8011bbe <__ieee754_rem_pio2f+0x17e>
 8011bb4:	edc4 5a00 	vstr	s11, [r4]
 8011bb8:	eeb0 0a66 	vmov.f32	s0, s13
 8011bbc:	e7c6      	b.n	8011b4c <__ieee754_rem_pio2f+0x10c>
 8011bbe:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8011ca8 <__ieee754_rem_pio2f+0x268>
 8011bc2:	eeb0 0a66 	vmov.f32	s0, s13
 8011bc6:	eea6 0a25 	vfma.f32	s0, s12, s11
 8011bca:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8011bce:	eddf 6a37 	vldr	s13, [pc, #220]	; 8011cac <__ieee754_rem_pio2f+0x26c>
 8011bd2:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011bd6:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8011bda:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011bde:	ed84 7a00 	vstr	s14, [r4]
 8011be2:	e7b3      	b.n	8011b4c <__ieee754_rem_pio2f+0x10c>
 8011be4:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8011be8:	db06      	blt.n	8011bf8 <__ieee754_rem_pio2f+0x1b8>
 8011bea:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011bee:	edc0 7a01 	vstr	s15, [r0, #4]
 8011bf2:	edc0 7a00 	vstr	s15, [r0]
 8011bf6:	e733      	b.n	8011a60 <__ieee754_rem_pio2f+0x20>
 8011bf8:	15ea      	asrs	r2, r5, #23
 8011bfa:	3a86      	subs	r2, #134	; 0x86
 8011bfc:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8011c00:	ee07 3a90 	vmov	s15, r3
 8011c04:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011c08:	eddf 6a29 	vldr	s13, [pc, #164]	; 8011cb0 <__ieee754_rem_pio2f+0x270>
 8011c0c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011c10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011c14:	ed8d 7a03 	vstr	s14, [sp, #12]
 8011c18:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011c1c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011c20:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011c24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011c28:	ed8d 7a04 	vstr	s14, [sp, #16]
 8011c2c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011c30:	eef5 7a40 	vcmp.f32	s15, #0.0
 8011c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c38:	edcd 7a05 	vstr	s15, [sp, #20]
 8011c3c:	d11e      	bne.n	8011c7c <__ieee754_rem_pio2f+0x23c>
 8011c3e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8011c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c46:	bf14      	ite	ne
 8011c48:	2302      	movne	r3, #2
 8011c4a:	2301      	moveq	r3, #1
 8011c4c:	4919      	ldr	r1, [pc, #100]	; (8011cb4 <__ieee754_rem_pio2f+0x274>)
 8011c4e:	9101      	str	r1, [sp, #4]
 8011c50:	2102      	movs	r1, #2
 8011c52:	9100      	str	r1, [sp, #0]
 8011c54:	a803      	add	r0, sp, #12
 8011c56:	4621      	mov	r1, r4
 8011c58:	f000 ff74 	bl	8012b44 <__kernel_rem_pio2f>
 8011c5c:	2e00      	cmp	r6, #0
 8011c5e:	f6bf af1c 	bge.w	8011a9a <__ieee754_rem_pio2f+0x5a>
 8011c62:	edd4 7a00 	vldr	s15, [r4]
 8011c66:	eef1 7a67 	vneg.f32	s15, s15
 8011c6a:	edc4 7a00 	vstr	s15, [r4]
 8011c6e:	edd4 7a01 	vldr	s15, [r4, #4]
 8011c72:	eef1 7a67 	vneg.f32	s15, s15
 8011c76:	edc4 7a01 	vstr	s15, [r4, #4]
 8011c7a:	e779      	b.n	8011b70 <__ieee754_rem_pio2f+0x130>
 8011c7c:	2303      	movs	r3, #3
 8011c7e:	e7e5      	b.n	8011c4c <__ieee754_rem_pio2f+0x20c>
 8011c80:	3f490fd8 	.word	0x3f490fd8
 8011c84:	4016cbe3 	.word	0x4016cbe3
 8011c88:	3fc90f80 	.word	0x3fc90f80
 8011c8c:	3fc90fd0 	.word	0x3fc90fd0
 8011c90:	37354443 	.word	0x37354443
 8011c94:	37354400 	.word	0x37354400
 8011c98:	2e85a308 	.word	0x2e85a308
 8011c9c:	43490f80 	.word	0x43490f80
 8011ca0:	3f22f984 	.word	0x3f22f984
 8011ca4:	08013ec0 	.word	0x08013ec0
 8011ca8:	2e85a300 	.word	0x2e85a300
 8011cac:	248d3132 	.word	0x248d3132
 8011cb0:	43800000 	.word	0x43800000
 8011cb4:	08013f40 	.word	0x08013f40

08011cb8 <__ieee754_sqrtf>:
 8011cb8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011cbc:	4770      	bx	lr
	...

08011cc0 <__kernel_cos>:
 8011cc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cc4:	ec57 6b10 	vmov	r6, r7, d0
 8011cc8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8011ccc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8011cd0:	ed8d 1b00 	vstr	d1, [sp]
 8011cd4:	da07      	bge.n	8011ce6 <__kernel_cos+0x26>
 8011cd6:	ee10 0a10 	vmov	r0, s0
 8011cda:	4639      	mov	r1, r7
 8011cdc:	f7ee ff08 	bl	8000af0 <__aeabi_d2iz>
 8011ce0:	2800      	cmp	r0, #0
 8011ce2:	f000 8088 	beq.w	8011df6 <__kernel_cos+0x136>
 8011ce6:	4632      	mov	r2, r6
 8011ce8:	463b      	mov	r3, r7
 8011cea:	4630      	mov	r0, r6
 8011cec:	4639      	mov	r1, r7
 8011cee:	f7ee fc4f 	bl	8000590 <__aeabi_dmul>
 8011cf2:	4b51      	ldr	r3, [pc, #324]	; (8011e38 <__kernel_cos+0x178>)
 8011cf4:	2200      	movs	r2, #0
 8011cf6:	4604      	mov	r4, r0
 8011cf8:	460d      	mov	r5, r1
 8011cfa:	f7ee fc49 	bl	8000590 <__aeabi_dmul>
 8011cfe:	a340      	add	r3, pc, #256	; (adr r3, 8011e00 <__kernel_cos+0x140>)
 8011d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d04:	4682      	mov	sl, r0
 8011d06:	468b      	mov	fp, r1
 8011d08:	4620      	mov	r0, r4
 8011d0a:	4629      	mov	r1, r5
 8011d0c:	f7ee fc40 	bl	8000590 <__aeabi_dmul>
 8011d10:	a33d      	add	r3, pc, #244	; (adr r3, 8011e08 <__kernel_cos+0x148>)
 8011d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d16:	f7ee fa85 	bl	8000224 <__adddf3>
 8011d1a:	4622      	mov	r2, r4
 8011d1c:	462b      	mov	r3, r5
 8011d1e:	f7ee fc37 	bl	8000590 <__aeabi_dmul>
 8011d22:	a33b      	add	r3, pc, #236	; (adr r3, 8011e10 <__kernel_cos+0x150>)
 8011d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d28:	f7ee fa7a 	bl	8000220 <__aeabi_dsub>
 8011d2c:	4622      	mov	r2, r4
 8011d2e:	462b      	mov	r3, r5
 8011d30:	f7ee fc2e 	bl	8000590 <__aeabi_dmul>
 8011d34:	a338      	add	r3, pc, #224	; (adr r3, 8011e18 <__kernel_cos+0x158>)
 8011d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d3a:	f7ee fa73 	bl	8000224 <__adddf3>
 8011d3e:	4622      	mov	r2, r4
 8011d40:	462b      	mov	r3, r5
 8011d42:	f7ee fc25 	bl	8000590 <__aeabi_dmul>
 8011d46:	a336      	add	r3, pc, #216	; (adr r3, 8011e20 <__kernel_cos+0x160>)
 8011d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d4c:	f7ee fa68 	bl	8000220 <__aeabi_dsub>
 8011d50:	4622      	mov	r2, r4
 8011d52:	462b      	mov	r3, r5
 8011d54:	f7ee fc1c 	bl	8000590 <__aeabi_dmul>
 8011d58:	a333      	add	r3, pc, #204	; (adr r3, 8011e28 <__kernel_cos+0x168>)
 8011d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d5e:	f7ee fa61 	bl	8000224 <__adddf3>
 8011d62:	4622      	mov	r2, r4
 8011d64:	462b      	mov	r3, r5
 8011d66:	f7ee fc13 	bl	8000590 <__aeabi_dmul>
 8011d6a:	4622      	mov	r2, r4
 8011d6c:	462b      	mov	r3, r5
 8011d6e:	f7ee fc0f 	bl	8000590 <__aeabi_dmul>
 8011d72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d76:	4604      	mov	r4, r0
 8011d78:	460d      	mov	r5, r1
 8011d7a:	4630      	mov	r0, r6
 8011d7c:	4639      	mov	r1, r7
 8011d7e:	f7ee fc07 	bl	8000590 <__aeabi_dmul>
 8011d82:	460b      	mov	r3, r1
 8011d84:	4602      	mov	r2, r0
 8011d86:	4629      	mov	r1, r5
 8011d88:	4620      	mov	r0, r4
 8011d8a:	f7ee fa49 	bl	8000220 <__aeabi_dsub>
 8011d8e:	4b2b      	ldr	r3, [pc, #172]	; (8011e3c <__kernel_cos+0x17c>)
 8011d90:	4598      	cmp	r8, r3
 8011d92:	4606      	mov	r6, r0
 8011d94:	460f      	mov	r7, r1
 8011d96:	dc10      	bgt.n	8011dba <__kernel_cos+0xfa>
 8011d98:	4602      	mov	r2, r0
 8011d9a:	460b      	mov	r3, r1
 8011d9c:	4650      	mov	r0, sl
 8011d9e:	4659      	mov	r1, fp
 8011da0:	f7ee fa3e 	bl	8000220 <__aeabi_dsub>
 8011da4:	460b      	mov	r3, r1
 8011da6:	4926      	ldr	r1, [pc, #152]	; (8011e40 <__kernel_cos+0x180>)
 8011da8:	4602      	mov	r2, r0
 8011daa:	2000      	movs	r0, #0
 8011dac:	f7ee fa38 	bl	8000220 <__aeabi_dsub>
 8011db0:	ec41 0b10 	vmov	d0, r0, r1
 8011db4:	b003      	add	sp, #12
 8011db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dba:	4b22      	ldr	r3, [pc, #136]	; (8011e44 <__kernel_cos+0x184>)
 8011dbc:	4920      	ldr	r1, [pc, #128]	; (8011e40 <__kernel_cos+0x180>)
 8011dbe:	4598      	cmp	r8, r3
 8011dc0:	bfcc      	ite	gt
 8011dc2:	4d21      	ldrgt	r5, [pc, #132]	; (8011e48 <__kernel_cos+0x188>)
 8011dc4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8011dc8:	2400      	movs	r4, #0
 8011dca:	4622      	mov	r2, r4
 8011dcc:	462b      	mov	r3, r5
 8011dce:	2000      	movs	r0, #0
 8011dd0:	f7ee fa26 	bl	8000220 <__aeabi_dsub>
 8011dd4:	4622      	mov	r2, r4
 8011dd6:	4680      	mov	r8, r0
 8011dd8:	4689      	mov	r9, r1
 8011dda:	462b      	mov	r3, r5
 8011ddc:	4650      	mov	r0, sl
 8011dde:	4659      	mov	r1, fp
 8011de0:	f7ee fa1e 	bl	8000220 <__aeabi_dsub>
 8011de4:	4632      	mov	r2, r6
 8011de6:	463b      	mov	r3, r7
 8011de8:	f7ee fa1a 	bl	8000220 <__aeabi_dsub>
 8011dec:	4602      	mov	r2, r0
 8011dee:	460b      	mov	r3, r1
 8011df0:	4640      	mov	r0, r8
 8011df2:	4649      	mov	r1, r9
 8011df4:	e7da      	b.n	8011dac <__kernel_cos+0xec>
 8011df6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8011e30 <__kernel_cos+0x170>
 8011dfa:	e7db      	b.n	8011db4 <__kernel_cos+0xf4>
 8011dfc:	f3af 8000 	nop.w
 8011e00:	be8838d4 	.word	0xbe8838d4
 8011e04:	bda8fae9 	.word	0xbda8fae9
 8011e08:	bdb4b1c4 	.word	0xbdb4b1c4
 8011e0c:	3e21ee9e 	.word	0x3e21ee9e
 8011e10:	809c52ad 	.word	0x809c52ad
 8011e14:	3e927e4f 	.word	0x3e927e4f
 8011e18:	19cb1590 	.word	0x19cb1590
 8011e1c:	3efa01a0 	.word	0x3efa01a0
 8011e20:	16c15177 	.word	0x16c15177
 8011e24:	3f56c16c 	.word	0x3f56c16c
 8011e28:	5555554c 	.word	0x5555554c
 8011e2c:	3fa55555 	.word	0x3fa55555
 8011e30:	00000000 	.word	0x00000000
 8011e34:	3ff00000 	.word	0x3ff00000
 8011e38:	3fe00000 	.word	0x3fe00000
 8011e3c:	3fd33332 	.word	0x3fd33332
 8011e40:	3ff00000 	.word	0x3ff00000
 8011e44:	3fe90000 	.word	0x3fe90000
 8011e48:	3fd20000 	.word	0x3fd20000
 8011e4c:	00000000 	.word	0x00000000

08011e50 <__kernel_rem_pio2>:
 8011e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e54:	ed2d 8b02 	vpush	{d8}
 8011e58:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8011e5c:	f112 0f14 	cmn.w	r2, #20
 8011e60:	9308      	str	r3, [sp, #32]
 8011e62:	9101      	str	r1, [sp, #4]
 8011e64:	4bc4      	ldr	r3, [pc, #784]	; (8012178 <__kernel_rem_pio2+0x328>)
 8011e66:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8011e68:	900b      	str	r0, [sp, #44]	; 0x2c
 8011e6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011e6e:	9302      	str	r3, [sp, #8]
 8011e70:	9b08      	ldr	r3, [sp, #32]
 8011e72:	f103 33ff 	add.w	r3, r3, #4294967295
 8011e76:	bfa8      	it	ge
 8011e78:	1ed4      	subge	r4, r2, #3
 8011e7a:	9306      	str	r3, [sp, #24]
 8011e7c:	bfb2      	itee	lt
 8011e7e:	2400      	movlt	r4, #0
 8011e80:	2318      	movge	r3, #24
 8011e82:	fb94 f4f3 	sdivge	r4, r4, r3
 8011e86:	f06f 0317 	mvn.w	r3, #23
 8011e8a:	fb04 3303 	mla	r3, r4, r3, r3
 8011e8e:	eb03 0a02 	add.w	sl, r3, r2
 8011e92:	9b02      	ldr	r3, [sp, #8]
 8011e94:	9a06      	ldr	r2, [sp, #24]
 8011e96:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8012168 <__kernel_rem_pio2+0x318>
 8011e9a:	eb03 0802 	add.w	r8, r3, r2
 8011e9e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011ea0:	1aa7      	subs	r7, r4, r2
 8011ea2:	ae22      	add	r6, sp, #136	; 0x88
 8011ea4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011ea8:	2500      	movs	r5, #0
 8011eaa:	4545      	cmp	r5, r8
 8011eac:	dd13      	ble.n	8011ed6 <__kernel_rem_pio2+0x86>
 8011eae:	9b08      	ldr	r3, [sp, #32]
 8011eb0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8012168 <__kernel_rem_pio2+0x318>
 8011eb4:	aa22      	add	r2, sp, #136	; 0x88
 8011eb6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8011eba:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8011ebe:	f04f 0800 	mov.w	r8, #0
 8011ec2:	9b02      	ldr	r3, [sp, #8]
 8011ec4:	4598      	cmp	r8, r3
 8011ec6:	dc2f      	bgt.n	8011f28 <__kernel_rem_pio2+0xd8>
 8011ec8:	ed8d 8b04 	vstr	d8, [sp, #16]
 8011ecc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8011ed0:	462f      	mov	r7, r5
 8011ed2:	2600      	movs	r6, #0
 8011ed4:	e01b      	b.n	8011f0e <__kernel_rem_pio2+0xbe>
 8011ed6:	42ef      	cmn	r7, r5
 8011ed8:	d407      	bmi.n	8011eea <__kernel_rem_pio2+0x9a>
 8011eda:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011ede:	f7ee faed 	bl	80004bc <__aeabi_i2d>
 8011ee2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011ee6:	3501      	adds	r5, #1
 8011ee8:	e7df      	b.n	8011eaa <__kernel_rem_pio2+0x5a>
 8011eea:	ec51 0b18 	vmov	r0, r1, d8
 8011eee:	e7f8      	b.n	8011ee2 <__kernel_rem_pio2+0x92>
 8011ef0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011ef4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8011ef8:	f7ee fb4a 	bl	8000590 <__aeabi_dmul>
 8011efc:	4602      	mov	r2, r0
 8011efe:	460b      	mov	r3, r1
 8011f00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f04:	f7ee f98e 	bl	8000224 <__adddf3>
 8011f08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011f0c:	3601      	adds	r6, #1
 8011f0e:	9b06      	ldr	r3, [sp, #24]
 8011f10:	429e      	cmp	r6, r3
 8011f12:	f1a7 0708 	sub.w	r7, r7, #8
 8011f16:	ddeb      	ble.n	8011ef0 <__kernel_rem_pio2+0xa0>
 8011f18:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011f1c:	f108 0801 	add.w	r8, r8, #1
 8011f20:	ecab 7b02 	vstmia	fp!, {d7}
 8011f24:	3508      	adds	r5, #8
 8011f26:	e7cc      	b.n	8011ec2 <__kernel_rem_pio2+0x72>
 8011f28:	9b02      	ldr	r3, [sp, #8]
 8011f2a:	aa0e      	add	r2, sp, #56	; 0x38
 8011f2c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011f30:	930d      	str	r3, [sp, #52]	; 0x34
 8011f32:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011f34:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011f38:	9c02      	ldr	r4, [sp, #8]
 8011f3a:	930c      	str	r3, [sp, #48]	; 0x30
 8011f3c:	00e3      	lsls	r3, r4, #3
 8011f3e:	930a      	str	r3, [sp, #40]	; 0x28
 8011f40:	ab9a      	add	r3, sp, #616	; 0x268
 8011f42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011f46:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8011f4a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8011f4e:	ab72      	add	r3, sp, #456	; 0x1c8
 8011f50:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8011f54:	46c3      	mov	fp, r8
 8011f56:	46a1      	mov	r9, r4
 8011f58:	f1b9 0f00 	cmp.w	r9, #0
 8011f5c:	f1a5 0508 	sub.w	r5, r5, #8
 8011f60:	dc77      	bgt.n	8012052 <__kernel_rem_pio2+0x202>
 8011f62:	ec47 6b10 	vmov	d0, r6, r7
 8011f66:	4650      	mov	r0, sl
 8011f68:	f001 f98a 	bl	8013280 <scalbn>
 8011f6c:	ec57 6b10 	vmov	r6, r7, d0
 8011f70:	2200      	movs	r2, #0
 8011f72:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011f76:	ee10 0a10 	vmov	r0, s0
 8011f7a:	4639      	mov	r1, r7
 8011f7c:	f7ee fb08 	bl	8000590 <__aeabi_dmul>
 8011f80:	ec41 0b10 	vmov	d0, r0, r1
 8011f84:	f001 f8fc 	bl	8013180 <floor>
 8011f88:	4b7c      	ldr	r3, [pc, #496]	; (801217c <__kernel_rem_pio2+0x32c>)
 8011f8a:	ec51 0b10 	vmov	r0, r1, d0
 8011f8e:	2200      	movs	r2, #0
 8011f90:	f7ee fafe 	bl	8000590 <__aeabi_dmul>
 8011f94:	4602      	mov	r2, r0
 8011f96:	460b      	mov	r3, r1
 8011f98:	4630      	mov	r0, r6
 8011f9a:	4639      	mov	r1, r7
 8011f9c:	f7ee f940 	bl	8000220 <__aeabi_dsub>
 8011fa0:	460f      	mov	r7, r1
 8011fa2:	4606      	mov	r6, r0
 8011fa4:	f7ee fda4 	bl	8000af0 <__aeabi_d2iz>
 8011fa8:	9004      	str	r0, [sp, #16]
 8011faa:	f7ee fa87 	bl	80004bc <__aeabi_i2d>
 8011fae:	4602      	mov	r2, r0
 8011fb0:	460b      	mov	r3, r1
 8011fb2:	4630      	mov	r0, r6
 8011fb4:	4639      	mov	r1, r7
 8011fb6:	f7ee f933 	bl	8000220 <__aeabi_dsub>
 8011fba:	f1ba 0f00 	cmp.w	sl, #0
 8011fbe:	4606      	mov	r6, r0
 8011fc0:	460f      	mov	r7, r1
 8011fc2:	dd6d      	ble.n	80120a0 <__kernel_rem_pio2+0x250>
 8011fc4:	1e62      	subs	r2, r4, #1
 8011fc6:	ab0e      	add	r3, sp, #56	; 0x38
 8011fc8:	9d04      	ldr	r5, [sp, #16]
 8011fca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011fce:	f1ca 0118 	rsb	r1, sl, #24
 8011fd2:	fa40 f301 	asr.w	r3, r0, r1
 8011fd6:	441d      	add	r5, r3
 8011fd8:	408b      	lsls	r3, r1
 8011fda:	1ac0      	subs	r0, r0, r3
 8011fdc:	ab0e      	add	r3, sp, #56	; 0x38
 8011fde:	9504      	str	r5, [sp, #16]
 8011fe0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8011fe4:	f1ca 0317 	rsb	r3, sl, #23
 8011fe8:	fa40 fb03 	asr.w	fp, r0, r3
 8011fec:	f1bb 0f00 	cmp.w	fp, #0
 8011ff0:	dd65      	ble.n	80120be <__kernel_rem_pio2+0x26e>
 8011ff2:	9b04      	ldr	r3, [sp, #16]
 8011ff4:	2200      	movs	r2, #0
 8011ff6:	3301      	adds	r3, #1
 8011ff8:	9304      	str	r3, [sp, #16]
 8011ffa:	4615      	mov	r5, r2
 8011ffc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012000:	4294      	cmp	r4, r2
 8012002:	f300 809c 	bgt.w	801213e <__kernel_rem_pio2+0x2ee>
 8012006:	f1ba 0f00 	cmp.w	sl, #0
 801200a:	dd07      	ble.n	801201c <__kernel_rem_pio2+0x1cc>
 801200c:	f1ba 0f01 	cmp.w	sl, #1
 8012010:	f000 80c0 	beq.w	8012194 <__kernel_rem_pio2+0x344>
 8012014:	f1ba 0f02 	cmp.w	sl, #2
 8012018:	f000 80c6 	beq.w	80121a8 <__kernel_rem_pio2+0x358>
 801201c:	f1bb 0f02 	cmp.w	fp, #2
 8012020:	d14d      	bne.n	80120be <__kernel_rem_pio2+0x26e>
 8012022:	4632      	mov	r2, r6
 8012024:	463b      	mov	r3, r7
 8012026:	4956      	ldr	r1, [pc, #344]	; (8012180 <__kernel_rem_pio2+0x330>)
 8012028:	2000      	movs	r0, #0
 801202a:	f7ee f8f9 	bl	8000220 <__aeabi_dsub>
 801202e:	4606      	mov	r6, r0
 8012030:	460f      	mov	r7, r1
 8012032:	2d00      	cmp	r5, #0
 8012034:	d043      	beq.n	80120be <__kernel_rem_pio2+0x26e>
 8012036:	4650      	mov	r0, sl
 8012038:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8012170 <__kernel_rem_pio2+0x320>
 801203c:	f001 f920 	bl	8013280 <scalbn>
 8012040:	4630      	mov	r0, r6
 8012042:	4639      	mov	r1, r7
 8012044:	ec53 2b10 	vmov	r2, r3, d0
 8012048:	f7ee f8ea 	bl	8000220 <__aeabi_dsub>
 801204c:	4606      	mov	r6, r0
 801204e:	460f      	mov	r7, r1
 8012050:	e035      	b.n	80120be <__kernel_rem_pio2+0x26e>
 8012052:	4b4c      	ldr	r3, [pc, #304]	; (8012184 <__kernel_rem_pio2+0x334>)
 8012054:	2200      	movs	r2, #0
 8012056:	4630      	mov	r0, r6
 8012058:	4639      	mov	r1, r7
 801205a:	f7ee fa99 	bl	8000590 <__aeabi_dmul>
 801205e:	f7ee fd47 	bl	8000af0 <__aeabi_d2iz>
 8012062:	f7ee fa2b 	bl	80004bc <__aeabi_i2d>
 8012066:	4602      	mov	r2, r0
 8012068:	460b      	mov	r3, r1
 801206a:	ec43 2b18 	vmov	d8, r2, r3
 801206e:	4b46      	ldr	r3, [pc, #280]	; (8012188 <__kernel_rem_pio2+0x338>)
 8012070:	2200      	movs	r2, #0
 8012072:	f7ee fa8d 	bl	8000590 <__aeabi_dmul>
 8012076:	4602      	mov	r2, r0
 8012078:	460b      	mov	r3, r1
 801207a:	4630      	mov	r0, r6
 801207c:	4639      	mov	r1, r7
 801207e:	f7ee f8cf 	bl	8000220 <__aeabi_dsub>
 8012082:	f7ee fd35 	bl	8000af0 <__aeabi_d2iz>
 8012086:	e9d5 2300 	ldrd	r2, r3, [r5]
 801208a:	f84b 0b04 	str.w	r0, [fp], #4
 801208e:	ec51 0b18 	vmov	r0, r1, d8
 8012092:	f7ee f8c7 	bl	8000224 <__adddf3>
 8012096:	f109 39ff 	add.w	r9, r9, #4294967295
 801209a:	4606      	mov	r6, r0
 801209c:	460f      	mov	r7, r1
 801209e:	e75b      	b.n	8011f58 <__kernel_rem_pio2+0x108>
 80120a0:	d106      	bne.n	80120b0 <__kernel_rem_pio2+0x260>
 80120a2:	1e63      	subs	r3, r4, #1
 80120a4:	aa0e      	add	r2, sp, #56	; 0x38
 80120a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80120aa:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80120ae:	e79d      	b.n	8011fec <__kernel_rem_pio2+0x19c>
 80120b0:	4b36      	ldr	r3, [pc, #216]	; (801218c <__kernel_rem_pio2+0x33c>)
 80120b2:	2200      	movs	r2, #0
 80120b4:	f7ee fcf2 	bl	8000a9c <__aeabi_dcmpge>
 80120b8:	2800      	cmp	r0, #0
 80120ba:	d13d      	bne.n	8012138 <__kernel_rem_pio2+0x2e8>
 80120bc:	4683      	mov	fp, r0
 80120be:	2200      	movs	r2, #0
 80120c0:	2300      	movs	r3, #0
 80120c2:	4630      	mov	r0, r6
 80120c4:	4639      	mov	r1, r7
 80120c6:	f7ee fccb 	bl	8000a60 <__aeabi_dcmpeq>
 80120ca:	2800      	cmp	r0, #0
 80120cc:	f000 80c0 	beq.w	8012250 <__kernel_rem_pio2+0x400>
 80120d0:	1e65      	subs	r5, r4, #1
 80120d2:	462b      	mov	r3, r5
 80120d4:	2200      	movs	r2, #0
 80120d6:	9902      	ldr	r1, [sp, #8]
 80120d8:	428b      	cmp	r3, r1
 80120da:	da6c      	bge.n	80121b6 <__kernel_rem_pio2+0x366>
 80120dc:	2a00      	cmp	r2, #0
 80120de:	f000 8089 	beq.w	80121f4 <__kernel_rem_pio2+0x3a4>
 80120e2:	ab0e      	add	r3, sp, #56	; 0x38
 80120e4:	f1aa 0a18 	sub.w	sl, sl, #24
 80120e8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	f000 80ad 	beq.w	801224c <__kernel_rem_pio2+0x3fc>
 80120f2:	4650      	mov	r0, sl
 80120f4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8012170 <__kernel_rem_pio2+0x320>
 80120f8:	f001 f8c2 	bl	8013280 <scalbn>
 80120fc:	ab9a      	add	r3, sp, #616	; 0x268
 80120fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012102:	ec57 6b10 	vmov	r6, r7, d0
 8012106:	00ec      	lsls	r4, r5, #3
 8012108:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801210c:	46aa      	mov	sl, r5
 801210e:	f1ba 0f00 	cmp.w	sl, #0
 8012112:	f280 80d6 	bge.w	80122c2 <__kernel_rem_pio2+0x472>
 8012116:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8012168 <__kernel_rem_pio2+0x318>
 801211a:	462e      	mov	r6, r5
 801211c:	2e00      	cmp	r6, #0
 801211e:	f2c0 8104 	blt.w	801232a <__kernel_rem_pio2+0x4da>
 8012122:	ab72      	add	r3, sp, #456	; 0x1c8
 8012124:	ed8d 8b06 	vstr	d8, [sp, #24]
 8012128:	f8df a064 	ldr.w	sl, [pc, #100]	; 8012190 <__kernel_rem_pio2+0x340>
 801212c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8012130:	f04f 0800 	mov.w	r8, #0
 8012134:	1baf      	subs	r7, r5, r6
 8012136:	e0ea      	b.n	801230e <__kernel_rem_pio2+0x4be>
 8012138:	f04f 0b02 	mov.w	fp, #2
 801213c:	e759      	b.n	8011ff2 <__kernel_rem_pio2+0x1a2>
 801213e:	f8d8 3000 	ldr.w	r3, [r8]
 8012142:	b955      	cbnz	r5, 801215a <__kernel_rem_pio2+0x30a>
 8012144:	b123      	cbz	r3, 8012150 <__kernel_rem_pio2+0x300>
 8012146:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801214a:	f8c8 3000 	str.w	r3, [r8]
 801214e:	2301      	movs	r3, #1
 8012150:	3201      	adds	r2, #1
 8012152:	f108 0804 	add.w	r8, r8, #4
 8012156:	461d      	mov	r5, r3
 8012158:	e752      	b.n	8012000 <__kernel_rem_pio2+0x1b0>
 801215a:	1acb      	subs	r3, r1, r3
 801215c:	f8c8 3000 	str.w	r3, [r8]
 8012160:	462b      	mov	r3, r5
 8012162:	e7f5      	b.n	8012150 <__kernel_rem_pio2+0x300>
 8012164:	f3af 8000 	nop.w
	...
 8012174:	3ff00000 	.word	0x3ff00000
 8012178:	08014298 	.word	0x08014298
 801217c:	40200000 	.word	0x40200000
 8012180:	3ff00000 	.word	0x3ff00000
 8012184:	3e700000 	.word	0x3e700000
 8012188:	41700000 	.word	0x41700000
 801218c:	3fe00000 	.word	0x3fe00000
 8012190:	08014258 	.word	0x08014258
 8012194:	1e62      	subs	r2, r4, #1
 8012196:	ab0e      	add	r3, sp, #56	; 0x38
 8012198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801219c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80121a0:	a90e      	add	r1, sp, #56	; 0x38
 80121a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80121a6:	e739      	b.n	801201c <__kernel_rem_pio2+0x1cc>
 80121a8:	1e62      	subs	r2, r4, #1
 80121aa:	ab0e      	add	r3, sp, #56	; 0x38
 80121ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80121b4:	e7f4      	b.n	80121a0 <__kernel_rem_pio2+0x350>
 80121b6:	a90e      	add	r1, sp, #56	; 0x38
 80121b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80121bc:	3b01      	subs	r3, #1
 80121be:	430a      	orrs	r2, r1
 80121c0:	e789      	b.n	80120d6 <__kernel_rem_pio2+0x286>
 80121c2:	3301      	adds	r3, #1
 80121c4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80121c8:	2900      	cmp	r1, #0
 80121ca:	d0fa      	beq.n	80121c2 <__kernel_rem_pio2+0x372>
 80121cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80121ce:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80121d2:	446a      	add	r2, sp
 80121d4:	3a98      	subs	r2, #152	; 0x98
 80121d6:	920a      	str	r2, [sp, #40]	; 0x28
 80121d8:	9a08      	ldr	r2, [sp, #32]
 80121da:	18e3      	adds	r3, r4, r3
 80121dc:	18a5      	adds	r5, r4, r2
 80121de:	aa22      	add	r2, sp, #136	; 0x88
 80121e0:	f104 0801 	add.w	r8, r4, #1
 80121e4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80121e8:	9304      	str	r3, [sp, #16]
 80121ea:	9b04      	ldr	r3, [sp, #16]
 80121ec:	4543      	cmp	r3, r8
 80121ee:	da04      	bge.n	80121fa <__kernel_rem_pio2+0x3aa>
 80121f0:	461c      	mov	r4, r3
 80121f2:	e6a3      	b.n	8011f3c <__kernel_rem_pio2+0xec>
 80121f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80121f6:	2301      	movs	r3, #1
 80121f8:	e7e4      	b.n	80121c4 <__kernel_rem_pio2+0x374>
 80121fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80121fc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8012200:	f7ee f95c 	bl	80004bc <__aeabi_i2d>
 8012204:	e8e5 0102 	strd	r0, r1, [r5], #8
 8012208:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801220a:	46ab      	mov	fp, r5
 801220c:	461c      	mov	r4, r3
 801220e:	f04f 0900 	mov.w	r9, #0
 8012212:	2600      	movs	r6, #0
 8012214:	2700      	movs	r7, #0
 8012216:	9b06      	ldr	r3, [sp, #24]
 8012218:	4599      	cmp	r9, r3
 801221a:	dd06      	ble.n	801222a <__kernel_rem_pio2+0x3da>
 801221c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801221e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8012222:	f108 0801 	add.w	r8, r8, #1
 8012226:	930a      	str	r3, [sp, #40]	; 0x28
 8012228:	e7df      	b.n	80121ea <__kernel_rem_pio2+0x39a>
 801222a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801222e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012232:	f7ee f9ad 	bl	8000590 <__aeabi_dmul>
 8012236:	4602      	mov	r2, r0
 8012238:	460b      	mov	r3, r1
 801223a:	4630      	mov	r0, r6
 801223c:	4639      	mov	r1, r7
 801223e:	f7ed fff1 	bl	8000224 <__adddf3>
 8012242:	f109 0901 	add.w	r9, r9, #1
 8012246:	4606      	mov	r6, r0
 8012248:	460f      	mov	r7, r1
 801224a:	e7e4      	b.n	8012216 <__kernel_rem_pio2+0x3c6>
 801224c:	3d01      	subs	r5, #1
 801224e:	e748      	b.n	80120e2 <__kernel_rem_pio2+0x292>
 8012250:	ec47 6b10 	vmov	d0, r6, r7
 8012254:	f1ca 0000 	rsb	r0, sl, #0
 8012258:	f001 f812 	bl	8013280 <scalbn>
 801225c:	ec57 6b10 	vmov	r6, r7, d0
 8012260:	4ba0      	ldr	r3, [pc, #640]	; (80124e4 <__kernel_rem_pio2+0x694>)
 8012262:	ee10 0a10 	vmov	r0, s0
 8012266:	2200      	movs	r2, #0
 8012268:	4639      	mov	r1, r7
 801226a:	f7ee fc17 	bl	8000a9c <__aeabi_dcmpge>
 801226e:	b1f8      	cbz	r0, 80122b0 <__kernel_rem_pio2+0x460>
 8012270:	4b9d      	ldr	r3, [pc, #628]	; (80124e8 <__kernel_rem_pio2+0x698>)
 8012272:	2200      	movs	r2, #0
 8012274:	4630      	mov	r0, r6
 8012276:	4639      	mov	r1, r7
 8012278:	f7ee f98a 	bl	8000590 <__aeabi_dmul>
 801227c:	f7ee fc38 	bl	8000af0 <__aeabi_d2iz>
 8012280:	4680      	mov	r8, r0
 8012282:	f7ee f91b 	bl	80004bc <__aeabi_i2d>
 8012286:	4b97      	ldr	r3, [pc, #604]	; (80124e4 <__kernel_rem_pio2+0x694>)
 8012288:	2200      	movs	r2, #0
 801228a:	f7ee f981 	bl	8000590 <__aeabi_dmul>
 801228e:	460b      	mov	r3, r1
 8012290:	4602      	mov	r2, r0
 8012292:	4639      	mov	r1, r7
 8012294:	4630      	mov	r0, r6
 8012296:	f7ed ffc3 	bl	8000220 <__aeabi_dsub>
 801229a:	f7ee fc29 	bl	8000af0 <__aeabi_d2iz>
 801229e:	1c65      	adds	r5, r4, #1
 80122a0:	ab0e      	add	r3, sp, #56	; 0x38
 80122a2:	f10a 0a18 	add.w	sl, sl, #24
 80122a6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80122aa:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80122ae:	e720      	b.n	80120f2 <__kernel_rem_pio2+0x2a2>
 80122b0:	4630      	mov	r0, r6
 80122b2:	4639      	mov	r1, r7
 80122b4:	f7ee fc1c 	bl	8000af0 <__aeabi_d2iz>
 80122b8:	ab0e      	add	r3, sp, #56	; 0x38
 80122ba:	4625      	mov	r5, r4
 80122bc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80122c0:	e717      	b.n	80120f2 <__kernel_rem_pio2+0x2a2>
 80122c2:	ab0e      	add	r3, sp, #56	; 0x38
 80122c4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80122c8:	f7ee f8f8 	bl	80004bc <__aeabi_i2d>
 80122cc:	4632      	mov	r2, r6
 80122ce:	463b      	mov	r3, r7
 80122d0:	f7ee f95e 	bl	8000590 <__aeabi_dmul>
 80122d4:	4b84      	ldr	r3, [pc, #528]	; (80124e8 <__kernel_rem_pio2+0x698>)
 80122d6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80122da:	2200      	movs	r2, #0
 80122dc:	4630      	mov	r0, r6
 80122de:	4639      	mov	r1, r7
 80122e0:	f7ee f956 	bl	8000590 <__aeabi_dmul>
 80122e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80122e8:	4606      	mov	r6, r0
 80122ea:	460f      	mov	r7, r1
 80122ec:	e70f      	b.n	801210e <__kernel_rem_pio2+0x2be>
 80122ee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80122f2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80122f6:	f7ee f94b 	bl	8000590 <__aeabi_dmul>
 80122fa:	4602      	mov	r2, r0
 80122fc:	460b      	mov	r3, r1
 80122fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012302:	f7ed ff8f 	bl	8000224 <__adddf3>
 8012306:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801230a:	f108 0801 	add.w	r8, r8, #1
 801230e:	9b02      	ldr	r3, [sp, #8]
 8012310:	4598      	cmp	r8, r3
 8012312:	dc01      	bgt.n	8012318 <__kernel_rem_pio2+0x4c8>
 8012314:	45b8      	cmp	r8, r7
 8012316:	ddea      	ble.n	80122ee <__kernel_rem_pio2+0x49e>
 8012318:	ed9d 7b06 	vldr	d7, [sp, #24]
 801231c:	ab4a      	add	r3, sp, #296	; 0x128
 801231e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8012322:	ed87 7b00 	vstr	d7, [r7]
 8012326:	3e01      	subs	r6, #1
 8012328:	e6f8      	b.n	801211c <__kernel_rem_pio2+0x2cc>
 801232a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801232c:	2b02      	cmp	r3, #2
 801232e:	dc0b      	bgt.n	8012348 <__kernel_rem_pio2+0x4f8>
 8012330:	2b00      	cmp	r3, #0
 8012332:	dc35      	bgt.n	80123a0 <__kernel_rem_pio2+0x550>
 8012334:	d059      	beq.n	80123ea <__kernel_rem_pio2+0x59a>
 8012336:	9b04      	ldr	r3, [sp, #16]
 8012338:	f003 0007 	and.w	r0, r3, #7
 801233c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012340:	ecbd 8b02 	vpop	{d8}
 8012344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012348:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801234a:	2b03      	cmp	r3, #3
 801234c:	d1f3      	bne.n	8012336 <__kernel_rem_pio2+0x4e6>
 801234e:	ab4a      	add	r3, sp, #296	; 0x128
 8012350:	4423      	add	r3, r4
 8012352:	9306      	str	r3, [sp, #24]
 8012354:	461c      	mov	r4, r3
 8012356:	469a      	mov	sl, r3
 8012358:	9502      	str	r5, [sp, #8]
 801235a:	9b02      	ldr	r3, [sp, #8]
 801235c:	2b00      	cmp	r3, #0
 801235e:	f1aa 0a08 	sub.w	sl, sl, #8
 8012362:	dc6b      	bgt.n	801243c <__kernel_rem_pio2+0x5ec>
 8012364:	46aa      	mov	sl, r5
 8012366:	f1ba 0f01 	cmp.w	sl, #1
 801236a:	f1a4 0408 	sub.w	r4, r4, #8
 801236e:	f300 8085 	bgt.w	801247c <__kernel_rem_pio2+0x62c>
 8012372:	9c06      	ldr	r4, [sp, #24]
 8012374:	2000      	movs	r0, #0
 8012376:	3408      	adds	r4, #8
 8012378:	2100      	movs	r1, #0
 801237a:	2d01      	cmp	r5, #1
 801237c:	f300 809d 	bgt.w	80124ba <__kernel_rem_pio2+0x66a>
 8012380:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8012384:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8012388:	f1bb 0f00 	cmp.w	fp, #0
 801238c:	f040 809b 	bne.w	80124c6 <__kernel_rem_pio2+0x676>
 8012390:	9b01      	ldr	r3, [sp, #4]
 8012392:	e9c3 5600 	strd	r5, r6, [r3]
 8012396:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801239a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801239e:	e7ca      	b.n	8012336 <__kernel_rem_pio2+0x4e6>
 80123a0:	3408      	adds	r4, #8
 80123a2:	ab4a      	add	r3, sp, #296	; 0x128
 80123a4:	441c      	add	r4, r3
 80123a6:	462e      	mov	r6, r5
 80123a8:	2000      	movs	r0, #0
 80123aa:	2100      	movs	r1, #0
 80123ac:	2e00      	cmp	r6, #0
 80123ae:	da36      	bge.n	801241e <__kernel_rem_pio2+0x5ce>
 80123b0:	f1bb 0f00 	cmp.w	fp, #0
 80123b4:	d039      	beq.n	801242a <__kernel_rem_pio2+0x5da>
 80123b6:	4602      	mov	r2, r0
 80123b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80123bc:	9c01      	ldr	r4, [sp, #4]
 80123be:	e9c4 2300 	strd	r2, r3, [r4]
 80123c2:	4602      	mov	r2, r0
 80123c4:	460b      	mov	r3, r1
 80123c6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80123ca:	f7ed ff29 	bl	8000220 <__aeabi_dsub>
 80123ce:	ae4c      	add	r6, sp, #304	; 0x130
 80123d0:	2401      	movs	r4, #1
 80123d2:	42a5      	cmp	r5, r4
 80123d4:	da2c      	bge.n	8012430 <__kernel_rem_pio2+0x5e0>
 80123d6:	f1bb 0f00 	cmp.w	fp, #0
 80123da:	d002      	beq.n	80123e2 <__kernel_rem_pio2+0x592>
 80123dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80123e0:	4619      	mov	r1, r3
 80123e2:	9b01      	ldr	r3, [sp, #4]
 80123e4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80123e8:	e7a5      	b.n	8012336 <__kernel_rem_pio2+0x4e6>
 80123ea:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80123ee:	eb0d 0403 	add.w	r4, sp, r3
 80123f2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80123f6:	2000      	movs	r0, #0
 80123f8:	2100      	movs	r1, #0
 80123fa:	2d00      	cmp	r5, #0
 80123fc:	da09      	bge.n	8012412 <__kernel_rem_pio2+0x5c2>
 80123fe:	f1bb 0f00 	cmp.w	fp, #0
 8012402:	d002      	beq.n	801240a <__kernel_rem_pio2+0x5ba>
 8012404:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012408:	4619      	mov	r1, r3
 801240a:	9b01      	ldr	r3, [sp, #4]
 801240c:	e9c3 0100 	strd	r0, r1, [r3]
 8012410:	e791      	b.n	8012336 <__kernel_rem_pio2+0x4e6>
 8012412:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012416:	f7ed ff05 	bl	8000224 <__adddf3>
 801241a:	3d01      	subs	r5, #1
 801241c:	e7ed      	b.n	80123fa <__kernel_rem_pio2+0x5aa>
 801241e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012422:	f7ed feff 	bl	8000224 <__adddf3>
 8012426:	3e01      	subs	r6, #1
 8012428:	e7c0      	b.n	80123ac <__kernel_rem_pio2+0x55c>
 801242a:	4602      	mov	r2, r0
 801242c:	460b      	mov	r3, r1
 801242e:	e7c5      	b.n	80123bc <__kernel_rem_pio2+0x56c>
 8012430:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012434:	f7ed fef6 	bl	8000224 <__adddf3>
 8012438:	3401      	adds	r4, #1
 801243a:	e7ca      	b.n	80123d2 <__kernel_rem_pio2+0x582>
 801243c:	e9da 8900 	ldrd	r8, r9, [sl]
 8012440:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8012444:	9b02      	ldr	r3, [sp, #8]
 8012446:	3b01      	subs	r3, #1
 8012448:	9302      	str	r3, [sp, #8]
 801244a:	4632      	mov	r2, r6
 801244c:	463b      	mov	r3, r7
 801244e:	4640      	mov	r0, r8
 8012450:	4649      	mov	r1, r9
 8012452:	f7ed fee7 	bl	8000224 <__adddf3>
 8012456:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801245a:	4602      	mov	r2, r0
 801245c:	460b      	mov	r3, r1
 801245e:	4640      	mov	r0, r8
 8012460:	4649      	mov	r1, r9
 8012462:	f7ed fedd 	bl	8000220 <__aeabi_dsub>
 8012466:	4632      	mov	r2, r6
 8012468:	463b      	mov	r3, r7
 801246a:	f7ed fedb 	bl	8000224 <__adddf3>
 801246e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8012472:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012476:	ed8a 7b00 	vstr	d7, [sl]
 801247a:	e76e      	b.n	801235a <__kernel_rem_pio2+0x50a>
 801247c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012480:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8012484:	4640      	mov	r0, r8
 8012486:	4632      	mov	r2, r6
 8012488:	463b      	mov	r3, r7
 801248a:	4649      	mov	r1, r9
 801248c:	f7ed feca 	bl	8000224 <__adddf3>
 8012490:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012494:	4602      	mov	r2, r0
 8012496:	460b      	mov	r3, r1
 8012498:	4640      	mov	r0, r8
 801249a:	4649      	mov	r1, r9
 801249c:	f7ed fec0 	bl	8000220 <__aeabi_dsub>
 80124a0:	4632      	mov	r2, r6
 80124a2:	463b      	mov	r3, r7
 80124a4:	f7ed febe 	bl	8000224 <__adddf3>
 80124a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80124ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80124b0:	ed84 7b00 	vstr	d7, [r4]
 80124b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80124b8:	e755      	b.n	8012366 <__kernel_rem_pio2+0x516>
 80124ba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80124be:	f7ed feb1 	bl	8000224 <__adddf3>
 80124c2:	3d01      	subs	r5, #1
 80124c4:	e759      	b.n	801237a <__kernel_rem_pio2+0x52a>
 80124c6:	9b01      	ldr	r3, [sp, #4]
 80124c8:	9a01      	ldr	r2, [sp, #4]
 80124ca:	601d      	str	r5, [r3, #0]
 80124cc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80124d0:	605c      	str	r4, [r3, #4]
 80124d2:	609f      	str	r7, [r3, #8]
 80124d4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80124d8:	60d3      	str	r3, [r2, #12]
 80124da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80124de:	6110      	str	r0, [r2, #16]
 80124e0:	6153      	str	r3, [r2, #20]
 80124e2:	e728      	b.n	8012336 <__kernel_rem_pio2+0x4e6>
 80124e4:	41700000 	.word	0x41700000
 80124e8:	3e700000 	.word	0x3e700000
 80124ec:	00000000 	.word	0x00000000

080124f0 <__kernel_sin>:
 80124f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124f4:	ed2d 8b04 	vpush	{d8-d9}
 80124f8:	eeb0 8a41 	vmov.f32	s16, s2
 80124fc:	eef0 8a61 	vmov.f32	s17, s3
 8012500:	ec55 4b10 	vmov	r4, r5, d0
 8012504:	b083      	sub	sp, #12
 8012506:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801250a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801250e:	9001      	str	r0, [sp, #4]
 8012510:	da06      	bge.n	8012520 <__kernel_sin+0x30>
 8012512:	ee10 0a10 	vmov	r0, s0
 8012516:	4629      	mov	r1, r5
 8012518:	f7ee faea 	bl	8000af0 <__aeabi_d2iz>
 801251c:	2800      	cmp	r0, #0
 801251e:	d051      	beq.n	80125c4 <__kernel_sin+0xd4>
 8012520:	4622      	mov	r2, r4
 8012522:	462b      	mov	r3, r5
 8012524:	4620      	mov	r0, r4
 8012526:	4629      	mov	r1, r5
 8012528:	f7ee f832 	bl	8000590 <__aeabi_dmul>
 801252c:	4682      	mov	sl, r0
 801252e:	468b      	mov	fp, r1
 8012530:	4602      	mov	r2, r0
 8012532:	460b      	mov	r3, r1
 8012534:	4620      	mov	r0, r4
 8012536:	4629      	mov	r1, r5
 8012538:	f7ee f82a 	bl	8000590 <__aeabi_dmul>
 801253c:	a341      	add	r3, pc, #260	; (adr r3, 8012644 <__kernel_sin+0x154>)
 801253e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012542:	4680      	mov	r8, r0
 8012544:	4689      	mov	r9, r1
 8012546:	4650      	mov	r0, sl
 8012548:	4659      	mov	r1, fp
 801254a:	f7ee f821 	bl	8000590 <__aeabi_dmul>
 801254e:	a33f      	add	r3, pc, #252	; (adr r3, 801264c <__kernel_sin+0x15c>)
 8012550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012554:	f7ed fe64 	bl	8000220 <__aeabi_dsub>
 8012558:	4652      	mov	r2, sl
 801255a:	465b      	mov	r3, fp
 801255c:	f7ee f818 	bl	8000590 <__aeabi_dmul>
 8012560:	a33c      	add	r3, pc, #240	; (adr r3, 8012654 <__kernel_sin+0x164>)
 8012562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012566:	f7ed fe5d 	bl	8000224 <__adddf3>
 801256a:	4652      	mov	r2, sl
 801256c:	465b      	mov	r3, fp
 801256e:	f7ee f80f 	bl	8000590 <__aeabi_dmul>
 8012572:	a33a      	add	r3, pc, #232	; (adr r3, 801265c <__kernel_sin+0x16c>)
 8012574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012578:	f7ed fe52 	bl	8000220 <__aeabi_dsub>
 801257c:	4652      	mov	r2, sl
 801257e:	465b      	mov	r3, fp
 8012580:	f7ee f806 	bl	8000590 <__aeabi_dmul>
 8012584:	a337      	add	r3, pc, #220	; (adr r3, 8012664 <__kernel_sin+0x174>)
 8012586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801258a:	f7ed fe4b 	bl	8000224 <__adddf3>
 801258e:	9b01      	ldr	r3, [sp, #4]
 8012590:	4606      	mov	r6, r0
 8012592:	460f      	mov	r7, r1
 8012594:	b9eb      	cbnz	r3, 80125d2 <__kernel_sin+0xe2>
 8012596:	4602      	mov	r2, r0
 8012598:	460b      	mov	r3, r1
 801259a:	4650      	mov	r0, sl
 801259c:	4659      	mov	r1, fp
 801259e:	f7ed fff7 	bl	8000590 <__aeabi_dmul>
 80125a2:	a325      	add	r3, pc, #148	; (adr r3, 8012638 <__kernel_sin+0x148>)
 80125a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125a8:	f7ed fe3a 	bl	8000220 <__aeabi_dsub>
 80125ac:	4642      	mov	r2, r8
 80125ae:	464b      	mov	r3, r9
 80125b0:	f7ed ffee 	bl	8000590 <__aeabi_dmul>
 80125b4:	4602      	mov	r2, r0
 80125b6:	460b      	mov	r3, r1
 80125b8:	4620      	mov	r0, r4
 80125ba:	4629      	mov	r1, r5
 80125bc:	f7ed fe32 	bl	8000224 <__adddf3>
 80125c0:	4604      	mov	r4, r0
 80125c2:	460d      	mov	r5, r1
 80125c4:	ec45 4b10 	vmov	d0, r4, r5
 80125c8:	b003      	add	sp, #12
 80125ca:	ecbd 8b04 	vpop	{d8-d9}
 80125ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125d2:	4b1b      	ldr	r3, [pc, #108]	; (8012640 <__kernel_sin+0x150>)
 80125d4:	ec51 0b18 	vmov	r0, r1, d8
 80125d8:	2200      	movs	r2, #0
 80125da:	f7ed ffd9 	bl	8000590 <__aeabi_dmul>
 80125de:	4632      	mov	r2, r6
 80125e0:	ec41 0b19 	vmov	d9, r0, r1
 80125e4:	463b      	mov	r3, r7
 80125e6:	4640      	mov	r0, r8
 80125e8:	4649      	mov	r1, r9
 80125ea:	f7ed ffd1 	bl	8000590 <__aeabi_dmul>
 80125ee:	4602      	mov	r2, r0
 80125f0:	460b      	mov	r3, r1
 80125f2:	ec51 0b19 	vmov	r0, r1, d9
 80125f6:	f7ed fe13 	bl	8000220 <__aeabi_dsub>
 80125fa:	4652      	mov	r2, sl
 80125fc:	465b      	mov	r3, fp
 80125fe:	f7ed ffc7 	bl	8000590 <__aeabi_dmul>
 8012602:	ec53 2b18 	vmov	r2, r3, d8
 8012606:	f7ed fe0b 	bl	8000220 <__aeabi_dsub>
 801260a:	a30b      	add	r3, pc, #44	; (adr r3, 8012638 <__kernel_sin+0x148>)
 801260c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012610:	4606      	mov	r6, r0
 8012612:	460f      	mov	r7, r1
 8012614:	4640      	mov	r0, r8
 8012616:	4649      	mov	r1, r9
 8012618:	f7ed ffba 	bl	8000590 <__aeabi_dmul>
 801261c:	4602      	mov	r2, r0
 801261e:	460b      	mov	r3, r1
 8012620:	4630      	mov	r0, r6
 8012622:	4639      	mov	r1, r7
 8012624:	f7ed fdfe 	bl	8000224 <__adddf3>
 8012628:	4602      	mov	r2, r0
 801262a:	460b      	mov	r3, r1
 801262c:	4620      	mov	r0, r4
 801262e:	4629      	mov	r1, r5
 8012630:	f7ed fdf6 	bl	8000220 <__aeabi_dsub>
 8012634:	e7c4      	b.n	80125c0 <__kernel_sin+0xd0>
 8012636:	bf00      	nop
 8012638:	55555549 	.word	0x55555549
 801263c:	3fc55555 	.word	0x3fc55555
 8012640:	3fe00000 	.word	0x3fe00000
 8012644:	5acfd57c 	.word	0x5acfd57c
 8012648:	3de5d93a 	.word	0x3de5d93a
 801264c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012650:	3e5ae5e6 	.word	0x3e5ae5e6
 8012654:	57b1fe7d 	.word	0x57b1fe7d
 8012658:	3ec71de3 	.word	0x3ec71de3
 801265c:	19c161d5 	.word	0x19c161d5
 8012660:	3f2a01a0 	.word	0x3f2a01a0
 8012664:	1110f8a6 	.word	0x1110f8a6
 8012668:	3f811111 	.word	0x3f811111
 801266c:	00000000 	.word	0x00000000

08012670 <__kernel_tan>:
 8012670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012674:	ed2d 8b06 	vpush	{d8-d10}
 8012678:	ec5b ab10 	vmov	sl, fp, d0
 801267c:	4be0      	ldr	r3, [pc, #896]	; (8012a00 <__kernel_tan+0x390>)
 801267e:	b083      	sub	sp, #12
 8012680:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8012684:	429f      	cmp	r7, r3
 8012686:	ec59 8b11 	vmov	r8, r9, d1
 801268a:	4606      	mov	r6, r0
 801268c:	f8cd b000 	str.w	fp, [sp]
 8012690:	dc61      	bgt.n	8012756 <__kernel_tan+0xe6>
 8012692:	ee10 0a10 	vmov	r0, s0
 8012696:	4659      	mov	r1, fp
 8012698:	f7ee fa2a 	bl	8000af0 <__aeabi_d2iz>
 801269c:	4605      	mov	r5, r0
 801269e:	2800      	cmp	r0, #0
 80126a0:	f040 8083 	bne.w	80127aa <__kernel_tan+0x13a>
 80126a4:	1c73      	adds	r3, r6, #1
 80126a6:	4652      	mov	r2, sl
 80126a8:	4313      	orrs	r3, r2
 80126aa:	433b      	orrs	r3, r7
 80126ac:	d112      	bne.n	80126d4 <__kernel_tan+0x64>
 80126ae:	ec4b ab10 	vmov	d0, sl, fp
 80126b2:	f7fd fccd 	bl	8010050 <fabs>
 80126b6:	49d3      	ldr	r1, [pc, #844]	; (8012a04 <__kernel_tan+0x394>)
 80126b8:	ec53 2b10 	vmov	r2, r3, d0
 80126bc:	2000      	movs	r0, #0
 80126be:	f7ee f891 	bl	80007e4 <__aeabi_ddiv>
 80126c2:	4682      	mov	sl, r0
 80126c4:	468b      	mov	fp, r1
 80126c6:	ec4b ab10 	vmov	d0, sl, fp
 80126ca:	b003      	add	sp, #12
 80126cc:	ecbd 8b06 	vpop	{d8-d10}
 80126d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126d4:	2e01      	cmp	r6, #1
 80126d6:	d0f6      	beq.n	80126c6 <__kernel_tan+0x56>
 80126d8:	4642      	mov	r2, r8
 80126da:	464b      	mov	r3, r9
 80126dc:	4650      	mov	r0, sl
 80126de:	4659      	mov	r1, fp
 80126e0:	f7ed fda0 	bl	8000224 <__adddf3>
 80126e4:	4602      	mov	r2, r0
 80126e6:	460b      	mov	r3, r1
 80126e8:	460f      	mov	r7, r1
 80126ea:	2000      	movs	r0, #0
 80126ec:	49c6      	ldr	r1, [pc, #792]	; (8012a08 <__kernel_tan+0x398>)
 80126ee:	f7ee f879 	bl	80007e4 <__aeabi_ddiv>
 80126f2:	e9cd 0100 	strd	r0, r1, [sp]
 80126f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80126fa:	462e      	mov	r6, r5
 80126fc:	4652      	mov	r2, sl
 80126fe:	462c      	mov	r4, r5
 8012700:	4630      	mov	r0, r6
 8012702:	461d      	mov	r5, r3
 8012704:	4639      	mov	r1, r7
 8012706:	465b      	mov	r3, fp
 8012708:	f7ed fd8a 	bl	8000220 <__aeabi_dsub>
 801270c:	4602      	mov	r2, r0
 801270e:	460b      	mov	r3, r1
 8012710:	4640      	mov	r0, r8
 8012712:	4649      	mov	r1, r9
 8012714:	f7ed fd84 	bl	8000220 <__aeabi_dsub>
 8012718:	4632      	mov	r2, r6
 801271a:	462b      	mov	r3, r5
 801271c:	f7ed ff38 	bl	8000590 <__aeabi_dmul>
 8012720:	4632      	mov	r2, r6
 8012722:	4680      	mov	r8, r0
 8012724:	4689      	mov	r9, r1
 8012726:	462b      	mov	r3, r5
 8012728:	4630      	mov	r0, r6
 801272a:	4639      	mov	r1, r7
 801272c:	f7ed ff30 	bl	8000590 <__aeabi_dmul>
 8012730:	4bb4      	ldr	r3, [pc, #720]	; (8012a04 <__kernel_tan+0x394>)
 8012732:	2200      	movs	r2, #0
 8012734:	f7ed fd76 	bl	8000224 <__adddf3>
 8012738:	4602      	mov	r2, r0
 801273a:	460b      	mov	r3, r1
 801273c:	4640      	mov	r0, r8
 801273e:	4649      	mov	r1, r9
 8012740:	f7ed fd70 	bl	8000224 <__adddf3>
 8012744:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012748:	f7ed ff22 	bl	8000590 <__aeabi_dmul>
 801274c:	4622      	mov	r2, r4
 801274e:	462b      	mov	r3, r5
 8012750:	f7ed fd68 	bl	8000224 <__adddf3>
 8012754:	e7b5      	b.n	80126c2 <__kernel_tan+0x52>
 8012756:	4bad      	ldr	r3, [pc, #692]	; (8012a0c <__kernel_tan+0x39c>)
 8012758:	429f      	cmp	r7, r3
 801275a:	dd26      	ble.n	80127aa <__kernel_tan+0x13a>
 801275c:	9b00      	ldr	r3, [sp, #0]
 801275e:	2b00      	cmp	r3, #0
 8012760:	da09      	bge.n	8012776 <__kernel_tan+0x106>
 8012762:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8012766:	469b      	mov	fp, r3
 8012768:	ee10 aa10 	vmov	sl, s0
 801276c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012770:	ee11 8a10 	vmov	r8, s2
 8012774:	4699      	mov	r9, r3
 8012776:	4652      	mov	r2, sl
 8012778:	465b      	mov	r3, fp
 801277a:	a183      	add	r1, pc, #524	; (adr r1, 8012988 <__kernel_tan+0x318>)
 801277c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012780:	f7ed fd4e 	bl	8000220 <__aeabi_dsub>
 8012784:	4642      	mov	r2, r8
 8012786:	464b      	mov	r3, r9
 8012788:	4604      	mov	r4, r0
 801278a:	460d      	mov	r5, r1
 801278c:	a180      	add	r1, pc, #512	; (adr r1, 8012990 <__kernel_tan+0x320>)
 801278e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012792:	f7ed fd45 	bl	8000220 <__aeabi_dsub>
 8012796:	4622      	mov	r2, r4
 8012798:	462b      	mov	r3, r5
 801279a:	f7ed fd43 	bl	8000224 <__adddf3>
 801279e:	f04f 0800 	mov.w	r8, #0
 80127a2:	4682      	mov	sl, r0
 80127a4:	468b      	mov	fp, r1
 80127a6:	f04f 0900 	mov.w	r9, #0
 80127aa:	4652      	mov	r2, sl
 80127ac:	465b      	mov	r3, fp
 80127ae:	4650      	mov	r0, sl
 80127b0:	4659      	mov	r1, fp
 80127b2:	f7ed feed 	bl	8000590 <__aeabi_dmul>
 80127b6:	4602      	mov	r2, r0
 80127b8:	460b      	mov	r3, r1
 80127ba:	ec43 2b18 	vmov	d8, r2, r3
 80127be:	f7ed fee7 	bl	8000590 <__aeabi_dmul>
 80127c2:	ec53 2b18 	vmov	r2, r3, d8
 80127c6:	4604      	mov	r4, r0
 80127c8:	460d      	mov	r5, r1
 80127ca:	4650      	mov	r0, sl
 80127cc:	4659      	mov	r1, fp
 80127ce:	f7ed fedf 	bl	8000590 <__aeabi_dmul>
 80127d2:	a371      	add	r3, pc, #452	; (adr r3, 8012998 <__kernel_tan+0x328>)
 80127d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127d8:	ec41 0b19 	vmov	d9, r0, r1
 80127dc:	4620      	mov	r0, r4
 80127de:	4629      	mov	r1, r5
 80127e0:	f7ed fed6 	bl	8000590 <__aeabi_dmul>
 80127e4:	a36e      	add	r3, pc, #440	; (adr r3, 80129a0 <__kernel_tan+0x330>)
 80127e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ea:	f7ed fd1b 	bl	8000224 <__adddf3>
 80127ee:	4622      	mov	r2, r4
 80127f0:	462b      	mov	r3, r5
 80127f2:	f7ed fecd 	bl	8000590 <__aeabi_dmul>
 80127f6:	a36c      	add	r3, pc, #432	; (adr r3, 80129a8 <__kernel_tan+0x338>)
 80127f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127fc:	f7ed fd12 	bl	8000224 <__adddf3>
 8012800:	4622      	mov	r2, r4
 8012802:	462b      	mov	r3, r5
 8012804:	f7ed fec4 	bl	8000590 <__aeabi_dmul>
 8012808:	a369      	add	r3, pc, #420	; (adr r3, 80129b0 <__kernel_tan+0x340>)
 801280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280e:	f7ed fd09 	bl	8000224 <__adddf3>
 8012812:	4622      	mov	r2, r4
 8012814:	462b      	mov	r3, r5
 8012816:	f7ed febb 	bl	8000590 <__aeabi_dmul>
 801281a:	a367      	add	r3, pc, #412	; (adr r3, 80129b8 <__kernel_tan+0x348>)
 801281c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012820:	f7ed fd00 	bl	8000224 <__adddf3>
 8012824:	4622      	mov	r2, r4
 8012826:	462b      	mov	r3, r5
 8012828:	f7ed feb2 	bl	8000590 <__aeabi_dmul>
 801282c:	a364      	add	r3, pc, #400	; (adr r3, 80129c0 <__kernel_tan+0x350>)
 801282e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012832:	f7ed fcf7 	bl	8000224 <__adddf3>
 8012836:	ec53 2b18 	vmov	r2, r3, d8
 801283a:	f7ed fea9 	bl	8000590 <__aeabi_dmul>
 801283e:	a362      	add	r3, pc, #392	; (adr r3, 80129c8 <__kernel_tan+0x358>)
 8012840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012844:	ec41 0b1a 	vmov	d10, r0, r1
 8012848:	4620      	mov	r0, r4
 801284a:	4629      	mov	r1, r5
 801284c:	f7ed fea0 	bl	8000590 <__aeabi_dmul>
 8012850:	a35f      	add	r3, pc, #380	; (adr r3, 80129d0 <__kernel_tan+0x360>)
 8012852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012856:	f7ed fce5 	bl	8000224 <__adddf3>
 801285a:	4622      	mov	r2, r4
 801285c:	462b      	mov	r3, r5
 801285e:	f7ed fe97 	bl	8000590 <__aeabi_dmul>
 8012862:	a35d      	add	r3, pc, #372	; (adr r3, 80129d8 <__kernel_tan+0x368>)
 8012864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012868:	f7ed fcdc 	bl	8000224 <__adddf3>
 801286c:	4622      	mov	r2, r4
 801286e:	462b      	mov	r3, r5
 8012870:	f7ed fe8e 	bl	8000590 <__aeabi_dmul>
 8012874:	a35a      	add	r3, pc, #360	; (adr r3, 80129e0 <__kernel_tan+0x370>)
 8012876:	e9d3 2300 	ldrd	r2, r3, [r3]
 801287a:	f7ed fcd3 	bl	8000224 <__adddf3>
 801287e:	4622      	mov	r2, r4
 8012880:	462b      	mov	r3, r5
 8012882:	f7ed fe85 	bl	8000590 <__aeabi_dmul>
 8012886:	a358      	add	r3, pc, #352	; (adr r3, 80129e8 <__kernel_tan+0x378>)
 8012888:	e9d3 2300 	ldrd	r2, r3, [r3]
 801288c:	f7ed fcca 	bl	8000224 <__adddf3>
 8012890:	4622      	mov	r2, r4
 8012892:	462b      	mov	r3, r5
 8012894:	f7ed fe7c 	bl	8000590 <__aeabi_dmul>
 8012898:	a355      	add	r3, pc, #340	; (adr r3, 80129f0 <__kernel_tan+0x380>)
 801289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801289e:	f7ed fcc1 	bl	8000224 <__adddf3>
 80128a2:	4602      	mov	r2, r0
 80128a4:	460b      	mov	r3, r1
 80128a6:	ec51 0b1a 	vmov	r0, r1, d10
 80128aa:	f7ed fcbb 	bl	8000224 <__adddf3>
 80128ae:	ec53 2b19 	vmov	r2, r3, d9
 80128b2:	f7ed fe6d 	bl	8000590 <__aeabi_dmul>
 80128b6:	4642      	mov	r2, r8
 80128b8:	464b      	mov	r3, r9
 80128ba:	f7ed fcb3 	bl	8000224 <__adddf3>
 80128be:	ec53 2b18 	vmov	r2, r3, d8
 80128c2:	f7ed fe65 	bl	8000590 <__aeabi_dmul>
 80128c6:	4642      	mov	r2, r8
 80128c8:	464b      	mov	r3, r9
 80128ca:	f7ed fcab 	bl	8000224 <__adddf3>
 80128ce:	a34a      	add	r3, pc, #296	; (adr r3, 80129f8 <__kernel_tan+0x388>)
 80128d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128d4:	4604      	mov	r4, r0
 80128d6:	460d      	mov	r5, r1
 80128d8:	ec51 0b19 	vmov	r0, r1, d9
 80128dc:	f7ed fe58 	bl	8000590 <__aeabi_dmul>
 80128e0:	4622      	mov	r2, r4
 80128e2:	462b      	mov	r3, r5
 80128e4:	f7ed fc9e 	bl	8000224 <__adddf3>
 80128e8:	460b      	mov	r3, r1
 80128ea:	ec41 0b18 	vmov	d8, r0, r1
 80128ee:	4602      	mov	r2, r0
 80128f0:	4659      	mov	r1, fp
 80128f2:	4650      	mov	r0, sl
 80128f4:	f7ed fc96 	bl	8000224 <__adddf3>
 80128f8:	4b44      	ldr	r3, [pc, #272]	; (8012a0c <__kernel_tan+0x39c>)
 80128fa:	429f      	cmp	r7, r3
 80128fc:	4604      	mov	r4, r0
 80128fe:	460d      	mov	r5, r1
 8012900:	f340 8086 	ble.w	8012a10 <__kernel_tan+0x3a0>
 8012904:	4630      	mov	r0, r6
 8012906:	f7ed fdd9 	bl	80004bc <__aeabi_i2d>
 801290a:	4622      	mov	r2, r4
 801290c:	4680      	mov	r8, r0
 801290e:	4689      	mov	r9, r1
 8012910:	462b      	mov	r3, r5
 8012912:	4620      	mov	r0, r4
 8012914:	4629      	mov	r1, r5
 8012916:	f7ed fe3b 	bl	8000590 <__aeabi_dmul>
 801291a:	4642      	mov	r2, r8
 801291c:	4606      	mov	r6, r0
 801291e:	460f      	mov	r7, r1
 8012920:	464b      	mov	r3, r9
 8012922:	4620      	mov	r0, r4
 8012924:	4629      	mov	r1, r5
 8012926:	f7ed fc7d 	bl	8000224 <__adddf3>
 801292a:	4602      	mov	r2, r0
 801292c:	460b      	mov	r3, r1
 801292e:	4630      	mov	r0, r6
 8012930:	4639      	mov	r1, r7
 8012932:	f7ed ff57 	bl	80007e4 <__aeabi_ddiv>
 8012936:	ec53 2b18 	vmov	r2, r3, d8
 801293a:	f7ed fc71 	bl	8000220 <__aeabi_dsub>
 801293e:	4602      	mov	r2, r0
 8012940:	460b      	mov	r3, r1
 8012942:	4650      	mov	r0, sl
 8012944:	4659      	mov	r1, fp
 8012946:	f7ed fc6b 	bl	8000220 <__aeabi_dsub>
 801294a:	4602      	mov	r2, r0
 801294c:	460b      	mov	r3, r1
 801294e:	f7ed fc69 	bl	8000224 <__adddf3>
 8012952:	4602      	mov	r2, r0
 8012954:	460b      	mov	r3, r1
 8012956:	4640      	mov	r0, r8
 8012958:	4649      	mov	r1, r9
 801295a:	f7ed fc61 	bl	8000220 <__aeabi_dsub>
 801295e:	9b00      	ldr	r3, [sp, #0]
 8012960:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8012964:	f00a 0a02 	and.w	sl, sl, #2
 8012968:	4604      	mov	r4, r0
 801296a:	f1ca 0001 	rsb	r0, sl, #1
 801296e:	460d      	mov	r5, r1
 8012970:	f7ed fda4 	bl	80004bc <__aeabi_i2d>
 8012974:	4602      	mov	r2, r0
 8012976:	460b      	mov	r3, r1
 8012978:	4620      	mov	r0, r4
 801297a:	4629      	mov	r1, r5
 801297c:	f7ed fe08 	bl	8000590 <__aeabi_dmul>
 8012980:	e69f      	b.n	80126c2 <__kernel_tan+0x52>
 8012982:	bf00      	nop
 8012984:	f3af 8000 	nop.w
 8012988:	54442d18 	.word	0x54442d18
 801298c:	3fe921fb 	.word	0x3fe921fb
 8012990:	33145c07 	.word	0x33145c07
 8012994:	3c81a626 	.word	0x3c81a626
 8012998:	74bf7ad4 	.word	0x74bf7ad4
 801299c:	3efb2a70 	.word	0x3efb2a70
 80129a0:	32f0a7e9 	.word	0x32f0a7e9
 80129a4:	3f12b80f 	.word	0x3f12b80f
 80129a8:	1a8d1068 	.word	0x1a8d1068
 80129ac:	3f3026f7 	.word	0x3f3026f7
 80129b0:	fee08315 	.word	0xfee08315
 80129b4:	3f57dbc8 	.word	0x3f57dbc8
 80129b8:	e96e8493 	.word	0xe96e8493
 80129bc:	3f8226e3 	.word	0x3f8226e3
 80129c0:	1bb341fe 	.word	0x1bb341fe
 80129c4:	3faba1ba 	.word	0x3faba1ba
 80129c8:	db605373 	.word	0xdb605373
 80129cc:	bef375cb 	.word	0xbef375cb
 80129d0:	a03792a6 	.word	0xa03792a6
 80129d4:	3f147e88 	.word	0x3f147e88
 80129d8:	f2f26501 	.word	0xf2f26501
 80129dc:	3f4344d8 	.word	0x3f4344d8
 80129e0:	c9560328 	.word	0xc9560328
 80129e4:	3f6d6d22 	.word	0x3f6d6d22
 80129e8:	8406d637 	.word	0x8406d637
 80129ec:	3f9664f4 	.word	0x3f9664f4
 80129f0:	1110fe7a 	.word	0x1110fe7a
 80129f4:	3fc11111 	.word	0x3fc11111
 80129f8:	55555563 	.word	0x55555563
 80129fc:	3fd55555 	.word	0x3fd55555
 8012a00:	3e2fffff 	.word	0x3e2fffff
 8012a04:	3ff00000 	.word	0x3ff00000
 8012a08:	bff00000 	.word	0xbff00000
 8012a0c:	3fe59427 	.word	0x3fe59427
 8012a10:	2e01      	cmp	r6, #1
 8012a12:	d02f      	beq.n	8012a74 <__kernel_tan+0x404>
 8012a14:	460f      	mov	r7, r1
 8012a16:	4602      	mov	r2, r0
 8012a18:	460b      	mov	r3, r1
 8012a1a:	4689      	mov	r9, r1
 8012a1c:	2000      	movs	r0, #0
 8012a1e:	4917      	ldr	r1, [pc, #92]	; (8012a7c <__kernel_tan+0x40c>)
 8012a20:	f7ed fee0 	bl	80007e4 <__aeabi_ddiv>
 8012a24:	2600      	movs	r6, #0
 8012a26:	e9cd 0100 	strd	r0, r1, [sp]
 8012a2a:	4652      	mov	r2, sl
 8012a2c:	465b      	mov	r3, fp
 8012a2e:	4630      	mov	r0, r6
 8012a30:	4639      	mov	r1, r7
 8012a32:	f7ed fbf5 	bl	8000220 <__aeabi_dsub>
 8012a36:	e9dd 4500 	ldrd	r4, r5, [sp]
 8012a3a:	4602      	mov	r2, r0
 8012a3c:	460b      	mov	r3, r1
 8012a3e:	ec51 0b18 	vmov	r0, r1, d8
 8012a42:	f7ed fbed 	bl	8000220 <__aeabi_dsub>
 8012a46:	4632      	mov	r2, r6
 8012a48:	462b      	mov	r3, r5
 8012a4a:	f7ed fda1 	bl	8000590 <__aeabi_dmul>
 8012a4e:	46b0      	mov	r8, r6
 8012a50:	460f      	mov	r7, r1
 8012a52:	4642      	mov	r2, r8
 8012a54:	462b      	mov	r3, r5
 8012a56:	4634      	mov	r4, r6
 8012a58:	4649      	mov	r1, r9
 8012a5a:	4606      	mov	r6, r0
 8012a5c:	4640      	mov	r0, r8
 8012a5e:	f7ed fd97 	bl	8000590 <__aeabi_dmul>
 8012a62:	4b07      	ldr	r3, [pc, #28]	; (8012a80 <__kernel_tan+0x410>)
 8012a64:	2200      	movs	r2, #0
 8012a66:	f7ed fbdd 	bl	8000224 <__adddf3>
 8012a6a:	4602      	mov	r2, r0
 8012a6c:	460b      	mov	r3, r1
 8012a6e:	4630      	mov	r0, r6
 8012a70:	4639      	mov	r1, r7
 8012a72:	e665      	b.n	8012740 <__kernel_tan+0xd0>
 8012a74:	4682      	mov	sl, r0
 8012a76:	468b      	mov	fp, r1
 8012a78:	e625      	b.n	80126c6 <__kernel_tan+0x56>
 8012a7a:	bf00      	nop
 8012a7c:	bff00000 	.word	0xbff00000
 8012a80:	3ff00000 	.word	0x3ff00000

08012a84 <__kernel_cosf>:
 8012a84:	ee10 3a10 	vmov	r3, s0
 8012a88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012a8c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8012a90:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8012a94:	da05      	bge.n	8012aa2 <__kernel_cosf+0x1e>
 8012a96:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012a9a:	ee17 2a90 	vmov	r2, s15
 8012a9e:	2a00      	cmp	r2, #0
 8012aa0:	d03d      	beq.n	8012b1e <__kernel_cosf+0x9a>
 8012aa2:	ee60 5a00 	vmul.f32	s11, s0, s0
 8012aa6:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8012b24 <__kernel_cosf+0xa0>
 8012aaa:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8012b28 <__kernel_cosf+0xa4>
 8012aae:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8012b2c <__kernel_cosf+0xa8>
 8012ab2:	4a1f      	ldr	r2, [pc, #124]	; (8012b30 <__kernel_cosf+0xac>)
 8012ab4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8012ab8:	4293      	cmp	r3, r2
 8012aba:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8012b34 <__kernel_cosf+0xb0>
 8012abe:	eee7 7a25 	vfma.f32	s15, s14, s11
 8012ac2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8012b38 <__kernel_cosf+0xb4>
 8012ac6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8012aca:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8012b3c <__kernel_cosf+0xb8>
 8012ace:	eee7 7a25 	vfma.f32	s15, s14, s11
 8012ad2:	eeb0 7a66 	vmov.f32	s14, s13
 8012ad6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8012ada:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8012ade:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8012ae2:	ee67 6a25 	vmul.f32	s13, s14, s11
 8012ae6:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8012aea:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012aee:	dc04      	bgt.n	8012afa <__kernel_cosf+0x76>
 8012af0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8012af4:	ee36 0a47 	vsub.f32	s0, s12, s14
 8012af8:	4770      	bx	lr
 8012afa:	4a11      	ldr	r2, [pc, #68]	; (8012b40 <__kernel_cosf+0xbc>)
 8012afc:	4293      	cmp	r3, r2
 8012afe:	bfda      	itte	le
 8012b00:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8012b04:	ee06 3a90 	vmovle	s13, r3
 8012b08:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8012b0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012b10:	ee36 0a66 	vsub.f32	s0, s12, s13
 8012b14:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012b18:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012b1c:	4770      	bx	lr
 8012b1e:	eeb0 0a46 	vmov.f32	s0, s12
 8012b22:	4770      	bx	lr
 8012b24:	ad47d74e 	.word	0xad47d74e
 8012b28:	310f74f6 	.word	0x310f74f6
 8012b2c:	3d2aaaab 	.word	0x3d2aaaab
 8012b30:	3e999999 	.word	0x3e999999
 8012b34:	b493f27c 	.word	0xb493f27c
 8012b38:	37d00d01 	.word	0x37d00d01
 8012b3c:	bab60b61 	.word	0xbab60b61
 8012b40:	3f480000 	.word	0x3f480000

08012b44 <__kernel_rem_pio2f>:
 8012b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b48:	ed2d 8b04 	vpush	{d8-d9}
 8012b4c:	b0d9      	sub	sp, #356	; 0x164
 8012b4e:	4688      	mov	r8, r1
 8012b50:	9002      	str	r0, [sp, #8]
 8012b52:	49bb      	ldr	r1, [pc, #748]	; (8012e40 <__kernel_rem_pio2f+0x2fc>)
 8012b54:	9866      	ldr	r0, [sp, #408]	; 0x198
 8012b56:	9301      	str	r3, [sp, #4]
 8012b58:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8012b5c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8012b60:	1e59      	subs	r1, r3, #1
 8012b62:	1d13      	adds	r3, r2, #4
 8012b64:	db27      	blt.n	8012bb6 <__kernel_rem_pio2f+0x72>
 8012b66:	f1b2 0b03 	subs.w	fp, r2, #3
 8012b6a:	bf48      	it	mi
 8012b6c:	f102 0b04 	addmi.w	fp, r2, #4
 8012b70:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8012b74:	1c45      	adds	r5, r0, #1
 8012b76:	00ec      	lsls	r4, r5, #3
 8012b78:	1a47      	subs	r7, r0, r1
 8012b7a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8012e50 <__kernel_rem_pio2f+0x30c>
 8012b7e:	9403      	str	r4, [sp, #12]
 8012b80:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8012b84:	eb0a 0c01 	add.w	ip, sl, r1
 8012b88:	ae1c      	add	r6, sp, #112	; 0x70
 8012b8a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8012b8e:	2400      	movs	r4, #0
 8012b90:	4564      	cmp	r4, ip
 8012b92:	dd12      	ble.n	8012bba <__kernel_rem_pio2f+0x76>
 8012b94:	9b01      	ldr	r3, [sp, #4]
 8012b96:	ac1c      	add	r4, sp, #112	; 0x70
 8012b98:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8012b9c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8012ba0:	f04f 0c00 	mov.w	ip, #0
 8012ba4:	45d4      	cmp	ip, sl
 8012ba6:	dc27      	bgt.n	8012bf8 <__kernel_rem_pio2f+0xb4>
 8012ba8:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8012bac:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8012e50 <__kernel_rem_pio2f+0x30c>
 8012bb0:	4627      	mov	r7, r4
 8012bb2:	2600      	movs	r6, #0
 8012bb4:	e016      	b.n	8012be4 <__kernel_rem_pio2f+0xa0>
 8012bb6:	2000      	movs	r0, #0
 8012bb8:	e7dc      	b.n	8012b74 <__kernel_rem_pio2f+0x30>
 8012bba:	42e7      	cmn	r7, r4
 8012bbc:	bf5d      	ittte	pl
 8012bbe:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8012bc2:	ee07 3a90 	vmovpl	s15, r3
 8012bc6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8012bca:	eef0 7a47 	vmovmi.f32	s15, s14
 8012bce:	ece6 7a01 	vstmia	r6!, {s15}
 8012bd2:	3401      	adds	r4, #1
 8012bd4:	e7dc      	b.n	8012b90 <__kernel_rem_pio2f+0x4c>
 8012bd6:	ecf9 6a01 	vldmia	r9!, {s13}
 8012bda:	ed97 7a00 	vldr	s14, [r7]
 8012bde:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012be2:	3601      	adds	r6, #1
 8012be4:	428e      	cmp	r6, r1
 8012be6:	f1a7 0704 	sub.w	r7, r7, #4
 8012bea:	ddf4      	ble.n	8012bd6 <__kernel_rem_pio2f+0x92>
 8012bec:	eceb 7a01 	vstmia	fp!, {s15}
 8012bf0:	f10c 0c01 	add.w	ip, ip, #1
 8012bf4:	3404      	adds	r4, #4
 8012bf6:	e7d5      	b.n	8012ba4 <__kernel_rem_pio2f+0x60>
 8012bf8:	ab08      	add	r3, sp, #32
 8012bfa:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8012bfe:	eddf 8a93 	vldr	s17, [pc, #588]	; 8012e4c <__kernel_rem_pio2f+0x308>
 8012c02:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8012e48 <__kernel_rem_pio2f+0x304>
 8012c06:	9304      	str	r3, [sp, #16]
 8012c08:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8012c0c:	4656      	mov	r6, sl
 8012c0e:	00b3      	lsls	r3, r6, #2
 8012c10:	9305      	str	r3, [sp, #20]
 8012c12:	ab58      	add	r3, sp, #352	; 0x160
 8012c14:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8012c18:	ac08      	add	r4, sp, #32
 8012c1a:	ab44      	add	r3, sp, #272	; 0x110
 8012c1c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8012c20:	46a4      	mov	ip, r4
 8012c22:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8012c26:	4637      	mov	r7, r6
 8012c28:	2f00      	cmp	r7, #0
 8012c2a:	f1a0 0004 	sub.w	r0, r0, #4
 8012c2e:	dc4f      	bgt.n	8012cd0 <__kernel_rem_pio2f+0x18c>
 8012c30:	4628      	mov	r0, r5
 8012c32:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8012c36:	f000 fbf9 	bl	801342c <scalbnf>
 8012c3a:	eeb0 8a40 	vmov.f32	s16, s0
 8012c3e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8012c42:	ee28 0a00 	vmul.f32	s0, s16, s0
 8012c46:	f000 fbaf 	bl	80133a8 <floorf>
 8012c4a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8012c4e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8012c52:	2d00      	cmp	r5, #0
 8012c54:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8012c58:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8012c5c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8012c60:	ee17 9a90 	vmov	r9, s15
 8012c64:	ee38 8a40 	vsub.f32	s16, s16, s0
 8012c68:	dd44      	ble.n	8012cf4 <__kernel_rem_pio2f+0x1b0>
 8012c6a:	f106 3cff 	add.w	ip, r6, #4294967295
 8012c6e:	ab08      	add	r3, sp, #32
 8012c70:	f1c5 0e08 	rsb	lr, r5, #8
 8012c74:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8012c78:	fa47 f00e 	asr.w	r0, r7, lr
 8012c7c:	4481      	add	r9, r0
 8012c7e:	fa00 f00e 	lsl.w	r0, r0, lr
 8012c82:	1a3f      	subs	r7, r7, r0
 8012c84:	f1c5 0007 	rsb	r0, r5, #7
 8012c88:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8012c8c:	4107      	asrs	r7, r0
 8012c8e:	2f00      	cmp	r7, #0
 8012c90:	dd3f      	ble.n	8012d12 <__kernel_rem_pio2f+0x1ce>
 8012c92:	f04f 0e00 	mov.w	lr, #0
 8012c96:	f109 0901 	add.w	r9, r9, #1
 8012c9a:	4673      	mov	r3, lr
 8012c9c:	4576      	cmp	r6, lr
 8012c9e:	dc6b      	bgt.n	8012d78 <__kernel_rem_pio2f+0x234>
 8012ca0:	2d00      	cmp	r5, #0
 8012ca2:	dd04      	ble.n	8012cae <__kernel_rem_pio2f+0x16a>
 8012ca4:	2d01      	cmp	r5, #1
 8012ca6:	d078      	beq.n	8012d9a <__kernel_rem_pio2f+0x256>
 8012ca8:	2d02      	cmp	r5, #2
 8012caa:	f000 8081 	beq.w	8012db0 <__kernel_rem_pio2f+0x26c>
 8012cae:	2f02      	cmp	r7, #2
 8012cb0:	d12f      	bne.n	8012d12 <__kernel_rem_pio2f+0x1ce>
 8012cb2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012cb6:	ee30 8a48 	vsub.f32	s16, s0, s16
 8012cba:	b353      	cbz	r3, 8012d12 <__kernel_rem_pio2f+0x1ce>
 8012cbc:	4628      	mov	r0, r5
 8012cbe:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8012cc2:	f000 fbb3 	bl	801342c <scalbnf>
 8012cc6:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8012cca:	ee38 8a40 	vsub.f32	s16, s16, s0
 8012cce:	e020      	b.n	8012d12 <__kernel_rem_pio2f+0x1ce>
 8012cd0:	ee60 7a28 	vmul.f32	s15, s0, s17
 8012cd4:	3f01      	subs	r7, #1
 8012cd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012cda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cde:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8012ce2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012ce6:	ecac 0a01 	vstmia	ip!, {s0}
 8012cea:	ed90 0a00 	vldr	s0, [r0]
 8012cee:	ee37 0a80 	vadd.f32	s0, s15, s0
 8012cf2:	e799      	b.n	8012c28 <__kernel_rem_pio2f+0xe4>
 8012cf4:	d105      	bne.n	8012d02 <__kernel_rem_pio2f+0x1be>
 8012cf6:	1e70      	subs	r0, r6, #1
 8012cf8:	ab08      	add	r3, sp, #32
 8012cfa:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8012cfe:	11ff      	asrs	r7, r7, #7
 8012d00:	e7c5      	b.n	8012c8e <__kernel_rem_pio2f+0x14a>
 8012d02:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8012d06:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d0e:	da31      	bge.n	8012d74 <__kernel_rem_pio2f+0x230>
 8012d10:	2700      	movs	r7, #0
 8012d12:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d1a:	f040 809b 	bne.w	8012e54 <__kernel_rem_pio2f+0x310>
 8012d1e:	1e74      	subs	r4, r6, #1
 8012d20:	46a4      	mov	ip, r4
 8012d22:	2000      	movs	r0, #0
 8012d24:	45d4      	cmp	ip, sl
 8012d26:	da4a      	bge.n	8012dbe <__kernel_rem_pio2f+0x27a>
 8012d28:	2800      	cmp	r0, #0
 8012d2a:	d07a      	beq.n	8012e22 <__kernel_rem_pio2f+0x2de>
 8012d2c:	ab08      	add	r3, sp, #32
 8012d2e:	3d08      	subs	r5, #8
 8012d30:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	f000 8081 	beq.w	8012e3c <__kernel_rem_pio2f+0x2f8>
 8012d3a:	4628      	mov	r0, r5
 8012d3c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012d40:	00a5      	lsls	r5, r4, #2
 8012d42:	f000 fb73 	bl	801342c <scalbnf>
 8012d46:	aa44      	add	r2, sp, #272	; 0x110
 8012d48:	1d2b      	adds	r3, r5, #4
 8012d4a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8012e4c <__kernel_rem_pio2f+0x308>
 8012d4e:	18d1      	adds	r1, r2, r3
 8012d50:	4622      	mov	r2, r4
 8012d52:	2a00      	cmp	r2, #0
 8012d54:	f280 80ae 	bge.w	8012eb4 <__kernel_rem_pio2f+0x370>
 8012d58:	4622      	mov	r2, r4
 8012d5a:	2a00      	cmp	r2, #0
 8012d5c:	f2c0 80cc 	blt.w	8012ef8 <__kernel_rem_pio2f+0x3b4>
 8012d60:	a944      	add	r1, sp, #272	; 0x110
 8012d62:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8012d66:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8012e44 <__kernel_rem_pio2f+0x300>
 8012d6a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8012e50 <__kernel_rem_pio2f+0x30c>
 8012d6e:	2000      	movs	r0, #0
 8012d70:	1aa1      	subs	r1, r4, r2
 8012d72:	e0b6      	b.n	8012ee2 <__kernel_rem_pio2f+0x39e>
 8012d74:	2702      	movs	r7, #2
 8012d76:	e78c      	b.n	8012c92 <__kernel_rem_pio2f+0x14e>
 8012d78:	6820      	ldr	r0, [r4, #0]
 8012d7a:	b94b      	cbnz	r3, 8012d90 <__kernel_rem_pio2f+0x24c>
 8012d7c:	b118      	cbz	r0, 8012d86 <__kernel_rem_pio2f+0x242>
 8012d7e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8012d82:	6020      	str	r0, [r4, #0]
 8012d84:	2001      	movs	r0, #1
 8012d86:	f10e 0e01 	add.w	lr, lr, #1
 8012d8a:	3404      	adds	r4, #4
 8012d8c:	4603      	mov	r3, r0
 8012d8e:	e785      	b.n	8012c9c <__kernel_rem_pio2f+0x158>
 8012d90:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8012d94:	6020      	str	r0, [r4, #0]
 8012d96:	4618      	mov	r0, r3
 8012d98:	e7f5      	b.n	8012d86 <__kernel_rem_pio2f+0x242>
 8012d9a:	1e74      	subs	r4, r6, #1
 8012d9c:	a808      	add	r0, sp, #32
 8012d9e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8012da2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8012da6:	f10d 0c20 	add.w	ip, sp, #32
 8012daa:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8012dae:	e77e      	b.n	8012cae <__kernel_rem_pio2f+0x16a>
 8012db0:	1e74      	subs	r4, r6, #1
 8012db2:	a808      	add	r0, sp, #32
 8012db4:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8012db8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8012dbc:	e7f3      	b.n	8012da6 <__kernel_rem_pio2f+0x262>
 8012dbe:	ab08      	add	r3, sp, #32
 8012dc0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8012dc4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012dc8:	4318      	orrs	r0, r3
 8012dca:	e7ab      	b.n	8012d24 <__kernel_rem_pio2f+0x1e0>
 8012dcc:	f10c 0c01 	add.w	ip, ip, #1
 8012dd0:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8012dd4:	2c00      	cmp	r4, #0
 8012dd6:	d0f9      	beq.n	8012dcc <__kernel_rem_pio2f+0x288>
 8012dd8:	9b05      	ldr	r3, [sp, #20]
 8012dda:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8012dde:	eb0d 0003 	add.w	r0, sp, r3
 8012de2:	9b01      	ldr	r3, [sp, #4]
 8012de4:	18f4      	adds	r4, r6, r3
 8012de6:	ab1c      	add	r3, sp, #112	; 0x70
 8012de8:	1c77      	adds	r7, r6, #1
 8012dea:	384c      	subs	r0, #76	; 0x4c
 8012dec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012df0:	4466      	add	r6, ip
 8012df2:	42be      	cmp	r6, r7
 8012df4:	f6ff af0b 	blt.w	8012c0e <__kernel_rem_pio2f+0xca>
 8012df8:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8012dfc:	f8dd e008 	ldr.w	lr, [sp, #8]
 8012e00:	ee07 3a90 	vmov	s15, r3
 8012e04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012e08:	f04f 0c00 	mov.w	ip, #0
 8012e0c:	ece4 7a01 	vstmia	r4!, {s15}
 8012e10:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8012e50 <__kernel_rem_pio2f+0x30c>
 8012e14:	46a1      	mov	r9, r4
 8012e16:	458c      	cmp	ip, r1
 8012e18:	dd07      	ble.n	8012e2a <__kernel_rem_pio2f+0x2e6>
 8012e1a:	ece0 7a01 	vstmia	r0!, {s15}
 8012e1e:	3701      	adds	r7, #1
 8012e20:	e7e7      	b.n	8012df2 <__kernel_rem_pio2f+0x2ae>
 8012e22:	9804      	ldr	r0, [sp, #16]
 8012e24:	f04f 0c01 	mov.w	ip, #1
 8012e28:	e7d2      	b.n	8012dd0 <__kernel_rem_pio2f+0x28c>
 8012e2a:	ecfe 6a01 	vldmia	lr!, {s13}
 8012e2e:	ed39 7a01 	vldmdb	r9!, {s14}
 8012e32:	f10c 0c01 	add.w	ip, ip, #1
 8012e36:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012e3a:	e7ec      	b.n	8012e16 <__kernel_rem_pio2f+0x2d2>
 8012e3c:	3c01      	subs	r4, #1
 8012e3e:	e775      	b.n	8012d2c <__kernel_rem_pio2f+0x1e8>
 8012e40:	080142d4 	.word	0x080142d4
 8012e44:	080142a8 	.word	0x080142a8
 8012e48:	43800000 	.word	0x43800000
 8012e4c:	3b800000 	.word	0x3b800000
 8012e50:	00000000 	.word	0x00000000
 8012e54:	9b03      	ldr	r3, [sp, #12]
 8012e56:	eeb0 0a48 	vmov.f32	s0, s16
 8012e5a:	1a98      	subs	r0, r3, r2
 8012e5c:	f000 fae6 	bl	801342c <scalbnf>
 8012e60:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8012e48 <__kernel_rem_pio2f+0x304>
 8012e64:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8012e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e6c:	db19      	blt.n	8012ea2 <__kernel_rem_pio2f+0x35e>
 8012e6e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8012e4c <__kernel_rem_pio2f+0x308>
 8012e72:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012e76:	aa08      	add	r2, sp, #32
 8012e78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012e7c:	1c74      	adds	r4, r6, #1
 8012e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012e82:	3508      	adds	r5, #8
 8012e84:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012e88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012e8c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012e90:	ee10 3a10 	vmov	r3, s0
 8012e94:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8012e98:	ee17 3a90 	vmov	r3, s15
 8012e9c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012ea0:	e74b      	b.n	8012d3a <__kernel_rem_pio2f+0x1f6>
 8012ea2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012ea6:	aa08      	add	r2, sp, #32
 8012ea8:	ee10 3a10 	vmov	r3, s0
 8012eac:	4634      	mov	r4, r6
 8012eae:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8012eb2:	e742      	b.n	8012d3a <__kernel_rem_pio2f+0x1f6>
 8012eb4:	a808      	add	r0, sp, #32
 8012eb6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8012eba:	9001      	str	r0, [sp, #4]
 8012ebc:	ee07 0a90 	vmov	s15, r0
 8012ec0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012ec4:	3a01      	subs	r2, #1
 8012ec6:	ee67 7a80 	vmul.f32	s15, s15, s0
 8012eca:	ee20 0a07 	vmul.f32	s0, s0, s14
 8012ece:	ed61 7a01 	vstmdb	r1!, {s15}
 8012ed2:	e73e      	b.n	8012d52 <__kernel_rem_pio2f+0x20e>
 8012ed4:	ecfc 6a01 	vldmia	ip!, {s13}
 8012ed8:	ecb6 7a01 	vldmia	r6!, {s14}
 8012edc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012ee0:	3001      	adds	r0, #1
 8012ee2:	4550      	cmp	r0, sl
 8012ee4:	dc01      	bgt.n	8012eea <__kernel_rem_pio2f+0x3a6>
 8012ee6:	4288      	cmp	r0, r1
 8012ee8:	ddf4      	ble.n	8012ed4 <__kernel_rem_pio2f+0x390>
 8012eea:	a858      	add	r0, sp, #352	; 0x160
 8012eec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012ef0:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8012ef4:	3a01      	subs	r2, #1
 8012ef6:	e730      	b.n	8012d5a <__kernel_rem_pio2f+0x216>
 8012ef8:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8012efa:	2a02      	cmp	r2, #2
 8012efc:	dc09      	bgt.n	8012f12 <__kernel_rem_pio2f+0x3ce>
 8012efe:	2a00      	cmp	r2, #0
 8012f00:	dc2a      	bgt.n	8012f58 <__kernel_rem_pio2f+0x414>
 8012f02:	d043      	beq.n	8012f8c <__kernel_rem_pio2f+0x448>
 8012f04:	f009 0007 	and.w	r0, r9, #7
 8012f08:	b059      	add	sp, #356	; 0x164
 8012f0a:	ecbd 8b04 	vpop	{d8-d9}
 8012f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f12:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8012f14:	2b03      	cmp	r3, #3
 8012f16:	d1f5      	bne.n	8012f04 <__kernel_rem_pio2f+0x3c0>
 8012f18:	ab30      	add	r3, sp, #192	; 0xc0
 8012f1a:	442b      	add	r3, r5
 8012f1c:	461a      	mov	r2, r3
 8012f1e:	4619      	mov	r1, r3
 8012f20:	4620      	mov	r0, r4
 8012f22:	2800      	cmp	r0, #0
 8012f24:	f1a1 0104 	sub.w	r1, r1, #4
 8012f28:	dc51      	bgt.n	8012fce <__kernel_rem_pio2f+0x48a>
 8012f2a:	4621      	mov	r1, r4
 8012f2c:	2901      	cmp	r1, #1
 8012f2e:	f1a2 0204 	sub.w	r2, r2, #4
 8012f32:	dc5c      	bgt.n	8012fee <__kernel_rem_pio2f+0x4aa>
 8012f34:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8012e50 <__kernel_rem_pio2f+0x30c>
 8012f38:	3304      	adds	r3, #4
 8012f3a:	2c01      	cmp	r4, #1
 8012f3c:	dc67      	bgt.n	801300e <__kernel_rem_pio2f+0x4ca>
 8012f3e:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8012f42:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8012f46:	2f00      	cmp	r7, #0
 8012f48:	d167      	bne.n	801301a <__kernel_rem_pio2f+0x4d6>
 8012f4a:	edc8 6a00 	vstr	s13, [r8]
 8012f4e:	ed88 7a01 	vstr	s14, [r8, #4]
 8012f52:	edc8 7a02 	vstr	s15, [r8, #8]
 8012f56:	e7d5      	b.n	8012f04 <__kernel_rem_pio2f+0x3c0>
 8012f58:	aa30      	add	r2, sp, #192	; 0xc0
 8012f5a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8012e50 <__kernel_rem_pio2f+0x30c>
 8012f5e:	4413      	add	r3, r2
 8012f60:	4622      	mov	r2, r4
 8012f62:	2a00      	cmp	r2, #0
 8012f64:	da24      	bge.n	8012fb0 <__kernel_rem_pio2f+0x46c>
 8012f66:	b34f      	cbz	r7, 8012fbc <__kernel_rem_pio2f+0x478>
 8012f68:	eef1 7a47 	vneg.f32	s15, s14
 8012f6c:	edc8 7a00 	vstr	s15, [r8]
 8012f70:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8012f74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012f78:	aa31      	add	r2, sp, #196	; 0xc4
 8012f7a:	2301      	movs	r3, #1
 8012f7c:	429c      	cmp	r4, r3
 8012f7e:	da20      	bge.n	8012fc2 <__kernel_rem_pio2f+0x47e>
 8012f80:	b10f      	cbz	r7, 8012f86 <__kernel_rem_pio2f+0x442>
 8012f82:	eef1 7a67 	vneg.f32	s15, s15
 8012f86:	edc8 7a01 	vstr	s15, [r8, #4]
 8012f8a:	e7bb      	b.n	8012f04 <__kernel_rem_pio2f+0x3c0>
 8012f8c:	aa30      	add	r2, sp, #192	; 0xc0
 8012f8e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8012e50 <__kernel_rem_pio2f+0x30c>
 8012f92:	4413      	add	r3, r2
 8012f94:	2c00      	cmp	r4, #0
 8012f96:	da05      	bge.n	8012fa4 <__kernel_rem_pio2f+0x460>
 8012f98:	b10f      	cbz	r7, 8012f9e <__kernel_rem_pio2f+0x45a>
 8012f9a:	eef1 7a67 	vneg.f32	s15, s15
 8012f9e:	edc8 7a00 	vstr	s15, [r8]
 8012fa2:	e7af      	b.n	8012f04 <__kernel_rem_pio2f+0x3c0>
 8012fa4:	ed33 7a01 	vldmdb	r3!, {s14}
 8012fa8:	3c01      	subs	r4, #1
 8012faa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012fae:	e7f1      	b.n	8012f94 <__kernel_rem_pio2f+0x450>
 8012fb0:	ed73 7a01 	vldmdb	r3!, {s15}
 8012fb4:	3a01      	subs	r2, #1
 8012fb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012fba:	e7d2      	b.n	8012f62 <__kernel_rem_pio2f+0x41e>
 8012fbc:	eef0 7a47 	vmov.f32	s15, s14
 8012fc0:	e7d4      	b.n	8012f6c <__kernel_rem_pio2f+0x428>
 8012fc2:	ecb2 7a01 	vldmia	r2!, {s14}
 8012fc6:	3301      	adds	r3, #1
 8012fc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012fcc:	e7d6      	b.n	8012f7c <__kernel_rem_pio2f+0x438>
 8012fce:	edd1 7a00 	vldr	s15, [r1]
 8012fd2:	edd1 6a01 	vldr	s13, [r1, #4]
 8012fd6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012fda:	3801      	subs	r0, #1
 8012fdc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012fe0:	ed81 7a00 	vstr	s14, [r1]
 8012fe4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012fe8:	edc1 7a01 	vstr	s15, [r1, #4]
 8012fec:	e799      	b.n	8012f22 <__kernel_rem_pio2f+0x3de>
 8012fee:	edd2 7a00 	vldr	s15, [r2]
 8012ff2:	edd2 6a01 	vldr	s13, [r2, #4]
 8012ff6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012ffa:	3901      	subs	r1, #1
 8012ffc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013000:	ed82 7a00 	vstr	s14, [r2]
 8013004:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013008:	edc2 7a01 	vstr	s15, [r2, #4]
 801300c:	e78e      	b.n	8012f2c <__kernel_rem_pio2f+0x3e8>
 801300e:	ed33 7a01 	vldmdb	r3!, {s14}
 8013012:	3c01      	subs	r4, #1
 8013014:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013018:	e78f      	b.n	8012f3a <__kernel_rem_pio2f+0x3f6>
 801301a:	eef1 6a66 	vneg.f32	s13, s13
 801301e:	eeb1 7a47 	vneg.f32	s14, s14
 8013022:	edc8 6a00 	vstr	s13, [r8]
 8013026:	ed88 7a01 	vstr	s14, [r8, #4]
 801302a:	eef1 7a67 	vneg.f32	s15, s15
 801302e:	e790      	b.n	8012f52 <__kernel_rem_pio2f+0x40e>

08013030 <__kernel_sinf>:
 8013030:	ee10 3a10 	vmov	r3, s0
 8013034:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013038:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801303c:	da04      	bge.n	8013048 <__kernel_sinf+0x18>
 801303e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013042:	ee17 3a90 	vmov	r3, s15
 8013046:	b35b      	cbz	r3, 80130a0 <__kernel_sinf+0x70>
 8013048:	ee20 7a00 	vmul.f32	s14, s0, s0
 801304c:	eddf 7a15 	vldr	s15, [pc, #84]	; 80130a4 <__kernel_sinf+0x74>
 8013050:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80130a8 <__kernel_sinf+0x78>
 8013054:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013058:	eddf 7a14 	vldr	s15, [pc, #80]	; 80130ac <__kernel_sinf+0x7c>
 801305c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013060:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80130b0 <__kernel_sinf+0x80>
 8013064:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013068:	eddf 7a12 	vldr	s15, [pc, #72]	; 80130b4 <__kernel_sinf+0x84>
 801306c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8013070:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013074:	b930      	cbnz	r0, 8013084 <__kernel_sinf+0x54>
 8013076:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80130b8 <__kernel_sinf+0x88>
 801307a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801307e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8013082:	4770      	bx	lr
 8013084:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8013088:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801308c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8013090:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8013094:	eddf 7a09 	vldr	s15, [pc, #36]	; 80130bc <__kernel_sinf+0x8c>
 8013098:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801309c:	ee30 0a60 	vsub.f32	s0, s0, s1
 80130a0:	4770      	bx	lr
 80130a2:	bf00      	nop
 80130a4:	2f2ec9d3 	.word	0x2f2ec9d3
 80130a8:	b2d72f34 	.word	0xb2d72f34
 80130ac:	3638ef1b 	.word	0x3638ef1b
 80130b0:	b9500d01 	.word	0xb9500d01
 80130b4:	3c088889 	.word	0x3c088889
 80130b8:	be2aaaab 	.word	0xbe2aaaab
 80130bc:	3e2aaaab 	.word	0x3e2aaaab

080130c0 <with_errno>:
 80130c0:	b570      	push	{r4, r5, r6, lr}
 80130c2:	4604      	mov	r4, r0
 80130c4:	460d      	mov	r5, r1
 80130c6:	4616      	mov	r6, r2
 80130c8:	f000 fa2a 	bl	8013520 <__errno>
 80130cc:	4629      	mov	r1, r5
 80130ce:	6006      	str	r6, [r0, #0]
 80130d0:	4620      	mov	r0, r4
 80130d2:	bd70      	pop	{r4, r5, r6, pc}

080130d4 <xflow>:
 80130d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80130d6:	4614      	mov	r4, r2
 80130d8:	461d      	mov	r5, r3
 80130da:	b108      	cbz	r0, 80130e0 <xflow+0xc>
 80130dc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80130e0:	e9cd 2300 	strd	r2, r3, [sp]
 80130e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80130e8:	4620      	mov	r0, r4
 80130ea:	4629      	mov	r1, r5
 80130ec:	f7ed fa50 	bl	8000590 <__aeabi_dmul>
 80130f0:	2222      	movs	r2, #34	; 0x22
 80130f2:	b003      	add	sp, #12
 80130f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80130f8:	f7ff bfe2 	b.w	80130c0 <with_errno>

080130fc <__math_uflow>:
 80130fc:	b508      	push	{r3, lr}
 80130fe:	2200      	movs	r2, #0
 8013100:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013104:	f7ff ffe6 	bl	80130d4 <xflow>
 8013108:	ec41 0b10 	vmov	d0, r0, r1
 801310c:	bd08      	pop	{r3, pc}

0801310e <__math_oflow>:
 801310e:	b508      	push	{r3, lr}
 8013110:	2200      	movs	r2, #0
 8013112:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8013116:	f7ff ffdd 	bl	80130d4 <xflow>
 801311a:	ec41 0b10 	vmov	d0, r0, r1
 801311e:	bd08      	pop	{r3, pc}

08013120 <with_errnof>:
 8013120:	b513      	push	{r0, r1, r4, lr}
 8013122:	4604      	mov	r4, r0
 8013124:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013128:	f000 f9fa 	bl	8013520 <__errno>
 801312c:	ed9d 0a01 	vldr	s0, [sp, #4]
 8013130:	6004      	str	r4, [r0, #0]
 8013132:	b002      	add	sp, #8
 8013134:	bd10      	pop	{r4, pc}

08013136 <xflowf>:
 8013136:	b130      	cbz	r0, 8013146 <xflowf+0x10>
 8013138:	eef1 7a40 	vneg.f32	s15, s0
 801313c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013140:	2022      	movs	r0, #34	; 0x22
 8013142:	f7ff bfed 	b.w	8013120 <with_errnof>
 8013146:	eef0 7a40 	vmov.f32	s15, s0
 801314a:	e7f7      	b.n	801313c <xflowf+0x6>

0801314c <__math_uflowf>:
 801314c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013154 <__math_uflowf+0x8>
 8013150:	f7ff bff1 	b.w	8013136 <xflowf>
 8013154:	10000000 	.word	0x10000000

08013158 <__math_oflowf>:
 8013158:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013160 <__math_oflowf+0x8>
 801315c:	f7ff bfeb 	b.w	8013136 <xflowf>
 8013160:	70000000 	.word	0x70000000

08013164 <finite>:
 8013164:	b082      	sub	sp, #8
 8013166:	ed8d 0b00 	vstr	d0, [sp]
 801316a:	9801      	ldr	r0, [sp, #4]
 801316c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8013170:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013174:	0fc0      	lsrs	r0, r0, #31
 8013176:	b002      	add	sp, #8
 8013178:	4770      	bx	lr
 801317a:	0000      	movs	r0, r0
 801317c:	0000      	movs	r0, r0
	...

08013180 <floor>:
 8013180:	ec51 0b10 	vmov	r0, r1, d0
 8013184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013188:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801318c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013190:	2e13      	cmp	r6, #19
 8013192:	ee10 5a10 	vmov	r5, s0
 8013196:	ee10 8a10 	vmov	r8, s0
 801319a:	460c      	mov	r4, r1
 801319c:	dc32      	bgt.n	8013204 <floor+0x84>
 801319e:	2e00      	cmp	r6, #0
 80131a0:	da14      	bge.n	80131cc <floor+0x4c>
 80131a2:	a333      	add	r3, pc, #204	; (adr r3, 8013270 <floor+0xf0>)
 80131a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131a8:	f7ed f83c 	bl	8000224 <__adddf3>
 80131ac:	2200      	movs	r2, #0
 80131ae:	2300      	movs	r3, #0
 80131b0:	f7ed fc7e 	bl	8000ab0 <__aeabi_dcmpgt>
 80131b4:	b138      	cbz	r0, 80131c6 <floor+0x46>
 80131b6:	2c00      	cmp	r4, #0
 80131b8:	da57      	bge.n	801326a <floor+0xea>
 80131ba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80131be:	431d      	orrs	r5, r3
 80131c0:	d001      	beq.n	80131c6 <floor+0x46>
 80131c2:	4c2d      	ldr	r4, [pc, #180]	; (8013278 <floor+0xf8>)
 80131c4:	2500      	movs	r5, #0
 80131c6:	4621      	mov	r1, r4
 80131c8:	4628      	mov	r0, r5
 80131ca:	e025      	b.n	8013218 <floor+0x98>
 80131cc:	4f2b      	ldr	r7, [pc, #172]	; (801327c <floor+0xfc>)
 80131ce:	4137      	asrs	r7, r6
 80131d0:	ea01 0307 	and.w	r3, r1, r7
 80131d4:	4303      	orrs	r3, r0
 80131d6:	d01f      	beq.n	8013218 <floor+0x98>
 80131d8:	a325      	add	r3, pc, #148	; (adr r3, 8013270 <floor+0xf0>)
 80131da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131de:	f7ed f821 	bl	8000224 <__adddf3>
 80131e2:	2200      	movs	r2, #0
 80131e4:	2300      	movs	r3, #0
 80131e6:	f7ed fc63 	bl	8000ab0 <__aeabi_dcmpgt>
 80131ea:	2800      	cmp	r0, #0
 80131ec:	d0eb      	beq.n	80131c6 <floor+0x46>
 80131ee:	2c00      	cmp	r4, #0
 80131f0:	bfbe      	ittt	lt
 80131f2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80131f6:	fa43 f606 	asrlt.w	r6, r3, r6
 80131fa:	19a4      	addlt	r4, r4, r6
 80131fc:	ea24 0407 	bic.w	r4, r4, r7
 8013200:	2500      	movs	r5, #0
 8013202:	e7e0      	b.n	80131c6 <floor+0x46>
 8013204:	2e33      	cmp	r6, #51	; 0x33
 8013206:	dd0b      	ble.n	8013220 <floor+0xa0>
 8013208:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801320c:	d104      	bne.n	8013218 <floor+0x98>
 801320e:	ee10 2a10 	vmov	r2, s0
 8013212:	460b      	mov	r3, r1
 8013214:	f7ed f806 	bl	8000224 <__adddf3>
 8013218:	ec41 0b10 	vmov	d0, r0, r1
 801321c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013220:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8013224:	f04f 33ff 	mov.w	r3, #4294967295
 8013228:	fa23 f707 	lsr.w	r7, r3, r7
 801322c:	4207      	tst	r7, r0
 801322e:	d0f3      	beq.n	8013218 <floor+0x98>
 8013230:	a30f      	add	r3, pc, #60	; (adr r3, 8013270 <floor+0xf0>)
 8013232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013236:	f7ec fff5 	bl	8000224 <__adddf3>
 801323a:	2200      	movs	r2, #0
 801323c:	2300      	movs	r3, #0
 801323e:	f7ed fc37 	bl	8000ab0 <__aeabi_dcmpgt>
 8013242:	2800      	cmp	r0, #0
 8013244:	d0bf      	beq.n	80131c6 <floor+0x46>
 8013246:	2c00      	cmp	r4, #0
 8013248:	da02      	bge.n	8013250 <floor+0xd0>
 801324a:	2e14      	cmp	r6, #20
 801324c:	d103      	bne.n	8013256 <floor+0xd6>
 801324e:	3401      	adds	r4, #1
 8013250:	ea25 0507 	bic.w	r5, r5, r7
 8013254:	e7b7      	b.n	80131c6 <floor+0x46>
 8013256:	2301      	movs	r3, #1
 8013258:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801325c:	fa03 f606 	lsl.w	r6, r3, r6
 8013260:	4435      	add	r5, r6
 8013262:	4545      	cmp	r5, r8
 8013264:	bf38      	it	cc
 8013266:	18e4      	addcc	r4, r4, r3
 8013268:	e7f2      	b.n	8013250 <floor+0xd0>
 801326a:	2500      	movs	r5, #0
 801326c:	462c      	mov	r4, r5
 801326e:	e7aa      	b.n	80131c6 <floor+0x46>
 8013270:	8800759c 	.word	0x8800759c
 8013274:	7e37e43c 	.word	0x7e37e43c
 8013278:	bff00000 	.word	0xbff00000
 801327c:	000fffff 	.word	0x000fffff

08013280 <scalbn>:
 8013280:	b570      	push	{r4, r5, r6, lr}
 8013282:	ec55 4b10 	vmov	r4, r5, d0
 8013286:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801328a:	4606      	mov	r6, r0
 801328c:	462b      	mov	r3, r5
 801328e:	b99a      	cbnz	r2, 80132b8 <scalbn+0x38>
 8013290:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013294:	4323      	orrs	r3, r4
 8013296:	d036      	beq.n	8013306 <scalbn+0x86>
 8013298:	4b39      	ldr	r3, [pc, #228]	; (8013380 <scalbn+0x100>)
 801329a:	4629      	mov	r1, r5
 801329c:	ee10 0a10 	vmov	r0, s0
 80132a0:	2200      	movs	r2, #0
 80132a2:	f7ed f975 	bl	8000590 <__aeabi_dmul>
 80132a6:	4b37      	ldr	r3, [pc, #220]	; (8013384 <scalbn+0x104>)
 80132a8:	429e      	cmp	r6, r3
 80132aa:	4604      	mov	r4, r0
 80132ac:	460d      	mov	r5, r1
 80132ae:	da10      	bge.n	80132d2 <scalbn+0x52>
 80132b0:	a32b      	add	r3, pc, #172	; (adr r3, 8013360 <scalbn+0xe0>)
 80132b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132b6:	e03a      	b.n	801332e <scalbn+0xae>
 80132b8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80132bc:	428a      	cmp	r2, r1
 80132be:	d10c      	bne.n	80132da <scalbn+0x5a>
 80132c0:	ee10 2a10 	vmov	r2, s0
 80132c4:	4620      	mov	r0, r4
 80132c6:	4629      	mov	r1, r5
 80132c8:	f7ec ffac 	bl	8000224 <__adddf3>
 80132cc:	4604      	mov	r4, r0
 80132ce:	460d      	mov	r5, r1
 80132d0:	e019      	b.n	8013306 <scalbn+0x86>
 80132d2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80132d6:	460b      	mov	r3, r1
 80132d8:	3a36      	subs	r2, #54	; 0x36
 80132da:	4432      	add	r2, r6
 80132dc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80132e0:	428a      	cmp	r2, r1
 80132e2:	dd08      	ble.n	80132f6 <scalbn+0x76>
 80132e4:	2d00      	cmp	r5, #0
 80132e6:	a120      	add	r1, pc, #128	; (adr r1, 8013368 <scalbn+0xe8>)
 80132e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132ec:	da1c      	bge.n	8013328 <scalbn+0xa8>
 80132ee:	a120      	add	r1, pc, #128	; (adr r1, 8013370 <scalbn+0xf0>)
 80132f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132f4:	e018      	b.n	8013328 <scalbn+0xa8>
 80132f6:	2a00      	cmp	r2, #0
 80132f8:	dd08      	ble.n	801330c <scalbn+0x8c>
 80132fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80132fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013302:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013306:	ec45 4b10 	vmov	d0, r4, r5
 801330a:	bd70      	pop	{r4, r5, r6, pc}
 801330c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013310:	da19      	bge.n	8013346 <scalbn+0xc6>
 8013312:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013316:	429e      	cmp	r6, r3
 8013318:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801331c:	dd0a      	ble.n	8013334 <scalbn+0xb4>
 801331e:	a112      	add	r1, pc, #72	; (adr r1, 8013368 <scalbn+0xe8>)
 8013320:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d1e2      	bne.n	80132ee <scalbn+0x6e>
 8013328:	a30f      	add	r3, pc, #60	; (adr r3, 8013368 <scalbn+0xe8>)
 801332a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801332e:	f7ed f92f 	bl	8000590 <__aeabi_dmul>
 8013332:	e7cb      	b.n	80132cc <scalbn+0x4c>
 8013334:	a10a      	add	r1, pc, #40	; (adr r1, 8013360 <scalbn+0xe0>)
 8013336:	e9d1 0100 	ldrd	r0, r1, [r1]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d0b8      	beq.n	80132b0 <scalbn+0x30>
 801333e:	a10e      	add	r1, pc, #56	; (adr r1, 8013378 <scalbn+0xf8>)
 8013340:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013344:	e7b4      	b.n	80132b0 <scalbn+0x30>
 8013346:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801334a:	3236      	adds	r2, #54	; 0x36
 801334c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013350:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8013354:	4620      	mov	r0, r4
 8013356:	4b0c      	ldr	r3, [pc, #48]	; (8013388 <scalbn+0x108>)
 8013358:	2200      	movs	r2, #0
 801335a:	e7e8      	b.n	801332e <scalbn+0xae>
 801335c:	f3af 8000 	nop.w
 8013360:	c2f8f359 	.word	0xc2f8f359
 8013364:	01a56e1f 	.word	0x01a56e1f
 8013368:	8800759c 	.word	0x8800759c
 801336c:	7e37e43c 	.word	0x7e37e43c
 8013370:	8800759c 	.word	0x8800759c
 8013374:	fe37e43c 	.word	0xfe37e43c
 8013378:	c2f8f359 	.word	0xc2f8f359
 801337c:	81a56e1f 	.word	0x81a56e1f
 8013380:	43500000 	.word	0x43500000
 8013384:	ffff3cb0 	.word	0xffff3cb0
 8013388:	3c900000 	.word	0x3c900000

0801338c <finitef>:
 801338c:	b082      	sub	sp, #8
 801338e:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013392:	9801      	ldr	r0, [sp, #4]
 8013394:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013398:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801339c:	bfac      	ite	ge
 801339e:	2000      	movge	r0, #0
 80133a0:	2001      	movlt	r0, #1
 80133a2:	b002      	add	sp, #8
 80133a4:	4770      	bx	lr
	...

080133a8 <floorf>:
 80133a8:	ee10 3a10 	vmov	r3, s0
 80133ac:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80133b0:	3a7f      	subs	r2, #127	; 0x7f
 80133b2:	2a16      	cmp	r2, #22
 80133b4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80133b8:	dc2a      	bgt.n	8013410 <floorf+0x68>
 80133ba:	2a00      	cmp	r2, #0
 80133bc:	da11      	bge.n	80133e2 <floorf+0x3a>
 80133be:	eddf 7a18 	vldr	s15, [pc, #96]	; 8013420 <floorf+0x78>
 80133c2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80133c6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80133ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ce:	dd05      	ble.n	80133dc <floorf+0x34>
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	da23      	bge.n	801341c <floorf+0x74>
 80133d4:	4a13      	ldr	r2, [pc, #76]	; (8013424 <floorf+0x7c>)
 80133d6:	2900      	cmp	r1, #0
 80133d8:	bf18      	it	ne
 80133da:	4613      	movne	r3, r2
 80133dc:	ee00 3a10 	vmov	s0, r3
 80133e0:	4770      	bx	lr
 80133e2:	4911      	ldr	r1, [pc, #68]	; (8013428 <floorf+0x80>)
 80133e4:	4111      	asrs	r1, r2
 80133e6:	420b      	tst	r3, r1
 80133e8:	d0fa      	beq.n	80133e0 <floorf+0x38>
 80133ea:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8013420 <floorf+0x78>
 80133ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 80133f2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80133f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133fa:	ddef      	ble.n	80133dc <floorf+0x34>
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	bfbe      	ittt	lt
 8013400:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8013404:	fa40 f202 	asrlt.w	r2, r0, r2
 8013408:	189b      	addlt	r3, r3, r2
 801340a:	ea23 0301 	bic.w	r3, r3, r1
 801340e:	e7e5      	b.n	80133dc <floorf+0x34>
 8013410:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013414:	d3e4      	bcc.n	80133e0 <floorf+0x38>
 8013416:	ee30 0a00 	vadd.f32	s0, s0, s0
 801341a:	4770      	bx	lr
 801341c:	2300      	movs	r3, #0
 801341e:	e7dd      	b.n	80133dc <floorf+0x34>
 8013420:	7149f2ca 	.word	0x7149f2ca
 8013424:	bf800000 	.word	0xbf800000
 8013428:	007fffff 	.word	0x007fffff

0801342c <scalbnf>:
 801342c:	ee10 3a10 	vmov	r3, s0
 8013430:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8013434:	d025      	beq.n	8013482 <scalbnf+0x56>
 8013436:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801343a:	d302      	bcc.n	8013442 <scalbnf+0x16>
 801343c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013440:	4770      	bx	lr
 8013442:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8013446:	d122      	bne.n	801348e <scalbnf+0x62>
 8013448:	4b2a      	ldr	r3, [pc, #168]	; (80134f4 <scalbnf+0xc8>)
 801344a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80134f8 <scalbnf+0xcc>
 801344e:	4298      	cmp	r0, r3
 8013450:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013454:	db16      	blt.n	8013484 <scalbnf+0x58>
 8013456:	ee10 3a10 	vmov	r3, s0
 801345a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801345e:	3a19      	subs	r2, #25
 8013460:	4402      	add	r2, r0
 8013462:	2afe      	cmp	r2, #254	; 0xfe
 8013464:	dd15      	ble.n	8013492 <scalbnf+0x66>
 8013466:	ee10 3a10 	vmov	r3, s0
 801346a:	eddf 7a24 	vldr	s15, [pc, #144]	; 80134fc <scalbnf+0xd0>
 801346e:	eddf 6a24 	vldr	s13, [pc, #144]	; 8013500 <scalbnf+0xd4>
 8013472:	2b00      	cmp	r3, #0
 8013474:	eeb0 7a67 	vmov.f32	s14, s15
 8013478:	bfb8      	it	lt
 801347a:	eef0 7a66 	vmovlt.f32	s15, s13
 801347e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8013482:	4770      	bx	lr
 8013484:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8013504 <scalbnf+0xd8>
 8013488:	ee20 0a27 	vmul.f32	s0, s0, s15
 801348c:	4770      	bx	lr
 801348e:	0dd2      	lsrs	r2, r2, #23
 8013490:	e7e6      	b.n	8013460 <scalbnf+0x34>
 8013492:	2a00      	cmp	r2, #0
 8013494:	dd06      	ble.n	80134a4 <scalbnf+0x78>
 8013496:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801349a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801349e:	ee00 3a10 	vmov	s0, r3
 80134a2:	4770      	bx	lr
 80134a4:	f112 0f16 	cmn.w	r2, #22
 80134a8:	da1a      	bge.n	80134e0 <scalbnf+0xb4>
 80134aa:	f24c 3350 	movw	r3, #50000	; 0xc350
 80134ae:	4298      	cmp	r0, r3
 80134b0:	ee10 3a10 	vmov	r3, s0
 80134b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80134b8:	dd0a      	ble.n	80134d0 <scalbnf+0xa4>
 80134ba:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80134fc <scalbnf+0xd0>
 80134be:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8013500 <scalbnf+0xd4>
 80134c2:	eef0 7a40 	vmov.f32	s15, s0
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	bf18      	it	ne
 80134ca:	eeb0 0a47 	vmovne.f32	s0, s14
 80134ce:	e7db      	b.n	8013488 <scalbnf+0x5c>
 80134d0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8013504 <scalbnf+0xd8>
 80134d4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8013508 <scalbnf+0xdc>
 80134d8:	eef0 7a40 	vmov.f32	s15, s0
 80134dc:	2b00      	cmp	r3, #0
 80134de:	e7f3      	b.n	80134c8 <scalbnf+0x9c>
 80134e0:	3219      	adds	r2, #25
 80134e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80134e6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80134ea:	eddf 7a08 	vldr	s15, [pc, #32]	; 801350c <scalbnf+0xe0>
 80134ee:	ee07 3a10 	vmov	s14, r3
 80134f2:	e7c4      	b.n	801347e <scalbnf+0x52>
 80134f4:	ffff3cb0 	.word	0xffff3cb0
 80134f8:	4c000000 	.word	0x4c000000
 80134fc:	7149f2ca 	.word	0x7149f2ca
 8013500:	f149f2ca 	.word	0xf149f2ca
 8013504:	0da24260 	.word	0x0da24260
 8013508:	8da24260 	.word	0x8da24260
 801350c:	33000000 	.word	0x33000000

08013510 <abort>:
 8013510:	b508      	push	{r3, lr}
 8013512:	2006      	movs	r0, #6
 8013514:	f000 f874 	bl	8013600 <raise>
 8013518:	2001      	movs	r0, #1
 801351a:	f7f5 fb5b 	bl	8008bd4 <_exit>
	...

08013520 <__errno>:
 8013520:	4b01      	ldr	r3, [pc, #4]	; (8013528 <__errno+0x8>)
 8013522:	6818      	ldr	r0, [r3, #0]
 8013524:	4770      	bx	lr
 8013526:	bf00      	nop
 8013528:	20000038 	.word	0x20000038

0801352c <__libc_init_array>:
 801352c:	b570      	push	{r4, r5, r6, lr}
 801352e:	4d0d      	ldr	r5, [pc, #52]	; (8013564 <__libc_init_array+0x38>)
 8013530:	4c0d      	ldr	r4, [pc, #52]	; (8013568 <__libc_init_array+0x3c>)
 8013532:	1b64      	subs	r4, r4, r5
 8013534:	10a4      	asrs	r4, r4, #2
 8013536:	2600      	movs	r6, #0
 8013538:	42a6      	cmp	r6, r4
 801353a:	d109      	bne.n	8013550 <__libc_init_array+0x24>
 801353c:	4d0b      	ldr	r5, [pc, #44]	; (801356c <__libc_init_array+0x40>)
 801353e:	4c0c      	ldr	r4, [pc, #48]	; (8013570 <__libc_init_array+0x44>)
 8013540:	f000 f9b0 	bl	80138a4 <_init>
 8013544:	1b64      	subs	r4, r4, r5
 8013546:	10a4      	asrs	r4, r4, #2
 8013548:	2600      	movs	r6, #0
 801354a:	42a6      	cmp	r6, r4
 801354c:	d105      	bne.n	801355a <__libc_init_array+0x2e>
 801354e:	bd70      	pop	{r4, r5, r6, pc}
 8013550:	f855 3b04 	ldr.w	r3, [r5], #4
 8013554:	4798      	blx	r3
 8013556:	3601      	adds	r6, #1
 8013558:	e7ee      	b.n	8013538 <__libc_init_array+0xc>
 801355a:	f855 3b04 	ldr.w	r3, [r5], #4
 801355e:	4798      	blx	r3
 8013560:	3601      	adds	r6, #1
 8013562:	e7f2      	b.n	801354a <__libc_init_array+0x1e>
 8013564:	08014348 	.word	0x08014348
 8013568:	08014348 	.word	0x08014348
 801356c:	08014348 	.word	0x08014348
 8013570:	08014350 	.word	0x08014350

08013574 <memcpy>:
 8013574:	440a      	add	r2, r1
 8013576:	4291      	cmp	r1, r2
 8013578:	f100 33ff 	add.w	r3, r0, #4294967295
 801357c:	d100      	bne.n	8013580 <memcpy+0xc>
 801357e:	4770      	bx	lr
 8013580:	b510      	push	{r4, lr}
 8013582:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013586:	f803 4f01 	strb.w	r4, [r3, #1]!
 801358a:	4291      	cmp	r1, r2
 801358c:	d1f9      	bne.n	8013582 <memcpy+0xe>
 801358e:	bd10      	pop	{r4, pc}

08013590 <memset>:
 8013590:	4402      	add	r2, r0
 8013592:	4603      	mov	r3, r0
 8013594:	4293      	cmp	r3, r2
 8013596:	d100      	bne.n	801359a <memset+0xa>
 8013598:	4770      	bx	lr
 801359a:	f803 1b01 	strb.w	r1, [r3], #1
 801359e:	e7f9      	b.n	8013594 <memset+0x4>

080135a0 <realloc>:
 80135a0:	4b02      	ldr	r3, [pc, #8]	; (80135ac <realloc+0xc>)
 80135a2:	460a      	mov	r2, r1
 80135a4:	4601      	mov	r1, r0
 80135a6:	6818      	ldr	r0, [r3, #0]
 80135a8:	f000 b928 	b.w	80137fc <_realloc_r>
 80135ac:	20000038 	.word	0x20000038

080135b0 <_raise_r>:
 80135b0:	291f      	cmp	r1, #31
 80135b2:	b538      	push	{r3, r4, r5, lr}
 80135b4:	4604      	mov	r4, r0
 80135b6:	460d      	mov	r5, r1
 80135b8:	d904      	bls.n	80135c4 <_raise_r+0x14>
 80135ba:	2316      	movs	r3, #22
 80135bc:	6003      	str	r3, [r0, #0]
 80135be:	f04f 30ff 	mov.w	r0, #4294967295
 80135c2:	bd38      	pop	{r3, r4, r5, pc}
 80135c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80135c6:	b112      	cbz	r2, 80135ce <_raise_r+0x1e>
 80135c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80135cc:	b94b      	cbnz	r3, 80135e2 <_raise_r+0x32>
 80135ce:	4620      	mov	r0, r4
 80135d0:	f000 f830 	bl	8013634 <_getpid_r>
 80135d4:	462a      	mov	r2, r5
 80135d6:	4601      	mov	r1, r0
 80135d8:	4620      	mov	r0, r4
 80135da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80135de:	f000 b817 	b.w	8013610 <_kill_r>
 80135e2:	2b01      	cmp	r3, #1
 80135e4:	d00a      	beq.n	80135fc <_raise_r+0x4c>
 80135e6:	1c59      	adds	r1, r3, #1
 80135e8:	d103      	bne.n	80135f2 <_raise_r+0x42>
 80135ea:	2316      	movs	r3, #22
 80135ec:	6003      	str	r3, [r0, #0]
 80135ee:	2001      	movs	r0, #1
 80135f0:	e7e7      	b.n	80135c2 <_raise_r+0x12>
 80135f2:	2400      	movs	r4, #0
 80135f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80135f8:	4628      	mov	r0, r5
 80135fa:	4798      	blx	r3
 80135fc:	2000      	movs	r0, #0
 80135fe:	e7e0      	b.n	80135c2 <_raise_r+0x12>

08013600 <raise>:
 8013600:	4b02      	ldr	r3, [pc, #8]	; (801360c <raise+0xc>)
 8013602:	4601      	mov	r1, r0
 8013604:	6818      	ldr	r0, [r3, #0]
 8013606:	f7ff bfd3 	b.w	80135b0 <_raise_r>
 801360a:	bf00      	nop
 801360c:	20000038 	.word	0x20000038

08013610 <_kill_r>:
 8013610:	b538      	push	{r3, r4, r5, lr}
 8013612:	4d07      	ldr	r5, [pc, #28]	; (8013630 <_kill_r+0x20>)
 8013614:	2300      	movs	r3, #0
 8013616:	4604      	mov	r4, r0
 8013618:	4608      	mov	r0, r1
 801361a:	4611      	mov	r1, r2
 801361c:	602b      	str	r3, [r5, #0]
 801361e:	f7f5 fac9 	bl	8008bb4 <_kill>
 8013622:	1c43      	adds	r3, r0, #1
 8013624:	d102      	bne.n	801362c <_kill_r+0x1c>
 8013626:	682b      	ldr	r3, [r5, #0]
 8013628:	b103      	cbz	r3, 801362c <_kill_r+0x1c>
 801362a:	6023      	str	r3, [r4, #0]
 801362c:	bd38      	pop	{r3, r4, r5, pc}
 801362e:	bf00      	nop
 8013630:	20001528 	.word	0x20001528

08013634 <_getpid_r>:
 8013634:	f7f5 bab6 	b.w	8008ba4 <_getpid>

08013638 <__retarget_lock_acquire_recursive>:
 8013638:	4770      	bx	lr

0801363a <__retarget_lock_release_recursive>:
 801363a:	4770      	bx	lr

0801363c <_free_r>:
 801363c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801363e:	2900      	cmp	r1, #0
 8013640:	d044      	beq.n	80136cc <_free_r+0x90>
 8013642:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013646:	9001      	str	r0, [sp, #4]
 8013648:	2b00      	cmp	r3, #0
 801364a:	f1a1 0404 	sub.w	r4, r1, #4
 801364e:	bfb8      	it	lt
 8013650:	18e4      	addlt	r4, r4, r3
 8013652:	f000 f913 	bl	801387c <__malloc_lock>
 8013656:	4a1e      	ldr	r2, [pc, #120]	; (80136d0 <_free_r+0x94>)
 8013658:	9801      	ldr	r0, [sp, #4]
 801365a:	6813      	ldr	r3, [r2, #0]
 801365c:	b933      	cbnz	r3, 801366c <_free_r+0x30>
 801365e:	6063      	str	r3, [r4, #4]
 8013660:	6014      	str	r4, [r2, #0]
 8013662:	b003      	add	sp, #12
 8013664:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013668:	f000 b90e 	b.w	8013888 <__malloc_unlock>
 801366c:	42a3      	cmp	r3, r4
 801366e:	d908      	bls.n	8013682 <_free_r+0x46>
 8013670:	6825      	ldr	r5, [r4, #0]
 8013672:	1961      	adds	r1, r4, r5
 8013674:	428b      	cmp	r3, r1
 8013676:	bf01      	itttt	eq
 8013678:	6819      	ldreq	r1, [r3, #0]
 801367a:	685b      	ldreq	r3, [r3, #4]
 801367c:	1949      	addeq	r1, r1, r5
 801367e:	6021      	streq	r1, [r4, #0]
 8013680:	e7ed      	b.n	801365e <_free_r+0x22>
 8013682:	461a      	mov	r2, r3
 8013684:	685b      	ldr	r3, [r3, #4]
 8013686:	b10b      	cbz	r3, 801368c <_free_r+0x50>
 8013688:	42a3      	cmp	r3, r4
 801368a:	d9fa      	bls.n	8013682 <_free_r+0x46>
 801368c:	6811      	ldr	r1, [r2, #0]
 801368e:	1855      	adds	r5, r2, r1
 8013690:	42a5      	cmp	r5, r4
 8013692:	d10b      	bne.n	80136ac <_free_r+0x70>
 8013694:	6824      	ldr	r4, [r4, #0]
 8013696:	4421      	add	r1, r4
 8013698:	1854      	adds	r4, r2, r1
 801369a:	42a3      	cmp	r3, r4
 801369c:	6011      	str	r1, [r2, #0]
 801369e:	d1e0      	bne.n	8013662 <_free_r+0x26>
 80136a0:	681c      	ldr	r4, [r3, #0]
 80136a2:	685b      	ldr	r3, [r3, #4]
 80136a4:	6053      	str	r3, [r2, #4]
 80136a6:	4421      	add	r1, r4
 80136a8:	6011      	str	r1, [r2, #0]
 80136aa:	e7da      	b.n	8013662 <_free_r+0x26>
 80136ac:	d902      	bls.n	80136b4 <_free_r+0x78>
 80136ae:	230c      	movs	r3, #12
 80136b0:	6003      	str	r3, [r0, #0]
 80136b2:	e7d6      	b.n	8013662 <_free_r+0x26>
 80136b4:	6825      	ldr	r5, [r4, #0]
 80136b6:	1961      	adds	r1, r4, r5
 80136b8:	428b      	cmp	r3, r1
 80136ba:	bf04      	itt	eq
 80136bc:	6819      	ldreq	r1, [r3, #0]
 80136be:	685b      	ldreq	r3, [r3, #4]
 80136c0:	6063      	str	r3, [r4, #4]
 80136c2:	bf04      	itt	eq
 80136c4:	1949      	addeq	r1, r1, r5
 80136c6:	6021      	streq	r1, [r4, #0]
 80136c8:	6054      	str	r4, [r2, #4]
 80136ca:	e7ca      	b.n	8013662 <_free_r+0x26>
 80136cc:	b003      	add	sp, #12
 80136ce:	bd30      	pop	{r4, r5, pc}
 80136d0:	20001520 	.word	0x20001520

080136d4 <sbrk_aligned>:
 80136d4:	b570      	push	{r4, r5, r6, lr}
 80136d6:	4e0e      	ldr	r6, [pc, #56]	; (8013710 <sbrk_aligned+0x3c>)
 80136d8:	460c      	mov	r4, r1
 80136da:	6831      	ldr	r1, [r6, #0]
 80136dc:	4605      	mov	r5, r0
 80136de:	b911      	cbnz	r1, 80136e6 <sbrk_aligned+0x12>
 80136e0:	f000 f8bc 	bl	801385c <_sbrk_r>
 80136e4:	6030      	str	r0, [r6, #0]
 80136e6:	4621      	mov	r1, r4
 80136e8:	4628      	mov	r0, r5
 80136ea:	f000 f8b7 	bl	801385c <_sbrk_r>
 80136ee:	1c43      	adds	r3, r0, #1
 80136f0:	d00a      	beq.n	8013708 <sbrk_aligned+0x34>
 80136f2:	1cc4      	adds	r4, r0, #3
 80136f4:	f024 0403 	bic.w	r4, r4, #3
 80136f8:	42a0      	cmp	r0, r4
 80136fa:	d007      	beq.n	801370c <sbrk_aligned+0x38>
 80136fc:	1a21      	subs	r1, r4, r0
 80136fe:	4628      	mov	r0, r5
 8013700:	f000 f8ac 	bl	801385c <_sbrk_r>
 8013704:	3001      	adds	r0, #1
 8013706:	d101      	bne.n	801370c <sbrk_aligned+0x38>
 8013708:	f04f 34ff 	mov.w	r4, #4294967295
 801370c:	4620      	mov	r0, r4
 801370e:	bd70      	pop	{r4, r5, r6, pc}
 8013710:	20001524 	.word	0x20001524

08013714 <_malloc_r>:
 8013714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013718:	1ccd      	adds	r5, r1, #3
 801371a:	f025 0503 	bic.w	r5, r5, #3
 801371e:	3508      	adds	r5, #8
 8013720:	2d0c      	cmp	r5, #12
 8013722:	bf38      	it	cc
 8013724:	250c      	movcc	r5, #12
 8013726:	2d00      	cmp	r5, #0
 8013728:	4607      	mov	r7, r0
 801372a:	db01      	blt.n	8013730 <_malloc_r+0x1c>
 801372c:	42a9      	cmp	r1, r5
 801372e:	d905      	bls.n	801373c <_malloc_r+0x28>
 8013730:	230c      	movs	r3, #12
 8013732:	603b      	str	r3, [r7, #0]
 8013734:	2600      	movs	r6, #0
 8013736:	4630      	mov	r0, r6
 8013738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801373c:	4e2e      	ldr	r6, [pc, #184]	; (80137f8 <_malloc_r+0xe4>)
 801373e:	f000 f89d 	bl	801387c <__malloc_lock>
 8013742:	6833      	ldr	r3, [r6, #0]
 8013744:	461c      	mov	r4, r3
 8013746:	bb34      	cbnz	r4, 8013796 <_malloc_r+0x82>
 8013748:	4629      	mov	r1, r5
 801374a:	4638      	mov	r0, r7
 801374c:	f7ff ffc2 	bl	80136d4 <sbrk_aligned>
 8013750:	1c43      	adds	r3, r0, #1
 8013752:	4604      	mov	r4, r0
 8013754:	d14d      	bne.n	80137f2 <_malloc_r+0xde>
 8013756:	6834      	ldr	r4, [r6, #0]
 8013758:	4626      	mov	r6, r4
 801375a:	2e00      	cmp	r6, #0
 801375c:	d140      	bne.n	80137e0 <_malloc_r+0xcc>
 801375e:	6823      	ldr	r3, [r4, #0]
 8013760:	4631      	mov	r1, r6
 8013762:	4638      	mov	r0, r7
 8013764:	eb04 0803 	add.w	r8, r4, r3
 8013768:	f000 f878 	bl	801385c <_sbrk_r>
 801376c:	4580      	cmp	r8, r0
 801376e:	d13a      	bne.n	80137e6 <_malloc_r+0xd2>
 8013770:	6821      	ldr	r1, [r4, #0]
 8013772:	3503      	adds	r5, #3
 8013774:	1a6d      	subs	r5, r5, r1
 8013776:	f025 0503 	bic.w	r5, r5, #3
 801377a:	3508      	adds	r5, #8
 801377c:	2d0c      	cmp	r5, #12
 801377e:	bf38      	it	cc
 8013780:	250c      	movcc	r5, #12
 8013782:	4629      	mov	r1, r5
 8013784:	4638      	mov	r0, r7
 8013786:	f7ff ffa5 	bl	80136d4 <sbrk_aligned>
 801378a:	3001      	adds	r0, #1
 801378c:	d02b      	beq.n	80137e6 <_malloc_r+0xd2>
 801378e:	6823      	ldr	r3, [r4, #0]
 8013790:	442b      	add	r3, r5
 8013792:	6023      	str	r3, [r4, #0]
 8013794:	e00e      	b.n	80137b4 <_malloc_r+0xa0>
 8013796:	6822      	ldr	r2, [r4, #0]
 8013798:	1b52      	subs	r2, r2, r5
 801379a:	d41e      	bmi.n	80137da <_malloc_r+0xc6>
 801379c:	2a0b      	cmp	r2, #11
 801379e:	d916      	bls.n	80137ce <_malloc_r+0xba>
 80137a0:	1961      	adds	r1, r4, r5
 80137a2:	42a3      	cmp	r3, r4
 80137a4:	6025      	str	r5, [r4, #0]
 80137a6:	bf18      	it	ne
 80137a8:	6059      	strne	r1, [r3, #4]
 80137aa:	6863      	ldr	r3, [r4, #4]
 80137ac:	bf08      	it	eq
 80137ae:	6031      	streq	r1, [r6, #0]
 80137b0:	5162      	str	r2, [r4, r5]
 80137b2:	604b      	str	r3, [r1, #4]
 80137b4:	4638      	mov	r0, r7
 80137b6:	f104 060b 	add.w	r6, r4, #11
 80137ba:	f000 f865 	bl	8013888 <__malloc_unlock>
 80137be:	f026 0607 	bic.w	r6, r6, #7
 80137c2:	1d23      	adds	r3, r4, #4
 80137c4:	1af2      	subs	r2, r6, r3
 80137c6:	d0b6      	beq.n	8013736 <_malloc_r+0x22>
 80137c8:	1b9b      	subs	r3, r3, r6
 80137ca:	50a3      	str	r3, [r4, r2]
 80137cc:	e7b3      	b.n	8013736 <_malloc_r+0x22>
 80137ce:	6862      	ldr	r2, [r4, #4]
 80137d0:	42a3      	cmp	r3, r4
 80137d2:	bf0c      	ite	eq
 80137d4:	6032      	streq	r2, [r6, #0]
 80137d6:	605a      	strne	r2, [r3, #4]
 80137d8:	e7ec      	b.n	80137b4 <_malloc_r+0xa0>
 80137da:	4623      	mov	r3, r4
 80137dc:	6864      	ldr	r4, [r4, #4]
 80137de:	e7b2      	b.n	8013746 <_malloc_r+0x32>
 80137e0:	4634      	mov	r4, r6
 80137e2:	6876      	ldr	r6, [r6, #4]
 80137e4:	e7b9      	b.n	801375a <_malloc_r+0x46>
 80137e6:	230c      	movs	r3, #12
 80137e8:	603b      	str	r3, [r7, #0]
 80137ea:	4638      	mov	r0, r7
 80137ec:	f000 f84c 	bl	8013888 <__malloc_unlock>
 80137f0:	e7a1      	b.n	8013736 <_malloc_r+0x22>
 80137f2:	6025      	str	r5, [r4, #0]
 80137f4:	e7de      	b.n	80137b4 <_malloc_r+0xa0>
 80137f6:	bf00      	nop
 80137f8:	20001520 	.word	0x20001520

080137fc <_realloc_r>:
 80137fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013800:	4680      	mov	r8, r0
 8013802:	4614      	mov	r4, r2
 8013804:	460e      	mov	r6, r1
 8013806:	b921      	cbnz	r1, 8013812 <_realloc_r+0x16>
 8013808:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801380c:	4611      	mov	r1, r2
 801380e:	f7ff bf81 	b.w	8013714 <_malloc_r>
 8013812:	b92a      	cbnz	r2, 8013820 <_realloc_r+0x24>
 8013814:	f7ff ff12 	bl	801363c <_free_r>
 8013818:	4625      	mov	r5, r4
 801381a:	4628      	mov	r0, r5
 801381c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013820:	f000 f838 	bl	8013894 <_malloc_usable_size_r>
 8013824:	4284      	cmp	r4, r0
 8013826:	4607      	mov	r7, r0
 8013828:	d802      	bhi.n	8013830 <_realloc_r+0x34>
 801382a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801382e:	d812      	bhi.n	8013856 <_realloc_r+0x5a>
 8013830:	4621      	mov	r1, r4
 8013832:	4640      	mov	r0, r8
 8013834:	f7ff ff6e 	bl	8013714 <_malloc_r>
 8013838:	4605      	mov	r5, r0
 801383a:	2800      	cmp	r0, #0
 801383c:	d0ed      	beq.n	801381a <_realloc_r+0x1e>
 801383e:	42bc      	cmp	r4, r7
 8013840:	4622      	mov	r2, r4
 8013842:	4631      	mov	r1, r6
 8013844:	bf28      	it	cs
 8013846:	463a      	movcs	r2, r7
 8013848:	f7ff fe94 	bl	8013574 <memcpy>
 801384c:	4631      	mov	r1, r6
 801384e:	4640      	mov	r0, r8
 8013850:	f7ff fef4 	bl	801363c <_free_r>
 8013854:	e7e1      	b.n	801381a <_realloc_r+0x1e>
 8013856:	4635      	mov	r5, r6
 8013858:	e7df      	b.n	801381a <_realloc_r+0x1e>
	...

0801385c <_sbrk_r>:
 801385c:	b538      	push	{r3, r4, r5, lr}
 801385e:	4d06      	ldr	r5, [pc, #24]	; (8013878 <_sbrk_r+0x1c>)
 8013860:	2300      	movs	r3, #0
 8013862:	4604      	mov	r4, r0
 8013864:	4608      	mov	r0, r1
 8013866:	602b      	str	r3, [r5, #0]
 8013868:	f7f5 f9be 	bl	8008be8 <_sbrk>
 801386c:	1c43      	adds	r3, r0, #1
 801386e:	d102      	bne.n	8013876 <_sbrk_r+0x1a>
 8013870:	682b      	ldr	r3, [r5, #0]
 8013872:	b103      	cbz	r3, 8013876 <_sbrk_r+0x1a>
 8013874:	6023      	str	r3, [r4, #0]
 8013876:	bd38      	pop	{r3, r4, r5, pc}
 8013878:	20001528 	.word	0x20001528

0801387c <__malloc_lock>:
 801387c:	4801      	ldr	r0, [pc, #4]	; (8013884 <__malloc_lock+0x8>)
 801387e:	f7ff bedb 	b.w	8013638 <__retarget_lock_acquire_recursive>
 8013882:	bf00      	nop
 8013884:	2000151c 	.word	0x2000151c

08013888 <__malloc_unlock>:
 8013888:	4801      	ldr	r0, [pc, #4]	; (8013890 <__malloc_unlock+0x8>)
 801388a:	f7ff bed6 	b.w	801363a <__retarget_lock_release_recursive>
 801388e:	bf00      	nop
 8013890:	2000151c 	.word	0x2000151c

08013894 <_malloc_usable_size_r>:
 8013894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013898:	1f18      	subs	r0, r3, #4
 801389a:	2b00      	cmp	r3, #0
 801389c:	bfbc      	itt	lt
 801389e:	580b      	ldrlt	r3, [r1, r0]
 80138a0:	18c0      	addlt	r0, r0, r3
 80138a2:	4770      	bx	lr

080138a4 <_init>:
 80138a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138a6:	bf00      	nop
 80138a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80138aa:	bc08      	pop	{r3}
 80138ac:	469e      	mov	lr, r3
 80138ae:	4770      	bx	lr

080138b0 <_fini>:
 80138b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138b2:	bf00      	nop
 80138b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80138b6:	bc08      	pop	{r3}
 80138b8:	469e      	mov	lr, r3
 80138ba:	4770      	bx	lr
