Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 27 10:17:47 2021
| Host         : DESKTOP-7MUVEUF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.652        0.000                      0                  455        0.181        0.000                      0                  455        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.652        0.000                      0                  455        0.181        0.000                      0                  455        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.952ns (19.596%)  route 3.906ns (80.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.970    10.090    btnr_pulse/debouncer_n_2
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.510    14.932    btnr_pulse/CLK
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[10]/C
                         clock pessimism              0.275    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.429    14.743    btnr_pulse/increment_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.952ns (19.596%)  route 3.906ns (80.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.970    10.090    btnr_pulse/debouncer_n_2
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.510    14.932    btnr_pulse/CLK
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[11]/C
                         clock pessimism              0.275    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.429    14.743    btnr_pulse/increment_delay_reg[11]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.952ns (19.596%)  route 3.906ns (80.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.970    10.090    btnr_pulse/debouncer_n_2
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.510    14.932    btnr_pulse/CLK
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[8]/C
                         clock pessimism              0.275    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.429    14.743    btnr_pulse/increment_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.952ns (19.596%)  route 3.906ns (80.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.970    10.090    btnr_pulse/debouncer_n_2
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.510    14.932    btnr_pulse/CLK
    SLICE_X11Y107        FDRE                                         r  btnr_pulse/increment_delay_reg[9]/C
                         clock pessimism              0.275    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.429    14.743    btnr_pulse/increment_delay_reg[9]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.846     9.967    btnr_pulse/debouncer_n_2
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.511    14.933    btnr_pulse/CLK
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[0]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y105        FDRE (Setup_fdre_C_R)       -0.429    14.744    btnr_pulse/increment_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.846     9.967    btnr_pulse/debouncer_n_2
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.511    14.933    btnr_pulse/CLK
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[1]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y105        FDRE (Setup_fdre_C_R)       -0.429    14.744    btnr_pulse/increment_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.846     9.967    btnr_pulse/debouncer_n_2
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.511    14.933    btnr_pulse/CLK
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[2]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y105        FDRE (Setup_fdre_C_R)       -0.429    14.744    btnr_pulse/increment_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.846     9.967    btnr_pulse/debouncer_n_2
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.511    14.933    btnr_pulse/CLK
    SLICE_X11Y105        FDRE                                         r  btnr_pulse/increment_delay_reg[3]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y105        FDRE (Setup_fdre_C_R)       -0.429    14.744    btnr_pulse/increment_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.952ns (20.171%)  route 3.768ns (79.829%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.831     9.952    btnr_pulse/debouncer_n_2
    SLICE_X11Y106        FDRE                                         r  btnr_pulse/increment_delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.511    14.933    btnr_pulse/CLK
    SLICE_X11Y106        FDRE                                         r  btnr_pulse/increment_delay_reg[4]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y106        FDRE (Setup_fdre_C_R)       -0.429    14.744    btnr_pulse/increment_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 btnr_pulse/increment_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/increment_delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.952ns (20.171%)  route 3.768ns (79.829%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.630     5.232    btnr_pulse/CLK
    SLICE_X11Y108        FDRE                                         r  btnr_pulse/increment_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  btnr_pulse/increment_delay_reg[15]/Q
                         net (fo=2, routed)           0.887     6.576    btnr_pulse/increment_delay_reg[15]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btnr_pulse/state[1]_i_5/O
                         net (fo=1, routed)           0.964     7.663    btnr_pulse/state[1]_i_5_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  btnr_pulse/state[1]_i_4/O
                         net (fo=1, routed)           0.621     8.409    btnr_pulse/debouncer/state_reg[0]_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.533 f  btnr_pulse/debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.464     8.997    btnr_pulse/debouncer/state[1]_i_2_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  btnr_pulse/debouncer/increment_delay[0]_i_1/O
                         net (fo=26, routed)          0.831     9.952    btnr_pulse/debouncer_n_2
    SLICE_X11Y106        FDRE                                         r  btnr_pulse/increment_delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.511    14.933    btnr_pulse/CLK
    SLICE_X11Y106        FDRE                                         r  btnr_pulse/increment_delay_reg[5]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y106        FDRE (Setup_fdre_C_R)       -0.429    14.744    btnr_pulse/increment_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  4.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 data_to_lcd/segment_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_to_lcd/segment_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.556%)  route 0.132ns (48.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.596     1.515    data_to_lcd/CLK
    SLICE_X1Y111         FDRE                                         r  data_to_lcd/segment_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  data_to_lcd/segment_state_reg[6]/Q
                         net (fo=8, routed)           0.132     1.789    data_to_lcd/segment_state[6]
    SLICE_X3Y110         FDRE                                         r  data_to_lcd/segment_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.869     2.034    data_to_lcd/CLK
    SLICE_X3Y110         FDRE                                         r  data_to_lcd/segment_state_reg[7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.076     1.607    data_to_lcd/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 data_to_lcd/segment_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_to_lcd/segment_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.059%)  route 0.135ns (48.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.596     1.515    data_to_lcd/CLK
    SLICE_X3Y110         FDRE                                         r  data_to_lcd/segment_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  data_to_lcd/segment_state_reg[3]/Q
                         net (fo=8, routed)           0.135     1.792    data_to_lcd/segment_state[3]
    SLICE_X1Y111         FDRE                                         r  data_to_lcd/segment_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.869     2.034    data_to_lcd/CLK
    SLICE_X1Y111         FDRE                                         r  data_to_lcd/segment_state_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.070     1.601    data_to_lcd/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 btnl_pulse/debouncer/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnl_pulse/debouncer/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.565     1.484    btnl_pulse/debouncer/CLK
    SLICE_X12Y114        FDRE                                         r  btnl_pulse/debouncer/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.148     1.632 r  btnl_pulse/debouncer/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.072     1.704    btnl_pulse/debouncer/FSM_onehot_state_reg_n_0_[4]
    SLICE_X12Y114        LUT5 (Prop_lut5_I0_O)        0.098     1.802 r  btnl_pulse/debouncer/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    btnl_pulse/debouncer/next_state__0[0]
    SLICE_X12Y114        FDSE                                         r  btnl_pulse/debouncer/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.835     2.000    btnl_pulse/debouncer/CLK
    SLICE_X12Y114        FDSE                                         r  btnl_pulse/debouncer/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X12Y114        FDSE (Hold_fdse_C_D)         0.121     1.605    btnl_pulse/debouncer/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 hour_gen/hours_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hour_gen/hours_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.594     1.513    hour_gen/CLK
    SLICE_X2Y114         FDRE                                         r  hour_gen/hours_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  hour_gen/hours_reg[0]/Q
                         net (fo=11, routed)          0.118     1.795    hour_gen/Q[0]
    SLICE_X3Y114         LUT5 (Prop_lut5_I1_O)        0.048     1.843 r  hour_gen/hours[4]_i_3/O
                         net (fo=1, routed)           0.000     1.843    hour_gen/p_0_in__1[4]
    SLICE_X3Y114         FDRE                                         r  hour_gen/hours_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.866     2.031    hour_gen/CLK
    SLICE_X3Y114         FDRE                                         r  hour_gen/hours_reg[4]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.107     1.633    hour_gen/hours_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 second_gen/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_gen/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.512    second_gen/CLK
    SLICE_X6Y113         FDRE                                         r  second_gen/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  second_gen/seconds_reg[2]/Q
                         net (fo=11, routed)          0.088     1.749    second_gen/seconds[2]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.098     1.847 r  second_gen/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     1.847    second_gen/p_0_in[5]
    SLICE_X6Y113         FDRE                                         r  second_gen/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.862     2.028    second_gen/CLK
    SLICE_X6Y113         FDRE                                         r  second_gen/seconds_reg[5]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121     1.633    second_gen/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hour_gen/hours_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hour_gen/hours_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.594     1.513    hour_gen/CLK
    SLICE_X2Y114         FDRE                                         r  hour_gen/hours_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  hour_gen/hours_reg[0]/Q
                         net (fo=11, routed)          0.118     1.795    hour_gen/Q[0]
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  hour_gen/hours[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    hour_gen/p_0_in__1[3]
    SLICE_X3Y114         FDRE                                         r  hour_gen/hours_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.866     2.031    hour_gen/CLK
    SLICE_X3Y114         FDRE                                         r  hour_gen/hours_reg[3]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.091     1.617    hour_gen/hours_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 minute_gen/minutes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minute_gen/minutes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.244%)  route 0.104ns (29.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.568     1.487    minute_gen/CLK
    SLICE_X12Y108        FDRE                                         r  minute_gen/minutes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.148     1.635 r  minute_gen/minutes_reg[4]/Q
                         net (fo=5, routed)           0.104     1.740    minute_gen/Q[4]
    SLICE_X12Y108        LUT6 (Prop_lut6_I4_O)        0.098     1.838 r  minute_gen/minutes[5]_i_3/O
                         net (fo=1, routed)           0.000     1.838    minute_gen/p_0_in__0[5]
    SLICE_X12Y108        FDRE                                         r  minute_gen/minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.839     2.004    minute_gen/CLK
    SLICE_X12Y108        FDRE                                         r  minute_gen/minutes_reg[5]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.121     1.608    minute_gen/minutes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 btnr_pulse/debouncer/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/debouncer/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.755%)  route 0.159ns (43.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.567     1.486    btnr_pulse/debouncer/CLK
    SLICE_X12Y111        FDRE                                         r  btnr_pulse/debouncer/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  btnr_pulse/debouncer/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.159     1.810    btnr_pulse/debouncer/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y112        LUT5 (Prop_lut5_I3_O)        0.045     1.855 r  btnr_pulse/debouncer/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    btnr_pulse/debouncer/next_state__0[0]
    SLICE_X12Y112        FDSE                                         r  btnr_pulse/debouncer/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.836     2.001    btnr_pulse/debouncer/CLK
    SLICE_X12Y112        FDSE                                         r  btnr_pulse/debouncer/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        FDSE (Hold_fdse_C_D)         0.120     1.620    btnr_pulse/debouncer/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 btnr_pulse/debouncer/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr_pulse/debouncer/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.145%)  route 0.163ns (43.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.567     1.486    btnr_pulse/debouncer/CLK
    SLICE_X12Y111        FDRE                                         r  btnr_pulse/debouncer/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  btnr_pulse/debouncer/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.163     1.814    btnr_pulse/debouncer/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y112        LUT3 (Prop_lut3_I1_O)        0.045     1.859 r  btnr_pulse/debouncer/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    btnr_pulse/debouncer/next_state__0[3]
    SLICE_X12Y112        FDRE                                         r  btnr_pulse/debouncer/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.836     2.001    btnr_pulse/debouncer/CLK
    SLICE_X12Y112        FDRE                                         r  btnr_pulse/debouncer/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.121     1.621    btnr_pulse/debouncer/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 alarm_hour_gen/hours_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_hour_gen/hours_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.950%)  route 0.182ns (49.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.512    alarm_hour_gen/CLK
    SLICE_X4Y113         FDRE                                         r  alarm_hour_gen/hours_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  alarm_hour_gen/hours_reg[0]/Q
                         net (fo=9, routed)           0.182     1.835    alarm_hour_gen/Q[0]
    SLICE_X5Y114         LUT5 (Prop_lut5_I2_O)        0.048     1.883 r  alarm_hour_gen/hours[4]_i_3__0/O
                         net (fo=1, routed)           0.000     1.883    alarm_hour_gen/p_0_in__3[4]
    SLICE_X5Y114         FDRE                                         r  alarm_hour_gen/hours_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.862     2.028    alarm_hour_gen/CLK
    SLICE_X5Y114         FDRE                                         r  alarm_hour_gen/hours_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.107     1.634    alarm_hour_gen/hours_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    LED1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y109    alarm_ring_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    seg_data_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    seg_data_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    seg_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    seg_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    seg_data_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    seg_data_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    seg_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    LED1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    LED1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y109    alarm_ring_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y109    alarm_ring_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    seg_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    seg_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    seg_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    seg_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    seg_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    seg_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    LED1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    LED1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y109    alarm_ring_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y109    alarm_ring_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    seg_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    seg_data_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    seg_data_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    seg_data_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    seg_data_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    seg_data_reg[11]/C



