Use configuration
~~~~~~~~~~~~~~~~~

Workflow
--------

The following examples illustrate the use of configuration files in PyEDB.
PyAEDT offers a GUI which utilizes config file. Please refer to `Configure Layout extension`_ for details.

.. _Configure Layout extension : https://aedt.docs.pyansys.com/version/stable/User_guide/pyaedt_extensions_doc/project/configure_edb.html


.. grid:: 2

   .. grid-item-card:: Power Integrity PDN analysis
      :padding: 2 2 2 2
      :link: pdn_analysis
      :link-type: doc

      .. image:: _static/configurator_2.png
         :alt: Configurator
         :width: 250px
         :height: 200px
         :align: center

   .. grid-item-card:: Serdes Signal Integrity Setup
      :padding: 2 2 2 2
      :link: serdes
      :link-type: doc

      .. image:: _static/configurator_2.png
         :alt: Configurator
         :width: 250px
         :height: 200px
         :align: center

   .. grid-item-card:: PCB Power Integrity DCIR analysis
      :padding: 2 2 2 2
      :link: pcb_dc_ir
      :link-type: doc

      .. image:: _static/configurator_2.png
         :alt: Configurator
         :width: 250px
         :height: 200px
         :align: center

   .. grid-item-card:: Package Power Integrity DCIR analysis
      :padding: 2 2 2 2
      :link: dcir
      :link-type: doc

      .. image:: _static/configurator_2.png
         :alt: Configurator
         :width: 250px
         :height: 200px
         :align: center

   .. grid-item-card:: Create Transmission Line
      :padding: 2 2 2 2
      :link: modeler_simple_transmission_line
      :link-type: doc

      .. image:: _static/configurator_2.png
         :alt: Configurator
         :width: 250px
         :height: 200px
         :align: center

   .. grid-item-card:: Create Parametric Design
      :padding: 2 2 2 2
      :link: post_layout_parametrize
      :link-type: doc

      .. image:: _static/parametrized_design.png
         :alt: Connector
         :width: 250px
         :height: 200px
         :align: center

      Create automatically parametrized design.

.. toctree::
   :hidden:

   pdn_analysis
   serdes
   pcb_dc_ir
   dcir
   post_layout_parametrize
   modeler_simple_transmission_line

Guideline
---------

`Stackup management`_

`Material management`_

`Ports setup`_

`Simulation setup management`_

`Padstack Definition management`_

`Components management`_

`Sources management`_

.. _Stackup management : import_stackup
.. _Material management : import_material
.. _Ports setup : import_ports
.. _Simulation setup management : import_setup_ac
.. _Padstack Definition management : import_padstack_definitions
.. _Components management : import_components
.. _Sources management : import_sources



