// Seed: 653189041
`define pp_7 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  logic id_7;
  integer id_8 (
      id_1,
      1'b0,
      1,
      id_6,
      1'd0
  );
endmodule
`timescale 1ps / 1 ps
