--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Nov  9 03:09:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top1
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk27 [get_nets n8257]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \br6_shout_I_0/sh_state_12  (from n8257 +)
   Destination:    FD1S3AX    D              \br6_shout_I_0/sh_state_12  (to n8257 +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path \br6_shout_I_0/sh_state_12 to \br6_shout_I_0/sh_state_12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: \br6_shout_I_0/sh_state_12 to \br6_shout_I_0/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \br6_shout_I_0/sh_state_12 (from n8257)
Route         3   e 1.315                                  sh_state_adj_813
LUT4        ---     0.493              A to Z              i1_2_lut_2_lut_3_lut_3_lut
Route         1   e 0.941                                  sh_state_N_660_adj_814
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk26 [get_nets pll1_cnt400[1]]
            23 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \iot_100/pulse_cnt_i0  (from pll1_cnt400[1] +)
   Destination:    FD1S3JX    D              \iot_100/pulse_cnt_i0  (to pll1_cnt400[1] +)

   Delay:                   5.027ns  (28.4% logic, 71.6% route), 3 logic levels.

 Constraint Details:

      5.027ns data_path \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.187ns

 Path Details: \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \iot_100/pulse_cnt_i0 (from pll1_cnt400[1])
Route         4   e 1.398                                  \iot_100/pulse_cnt[0]
LUT4        ---     0.493              B to Z              \iot_100/i3_3_lut_rep_297_4_lut
Route         3   e 1.258                                  \iot_100/n22565
LUT4        ---     0.493              C to Z              \iot_100/i3679_3_lut
Route         1   e 0.941                                  \iot_100/pulse_cnt_3__N_641[0]
                  --------
                    5.027  (28.4% logic, 71.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \iot_100/pulse_cnt_i0  (from pll1_cnt400[1] +)
   Destination:    FD1S3JX    D              \iot_100/pulse_cnt_i1  (to pll1_cnt400[1] +)

   Delay:                   5.027ns  (28.4% logic, 71.6% route), 3 logic levels.

 Constraint Details:

      5.027ns data_path \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.187ns

 Path Details: \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \iot_100/pulse_cnt_i0 (from pll1_cnt400[1])
Route         4   e 1.398                                  \iot_100/pulse_cnt[0]
LUT4        ---     0.493              B to Z              \iot_100/i3_3_lut_rep_297_4_lut
Route         3   e 1.258                                  \iot_100/n22565
LUT4        ---     0.493              C to Z              \iot_100/i3680_4_lut
Route         1   e 0.941                                  \iot_100/pulse_cnt_3__N_641[1]
                  --------
                    5.027  (28.4% logic, 71.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.104ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \iot_100/pulse_cnt_i1  (from pll1_cnt400[1] +)
   Destination:    FD1S3JX    D              \iot_100/pulse_cnt_i0  (to pll1_cnt400[1] +)

   Delay:                   4.944ns  (28.9% logic, 71.1% route), 3 logic levels.

 Constraint Details:

      4.944ns data_path \iot_100/pulse_cnt_i1 to \iot_100/pulse_cnt_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.104ns

 Path Details: \iot_100/pulse_cnt_i1 to \iot_100/pulse_cnt_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \iot_100/pulse_cnt_i1 (from pll1_cnt400[1])
Route         3   e 1.315                                  \iot_100/pulse_cnt[1]
LUT4        ---     0.493              A to Z              \iot_100/i3_3_lut_rep_297_4_lut
Route         3   e 1.258                                  \iot_100/n22565
LUT4        ---     0.493              C to Z              \iot_100/i3679_3_lut
Route         1   e 0.941                                  \iot_100/pulse_cnt_3__N_641[0]
                  --------
                    4.944  (28.9% logic, 71.1% route), 3 logic levels.

Warning: 5.187 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk25 [get_nets n8254]
            2 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.810ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \br5_shout_I_0/sh_state_12  (from n8254 +)
   Destination:    FD1S3AX    D              \br5_shout_I_0/sh_state_12  (to n8254 +)

   Delay:                   6.650ns  (36.3% logic, 63.7% route), 5 logic levels.

 Constraint Details:

      6.650ns data_path \br5_shout_I_0/sh_state_12 to \br5_shout_I_0/sh_state_12 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.810ns

 Path Details: \br5_shout_I_0/sh_state_12 to \br5_shout_I_0/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \br5_shout_I_0/sh_state_12 (from n8254)
Route         1   e 0.941                                  sh_state_adj_811
LUT4        ---     0.493              A to Z              i3_4_lut_adj_161
Route         5   e 1.405                                  shout_N_658_adj_812
LUT4        ---     0.493              A to Z              \br5_shout_I_0/i3639_2_lut_rep_257
Route         1   e 0.941                                  n22525
LUT4        ---     0.493              C to Z              \brain2/i3636_2_lut_4_lut
Route         7   e 0.006                                  n8254
LUT4        ---     0.493              B to Z              \br5_shout_I_0/i1_2_lut_3_lut
Route         1   e 0.941                                  \br5_shout_I_0/sh_state_N_660
                  --------
                    6.650  (36.3% logic, 63.7% route), 5 logic levels.


Passed:  The following path meets requirements by 0.123ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \br5_shout_I_0/sh_state_12  (from n8254 +)
   Destination:    FD1S3AX    D              \br5_shout_I_0/sh_state_12  (to n8254 +)

   Delay:                   4.717ns  (30.3% logic, 69.7% route), 3 logic levels.

 Constraint Details:

      4.717ns data_path \br5_shout_I_0/sh_state_12 to \br5_shout_I_0/sh_state_12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.123ns

 Path Details: \br5_shout_I_0/sh_state_12 to \br5_shout_I_0/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \br5_shout_I_0/sh_state_12 (from n8254)
Route         1   e 0.941                                  sh_state_adj_811
LUT4        ---     0.493              A to Z              i3_4_lut_adj_161
Route         5   e 1.405                                  shout_N_658_adj_812
LUT4        ---     0.493              A to Z              \br5_shout_I_0/i1_2_lut_3_lut
Route         1   e 0.941                                  \br5_shout_I_0/sh_state_N_660
                  --------
                    4.717  (30.3% logic, 69.7% route), 3 logic levels.

Warning: 6.810 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk24 [get_nets shout_N_658_derived_1]
            2 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.645ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \br4_shout_I_0/sh_state_12  (from shout_N_658_derived_1 +)
   Destination:    FD1S3AX    D              \br4_shout_I_0/sh_state_12  (to shout_N_658_derived_1 +)

   Delay:                   6.485ns  (29.7% logic, 70.3% route), 4 logic levels.

 Constraint Details:

      6.485ns data_path \br4_shout_I_0/sh_state_12 to \br4_shout_I_0/sh_state_12 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.645ns

 Path Details: \br4_shout_I_0/sh_state_12 to \br4_shout_I_0/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \br4_shout_I_0/sh_state_12 (from shout_N_658_derived_1)
Route         1   e 0.941                                  sh_state_adj_809
LUT4        ---     0.493              A to Z              i3_4_lut
Route         4   e 1.340                                  shout_N_658_adj_810
LUT4        ---     0.493              A to Z              \br4_shout_I_0/i2_3_lut_4_lut
Route         4   e 1.340                                  shout_N_658
LUT4        ---     0.493              A to Z              \brain1/i1_2_lut_2_lut_3_lut_4_lut
Route         1   e 0.941                                  sh_state_N_660
                  --------
                    6.485  (29.7% logic, 70.3% route), 4 logic levels.


Passed:  The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \br4_shout_I_0/sh_state_12  (from shout_N_658_derived_1 +)
   Destination:    FD1S3AX    D              \br4_shout_I_0/sh_state_12  (to shout_N_658_derived_1 +)

   Delay:                   4.652ns  (30.7% logic, 69.3% route), 3 logic levels.

 Constraint Details:

      4.652ns data_path \br4_shout_I_0/sh_state_12 to \br4_shout_I_0/sh_state_12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.188ns

 Path Details: \br4_shout_I_0/sh_state_12 to \br4_shout_I_0/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \br4_shout_I_0/sh_state_12 (from shout_N_658_derived_1)
Route         1   e 0.941                                  sh_state_adj_809
LUT4        ---     0.493              A to Z              i3_4_lut
Route         4   e 1.340                                  shout_N_658_adj_810
LUT4        ---     0.493              D to Z              \brain1/i1_2_lut_2_lut_3_lut_4_lut
Route         1   e 0.941                                  sh_state_N_660
                  --------
                    4.652  (30.7% logic, 69.3% route), 3 logic levels.

Warning: 6.645 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk23 [get_nets clk_in_p_adj_769]
            1354 items scored, 1213 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.323ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_l4/wait_cnt_2487__i1  (from clk_in_p_adj_769 +)
   Destination:    FD1P3AX    D              \usb_l4/wait_cnt_2487__i4  (to clk_in_p_adj_769 +)

   Delay:                  11.163ns  (30.5% logic, 69.5% route), 7 logic levels.

 Constraint Details:

     11.163ns data_path \usb_l4/wait_cnt_2487__i1 to \usb_l4/wait_cnt_2487__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.323ns

 Path Details: \usb_l4/wait_cnt_2487__i1 to \usb_l4/wait_cnt_2487__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l4/wait_cnt_2487__i1 (from clk_in_p_adj_769)
Route         3   e 1.315                                  \usb_l4/wait_cnt[1]
LUT4        ---     0.493              B to Z              \usb_l4/i16110_2_lut
Route         2   e 1.141                                  \usb_l4/n21406
LUT4        ---     0.493              A to Z              \usb_l4/i1_4_lut_adj_154
Route         2   e 1.141                                  \usb_l4/n10
LUT4        ---     0.493              C to Z              \usb_l4/i14079_3_lut_4_lut
Route         2   e 1.141                                  \usb_l4/n4_adj_742
LUT4        ---     0.493              B to Z              \usb_l4/i1_4_lut_adj_155
Route         2   e 1.141                                  \usb_l4/n6
LUT4        ---     0.493              B to Z              \usb_l4/i1_4_lut
Route         1   e 0.941                                  \usb_l4/n20258
LUT4        ---     0.493              B to Z              \usb_l4/i14098_4_lut
Route         1   e 0.941                                  \usb_l4/n26
                  --------
                   11.163  (30.5% logic, 69.5% route), 7 logic levels.


Error:  The following path violates requirements by 6.323ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_l4/wait_cnt_2487__i2  (from clk_in_p_adj_769 +)
   Destination:    FD1P3AX    D              \usb_l4/wait_cnt_2487__i4  (to clk_in_p_adj_769 +)

   Delay:                  11.163ns  (30.5% logic, 69.5% route), 7 logic levels.

 Constraint Details:

     11.163ns data_path \usb_l4/wait_cnt_2487__i2 to \usb_l4/wait_cnt_2487__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.323ns

 Path Details: \usb_l4/wait_cnt_2487__i2 to \usb_l4/wait_cnt_2487__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l4/wait_cnt_2487__i2 (from clk_in_p_adj_769)
Route         3   e 1.315                                  \usb_l4/wait_cnt[2]
LUT4        ---     0.493              A to Z              \usb_l4/i16110_2_lut
Route         2   e 1.141                                  \usb_l4/n21406
LUT4        ---     0.493              A to Z              \usb_l4/i1_4_lut_adj_154
Route         2   e 1.141                                  \usb_l4/n10
LUT4        ---     0.493              C to Z              \usb_l4/i14079_3_lut_4_lut
Route         2   e 1.141                                  \usb_l4/n4_adj_742
LUT4        ---     0.493              B to Z              \usb_l4/i1_4_lut_adj_155
Route         2   e 1.141                                  \usb_l4/n6
LUT4        ---     0.493              B to Z              \usb_l4/i1_4_lut
Route         1   e 0.941                                  \usb_l4/n20258
LUT4        ---     0.493              B to Z              \usb_l4/i14098_4_lut
Route         1   e 0.941                                  \usb_l4/n26
                  --------
                   11.163  (30.5% logic, 69.5% route), 7 logic levels.


Error:  The following path violates requirements by 5.465ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_l4/state_2486__i1  (from clk_in_p_adj_769 +)
   Destination:    FD1P3AX    D              \usb_l4/wait_cnt_2487__i4  (to clk_in_p_adj_769 +)

   Delay:                  10.305ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.305ns data_path \usb_l4/state_2486__i1 to \usb_l4/wait_cnt_2487__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.465ns

 Path Details: \usb_l4/state_2486__i1 to \usb_l4/wait_cnt_2487__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l4/state_2486__i1 (from clk_in_p_adj_769)
Route        29   e 2.091                                  \usb_l4/state[1]
LUT4        ---     0.493              A to Z              \usb_l4/state_2__I_0_i4_2_lut_rep_320
Route         2   e 1.141                                  \usb_l4/n22588
LUT4        ---     0.493              B to Z              \usb_l4/i14079_3_lut_4_lut
Route         2   e 1.141                                  \usb_l4/n4_adj_742
LUT4        ---     0.493              B to Z              \usb_l4/i1_4_lut_adj_155
Route         2   e 1.141                                  \usb_l4/n6
LUT4        ---     0.493              B to Z              \usb_l4/i1_4_lut
Route         1   e 0.941                                  \usb_l4/n20258
LUT4        ---     0.493              B to Z              \usb_l4/i14098_4_lut
Route         1   e 0.941                                  \usb_l4/n26
                  --------
                   10.305  (28.2% logic, 71.8% route), 6 logic levels.

Warning: 11.323 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk22 [get_nets clk_400]
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.458ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt400_2465_2629__i1  (from clk_400 +)
   Destination:    FD1S3AX    D              pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:                   4.382ns  (49.8% logic, 50.2% route), 5 logic levels.

 Constraint Details:

      4.382ns data_path pll1_cnt400_2465_2629__i1 to pll1_cnt400_2465_2629__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.458ns

 Path Details: pll1_cnt400_2465_2629__i1 to pll1_cnt400_2465_2629__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt400_2465_2629__i1 (from clk_400)
Route         2   e 1.198                                  pll1_cnt400[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt400_2465_2629_add_4_1
Route         1   e 0.020                                  n19493
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2465_2629_add_4_3
Route         1   e 0.020                                  n19494
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2465_2629_add_4_5
Route         1   e 0.020                                  n19495
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt400_2465_2629_add_4_7
Route         1   e 0.941                                  n30_adj_837
                  --------
                    4.382  (49.8% logic, 50.2% route), 5 logic levels.


Passed:  The following path meets requirements by 0.635ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt400_2465_2629__i3  (from clk_400 +)
   Destination:    FD1S3AX    D              pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:                   4.205ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      4.205ns data_path pll1_cnt400_2465_2629__i3 to pll1_cnt400_2465_2629__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.635ns

 Path Details: pll1_cnt400_2465_2629__i3 to pll1_cnt400_2465_2629__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt400_2465_2629__i3 (from clk_400)
Route         2   e 1.198                                  pll1_cnt400[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt400_2465_2629_add_4_3
Route         1   e 0.020                                  n19494
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2465_2629_add_4_5
Route         1   e 0.020                                  n19495
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt400_2465_2629_add_4_7
Route         1   e 0.941                                  n30_adj_837
                  --------
                    4.205  (48.2% logic, 51.8% route), 4 logic levels.


Passed:  The following path meets requirements by 0.635ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt400_2465_2629__i1  (from clk_400 +)
   Destination:    FD1S3AX    D              pll1_cnt400_2465_2629__i5  (to clk_400 +)

   Delay:                   4.205ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      4.205ns data_path pll1_cnt400_2465_2629__i1 to pll1_cnt400_2465_2629__i5 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.635ns

 Path Details: pll1_cnt400_2465_2629__i1 to pll1_cnt400_2465_2629__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt400_2465_2629__i1 (from clk_400)
Route         2   e 1.198                                  pll1_cnt400[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt400_2465_2629_add_4_1
Route         1   e 0.020                                  n19493
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2465_2629_add_4_3
Route         1   e 0.020                                  n19494
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt400_2465_2629_add_4_5
Route         1   e 0.941                                  n31_adj_838
                  --------
                    4.205  (48.2% logic, 51.8% route), 4 logic levels.

Report: 4.542 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk21 [get_nets rng1_cnt[7]]
            143 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt2_2464__i0  (from rng1_cnt[7] +)
   Destination:    FD1S3AX    D              rng1_cnt2_2464__i15  (to rng1_cnt[7] +)

   Delay:                   5.010ns  (59.2% logic, 40.8% route), 10 logic levels.

 Constraint Details:

      5.010ns data_path rng1_cnt2_2464__i0 to rng1_cnt2_2464__i15 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.170ns

 Path Details: rng1_cnt2_2464__i0 to rng1_cnt2_2464__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt2_2464__i0 (from rng1_cnt[7])
Route         1   e 0.941                                  n16
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt2_2464_add_4_1
Route         1   e 0.020                                  n19485
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_3
Route         1   e 0.020                                  n19486
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_5
Route         1   e 0.020                                  n19487
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_7
Route         1   e 0.020                                  n19488
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_9
Route         1   e 0.020                                  n19489
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_11
Route         1   e 0.020                                  n19490
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_13
Route         1   e 0.020                                  n19491
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_15
Route         1   e 0.020                                  n19492
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt2_2464_add_4_17
Route         1   e 0.941                                  n70
                  --------
                    5.010  (59.2% logic, 40.8% route), 10 logic levels.


Passed:  The following path meets requirements by 0.007ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt2_2464__i2  (from rng1_cnt[7] +)
   Destination:    FD1S3AX    D              rng1_cnt2_2464__i15  (to rng1_cnt[7] +)

   Delay:                   4.833ns  (58.2% logic, 41.8% route), 9 logic levels.

 Constraint Details:

      4.833ns data_path rng1_cnt2_2464__i2 to rng1_cnt2_2464__i15 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.007ns

 Path Details: rng1_cnt2_2464__i2 to rng1_cnt2_2464__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt2_2464__i2 (from rng1_cnt[7])
Route         1   e 0.941                                  n14_adj_848
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt2_2464_add_4_3
Route         1   e 0.020                                  n19486
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_5
Route         1   e 0.020                                  n19487
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_7
Route         1   e 0.020                                  n19488
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_9
Route         1   e 0.020                                  n19489
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_11
Route         1   e 0.020                                  n19490
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_13
Route         1   e 0.020                                  n19491
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_15
Route         1   e 0.020                                  n19492
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt2_2464_add_4_17
Route         1   e 0.941                                  n70
                  --------
                    4.833  (58.2% logic, 41.8% route), 9 logic levels.


Passed:  The following path meets requirements by 0.007ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt2_2464__i1  (from rng1_cnt[7] +)
   Destination:    FD1S3AX    D              rng1_cnt2_2464__i15  (to rng1_cnt[7] +)

   Delay:                   4.833ns  (58.2% logic, 41.8% route), 9 logic levels.

 Constraint Details:

      4.833ns data_path rng1_cnt2_2464__i1 to rng1_cnt2_2464__i15 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.007ns

 Path Details: rng1_cnt2_2464__i1 to rng1_cnt2_2464__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt2_2464__i1 (from rng1_cnt[7])
Route         1   e 0.941                                  n15_adj_849
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt2_2464_add_4_3
Route         1   e 0.020                                  n19486
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_5
Route         1   e 0.020                                  n19487
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_7
Route         1   e 0.020                                  n19488
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_9
Route         1   e 0.020                                  n19489
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_11
Route         1   e 0.020                                  n19490
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_13
Route         1   e 0.020                                  n19491
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt2_2464_add_4_15
Route         1   e 0.020                                  n19492
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt2_2464_add_4_17
Route         1   e 0.941                                  n70
                  --------
                    4.833  (58.2% logic, 41.8% route), 9 logic levels.

Warning: 5.170 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk20 [get_nets clk_114]
            11 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.892ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FD1S3AX    D              pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:                   3.948ns  (51.3% logic, 48.7% route), 4 logic levels.

 Constraint Details:

      3.948ns data_path pll1_cnt114_2467_2623__i0 to pll1_cnt114_2467_2623__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.892ns

 Path Details: pll1_cnt114_2467_2623__i0 to pll1_cnt114_2467_2623__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt114_2467_2623__i0 (from clk_114)
Route         1   e 0.941                                  n4_adj_823
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt114_2467_2623_add_4_1
Route         1   e 0.020                                  n19483
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt114_2467_2623_add_4_3
Route         1   e 0.020                                  n19484
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt114_2467_2623_add_4_5
Route         1   e 0.941                                  n22
                  --------
                    3.948  (51.3% logic, 48.7% route), 4 logic levels.


Passed:  The following path meets requirements by 1.069ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt114_2467_2623__i2  (from clk_114 +)
   Destination:    FD1S3AX    D              pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:                   3.771ns  (49.6% logic, 50.4% route), 3 logic levels.

 Constraint Details:

      3.771ns data_path pll1_cnt114_2467_2623__i2 to pll1_cnt114_2467_2623__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.069ns

 Path Details: pll1_cnt114_2467_2623__i2 to pll1_cnt114_2467_2623__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt114_2467_2623__i2 (from clk_114)
Route         1   e 0.941                                  n2_adj_821
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt114_2467_2623_add_4_3
Route         1   e 0.020                                  n19484
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt114_2467_2623_add_4_5
Route         1   e 0.941                                  n22
                  --------
                    3.771  (49.6% logic, 50.4% route), 3 logic levels.


Passed:  The following path meets requirements by 1.069ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt114_2467_2623__i1  (from clk_114 +)
   Destination:    FD1S3AX    D              pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:                   3.771ns  (49.6% logic, 50.4% route), 3 logic levels.

 Constraint Details:

      3.771ns data_path pll1_cnt114_2467_2623__i1 to pll1_cnt114_2467_2623__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.069ns

 Path Details: pll1_cnt114_2467_2623__i1 to pll1_cnt114_2467_2623__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt114_2467_2623__i1 (from clk_114)
Route         1   e 0.941                                  n3_adj_822
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt114_2467_2623_add_4_3
Route         1   e 0.020                                  n19484
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt114_2467_2623_add_4_5
Route         1   e 0.941                                  n22
                  --------
                    3.771  (49.6% logic, 50.4% route), 3 logic levels.

Report: 4.108 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk19 [get_nets rng1_out[0]]
            4 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.297ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \brain3/sh_state_12  (from rng1_out[0] +)
   Destination:    FD1S3IX    D              \brain1/sh_state_12  (to rng1_out[0] +)

   Delay:                  10.137ns  (38.4% logic, 61.6% route), 8 logic levels.

 Constraint Details:

     10.137ns data_path \brain3/sh_state_12 to \brain1/sh_state_12 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.297ns

 Path Details: \brain3/sh_state_12 to \brain1/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \brain3/sh_state_12 (from rng1_out[0])
Route         2   e 1.198                                  sh_state_adj_808
LUT4        ---     0.493              A to Z              \brain3/i3637_2_lut_4_lut
Route         7   e 0.006                                  n8257
LUT4        ---     0.493              C to Z              i3_4_lut_adj_161
Route         5   e 1.405                                  shout_N_658_adj_812
LUT4        ---     0.493              A to Z              \br5_shout_I_0/i3639_2_lut_rep_257
Route         1   e 0.941                                  n22525
LUT4        ---     0.493              C to Z              \brain2/i3636_2_lut_4_lut
Route         7   e 0.006                                  n8254
LUT4        ---     0.493              C to Z              i3_4_lut
Route         4   e 1.340                                  shout_N_658_adj_810
LUT4        ---     0.493              A to Z              \br4_shout_I_0/i2_3_lut_4_lut
Route         4   e 1.340                                  shout_N_658
LUT4        ---     0.493              A to Z              \brain1/i3635_2_lut_rep_294
Route         3   e 0.006                                  shout_N_658_derived_1
                  --------
                   10.137  (38.4% logic, 61.6% route), 8 logic levels.


Error:  The following path violates requirements by 2.965ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \brain3/sh_state_12  (from rng1_out[0] +)
   Destination:    FD1S3IX    CD             \brain1/sh_state_12  (to rng1_out[0] +)

   Delay:                   7.805ns  (37.3% logic, 62.7% route), 6 logic levels.

 Constraint Details:

      7.805ns data_path \brain3/sh_state_12 to \brain1/sh_state_12 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.965ns

 Path Details: \brain3/sh_state_12 to \brain1/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \brain3/sh_state_12 (from rng1_out[0])
Route         2   e 1.198                                  sh_state_adj_808
LUT4        ---     0.493              A to Z              \brain3/i3637_2_lut_4_lut
Route         7   e 0.006                                  n8257
LUT4        ---     0.493              C to Z              i3_4_lut_adj_161
Route         5   e 1.405                                  shout_N_658_adj_812
LUT4        ---     0.493              A to Z              \br5_shout_I_0/i3639_2_lut_rep_257
Route         1   e 0.941                                  n22525
LUT4        ---     0.493              C to Z              \brain2/i3636_2_lut_4_lut
Route         7   e 0.006                                  n8254
LUT4        ---     0.493              C to Z              i3_4_lut
Route         4   e 1.340                                  shout_N_658_adj_810
                  --------
                    7.805  (37.3% logic, 62.7% route), 6 logic levels.


Passed:  The following path meets requirements by 1.123ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \brain1/sh_state_12  (from rng1_out[0] +)
   Destination:    FD1S3IX    D              \brain1/sh_state_12  (to rng1_out[0] +)

   Delay:                   3.717ns  (38.5% logic, 61.5% route), 3 logic levels.

 Constraint Details:

      3.717ns data_path \brain1/sh_state_12 to \brain1/sh_state_12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.123ns

 Path Details: \brain1/sh_state_12 to \brain1/sh_state_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \brain1/sh_state_12 (from rng1_out[0])
Route         1   e 0.941                                  sh_state
LUT4        ---     0.493              D to Z              \br4_shout_I_0/i2_3_lut_4_lut
Route         4   e 1.340                                  shout_N_658
LUT4        ---     0.493              A to Z              \brain1/i3635_2_lut_rep_294
Route         3   e 0.006                                  shout_N_658_derived_1
                  --------
                    3.717  (38.5% logic, 61.5% route), 3 logic levels.

Warning: 10.297 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk18 [get_nets \rng1/ref_clk[2]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk17 [get_nets ps1_ck]
            143 items scored, 89 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps1/rnd_del_i1  (from ps1_ck +)
   Destination:    FD1P3AX    D              \ps1/rnd_del_i4  (to ps1_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps1/rnd_del_i1 to \ps1/rnd_del_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps1/rnd_del_i1 to \ps1/rnd_del_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps1/rnd_del_i1 (from ps1_ck)
Route         5   e 1.462                                  \ps1/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps1/i1_2_lut
Route         1   e 0.941                                  \ps1/n6_adj_731
LUT4        ---     0.493              D to Z              \ps1/i4_4_lut
Route         4   e 1.340                                  \ps1/n9
LUT4        ---     0.493              A to Z              \ps1/i6167_2_lut_rep_238
Route         4   e 1.340                                  \ps1/n22506
LUT4        ---     0.493              C to Z              \ps1/rnd_del_4__I_0_i5_4_lut
Route         1   e 0.941                                  \ps1/rnd_del_4__N_452[4]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps1/rnd_del_i1  (from ps1_ck +)
   Destination:    FD1P3AX    D              \ps1/rnd_del_i3  (to ps1_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps1/rnd_del_i1 to \ps1/rnd_del_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps1/rnd_del_i1 to \ps1/rnd_del_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps1/rnd_del_i1 (from ps1_ck)
Route         5   e 1.462                                  \ps1/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps1/i1_2_lut
Route         1   e 0.941                                  \ps1/n6_adj_731
LUT4        ---     0.493              D to Z              \ps1/i4_4_lut
Route         4   e 1.340                                  \ps1/n9
LUT4        ---     0.493              A to Z              \ps1/i6167_2_lut_rep_238
Route         4   e 1.340                                  \ps1/n22506
LUT4        ---     0.493              C to Z              \ps1/rnd_del_4__I_0_i4_4_lut
Route         1   e 0.941                                  \ps1/rnd_del_4__N_452[3]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps1/rnd_del_i1  (from ps1_ck +)
   Destination:    FD1P3AX    D              \ps1/rnd_del_i2  (to ps1_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps1/rnd_del_i1 to \ps1/rnd_del_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps1/rnd_del_i1 to \ps1/rnd_del_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps1/rnd_del_i1 (from ps1_ck)
Route         5   e 1.462                                  \ps1/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps1/i1_2_lut
Route         1   e 0.941                                  \ps1/n6_adj_731
LUT4        ---     0.493              D to Z              \ps1/i4_4_lut
Route         4   e 1.340                                  \ps1/n9
LUT4        ---     0.493              A to Z              \ps1/i6167_2_lut_rep_238
Route         4   e 1.340                                  \ps1/n22506
LUT4        ---     0.493              C to Z              \ps1/rnd_del_4__I_0_i3_4_lut
Route         1   e 0.941                                  \ps1/rnd_del_4__N_452[2]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.

Warning: 8.600 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk16 [get_nets clk_in_p_adj_755]
            1318 items scored, 1175 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.938ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l1/data_size_i10  (from clk_in_p_adj_755 +)
   Destination:    FD1P3AX    SP             \usb_l1/state_2477__i1  (to clk_in_p_adj_755 +)

   Delay:                  10.653ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

     10.653ns data_path \usb_l1/data_size_i10 to \usb_l1/state_2477__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.938ns

 Path Details: \usb_l1/data_size_i10 to \usb_l1/state_2477__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l1/data_size_i10 (from clk_in_p_adj_755)
Route         2   e 1.198                                  \usb_l1/data_size[10]
LUT4        ---     0.493              B to Z              \usb_l1/i4_4_lut_adj_84
Route         1   e 0.941                                  \usb_l1/n10
LUT4        ---     0.493              B to Z              \usb_l1/i5_3_lut
Route        11   e 1.632                                  \usb_l1/n18
LUT4        ---     0.493              A to Z              \usb_l1/i4_4_lut_adj_82
Route         6   e 1.457                                  \usb_l1/debug1_1__N_267
LUT4        ---     0.493              A to Z              \usb_l1/i31_3_lut
Route         3   e 1.258                                  \usb_l1/n15256
LUT4        ---     0.493              C to Z              \usb_l1/i2_4_lut
Route         3   e 1.258                                  \usb_l1/clk_in_p_enable_29
                  --------
                   10.653  (27.3% logic, 72.7% route), 6 logic levels.


Error:  The following path violates requirements by 5.938ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l1/data_size_i10  (from clk_in_p_adj_755 +)
   Destination:    FD1P3AX    SP             \usb_l1/state_2477__i2  (to clk_in_p_adj_755 +)

   Delay:                  10.653ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

     10.653ns data_path \usb_l1/data_size_i10 to \usb_l1/state_2477__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.938ns

 Path Details: \usb_l1/data_size_i10 to \usb_l1/state_2477__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l1/data_size_i10 (from clk_in_p_adj_755)
Route         2   e 1.198                                  \usb_l1/data_size[10]
LUT4        ---     0.493              B to Z              \usb_l1/i4_4_lut_adj_84
Route         1   e 0.941                                  \usb_l1/n10
LUT4        ---     0.493              B to Z              \usb_l1/i5_3_lut
Route        11   e 1.632                                  \usb_l1/n18
LUT4        ---     0.493              A to Z              \usb_l1/i4_4_lut_adj_82
Route         6   e 1.457                                  \usb_l1/debug1_1__N_267
LUT4        ---     0.493              A to Z              \usb_l1/i31_3_lut
Route         3   e 1.258                                  \usb_l1/n15256
LUT4        ---     0.493              C to Z              \usb_l1/i2_4_lut
Route         3   e 1.258                                  \usb_l1/clk_in_p_enable_29
                  --------
                   10.653  (27.3% logic, 72.7% route), 6 logic levels.


Error:  The following path violates requirements by 5.938ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l1/data_size_i10  (from clk_in_p_adj_755 +)
   Destination:    FD1P3AX    SP             \usb_l1/state_2477__i0  (to clk_in_p_adj_755 +)

   Delay:                  10.653ns  (27.3% logic, 72.7% route), 6 logic levels.

 Constraint Details:

     10.653ns data_path \usb_l1/data_size_i10 to \usb_l1/state_2477__i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.938ns

 Path Details: \usb_l1/data_size_i10 to \usb_l1/state_2477__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l1/data_size_i10 (from clk_in_p_adj_755)
Route         2   e 1.198                                  \usb_l1/data_size[10]
LUT4        ---     0.493              B to Z              \usb_l1/i4_4_lut_adj_84
Route         1   e 0.941                                  \usb_l1/n10
LUT4        ---     0.493              B to Z              \usb_l1/i5_3_lut
Route        11   e 1.632                                  \usb_l1/n18
LUT4        ---     0.493              A to Z              \usb_l1/i4_4_lut_adj_82
Route         6   e 1.457                                  \usb_l1/debug1_1__N_267
LUT4        ---     0.493              A to Z              \usb_l1/i31_3_lut
Route         3   e 1.258                                  \usb_l1/n15256
LUT4        ---     0.493              C to Z              \usb_l1/i2_4_lut
Route         3   e 1.258                                  \usb_l1/clk_in_p_enable_29
                  --------
                   10.653  (27.3% logic, 72.7% route), 6 logic levels.

Warning: 10.938 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk15 [get_nets clk60_cnt[1]]
            53 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             usb_ccnt[3]_i10  (from clk60_cnt[1] +)
   Destination:    FD1S3IX    CD             usb_ccnt[3]_i11  (to clk60_cnt[1] +)

   Delay:                   3.657ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      3.657ns data_path usb_ccnt[3]_i10 to usb_ccnt[3]_i11 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.183ns

 Path Details: usb_ccnt[3]_i10 to usb_ccnt[3]_i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_ccnt[3]_i10 (from clk60_cnt[1])
Route         5   e 1.462                                  usb_ccnt[0][0]
LUT4        ---     0.493              C to Z              i2139_2_lut_4_lut
Route         3   e 1.258                                  n6106
                  --------
                    3.657  (25.6% logic, 74.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             usb_ccnt[3]_i10  (from clk60_cnt[1] +)
   Destination:    FD1S3IX    CD             usb_ccnt[3]_i12  (to clk60_cnt[1] +)

   Delay:                   3.657ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      3.657ns data_path usb_ccnt[3]_i10 to usb_ccnt[3]_i12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.183ns

 Path Details: usb_ccnt[3]_i10 to usb_ccnt[3]_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_ccnt[3]_i10 (from clk60_cnt[1])
Route         5   e 1.462                                  usb_ccnt[0][0]
LUT4        ---     0.493              C to Z              i2139_2_lut_4_lut
Route         3   e 1.258                                  n6106
                  --------
                    3.657  (25.6% logic, 74.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             usb_ccnt[3]_i10  (from clk60_cnt[1] +)
   Destination:    FD1S3IX    CD             usb_ccnt[3]_i10  (to clk60_cnt[1] +)

   Delay:                   3.657ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      3.657ns data_path usb_ccnt[3]_i10 to usb_ccnt[3]_i10 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.183ns

 Path Details: usb_ccnt[3]_i10 to usb_ccnt[3]_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_ccnt[3]_i10 (from clk60_cnt[1])
Route         5   e 1.462                                  usb_ccnt[0][0]
LUT4        ---     0.493              C to Z              i2139_2_lut_4_lut
Route         3   e 1.258                                  n6106
                  --------
                    3.657  (25.6% logic, 74.4% route), 2 logic levels.

Report: 3.817 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk14 [get_nets clk_in_p_adj_757]
            1442 items scored, 1286 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.394ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l2/data_size_i4  (from clk_in_p_adj_757 +)
   Destination:    FD1P3AX    D              \usb_l2/state_2480__i1  (to clk_in_p_adj_757 +)

   Delay:                  13.234ns  (29.4% logic, 70.6% route), 8 logic levels.

 Constraint Details:

     13.234ns data_path \usb_l2/data_size_i4 to \usb_l2/state_2480__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.394ns

 Path Details: \usb_l2/data_size_i4 to \usb_l2/state_2480__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l2/data_size_i4 (from clk_in_p_adj_757)
Route         2   e 1.198                                  \usb_l2/data_size[4]
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut_adj_39
Route         1   e 0.941                                  \usb_l2/n10
LUT4        ---     0.493              B to Z              \usb_l2/i5_3_lut
Route        11   e 1.632                                  \usb_l2/n18
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut
Route         5   e 1.405                                  \usb_l2/n3825
LUT4        ---     0.493              D to Z              \usb_l2/i7939_3_lut_4_lut
Route         1   e 0.941                                  \usb_l2/n15336
LUT4        ---     0.493              D to Z              \usb_l2/i2_3_lut_4_lut
Route         4   e 1.340                                  n15350
LUT4        ---     0.493              C to Z              \usb_f2/i2_3_lut_rep_209_4_lut
Route         1   e 0.941                                  n22477
LUT4        ---     0.493              B to Z              \usb_l2/i1_4_lut_adj_56
Route         1   e 0.941                                  \usb_l2/n24
                  --------
                   13.234  (29.4% logic, 70.6% route), 8 logic levels.


Error:  The following path violates requirements by 8.394ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l2/data_size_i2  (from clk_in_p_adj_757 +)
   Destination:    FD1P3AX    D              \usb_l2/state_2480__i1  (to clk_in_p_adj_757 +)

   Delay:                  13.234ns  (29.4% logic, 70.6% route), 8 logic levels.

 Constraint Details:

     13.234ns data_path \usb_l2/data_size_i2 to \usb_l2/state_2480__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.394ns

 Path Details: \usb_l2/data_size_i2 to \usb_l2/state_2480__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l2/data_size_i2 (from clk_in_p_adj_757)
Route         2   e 1.198                                  \usb_l2/data_size[2]
LUT4        ---     0.493              D to Z              \usb_l2/i4_4_lut_adj_39
Route         1   e 0.941                                  \usb_l2/n10
LUT4        ---     0.493              B to Z              \usb_l2/i5_3_lut
Route        11   e 1.632                                  \usb_l2/n18
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut
Route         5   e 1.405                                  \usb_l2/n3825
LUT4        ---     0.493              D to Z              \usb_l2/i7939_3_lut_4_lut
Route         1   e 0.941                                  \usb_l2/n15336
LUT4        ---     0.493              D to Z              \usb_l2/i2_3_lut_4_lut
Route         4   e 1.340                                  n15350
LUT4        ---     0.493              C to Z              \usb_f2/i2_3_lut_rep_209_4_lut
Route         1   e 0.941                                  n22477
LUT4        ---     0.493              B to Z              \usb_l2/i1_4_lut_adj_56
Route         1   e 0.941                                  \usb_l2/n24
                  --------
                   13.234  (29.4% logic, 70.6% route), 8 logic levels.


Error:  The following path violates requirements by 8.394ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l2/data_size_i1  (from clk_in_p_adj_757 +)
   Destination:    FD1P3AX    D              \usb_l2/state_2480__i1  (to clk_in_p_adj_757 +)

   Delay:                  13.234ns  (29.4% logic, 70.6% route), 8 logic levels.

 Constraint Details:

     13.234ns data_path \usb_l2/data_size_i1 to \usb_l2/state_2480__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.394ns

 Path Details: \usb_l2/data_size_i1 to \usb_l2/state_2480__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l2/data_size_i1 (from clk_in_p_adj_757)
Route         2   e 1.198                                  \usb_l2/data_size[1]
LUT4        ---     0.493              C to Z              \usb_l2/i4_4_lut_adj_39
Route         1   e 0.941                                  \usb_l2/n10
LUT4        ---     0.493              B to Z              \usb_l2/i5_3_lut
Route        11   e 1.632                                  \usb_l2/n18
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut
Route         5   e 1.405                                  \usb_l2/n3825
LUT4        ---     0.493              D to Z              \usb_l2/i7939_3_lut_4_lut
Route         1   e 0.941                                  \usb_l2/n15336
LUT4        ---     0.493              D to Z              \usb_l2/i2_3_lut_4_lut
Route         4   e 1.340                                  n15350
LUT4        ---     0.493              C to Z              \usb_f2/i2_3_lut_rep_209_4_lut
Route         1   e 0.941                                  n22477
LUT4        ---     0.493              B to Z              \usb_l2/i1_4_lut_adj_56
Route         1   e 0.941                                  \usb_l2/n24
                  --------
                   13.234  (29.4% logic, 70.6% route), 8 logic levels.

Warning: 13.394 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk13 [get_nets usb_clo[2][2]]
            448 items scored, 235 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             ps4_div_2474__i7  (from usb_clo[2][2] +)
   Destination:    FD1P3AX    D              ps4_ck_176  (to usb_clo[2][2] +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path ps4_div_2474__i7 to ps4_ck_176 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: ps4_div_2474__i7 to ps4_ck_176

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ps4_div_2474__i7 (from usb_clo[2][2])
Route         2   e 1.198                                  ps4_div[7]
LUT4        ---     0.493              B to Z              i1_2_lut
Route         1   e 0.941                                  n6_adj_861
LUT4        ---     0.493              D to Z              i4_4_lut_adj_176
Route         2   e 1.141                                  n21114
LUT4        ---     0.493              B to Z              i2_2_lut
Route         1   e 0.941                                  n6_adj_862
LUT4        ---     0.493              C to Z              i1_4_lut
Route         1   e 0.941                                  ps4_ck_N_257
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             ps4_div_2474__i6  (from usb_clo[2][2] +)
   Destination:    FD1P3AX    D              ps4_ck_176  (to usb_clo[2][2] +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path ps4_div_2474__i6 to ps4_ck_176 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: ps4_div_2474__i6 to ps4_ck_176

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ps4_div_2474__i6 (from usb_clo[2][2])
Route         2   e 1.198                                  ps4_div[6]
LUT4        ---     0.493              A to Z              i1_2_lut
Route         1   e 0.941                                  n6_adj_861
LUT4        ---     0.493              D to Z              i4_4_lut_adj_176
Route         2   e 1.141                                  n21114
LUT4        ---     0.493              B to Z              i2_2_lut
Route         1   e 0.941                                  n6_adj_862
LUT4        ---     0.493              C to Z              i1_4_lut
Route         1   e 0.941                                  ps4_ck_N_257
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             ps1_div_2471__i5  (from usb_clo[2][2] +)
   Destination:    FD1P3AX    D              ps1_ck_173  (to usb_clo[2][2] +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path ps1_div_2471__i5 to ps1_ck_173 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: ps1_div_2471__i5 to ps1_ck_173

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ps1_div_2471__i5 (from usb_clo[2][2])
Route         2   e 1.198                                  ps1_div[5]
LUT4        ---     0.493              A to Z              i1_2_lut_adj_178
Route         1   e 0.941                                  n6_adj_850
LUT4        ---     0.493              D to Z              i4_4_lut_adj_177
Route         2   e 1.141                                  n21111
LUT4        ---     0.493              B to Z              i2_2_lut_adj_174
Route         1   e 0.941                                  n6_adj_851
LUT4        ---     0.493              C to Z              i1_4_lut_adj_173
Route         1   e 0.941                                  ps1_ck_N_248
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.

Warning: 7.738 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk12 [get_nets osc_out]
            31 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FD1S3AX    D              osc_cnt_2469_2621__i6  (to osc_out +)

   Delay:                   4.499ns  (48.5% logic, 51.5% route), 5 logic levels.

 Constraint Details:

      4.499ns data_path osc_cnt_2469_2621__i1 to osc_cnt_2469_2621__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.341ns

 Path Details: osc_cnt_2469_2621__i1 to osc_cnt_2469_2621__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              osc_cnt_2469_2621__i1 (from osc_out)
Route         3   e 1.315                                  osc_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           osc_cnt_2469_2621_add_4_1
Route         1   e 0.020                                  n19398
FCI_TO_FCO  ---     0.157            CIN to COUT           osc_cnt_2469_2621_add_4_3
Route         1   e 0.020                                  n19399
FCI_TO_FCO  ---     0.157            CIN to COUT           osc_cnt_2469_2621_add_4_5
Route         1   e 0.020                                  n19400
FCI_TO_F    ---     0.598            CIN to S[2]           osc_cnt_2469_2621_add_4_7
Route         1   e 0.941                                  n35_adj_816
                  --------
                    4.499  (48.5% logic, 51.5% route), 5 logic levels.


Passed:  The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FD1S3AX    D              osc_cnt_2469_2621__i7  (to osc_out +)

   Delay:                   4.499ns  (48.5% logic, 51.5% route), 5 logic levels.

 Constraint Details:

      4.499ns data_path osc_cnt_2469_2621__i1 to osc_cnt_2469_2621__i7 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.341ns

 Path Details: osc_cnt_2469_2621__i1 to osc_cnt_2469_2621__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              osc_cnt_2469_2621__i1 (from osc_out)
Route         3   e 1.315                                  osc_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           osc_cnt_2469_2621_add_4_1
Route         1   e 0.020                                  n19398
FCI_TO_FCO  ---     0.157            CIN to COUT           osc_cnt_2469_2621_add_4_3
Route         1   e 0.020                                  n19399
FCI_TO_FCO  ---     0.157            CIN to COUT           osc_cnt_2469_2621_add_4_5
Route         1   e 0.020                                  n19400
FCI_TO_F    ---     0.598            CIN to S[2]           osc_cnt_2469_2621_add_4_7
Route         1   e 0.941                                  n34_adj_815
                  --------
                    4.499  (48.5% logic, 51.5% route), 5 logic levels.


Passed:  The following path meets requirements by 0.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FD1S3AX    D              osc_cnt_2469_2621__i4  (to osc_out +)

   Delay:                   4.322ns  (46.9% logic, 53.1% route), 4 logic levels.

 Constraint Details:

      4.322ns data_path osc_cnt_2469_2621__i1 to osc_cnt_2469_2621__i4 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.518ns

 Path Details: osc_cnt_2469_2621__i1 to osc_cnt_2469_2621__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              osc_cnt_2469_2621__i1 (from osc_out)
Route         3   e 1.315                                  osc_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           osc_cnt_2469_2621_add_4_1
Route         1   e 0.020                                  n19398
FCI_TO_FCO  ---     0.157            CIN to COUT           osc_cnt_2469_2621_add_4_3
Route         1   e 0.020                                  n19399
FCI_TO_F    ---     0.598            CIN to S[2]           osc_cnt_2469_2621_add_4_5
Route         1   e 0.941                                  n37
                  --------
                    4.322  (46.9% logic, 53.1% route), 4 logic levels.

Report: 4.659 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk11 [get_nets ps3_ck]
            146 items scored, 87 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps3/rnd_del_i1  (from ps3_ck +)
   Destination:    FD1P3AX    D              \ps3/rnd_del_i1  (to ps3_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps3/rnd_del_i1 to \ps3/rnd_del_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps3/rnd_del_i1 to \ps3/rnd_del_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps3/rnd_del_i1 (from ps3_ck)
Route         5   e 1.462                                  \ps3/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps3/i1_2_lut
Route         1   e 0.941                                  \ps3/n6
LUT4        ---     0.493              D to Z              \ps3/i4_4_lut
Route         4   e 1.340                                  \ps3/n9
LUT4        ---     0.493              A to Z              \ps3/i6169_2_lut_rep_236
Route         4   e 1.340                                  \ps3/n22504
LUT4        ---     0.493              C to Z              \ps3/rnd_del_4__I_0_i2_4_lut
Route         1   e 0.941                                  \ps3/rnd_del_4__N_452[1]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps3/rnd_del_i1  (from ps3_ck +)
   Destination:    FD1P3AX    D              \ps3/rnd_del_i2  (to ps3_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps3/rnd_del_i1 to \ps3/rnd_del_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps3/rnd_del_i1 to \ps3/rnd_del_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps3/rnd_del_i1 (from ps3_ck)
Route         5   e 1.462                                  \ps3/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps3/i1_2_lut
Route         1   e 0.941                                  \ps3/n6
LUT4        ---     0.493              D to Z              \ps3/i4_4_lut
Route         4   e 1.340                                  \ps3/n9
LUT4        ---     0.493              A to Z              \ps3/i6169_2_lut_rep_236
Route         4   e 1.340                                  \ps3/n22504
LUT4        ---     0.493              C to Z              \ps3/rnd_del_4__I_0_i3_4_lut
Route         1   e 0.941                                  \ps3/rnd_del_4__N_452[2]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps3/rnd_del_i1  (from ps3_ck +)
   Destination:    FD1P3AX    D              \ps3/rnd_del_i3  (to ps3_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps3/rnd_del_i1 to \ps3/rnd_del_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps3/rnd_del_i1 to \ps3/rnd_del_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps3/rnd_del_i1 (from ps3_ck)
Route         5   e 1.462                                  \ps3/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps3/i1_2_lut
Route         1   e 0.941                                  \ps3/n6
LUT4        ---     0.493              D to Z              \ps3/i4_4_lut
Route         4   e 1.340                                  \ps3/n9
LUT4        ---     0.493              A to Z              \ps3/i6169_2_lut_rep_236
Route         4   e 1.340                                  \ps3/n22504
LUT4        ---     0.493              C to Z              \ps3/rnd_del_4__I_0_i4_4_lut
Route         1   e 0.941                                  \ps3/rnd_del_4__N_452[3]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.

Warning: 8.600 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk10 [get_nets ps2_ck]
            147 items scored, 94 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps2/rnd_del_i1  (from ps2_ck +)
   Destination:    FD1P3AX    D              \ps2/rnd_del_i4  (to ps2_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps2/rnd_del_i1 to \ps2/rnd_del_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps2/rnd_del_i1 to \ps2/rnd_del_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps2/rnd_del_i1 (from ps2_ck)
Route         5   e 1.462                                  \ps2/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps2/i1_2_lut
Route         1   e 0.941                                  \ps2/n6_adj_733
LUT4        ---     0.493              D to Z              \ps2/i4_4_lut
Route         3   e 1.258                                  \ps2/n9
LUT4        ---     0.493              A to Z              \ps2/i6165_2_lut_rep_251
Route         4   e 1.340                                  \ps2/n22519
LUT4        ---     0.493              C to Z              \ps2/rnd_del_4__I_0_i5_4_lut
Route         1   e 0.941                                  \ps2/rnd_del_4__N_452[4]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps2/rnd_del_i1  (from ps2_ck +)
   Destination:    FD1P3AX    D              \ps2/rnd_del_i3  (to ps2_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps2/rnd_del_i1 to \ps2/rnd_del_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps2/rnd_del_i1 to \ps2/rnd_del_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps2/rnd_del_i1 (from ps2_ck)
Route         5   e 1.462                                  \ps2/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps2/i1_2_lut
Route         1   e 0.941                                  \ps2/n6_adj_733
LUT4        ---     0.493              D to Z              \ps2/i4_4_lut
Route         3   e 1.258                                  \ps2/n9
LUT4        ---     0.493              A to Z              \ps2/i6165_2_lut_rep_251
Route         4   e 1.340                                  \ps2/n22519
LUT4        ---     0.493              C to Z              \ps2/rnd_del_4__I_0_i4_4_lut
Route         1   e 0.941                                  \ps2/rnd_del_4__N_452[3]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps2/rnd_del_i1  (from ps2_ck +)
   Destination:    FD1P3AX    D              \ps2/rnd_del_i2  (to ps2_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps2/rnd_del_i1 to \ps2/rnd_del_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps2/rnd_del_i1 to \ps2/rnd_del_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps2/rnd_del_i1 (from ps2_ck)
Route         5   e 1.462                                  \ps2/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps2/i1_2_lut
Route         1   e 0.941                                  \ps2/n6_adj_733
LUT4        ---     0.493              D to Z              \ps2/i4_4_lut
Route         3   e 1.258                                  \ps2/n9
LUT4        ---     0.493              A to Z              \ps2/i6165_2_lut_rep_251
Route         4   e 1.340                                  \ps2/n22519
LUT4        ---     0.493              C to Z              \ps2/rnd_del_4__I_0_i3_4_lut
Route         1   e 0.941                                  \ps2/rnd_del_4__N_452[2]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.

Warning: 8.518 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk9 [get_nets debug2_c_0]
            1380 items scored, 1188 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.874ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l3/data_size_i5  (from debug2_c_0 +)
   Destination:    FD1P3AX    SP             \usb_l3/state_2483__i1  (to debug2_c_0 +)

   Delay:                  10.589ns  (29.7% logic, 70.3% route), 7 logic levels.

 Constraint Details:

     10.589ns data_path \usb_l3/data_size_i5 to \usb_l3/state_2483__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.874ns

 Path Details: \usb_l3/data_size_i5 to \usb_l3/state_2483__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l3/data_size_i5 (from debug2_c_0)
Route         2   e 1.198                                  \usb_l3/data_size[5]
LUT4        ---     0.493              B to Z              \usb_l3/i4_4_lut_adj_123
Route         1   e 0.941                                  \usb_l3/n10
LUT4        ---     0.493              B to Z              \usb_l3/i5_3_lut
Route        11   e 1.632                                  \usb_l3/n18
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut
Route         6   e 1.457                                  n15326
LUT4        ---     0.493              B to Z              \usb_l3/i7168_2_lut_4_lut_4_lut
Route         1   e 0.020                                  \usb_l3/n12051
MUXL5       ---     0.233           ALUT to Z              \usb_l3/i7169
Route         1   e 0.941                                  \usb_l3/n12052
LUT4        ---     0.493              D to Z              \usb_l3/i2_3_lut_4_lut
Route         3   e 1.258                                  \usb_l3/debug2_c_0_enable_28
                  --------
                   10.589  (29.7% logic, 70.3% route), 7 logic levels.


Error:  The following path violates requirements by 5.874ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l3/data_size_i5  (from debug2_c_0 +)
   Destination:    FD1P3AX    SP             \usb_l3/state_2483__i2  (to debug2_c_0 +)

   Delay:                  10.589ns  (29.7% logic, 70.3% route), 7 logic levels.

 Constraint Details:

     10.589ns data_path \usb_l3/data_size_i5 to \usb_l3/state_2483__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.874ns

 Path Details: \usb_l3/data_size_i5 to \usb_l3/state_2483__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l3/data_size_i5 (from debug2_c_0)
Route         2   e 1.198                                  \usb_l3/data_size[5]
LUT4        ---     0.493              B to Z              \usb_l3/i4_4_lut_adj_123
Route         1   e 0.941                                  \usb_l3/n10
LUT4        ---     0.493              B to Z              \usb_l3/i5_3_lut
Route        11   e 1.632                                  \usb_l3/n18
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut
Route         6   e 1.457                                  n15326
LUT4        ---     0.493              B to Z              \usb_l3/i7168_2_lut_4_lut_4_lut
Route         1   e 0.020                                  \usb_l3/n12051
MUXL5       ---     0.233           ALUT to Z              \usb_l3/i7169
Route         1   e 0.941                                  \usb_l3/n12052
LUT4        ---     0.493              D to Z              \usb_l3/i2_3_lut_4_lut
Route         3   e 1.258                                  \usb_l3/debug2_c_0_enable_28
                  --------
                   10.589  (29.7% logic, 70.3% route), 7 logic levels.


Error:  The following path violates requirements by 5.874ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l3/data_size_i5  (from debug2_c_0 +)
   Destination:    FD1P3AX    SP             \usb_l3/state_2483__i0  (to debug2_c_0 +)

   Delay:                  10.589ns  (29.7% logic, 70.3% route), 7 logic levels.

 Constraint Details:

     10.589ns data_path \usb_l3/data_size_i5 to \usb_l3/state_2483__i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.874ns

 Path Details: \usb_l3/data_size_i5 to \usb_l3/state_2483__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l3/data_size_i5 (from debug2_c_0)
Route         2   e 1.198                                  \usb_l3/data_size[5]
LUT4        ---     0.493              B to Z              \usb_l3/i4_4_lut_adj_123
Route         1   e 0.941                                  \usb_l3/n10
LUT4        ---     0.493              B to Z              \usb_l3/i5_3_lut
Route        11   e 1.632                                  \usb_l3/n18
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut
Route         6   e 1.457                                  n15326
LUT4        ---     0.493              B to Z              \usb_l3/i7168_2_lut_4_lut_4_lut
Route         1   e 0.020                                  \usb_l3/n12051
MUXL5       ---     0.233           ALUT to Z              \usb_l3/i7169
Route         1   e 0.941                                  \usb_l3/n12052
LUT4        ---     0.493              D to Z              \usb_l3/i2_3_lut_4_lut
Route         3   e 1.258                                  \usb_l3/debug2_c_0_enable_28
                  --------
                   10.589  (29.7% logic, 70.3% route), 7 logic levels.

Warning: 10.874 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk8 [get_nets clk_266_1]
            1810 items scored, 1543 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis2/pix_cnt_2496__i19  (from clk_266_1 +)
   Destination:    FD1P3IX    SP             \dis2/line_cnt__i20  (to clk_266_1 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis2/pix_cnt_2496__i19 to \dis2/line_cnt__i20 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis2/pix_cnt_2496__i19 to \dis2/line_cnt__i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis2/pix_cnt_2496__i19 (from clk_266_1)
Route         3   e 1.315                                  \dis2/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis2/i8_4_lut
Route         1   e 0.941                                  \dis2/n20
LUT4        ---     0.493              B to Z              \dis2/i10_4_lut
Route         1   e 0.941                                  \dis2/n22
LUT4        ---     0.493              B to Z              \dis2/i11_4_lut
Route         3   e 1.258                                  \dis2/n10201
LUT4        ---     0.493              B to Z              \dis2/i1_2_lut_rep_234
Route         1   e 0.941                                  \dis2/n22502
LUT4        ---     0.493              A to Z              \dis2/i626_4_lut
Route        41   e 2.054                                  \dis2/clk_266_1_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis2/pix_cnt_2496__i19  (from clk_266_1 +)
   Destination:    FD1P3IX    SP             \dis2/line_cnt__i19  (to clk_266_1 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis2/pix_cnt_2496__i19 to \dis2/line_cnt__i19 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis2/pix_cnt_2496__i19 to \dis2/line_cnt__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis2/pix_cnt_2496__i19 (from clk_266_1)
Route         3   e 1.315                                  \dis2/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis2/i8_4_lut
Route         1   e 0.941                                  \dis2/n20
LUT4        ---     0.493              B to Z              \dis2/i10_4_lut
Route         1   e 0.941                                  \dis2/n22
LUT4        ---     0.493              B to Z              \dis2/i11_4_lut
Route         3   e 1.258                                  \dis2/n10201
LUT4        ---     0.493              B to Z              \dis2/i1_2_lut_rep_234
Route         1   e 0.941                                  \dis2/n22502
LUT4        ---     0.493              A to Z              \dis2/i626_4_lut
Route        41   e 2.054                                  \dis2/clk_266_1_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis2/pix_cnt_2496__i19  (from clk_266_1 +)
   Destination:    FD1P3IX    SP             \dis2/line_cnt__i18  (to clk_266_1 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis2/pix_cnt_2496__i19 to \dis2/line_cnt__i18 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis2/pix_cnt_2496__i19 to \dis2/line_cnt__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis2/pix_cnt_2496__i19 (from clk_266_1)
Route         3   e 1.315                                  \dis2/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis2/i8_4_lut
Route         1   e 0.941                                  \dis2/n20
LUT4        ---     0.493              B to Z              \dis2/i10_4_lut
Route         1   e 0.941                                  \dis2/n22
LUT4        ---     0.493              B to Z              \dis2/i11_4_lut
Route         3   e 1.258                                  \dis2/n10201
LUT4        ---     0.493              B to Z              \dis2/i1_2_lut_rep_234
Route         1   e 0.941                                  \dis2/n22502
LUT4        ---     0.493              A to Z              \dis2/i626_4_lut
Route        41   e 2.054                                  \dis2/clk_266_1_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.

Warning: 10.644 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk7 [get_nets \rng1/ref_clk[0]]
            39 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.164ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt_2463__i0  (from \rng1/ref_clk[0] +)
   Destination:    FD1S3AX    D              rng1_cnt_2463__i7  (to \rng1/ref_clk[0] +)

   Delay:                   4.676ns  (50.0% logic, 50.0% route), 6 logic levels.

 Constraint Details:

      4.676ns data_path rng1_cnt_2463__i0 to rng1_cnt_2463__i7 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.164ns

 Path Details: rng1_cnt_2463__i0 to rng1_cnt_2463__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt_2463__i0 (from \rng1/ref_clk[0])
Route         3   e 1.315                                  rng1_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt_2463_add_4_1
Route         1   e 0.020                                  n19496
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2463_add_4_3
Route         1   e 0.020                                  n19497
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2463_add_4_5
Route         1   e 0.020                                  n19498
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2463_add_4_7
Route         1   e 0.020                                  n19499
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt_2463_add_4_9
Route         1   e 0.941                                  n38_adj_852
                  --------
                    4.676  (50.0% logic, 50.0% route), 6 logic levels.


Passed:  The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt_2463__i0  (from \rng1/ref_clk[0] +)
   Destination:    FD1S3AX    D              rng1_cnt_2463__i6  (to \rng1/ref_clk[0] +)

   Delay:                   4.499ns  (48.5% logic, 51.5% route), 5 logic levels.

 Constraint Details:

      4.499ns data_path rng1_cnt_2463__i0 to rng1_cnt_2463__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.341ns

 Path Details: rng1_cnt_2463__i0 to rng1_cnt_2463__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt_2463__i0 (from \rng1/ref_clk[0])
Route         3   e 1.315                                  rng1_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt_2463_add_4_1
Route         1   e 0.020                                  n19496
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2463_add_4_3
Route         1   e 0.020                                  n19497
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2463_add_4_5
Route         1   e 0.020                                  n19498
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt_2463_add_4_7
Route         1   e 0.941                                  n39_adj_853
                  --------
                    4.499  (48.5% logic, 51.5% route), 5 logic levels.


Passed:  The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt_2463__i0  (from \rng1/ref_clk[0] +)
   Destination:    FD1S3AX    D              rng1_cnt_2463__i5  (to \rng1/ref_clk[0] +)

   Delay:                   4.499ns  (48.5% logic, 51.5% route), 5 logic levels.

 Constraint Details:

      4.499ns data_path rng1_cnt_2463__i0 to rng1_cnt_2463__i5 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.341ns

 Path Details: rng1_cnt_2463__i0 to rng1_cnt_2463__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt_2463__i0 (from \rng1/ref_clk[0])
Route         3   e 1.315                                  rng1_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt_2463_add_4_1
Route         1   e 0.020                                  n19496
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2463_add_4_3
Route         1   e 0.020                                  n19497
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2463_add_4_5
Route         1   e 0.020                                  n19498
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt_2463_add_4_7
Route         1   e 0.941                                  n40_adj_854
                  --------
                    4.499  (48.5% logic, 51.5% route), 5 logic levels.

Report: 4.836 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets clk_240_0]
            1335 items scored, 1115 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_f1/data_size_i4  (from clk_240_0 +)
   Destination:    FD1P3AX    SP             \usb_f1/state_2489__i0  (to clk_240_0 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_f1/data_size_i4 to \usb_f1/state_2489__i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_f1/data_size_i4 to \usb_f1/state_2489__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f1/data_size_i4 (from clk_240_0)
Route         2   e 1.198                                  \usb_f1/data_size[4]
LUT4        ---     0.493              C to Z              \usb_f1/i4_4_lut_adj_135
Route         1   e 0.941                                  \usb_f1/n10
LUT4        ---     0.493              B to Z              \usb_f1/i5_3_lut
Route        11   e 1.632                                  \usb_f1/n18_adj_732
LUT4        ---     0.493              A to Z              \usb_f1/i4_4_lut
Route         4   e 1.340                                  n15332
LUT4        ---     0.493              A to Z              \dis1/i6947_3_lut_rep_216
Route         3   e 1.258                                  n22484
LUT4        ---     0.493              C to Z              \dis1/i1_4_lut
Route         3   e 1.258                                  clk_in_p_enable_28_adj_761
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_f1/data_size_i4  (from clk_240_0 +)
   Destination:    FD1P3AX    SP             \usb_f1/state_2489__i2  (to clk_240_0 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_f1/data_size_i4 to \usb_f1/state_2489__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_f1/data_size_i4 to \usb_f1/state_2489__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f1/data_size_i4 (from clk_240_0)
Route         2   e 1.198                                  \usb_f1/data_size[4]
LUT4        ---     0.493              C to Z              \usb_f1/i4_4_lut_adj_135
Route         1   e 0.941                                  \usb_f1/n10
LUT4        ---     0.493              B to Z              \usb_f1/i5_3_lut
Route        11   e 1.632                                  \usb_f1/n18_adj_732
LUT4        ---     0.493              A to Z              \usb_f1/i4_4_lut
Route         4   e 1.340                                  n15332
LUT4        ---     0.493              A to Z              \dis1/i6947_3_lut_rep_216
Route         3   e 1.258                                  n22484
LUT4        ---     0.493              C to Z              \dis1/i1_4_lut
Route         3   e 1.258                                  clk_in_p_enable_28_adj_761
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_f1/data_size_i4  (from clk_240_0 +)
   Destination:    FD1P3AX    SP             \usb_f1/state_2489__i1  (to clk_240_0 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_f1/data_size_i4 to \usb_f1/state_2489__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_f1/data_size_i4 to \usb_f1/state_2489__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f1/data_size_i4 (from clk_240_0)
Route         2   e 1.198                                  \usb_f1/data_size[4]
LUT4        ---     0.493              C to Z              \usb_f1/i4_4_lut_adj_135
Route         1   e 0.941                                  \usb_f1/n10
LUT4        ---     0.493              B to Z              \usb_f1/i5_3_lut
Route        11   e 1.632                                  \usb_f1/n18_adj_732
LUT4        ---     0.493              A to Z              \usb_f1/i4_4_lut
Route         4   e 1.340                                  n15332
LUT4        ---     0.493              A to Z              \dis1/i6947_3_lut_rep_216
Route         3   e 1.258                                  n22484
LUT4        ---     0.493              C to Z              \dis1/i1_4_lut
Route         3   e 1.258                                  clk_in_p_enable_28_adj_761
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.

Warning: 10.821 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets usb_clkf[2]]
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             usb_clo[2]_i4  (from usb_clkf[2] +)
   Destination:    FD1S3JX    D              usb_clo[2]_i4  (to usb_clkf[2] +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path usb_clo[2]_i4 to usb_clo[2]_i4 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: usb_clo[2]_i4 to usb_clo[2]_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_clo[2]_i4 (from usb_clkf[2])
Route         3   e 1.315                                  usb_clo[1][0]
LUT4        ---     0.493              A to Z              i2858_1_lut
Route         1   e 0.941                                  usb_clo_0__2__N_218[0]
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             usb_clo[2]_i4  (from usb_clkf[2] +)
   Destination:    FD1S3JX    D              usb_clo[2]_i5  (to usb_clkf[2] +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path usb_clo[2]_i4 to usb_clo[2]_i5 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: usb_clo[2]_i4 to usb_clo[2]_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_clo[2]_i4 (from usb_clkf[2])
Route         3   e 1.315                                  usb_clo[1][0]
LUT4        ---     0.493              B to Z              i2860_2_lut
Route         1   e 0.941                                  usb_clo_0__2__N_218[1]
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             usb_clo[2]_i4  (from usb_clkf[2] +)
   Destination:    FD1S3IX    D              usb_clo[2]_i6  (to usb_clkf[2] +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path usb_clo[2]_i4 to usb_clo[2]_i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: usb_clo[2]_i4 to usb_clo[2]_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_clo[2]_i4 (from usb_clkf[2])
Route         3   e 1.315                                  usb_clo[1][0]
LUT4        ---     0.493              C to Z              i2867_3_lut
Route         1   e 0.941                                  usb_clo_0__2__N_218[2]
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets ps4_ck]
            270 items scored, 165 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.149ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \leds_div12/FF_11  (from ps4_ck +)
   Destination:    FD1P3AX    D              \leds_div12/FF_1  (to ps4_ck +)

   Delay:                   9.989ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

      9.989ns data_path \leds_div12/FF_11 to \leds_div12/FF_1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.149ns

 Path Details: \leds_div12/FF_11 to \leds_div12/FF_1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \leds_div12/FF_11 (from ps4_ck)
Route         1   e 0.941                                  \leds_div12/cnt_ci
LUT4        ---     0.493                to                \leds_div12/cnt_0
Route         1   e 0.941                                  \leds_div12/co0
LUT4        ---     0.493                to                \leds_div12/cnt_1
Route         1   e 0.941                                  \leds_div12/co1
LUT4        ---     0.493                to                \leds_div12/cnt_2
Route         1   e 0.941                                  \leds_div12/co2
LUT4        ---     0.493                to                \leds_div12/cnt_3
Route         1   e 0.941                                  \leds_div12/co3
LUT4        ---     0.493                to                \leds_div12/cnt_4
Route         1   e 0.941                                  \leds_div12/co4
LUT4        ---     0.493                to                \leds_div12/cnt_5
Route         1   e 0.941                                  \leds_div12/idataout10
                  --------
                    9.989  (34.1% logic, 65.9% route), 7 logic levels.


Error:  The following path violates requirements by 5.149ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \leds_div12/FF_11  (from ps4_ck +)
   Destination:    FD1P3AX    D              \leds_div12/FF_0  (to ps4_ck +)

   Delay:                   9.989ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

      9.989ns data_path \leds_div12/FF_11 to \leds_div12/FF_0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.149ns

 Path Details: \leds_div12/FF_11 to \leds_div12/FF_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \leds_div12/FF_11 (from ps4_ck)
Route         1   e 0.941                                  \leds_div12/cnt_ci
LUT4        ---     0.493                to                \leds_div12/cnt_0
Route         1   e 0.941                                  \leds_div12/co0
LUT4        ---     0.493                to                \leds_div12/cnt_1
Route         1   e 0.941                                  \leds_div12/co1
LUT4        ---     0.493                to                \leds_div12/cnt_2
Route         1   e 0.941                                  \leds_div12/co2
LUT4        ---     0.493                to                \leds_div12/cnt_3
Route         1   e 0.941                                  \leds_div12/co3
LUT4        ---     0.493                to                \leds_div12/cnt_4
Route         1   e 0.941                                  \leds_div12/co4
LUT4        ---     0.493                to                \leds_div12/cnt_5
Route         1   e 0.941                                  \leds_div12/idataout11
                  --------
                    9.989  (34.1% logic, 65.9% route), 7 logic levels.


Error:  The following path violates requirements by 5.149ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \leds_div12/FF_10  (from ps4_ck +)
   Destination:    FD1P3AX    D              \leds_div12/FF_1  (to ps4_ck +)

   Delay:                   9.989ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

      9.989ns data_path \leds_div12/FF_10 to \leds_div12/FF_1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.149ns

 Path Details: \leds_div12/FF_10 to \leds_div12/FF_1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \leds_div12/FF_10 (from ps4_ck)
Route         1   e 0.941                                  \leds_div12/cnt_ci
LUT4        ---     0.493                to                \leds_div12/cnt_0
Route         1   e 0.941                                  \leds_div12/co0
LUT4        ---     0.493                to                \leds_div12/cnt_1
Route         1   e 0.941                                  \leds_div12/co1
LUT4        ---     0.493                to                \leds_div12/cnt_2
Route         1   e 0.941                                  \leds_div12/co2
LUT4        ---     0.493                to                \leds_div12/cnt_3
Route         1   e 0.941                                  \leds_div12/co3
LUT4        ---     0.493                to                \leds_div12/cnt_4
Route         1   e 0.941                                  \leds_div12/co4
LUT4        ---     0.493                to                \leds_div12/cnt_5
Route         1   e 0.941                                  \leds_div12/idataout10
                  --------
                    9.989  (34.1% logic, 65.9% route), 7 logic levels.

Warning: 10.149 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets leds_div[10]]
            55 items scored, 24 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             leds_i3  (from leds_div[10] +)
   Destination:    FD1S3JX    PD             leds_i1  (to leds_div[10] +)

   Delay:                   5.343ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      5.343ns data_path leds_i3 to leds_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.503ns

 Path Details: leds_i3 to leds_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              leds_i3 (from leds_div[10])
Route         3   e 1.315                                  leds_c_2
LUT4        ---     0.493              A to Z              i16238_4_lut
Route         2   e 1.141                                  n21541
LUT4        ---     0.493              C to Z              i6401_1_lut_4_lut
Route         6   e 1.457                                  n11276
                  --------
                    5.343  (26.8% logic, 73.2% route), 3 logic levels.


Error:  The following path violates requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             leds_i3  (from leds_div[10] +)
   Destination:    FD1S3JX    PD             leds_i2  (to leds_div[10] +)

   Delay:                   5.343ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      5.343ns data_path leds_i3 to leds_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.503ns

 Path Details: leds_i3 to leds_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              leds_i3 (from leds_div[10])
Route         3   e 1.315                                  leds_c_2
LUT4        ---     0.493              A to Z              i16238_4_lut
Route         2   e 1.141                                  n21541
LUT4        ---     0.493              C to Z              i6401_1_lut_4_lut
Route         6   e 1.457                                  n11276
                  --------
                    5.343  (26.8% logic, 73.2% route), 3 logic levels.


Error:  The following path violates requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             leds_i3  (from leds_div[10] +)
   Destination:    FD1S3JX    PD             leds_i3  (to leds_div[10] +)

   Delay:                   5.343ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      5.343ns data_path leds_i3 to leds_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.503ns

 Path Details: leds_i3 to leds_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              leds_i3 (from leds_div[10])
Route         3   e 1.315                                  leds_c_2
LUT4        ---     0.493              A to Z              i16238_4_lut
Route         2   e 1.141                                  n21541
LUT4        ---     0.493              C to Z              i6401_1_lut_4_lut
Route         6   e 1.457                                  n11276
                  --------
                    5.343  (26.8% logic, 73.2% route), 3 logic levels.

Warning: 5.503 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_240_2]
            1381 items scored, 1228 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.273ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f2/wait_cnt_2493__i2  (from clk_240_2 +)
   Destination:    FD1P3AX    D              \usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:                  13.113ns  (31.5% logic, 68.5% route), 9 logic levels.

 Constraint Details:

     13.113ns data_path \usb_f2/wait_cnt_2493__i2 to \usb_f2/wait_cnt_2493__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.273ns

 Path Details: \usb_f2/wait_cnt_2493__i2 to \usb_f2/wait_cnt_2493__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f2/wait_cnt_2493__i2 (from clk_240_2)
Route         3   e 1.315                                  \usb_f2/wait_cnt[2]
LUT4        ---     0.493              A to Z              \usb_f2/i1_2_lut
Route         1   e 0.941                                  \usb_f2/n6
LUT4        ---     0.493              D to Z              \usb_f2/i4_4_lut_adj_97
Route        10   e 1.604                                  \usb_f2/n12377
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_then_3_lut
Route         1   e 0.020                                  \usb_f2/n22674
MUXL5       ---     0.233           ALUT to Z              \usb_f2/i16801
Route         1   e 0.941                                  \usb_f2/n22675
LUT4        ---     0.493              D to Z              \usb_f2/i1_4_lut_adj_108
Route         2   e 1.141                                  \usb_f2/n6_adj_716
LUT4        ---     0.493              C to Z              \usb_f2/i14148_4_lut_4_lut
Route         2   e 1.141                                  \usb_f2/n6_adj_715
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_107
Route         1   e 0.941                                  \usb_f2/n20264
LUT4        ---     0.493              B to Z              \usb_f2/i14159_4_lut
Route         1   e 0.941                                  \usb_f2/n26_adj_704
                  --------
                   13.113  (31.5% logic, 68.5% route), 9 logic levels.


Error:  The following path violates requirements by 8.273ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f2/wait_cnt_2493__i3  (from clk_240_2 +)
   Destination:    FD1P3AX    D              \usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:                  13.113ns  (31.5% logic, 68.5% route), 9 logic levels.

 Constraint Details:

     13.113ns data_path \usb_f2/wait_cnt_2493__i3 to \usb_f2/wait_cnt_2493__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.273ns

 Path Details: \usb_f2/wait_cnt_2493__i3 to \usb_f2/wait_cnt_2493__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f2/wait_cnt_2493__i3 (from clk_240_2)
Route         3   e 1.315                                  \usb_f2/wait_cnt[3]
LUT4        ---     0.493              B to Z              \usb_f2/i1_2_lut
Route         1   e 0.941                                  \usb_f2/n6
LUT4        ---     0.493              D to Z              \usb_f2/i4_4_lut_adj_97
Route        10   e 1.604                                  \usb_f2/n12377
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_then_3_lut
Route         1   e 0.020                                  \usb_f2/n22674
MUXL5       ---     0.233           ALUT to Z              \usb_f2/i16801
Route         1   e 0.941                                  \usb_f2/n22675
LUT4        ---     0.493              D to Z              \usb_f2/i1_4_lut_adj_108
Route         2   e 1.141                                  \usb_f2/n6_adj_716
LUT4        ---     0.493              C to Z              \usb_f2/i14148_4_lut_4_lut
Route         2   e 1.141                                  \usb_f2/n6_adj_715
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_107
Route         1   e 0.941                                  \usb_f2/n20264
LUT4        ---     0.493              B to Z              \usb_f2/i14159_4_lut
Route         1   e 0.941                                  \usb_f2/n26_adj_704
                  --------
                   13.113  (31.5% logic, 68.5% route), 9 logic levels.


Error:  The following path violates requirements by 6.922ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f2/wait_cnt_2493__i0  (from clk_240_2 +)
   Destination:    FD1P3AX    D              \usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:                  11.762ns  (30.9% logic, 69.1% route), 8 logic levels.

 Constraint Details:

     11.762ns data_path \usb_f2/wait_cnt_2493__i0 to \usb_f2/wait_cnt_2493__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.922ns

 Path Details: \usb_f2/wait_cnt_2493__i0 to \usb_f2/wait_cnt_2493__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f2/wait_cnt_2493__i0 (from clk_240_2)
Route         4   e 1.398                                  \usb_f2/wait_cnt[0]
LUT4        ---     0.493              C to Z              \usb_f2/i4_4_lut_adj_97
Route        10   e 1.604                                  \usb_f2/n12377
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_then_3_lut
Route         1   e 0.020                                  \usb_f2/n22674
MUXL5       ---     0.233           ALUT to Z              \usb_f2/i16801
Route         1   e 0.941                                  \usb_f2/n22675
LUT4        ---     0.493              D to Z              \usb_f2/i1_4_lut_adj_108
Route         2   e 1.141                                  \usb_f2/n6_adj_716
LUT4        ---     0.493              C to Z              \usb_f2/i14148_4_lut_4_lut
Route         2   e 1.141                                  \usb_f2/n6_adj_715
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_107
Route         1   e 0.941                                  \usb_f2/n20264
LUT4        ---     0.493              B to Z              \usb_f2/i14159_4_lut
Route         1   e 0.941                                  \usb_f2/n26_adj_704
                  --------
                   11.762  (30.9% logic, 69.1% route), 8 logic levels.

Warning: 13.273 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_266_0]
            1834 items scored, 1543 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis1/pix_cnt_2495__i19  (from clk_266_0 +)
   Destination:    FD1P3IX    SP             \dis1/line_cnt__i3  (to clk_266_0 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis1/pix_cnt_2495__i19 to \dis1/line_cnt__i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis1/pix_cnt_2495__i19 to \dis1/line_cnt__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis1/pix_cnt_2495__i19 (from clk_266_0)
Route         3   e 1.315                                  \dis1/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis1/i8_4_lut
Route         1   e 0.941                                  \dis1/n20
LUT4        ---     0.493              B to Z              \dis1/i10_4_lut
Route         1   e 0.941                                  \dis1/n22
LUT4        ---     0.493              B to Z              \dis1/i11_4_lut
Route         3   e 1.258                                  \dis1/n10165
LUT4        ---     0.493              B to Z              \dis1/i1_2_lut_rep_224
Route         1   e 0.941                                  \dis1/n22492
LUT4        ---     0.493              A to Z              \dis1/i622_4_lut
Route        41   e 2.054                                  \dis1/clk_266_0_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis1/pix_cnt_2495__i19  (from clk_266_0 +)
   Destination:    FD1P3IX    SP             \dis1/line_cnt__i4  (to clk_266_0 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis1/pix_cnt_2495__i19 to \dis1/line_cnt__i4 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis1/pix_cnt_2495__i19 to \dis1/line_cnt__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis1/pix_cnt_2495__i19 (from clk_266_0)
Route         3   e 1.315                                  \dis1/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis1/i8_4_lut
Route         1   e 0.941                                  \dis1/n20
LUT4        ---     0.493              B to Z              \dis1/i10_4_lut
Route         1   e 0.941                                  \dis1/n22
LUT4        ---     0.493              B to Z              \dis1/i11_4_lut
Route         3   e 1.258                                  \dis1/n10165
LUT4        ---     0.493              B to Z              \dis1/i1_2_lut_rep_224
Route         1   e 0.941                                  \dis1/n22492
LUT4        ---     0.493              A to Z              \dis1/i622_4_lut
Route        41   e 2.054                                  \dis1/clk_266_0_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis1/pix_cnt_2495__i19  (from clk_266_0 +)
   Destination:    FD1P3IX    SP             \dis1/line_cnt__i5  (to clk_266_0 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis1/pix_cnt_2495__i19 to \dis1/line_cnt__i5 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis1/pix_cnt_2495__i19 to \dis1/line_cnt__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis1/pix_cnt_2495__i19 (from clk_266_0)
Route         3   e 1.315                                  \dis1/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis1/i8_4_lut
Route         1   e 0.941                                  \dis1/n20
LUT4        ---     0.493              B to Z              \dis1/i10_4_lut
Route         1   e 0.941                                  \dis1/n22
LUT4        ---     0.493              B to Z              \dis1/i11_4_lut
Route         3   e 1.258                                  \dis1/n10165
LUT4        ---     0.493              B to Z              \dis1/i1_2_lut_rep_224
Route         1   e 0.941                                  \dis1/n22492
LUT4        ---     0.493              A to Z              \dis1/i622_4_lut
Route        41   e 2.054                                  \dis1/clk_266_0_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.

Warning: 10.644 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets \rng1/ref_clk[1]]
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \rng1/rng_out[2]_21  (from \rng1/ref_clk[1] +)
   Destination:    FD1S3AX    D              \rng1/rng_out[3]_22  (to \rng1/ref_clk[1] -)

   Delay:                   3.743ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.743ns data_path \rng1/rng_out[2]_21 to \rng1/rng_out[3]_22 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 1.403ns

 Path Details: \rng1/rng_out[2]_21 to \rng1/rng_out[3]_22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \rng1/rng_out[2]_21 (from \rng1/ref_clk[1])
Route        14   e 1.865                                  rng1_out[2]
LUT4        ---     0.493              A to Z              \rng1/rng_out_2__I_0_2_lut
Route         1   e 0.941                                  \rng1/rng_out_3__N_649
                  --------
                    3.743  (25.0% logic, 75.0% route), 2 logic levels.

Warning: 3.903 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk27 [get_nets n8257]                  |     5.000 ns|     3.353 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk26 [get_nets pll1_cnt400[1]]         |     5.000 ns|     5.187 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk25 [get_nets n8254]                  |     5.000 ns|     6.810 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk24 [get_nets shout_N_658_derived_1]  |     5.000 ns|     6.645 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk23 [get_nets clk_in_p_adj_769]       |     5.000 ns|    11.323 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk22 [get_nets clk_400]                |     5.000 ns|     4.542 ns|     5  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets rng1_cnt[7]]            |     5.000 ns|     5.170 ns|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets clk_114]                |     5.000 ns|     4.108 ns|     4  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets rng1_out[0]]            |     5.000 ns|    10.297 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets \rng1/ref_clk[2]]       |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets ps1_ck]                 |     5.000 ns|     8.600 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets clk_in_p_adj_755]       |     5.000 ns|    10.938 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets clk60_cnt[1]]           |     5.000 ns|     3.817 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets clk_in_p_adj_757]       |     5.000 ns|    13.394 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets usb_clo[2][2]]          |     5.000 ns|     7.738 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets osc_out]                |     5.000 ns|     4.659 ns|     5  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets ps3_ck]                 |     5.000 ns|     8.600 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets ps2_ck]                 |     5.000 ns|     8.518 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets debug2_c_0]              |     5.000 ns|    10.874 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets clk_266_1]               |     5.000 ns|    10.644 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets \rng1/ref_clk[0]]        |     5.000 ns|     4.836 ns|     6  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets clk_240_0]               |     5.000 ns|    10.821 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets usb_clkf[2]]             |     5.000 ns|     3.353 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets ps4_ck]                  |     5.000 ns|    10.149 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets leds_div[10]]            |     5.000 ns|     5.503 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_240_2]               |     5.000 ns|    13.273 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_266_0]               |     5.000 ns|    10.644 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \rng1/ref_clk[1]]        |     5.000 ns|     7.806 ns|     2 *
                                        |             |             |
--------------------------------------------------------------------------------


20 constraints not met.


No net is responsible for more than 10% of the timing errors.
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 11001  Score: 28722463

Constraints cover  13420 paths, 1805 nets, and 4652 connections (85.0% coverage)


Peak memory: 206663680 bytes, TRCE: 5050368 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 
