<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM229__RM4__DMA/rm4_dma__private.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rm4__dma____private_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rm4_dma__private.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rm4__dma____private_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        RM4_DMA__PRIVATE.H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Private Types and Defines for RM4 DMA module.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM229R0.FILE.004</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef RM4_DMA__PRIVATE_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define RM4_DMA__PRIVATE_H_</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#af8a49bed325b3eed0fe1224643ca159b">   18</a></span>&#160;<span class="preprocessor">        #define C_RM4_DMA__MAX_CHANNELS     16</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        <span class="comment">/* 16.2.3 Addressing Modes</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">            There are three addressing modes supported by the DMA controller that can be setup independent for the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">            source and the destination address:</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">                * Constant -- source and/or destination addresses do not change.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">                * Post incremented -- source and/or destination address are post-incremented by the element size.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">                * Indexed -- source and/or destination address is post-incremented as defined in the Element Index</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">                    Offset Register (Section 16.3.2.5) and the Frame Index Offset Register (Section 16.3.2.6).</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">            An unaligned address with respect to the element size is not supported. An address chosen during</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">            transfer must be divisible by the element size.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0">   31</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        {<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">            /** Fixed addressing mode */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0abfe9549dc7b2161ac1f9ef018f5113e6">   34</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0abfe9549dc7b2161ac1f9ef018f5113e6">ADDX_MODE__FIXED</a> = 0U,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">            /** Post increment addressing mode */</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0a24d1930c8fa5244cae4f05564a56808d">   37</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0a24d1930c8fa5244cae4f05564a56808d">ADDX_MODE__POST_INCREMENT</a> = 1U,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">            /** Offset addressing mode */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0a42c73622f76f1324cd15b6bcb5bfe56e">   40</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0a42c73622f76f1324cd15b6bcb5bfe56e">ADDX_MODE__OFFSET</a> = 3U</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0">RM4_DMA__ADDRESSING_MODE_E</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">/* DMA Register Frame Definition */</span><span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">        /** @struct dmaBase</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">        * @brief DMA Register Frame Definition</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">        * This type is used to access the DMA Registers.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">        */</span><span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">        /** @struct RM4_DMA__BASE_T</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">        * @brief DMA Register Definition</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">        * This structure is used to access the DMA module egisters.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structdma_base.html">   56</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structdma_base.html">dmaBase</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structdma_base.html#a582d9d34f417572bd2409396f73a2143">   59</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a582d9d34f417572bd2409396f73a2143">GCTRL</a>;   <span class="comment">/**&lt; 0x0000: Global Control Register               */</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structdma_base.html#a9ef95d6fcd1ed027061d7f7dd63e29a7">   60</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a9ef95d6fcd1ed027061d7f7dd63e29a7">PEND</a>;    <span class="comment">/**&lt; 0x0004: Channel Pending Register           */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structdma_base.html#abfebae29c57a882305946536291a7d18">   61</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#abfebae29c57a882305946536291a7d18">FBREG</a>;   <span class="comment">/**&lt; 0x0008: Fall Back Register                     */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structdma_base.html#ab257511b382004c95df0355d3785b2fc">   62</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ab257511b382004c95df0355d3785b2fc">DMASTAT</a>;    <span class="comment">/**&lt; 0x000C: Status Register                        */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structdma_base.html#ad401a3d547da502d4a23f698d911fd61">   63</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ad401a3d547da502d4a23f698d911fd61">u32RM4_DMA_BASE__rsvd1</a>;  <span class="comment">/**&lt; 0x0010: Reserved                           */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structdma_base.html#ac8f3e4f74ee58b072dee656e33288fa2">   64</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac8f3e4f74ee58b072dee656e33288fa2">HWCHENAS</a>; <span class="comment">/**&lt; 0x0014: HW Channel Enable Set                 */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structdma_base.html#a4525c5be9f182bd9242811e8f3a56fe5">   65</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a4525c5be9f182bd9242811e8f3a56fe5">u32RM4_DMA_BASE__rsvd2</a>;  <span class="comment">/**&lt; 0x0018: Reserved                           */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structdma_base.html#a6dbfe9020e81cc3cc52bc6050cdb5686">   66</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a6dbfe9020e81cc3cc52bc6050cdb5686">HWCHENAR</a>; <span class="comment">/**&lt; 0x001C: HW Channel Enable Reset              */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structdma_base.html#af24b8eef5947d0fa8613c4413f73b5a6">   67</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#af24b8eef5947d0fa8613c4413f73b5a6">u32RM4_DMA_BASE__rsvd3</a>;  <span class="comment">/**&lt; 0x0020: Reserved                           */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structdma_base.html#a10b69c2e0842b67ae17804fc06b96508">   68</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a10b69c2e0842b67ae17804fc06b96508">SWCHENAS</a>; <span class="comment">/**&lt; 0x0024: SW Channel Enable Set                 */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structdma_base.html#a80b9422436651fc863b058bead7a402a">   69</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a80b9422436651fc863b058bead7a402a">u32RM4_DMA_BASE__rsvd4</a>;  <span class="comment">/**&lt; 0x0028: Reserved                           */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structdma_base.html#ab9caa37abd1e24a1fa24ea596111da80">   70</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ab9caa37abd1e24a1fa24ea596111da80">SWCHENAR</a>; <span class="comment">/**&lt; 0x002C: SW Channel Enable Reset              */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structdma_base.html#a3029f94b7a09613c622a410c2dbeec8c">   71</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a3029f94b7a09613c622a410c2dbeec8c">u32RM4_DMA_BASE__rsvd5</a>;  <span class="comment">/**&lt; 0x0030: Reserved                           */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structdma_base.html#a46b50bab5a3525a132bff69cdd54f07b">   72</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a46b50bab5a3525a132bff69cdd54f07b">CHPRIOS</a>;    <span class="comment">/**&lt; 0x0034: Channel Priority Set                */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structdma_base.html#aca1bd4a68143024321fc19658d3b912e">   73</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#aca1bd4a68143024321fc19658d3b912e">u32RM4_DMA_BASE__rsvd6</a>;  <span class="comment">/**&lt; 0x0038: Reserved                           */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structdma_base.html#a0d666f9e4d24b2d595d6eab515135f28">   74</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a0d666f9e4d24b2d595d6eab515135f28">CHPRIOR</a>;    <span class="comment">/**&lt; 0x003C: Channel Priority Reset              */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structdma_base.html#a1e97cd735fa2bcb487c0ac9baae123b8">   75</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a1e97cd735fa2bcb487c0ac9baae123b8">u32RM4_DMA_BASE__rsvd7</a>;  <span class="comment">/**&lt; 0x0040: Reserved                           */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structdma_base.html#a759cf23890d4eade65ce3e32e0d0b253">   76</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a759cf23890d4eade65ce3e32e0d0b253">GCHIENAS</a>; <span class="comment">/**&lt; 0x0044: Global Channel Interrupt Enable Set  */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structdma_base.html#a739b0a1d0322b75103366e4db1a1fd94">   77</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a739b0a1d0322b75103366e4db1a1fd94">u32RM4_DMA_BASE__rsvd8</a>;  <span class="comment">/**&lt; 0x0048: Reserved                           */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structdma_base.html#a16f05328c71b1a3eea2b70b3dc1f476f">   78</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a16f05328c71b1a3eea2b70b3dc1f476f">GCHIENAR</a>; <span class="comment">/**&lt; 0x004C: Global Channel Interrupt Enable Reset */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structdma_base.html#a1af107acd821da94b33d77c6083ac049">   79</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a1af107acd821da94b33d77c6083ac049">u32RM4_DMA_BASE__rsvd9</a>;  <span class="comment">/**&lt; 0x0050: Reserved                           */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structdma_base.html#a0181f7e2bb32262ed21bb92dc2690c07">   80</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a0181f7e2bb32262ed21bb92dc2690c07">DREQASI</a>[8U];<span class="comment">/**&lt; 0x0054 - 0x70: DMA Request Assignment Register */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structdma_base.html#a01d4ac87eae837db8f9b7bd1bae50210">   81</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a01d4ac87eae837db8f9b7bd1bae50210">rsvd10</a>[8U];<span class="comment">/**&lt; 0x0074 - 0x90: Reserved                     */</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structdma_base.html#ac3a13ba908f46e4c80bff8349c7cf735">   82</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac3a13ba908f46e4c80bff8349c7cf735">PAR</a>[4U];    <span class="comment">/**&lt; 0x0094 - 0xA0: Port Assignment Register        */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structdma_base.html#adcabca7bedcfe396b02d76736bd65bbd">   83</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#adcabca7bedcfe396b02d76736bd65bbd">rsvd11</a>[4U];<span class="comment">/**&lt; 0x00A4 - 0xB0: Reserved                     */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structdma_base.html#a5417253d5cc69c214166af04b1500a41">   84</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a5417253d5cc69c214166af04b1500a41">FTCMAP</a>;  <span class="comment">/**&lt; 0x00B4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Mapping Register        */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structdma_base.html#a3c2f07938313f51bbe00d604573047ae">   85</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a3c2f07938313f51bbe00d604573047ae">rsvd12</a>; <span class="comment">/**&lt; 0x00B8: Reserved                            */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structdma_base.html#a6db9745c2e2bbef8a1aff0fa26296eea">   86</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a6db9745c2e2bbef8a1aff0fa26296eea">LFSMAP</a>;  <span class="comment">/**&lt; 0x00BC: INTERRUPT__LAST_FRAME_START Interrupt Mapping Register         */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structdma_base.html#a7eef8756a6d17d5a9afcf86e62791aac">   87</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a7eef8756a6d17d5a9afcf86e62791aac">rsvd13</a>; <span class="comment">/**&lt; 0x00C0: Reserved                            */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structdma_base.html#a738b8c343b4066416ab2aadafa7270ae">   88</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a738b8c343b4066416ab2aadafa7270ae">HBCMAP</a>;  <span class="comment">/**&lt; 0x00C4: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Mapping Register      */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structdma_base.html#a15d028d5d19187fd965e207cbcf480fb">   89</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a15d028d5d19187fd965e207cbcf480fb">rsvd14</a>; <span class="comment">/**&lt; 0x00C8: Reserved                            */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structdma_base.html#ac6cd68f327631d2b5590ef4379cdf881">   90</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac6cd68f327631d2b5590ef4379cdf881">BTCMAP</a>;  <span class="comment">/**&lt; 0x00CC: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Mapping Register        */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structdma_base.html#a68d326ac2cd90ac25e79e8e58bf6f0f9">   91</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a68d326ac2cd90ac25e79e8e58bf6f0f9">rsvd15</a>; <span class="comment">/**&lt; 0x00D0: Reserved                            */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structdma_base.html#a0dc70b5e61fdf9e7ceda874d7b596952">   92</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a0dc70b5e61fdf9e7ceda874d7b596952">BERMAP</a>;  <span class="comment">/**&lt; 0x00D4: BER Interrupt Mapping Register         */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structdma_base.html#a00e1d327dce9fb537ea540445360a865">   93</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a00e1d327dce9fb537ea540445360a865">rsvd16</a>; <span class="comment">/**&lt; 0x00D8: Reserved                            */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structdma_base.html#a256a16193a75b62ec715ff30168e759f">   94</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a256a16193a75b62ec715ff30168e759f">FTCINTENAS</a>; <span class="comment">/**&lt; 0x00DC: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Set           */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structdma_base.html#acee1aad1defe6e6460de61bc76cb306f">   95</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#acee1aad1defe6e6460de61bc76cb306f">rsvd17</a>; <span class="comment">/**&lt; 0x00E0: Reserved                            */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structdma_base.html#aea2af081c85ff629f2f3311cf70959d3">   96</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#aea2af081c85ff629f2f3311cf70959d3">FTCINTENAR</a>; <span class="comment">/**&lt; 0x00E4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Reset             */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structdma_base.html#aa94b1c9a8c027136d836e9267649059c">   97</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#aa94b1c9a8c027136d836e9267649059c">rsvd18</a>; <span class="comment">/**&lt; 0x00E8: Reserved                            */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structdma_base.html#a448fc1e0bf7854ac84d0aa4d0bf54353">   98</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a448fc1e0bf7854ac84d0aa4d0bf54353">LFSINTENAS</a>; <span class="comment">/**&lt; 0x00EC: INTERRUPT__LAST_FRAME_START Interrupt Enable Set            */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structdma_base.html#ac52b7a80d967ee2a80cecbdd271b0404">   99</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac52b7a80d967ee2a80cecbdd271b0404">rsvd19</a>; <span class="comment">/**&lt; 0x00F0: Reserved                            */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structdma_base.html#a5f569b51b759b4bef2ccdb66a4ab3169">  100</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a5f569b51b759b4bef2ccdb66a4ab3169">LFSINTENAR</a>; <span class="comment">/**&lt; 0x00F4: INTERRUPT__LAST_FRAME_START Interrupt Enable Reset          */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structdma_base.html#a285e9950505cd589a3735c2ff8cc42e1">  101</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a285e9950505cd589a3735c2ff8cc42e1">rsvd20</a>; <span class="comment">/**&lt; 0x00F8: Reserved                            */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structdma_base.html#ae500ee24094b9fc005fd5505e2b0d947">  102</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ae500ee24094b9fc005fd5505e2b0d947">HBCINTENAS</a>; <span class="comment">/**&lt; 0x00FC: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Set             */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structdma_base.html#a647b01abda73108ffbe8d6a51c0d2360">  103</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a647b01abda73108ffbe8d6a51c0d2360">rsvd21</a>; <span class="comment">/**&lt; 0x0100: Reserved                            */</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structdma_base.html#ac9b112e095bbd386680f88b04f957cb4">  104</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac9b112e095bbd386680f88b04f957cb4">HBCINTENAR</a>; <span class="comment">/**&lt; 0x0104: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Reset           */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structdma_base.html#ae5ec878c26497b8bb32f02c0b01a6c28">  105</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ae5ec878c26497b8bb32f02c0b01a6c28">rsvd22</a>; <span class="comment">/**&lt; 0x0108: Reserved                            */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structdma_base.html#adcd40379120f09ddf29c357943b1ec27">  106</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#adcd40379120f09ddf29c357943b1ec27">BTCINTENAS</a>; <span class="comment">/**&lt; 0x010C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Set           */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structdma_base.html#a517056f5868a9381237d9222752887f1">  107</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a517056f5868a9381237d9222752887f1">rsvd23</a>; <span class="comment">/**&lt; 0x0110: Reserved                            */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structdma_base.html#aa1e02a0556335303be1ac0ef0adda057">  108</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#aa1e02a0556335303be1ac0ef0adda057">BTCINTENAR</a>; <span class="comment">/**&lt; 0x0114: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Reset             */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structdma_base.html#a6fa1852cd40c2cffda8c2038f8b1b394">  109</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a6fa1852cd40c2cffda8c2038f8b1b394">rsvd24</a>; <span class="comment">/**&lt; 0x0118: Reserved                            */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structdma_base.html#abd1155907124dd2112897ac675bf6f6a">  110</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#abd1155907124dd2112897ac675bf6f6a">GINTFLAG</a>; <span class="comment">/**&lt; 0x011C: Global Interrupt Flag Register        */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structdma_base.html#a84210d5318a3cf1e913d3ef050efcdec">  111</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a84210d5318a3cf1e913d3ef050efcdec">rsvd25</a>; <span class="comment">/**&lt; 0x0120: Reserved                            */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structdma_base.html#a2f2cb74be932be7e0d7b18b0f97612fb">  112</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a2f2cb74be932be7e0d7b18b0f97612fb">FTCFLAG</a>;    <span class="comment">/**&lt; 0x0124: INTERRUPT__FRAME_TX_COMPLETE Interrupt Flag Register           */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structdma_base.html#a192555a56e1a21d03e1b4997cb3d7e13">  113</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a192555a56e1a21d03e1b4997cb3d7e13">rsvd26</a>; <span class="comment">/**&lt; 0x0128: Reserved                            */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structdma_base.html#ae3aee966f5b0951df2f2ed3668275db8">  114</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ae3aee966f5b0951df2f2ed3668275db8">LFSFLAG</a>;    <span class="comment">/**&lt; 0x012C: INTERRUPT__LAST_FRAME_START Interrupt Flag Register            */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structdma_base.html#a85a81f1805c5ceb5fc013037344dadb5">  115</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a85a81f1805c5ceb5fc013037344dadb5">rsvd27</a>; <span class="comment">/**&lt; 0x0130: Reserved                            */</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structdma_base.html#a51809d10f7b9a8180c9a587a9be706ff">  116</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a51809d10f7b9a8180c9a587a9be706ff">HBCFLAG</a>;    <span class="comment">/**&lt; 0x0134: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Flag Register         */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structdma_base.html#a642c3d4db575963ead8baef6beffa520">  117</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a642c3d4db575963ead8baef6beffa520">rsvd28</a>; <span class="comment">/**&lt; 0x0138: Reserved                            */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structdma_base.html#a10411f5be623cca1867e6f7527ab4ae5">  118</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a10411f5be623cca1867e6f7527ab4ae5">BTCFLAG</a>;    <span class="comment">/**&lt; 0x013C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Flag Register           */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structdma_base.html#a3a2eb5feeef70a57c707adc2a65dc84b">  119</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a3a2eb5feeef70a57c707adc2a65dc84b">rsvd29</a>; <span class="comment">/**&lt; 0x0140: Reserved                            */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structdma_base.html#af9225b890d534f510ddc10ec2ec89158">  120</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#af9225b890d534f510ddc10ec2ec89158">BERFLAG</a>;    <span class="comment">/**&lt; 0x0144: BER Interrupt Flag Register            */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structdma_base.html#a11fd4bcd274309edc077b34684951f44">  121</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a11fd4bcd274309edc077b34684951f44">rsvd30</a>; <span class="comment">/**&lt; 0x0148: Reserved                            */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structdma_base.html#a2e664cd6c2f20ca4d4362ace138ce5a0">  122</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a2e664cd6c2f20ca4d4362ace138ce5a0">FTCAOFFSET</a>; <span class="comment">/**&lt; 0x014C: FTCA Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structdma_base.html#ad61b74a104c1f2b6c0d47077b877fb7a">  123</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ad61b74a104c1f2b6c0d47077b877fb7a">LFSAOFFSET</a>; <span class="comment">/**&lt; 0x0150: LFSA Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structdma_base.html#a5f8a17729856c677c9ee514367006ac4">  124</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a5f8a17729856c677c9ee514367006ac4">HBCAOFFSET</a>; <span class="comment">/**&lt; 0x0154: HBCA Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structdma_base.html#a916dbaae709d9aa8783e386a10f6a019">  125</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a916dbaae709d9aa8783e386a10f6a019">BTCAOFFSET</a>; <span class="comment">/**&lt; 0x0158: BTCA Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structdma_base.html#acdabb037df5e983a49ce017fbfd67641">  126</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#acdabb037df5e983a49ce017fbfd67641">BERAOFFSET</a>; <span class="comment">/**&lt; 0x015C: BERA Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structdma_base.html#a7098e85f524eb2d97a0160728bec1b34">  127</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a7098e85f524eb2d97a0160728bec1b34">FTCBOFFSET</a>; <span class="comment">/**&lt; 0x0160: FTCB Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structdma_base.html#a7a18c1132385e571b2730988898bdbea">  128</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a7a18c1132385e571b2730988898bdbea">LFSBOFFSET</a>; <span class="comment">/**&lt; 0x0164: LFSB Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structdma_base.html#ab4fe624ab262cc376fc025538dec0677">  129</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ab4fe624ab262cc376fc025538dec0677">HBCBOFFSET</a>; <span class="comment">/**&lt; 0x0168: HBCB Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structdma_base.html#a50e261694803f26b67bc097adabc2044">  130</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a50e261694803f26b67bc097adabc2044">BTCBOFFSET</a>; <span class="comment">/**&lt; 0x016C: BTCB Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structdma_base.html#a9a2a9cca3b56088ad6b5fc68b537b207">  131</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a9a2a9cca3b56088ad6b5fc68b537b207">BERBOFFSET</a>; <span class="comment">/**&lt; 0x0170: BERB Interrupt Channel Offset Register */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structdma_base.html#ace996b7eebfb35e89c736981a8a43f11">  132</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ace996b7eebfb35e89c736981a8a43f11">rsvd31</a>; <span class="comment">/**&lt; 0x0174: Reserved                            */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structdma_base.html#a8fa4f50ea6c97b697e28ee7cb85c6330">  133</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a8fa4f50ea6c97b697e28ee7cb85c6330">PTCRL</a>;   <span class="comment">/**&lt; 0x0178: Port Control Register              */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structdma_base.html#aeafe54f3d19281de7e13e3d57b878562">  134</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#aeafe54f3d19281de7e13e3d57b878562">RTCTRL</a>;  <span class="comment">/**&lt; 0x017C: RAM Test Control Register          */</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structdma_base.html#a592736e0f33afc4fb9e5be896b7a8212">  135</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a592736e0f33afc4fb9e5be896b7a8212">DCTRL</a>;   <span class="comment">/**&lt; 0x0180: Debug Control                      */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structdma_base.html#a34f3aa1dc960a2973a70c24319e15242">  136</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a34f3aa1dc960a2973a70c24319e15242">WPR</a>;        <span class="comment">/**&lt; 0x0184: Watch Point Register                */</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structdma_base.html#ab0683ba1350db0556d2345a6c989b1ed">  137</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ab0683ba1350db0556d2345a6c989b1ed">WMR</a>;        <span class="comment">/**&lt; 0x0188: Watch Mask Register                    */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structdma_base.html#afd13e45a4e59a12587b8c0120586d5ec">  138</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#afd13e45a4e59a12587b8c0120586d5ec">PAACSADDR</a>; <span class="comment">/**&lt; 0x018C:      */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structdma_base.html#ac8ecd493716db2ca75379d419ba80a0b">  139</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac8ecd493716db2ca75379d419ba80a0b">PAACDADDR</a>; <span class="comment">/**&lt; 0x0190:      */</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structdma_base.html#a9f2761fb29446a39a8bd8f8b5705cb08">  140</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a9f2761fb29446a39a8bd8f8b5705cb08">PAACTC</a>;  <span class="comment">/**&lt; 0x0194:        */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structdma_base.html#a2c52ab0fc883648256f1fe48ad3d1309">  141</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a2c52ab0fc883648256f1fe48ad3d1309">PBACSADDR</a>; <span class="comment">/**&lt; 0x0198: Port B Active Channel Source Address Register    */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structdma_base.html#ac0e40499e5c2c155efab48f51a593c11">  142</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac0e40499e5c2c155efab48f51a593c11">PBACDADDR</a>; <span class="comment">/**&lt; 0x019C: Port B Active Channel Destination Address Register */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structdma_base.html#ae03e422c59e938dc70a48b1a10ebdf19">  143</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ae03e422c59e938dc70a48b1a10ebdf19">PBACTC</a>;  <span class="comment">/**&lt; 0x01A0: Port B Active Channel Transfer Count Register  */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structdma_base.html#a75dd476084ef4123e26c26185cfeaf0f">  144</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a75dd476084ef4123e26c26185cfeaf0f">rsvd32</a>; <span class="comment">/**&lt; 0x01A4: Reserved                            */</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structdma_base.html#ab9ab32698b4abf06325fef7b4f44d2fa">  145</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ab9ab32698b4abf06325fef7b4f44d2fa">DMAPCR</a>;  <span class="comment">/**&lt; 0x01A8: Parity Control Register               */</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structdma_base.html#a12a9cc002ba93561a43df475e88433b2">  146</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a12a9cc002ba93561a43df475e88433b2">DMAPAR</a>;  <span class="comment">/**&lt; 0x01AC: DMA Parity Error Address Register  */</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structdma_base.html#ac3738bafc1c6ccfad068bce1ddd469b4">  147</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#ac3738bafc1c6ccfad068bce1ddd469b4">DMAMPCTRL</a>; <span class="comment">/**&lt; 0x01B0: DMA Memory Protection Control Register */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structdma_base.html#a02ddadeed7911410c81211f7cc485a62">  148</a></span>&#160;            Luint32 <a class="code" href="structdma_base.html#a02ddadeed7911410c81211f7cc485a62">DMAMPST</a>;    <span class="comment">/**&lt; 0x01B4: DMA Memory Protection Status Register */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">            *****************************************************************************/</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <span class="keyword">struct</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            {</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structdma_base.html#ae10f665f2ec088c2d59dcd5f6299f339">  153</a></span>&#160;                Luint32 <a class="code" href="structdma_base.html#ae10f665f2ec088c2d59dcd5f6299f339">STARTADD</a>; <span class="comment">/**&lt; 0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structdma_base.html#a55be36e2933af56df0e8b0121f39abf0">  154</a></span>&#160;                Luint32 <a class="code" href="structdma_base.html#a55be36e2933af56df0e8b0121f39abf0">ENDADD</a>; <span class="comment">/**&lt; 0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            }<a class="code" href="structdma_base.html#aa0c05a6e62001c9a0d667950ce1d5f34">DMAMPR</a>[4U];</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        } <a class="code" href="rm4__dma____private_8h.html#a4643ac632c4965e5f237bfca7fe26ae3">RM4_DMA__BASE_T</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">        /** @def dmaREG</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">        * @brief DMA1 Register Frame Pointer</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">        * This pointer is used by the DMA driver to access the DMA module registers.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#aae27308852f460efc99fcbf6eb47ea86">  164</a></span>&#160;<span class="preprocessor">        #define dmaREG ((RM4_DMA__BASE_T *)0xFFFFF000U)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">        /** @def BLOCK_TRANSFER</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">        * @brief Alias name for DMA Block transfer</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">        * @note This value should be used while setting the DMA control packet</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a38492f83bbf01b4af5745f18b8ad9619">  170</a></span>&#160;<span class="preprocessor">        #define BLOCK_TRANSFER   1U</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">        /** @def FRAME_TRANSFER</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">        * @brief Alias name for DMA Frame transfer</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">        * @note This value should be used while setting the DMA control packet</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a34cc5a64c8703dd11bda5d8059a7eaa4">  176</a></span>&#160;<span class="preprocessor">        #define FRAME_TRANSFER   0U</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">        /** @def AUTOINIT_ON</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">        * @brief Alias name for Auto Initialization ON</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">        * @note This value should be used while setting the DMA control packet</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#ad05df2c9736dd3d7e0914bd507d09d98">  182</a></span>&#160;<span class="preprocessor">        #define AUTOINIT_ON      1U</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">        /** @def AUTOINIT_OFF</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">        * @brief Alias name for Auto Initialization OFF</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">        * @note This value should be used while setting the DMA control packet</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#aa8b026e2068a44ffe4e4f419f50d9200">  188</a></span>&#160;<span class="preprocessor">        #define AUTOINIT_OFF        0U</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">        /** @def INTERRUPT_ENABLE</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">        * @brief Alias name for Interrupt enable</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">        * @note @note This value should be used for API argument @a intenable</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#acf43057fc38f77d20456c074909ba772">  197</a></span>&#160;<span class="preprocessor">        #define INTERRUPT_ENABLE    1U</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">        /** @def INTERRUPT_DISABLE</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">        * @brief Alias name for Interrupt disable</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">        * @note @note This value should be used for API argument @a intenable</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a658c3ad175b50000ac44b3b9ea836d1a">  203</a></span>&#160;<span class="preprocessor">        #define INTERRUPT_DISABLE   0U</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">        /** @def DMA_GCTRL_BUSBUSY</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">        * @brief Bit mask for BUS BUSY in GCTRL Register</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">        * @note @note This value should be used for API argument @a intenable</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a14e35715281bc2b2e03afd1a87b8b1a2">  210</a></span>&#160;<span class="preprocessor">        #define DMA_GCTRL_BUSBUSY   ((Luint32)1U &lt;&lt; 14U)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">        /** @enum dmaREQTYPE</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">        * @brief DMA TRANSFER Type definitions</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">        * Used to define DMA transfer type</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9">  217</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        {<span class="comment"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">            /**&lt; Hardware trigger */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9ae9ef19ed54b0863acd816db637867689">  220</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9ae9ef19ed54b0863acd816db637867689">DMA_HW</a> = 0x0U,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">            /**&lt; Software trigger */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9a8c5168f53742aed144e057c547800cd1">  223</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9a8c5168f53742aed144e057c547800cd1">DMA_SW</a> = 0x1U</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9">RM4_DMA__REQUEST_TYPE_T</a>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">        /** @enum RM4_DMA__CHANNEL_E</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">        * @brief DMA CHANNEL definitions</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">        * Used to define DMA Channel Number</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155">  235</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155">eDMACH</a></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        {</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa996db9c29e3202325f92fef2c2f24d0">  237</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa996db9c29e3202325f92fef2c2f24d0">DMA_CH0</a> = 0x00U,</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a5b88330b8095d765e3c649e2551bff0c">  238</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a5b88330b8095d765e3c649e2551bff0c">DMA_CH1</a> = 0x01U,</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa563f1a041ae38f16d40d98a807065e8">  239</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa563f1a041ae38f16d40d98a807065e8">DMA_CH2</a> = 0x02U,</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a6af989c2f8e27f4d462b05a909761979">  240</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a6af989c2f8e27f4d462b05a909761979">DMA_CH3</a> = 0x03U,</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a768248d56aeedbee2d097fa3e1b69f18">  241</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a768248d56aeedbee2d097fa3e1b69f18">DMA_CH4</a> = 0x04U,</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a530ca37d228e10509571d0c40b4e71b6">  242</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a530ca37d228e10509571d0c40b4e71b6">DMA_CH5</a> = 0x05U,</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155acafb0c9fb8ca2a9d9561564806d86894">  243</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155acafb0c9fb8ca2a9d9561564806d86894">DMA_CH6</a> = 0x06U,</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a9d0ad62083aa63491e9973e0fc2074b9">  244</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a9d0ad62083aa63491e9973e0fc2074b9">DMA_CH7</a> = 0x07U,</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa63f83c9bf7b1928852c2b8b17b8d065">  245</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa63f83c9bf7b1928852c2b8b17b8d065">DMA_CH8</a> = 0x08U,</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155acb70dfefbba602ca11ee85569d584d6e">  246</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155acb70dfefbba602ca11ee85569d584d6e">DMA_CH9</a> = 0x09U,</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155af74d767b93c802dfcfb6f65695813cc1">  247</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155af74d767b93c802dfcfb6f65695813cc1">DMA_CH10</a> = 0x0AU,</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a489412c6cc8f1c52d4b977822f2000a1">  248</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a489412c6cc8f1c52d4b977822f2000a1">DMA_CH11</a> = 0x0BU,</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a64b6d649658e2568e660b6bd3b2710bf">  249</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a64b6d649658e2568e660b6bd3b2710bf">DMA_CH12</a> = 0x0CU,</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155afdbe57c916c9911bf536db4d4994b4d2">  250</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155afdbe57c916c9911bf536db4d4994b4d2">DMA_CH13</a> = 0x0DU,</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a8a704f97099a89f0ba05228625df0894">  251</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a8a704f97099a89f0ba05228625df0894">DMA_CH14</a> = 0x0EU,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">            #if C_RM4_DMA__MAX_CHANNELS &gt; 16</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155af95acbaa3a1cac969b211e89ec260fe3">DMA_CH15</a> = 0x0FU,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                DMA_CH16 = 0x10U,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                DMA_CH17 = 0x11U,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                DMA_CH18 = 0x12U,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                DMA_CH19 = 0x13U,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                DMA_CH20 = 0x14U,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                DMA_CH21 = 0x15U,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                DMA_CH22 = 0x16U,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                DMA_CH23 = 0x17U,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                DMA_CH24 = 0x18U,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                DMA_CH25 = 0x19U,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                DMA_CH26 = 0x1AU,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                DMA_CH27 = 0x1BU,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                DMA_CH28 = 0x1CU,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                DMA_CH29 = 0x1DU,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                DMA_CH30 = 0x1EU,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                DMA_CH31 = 0x1FU,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                DMA_CH32 = 0x20U</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">            #else</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155af95acbaa3a1cac969b211e89ec260fe3">  273</a></span>&#160;            DMA_CH15 = 0x0FU</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">            #endif</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#a50b0a60d5aafbb037be000afcad4fa49">RM4_DMA__CHANNEL_E</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">        /** @enum dmaACCESS</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">        * @brief DMA ACESS WIDTH definitions</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">        * Used to define DMA access width</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affca">  284</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affca">dmaACCESS</a></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        {</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa2164138440f052e66dc43cc7a35a7f95">  286</a></span>&#160;         <a class="code" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa2164138440f052e66dc43cc7a35a7f95">ACCESS_8_BIT</a> = 0U,</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaaafa6edafc7a6fe766966effa941c511c">  287</a></span>&#160;         <a class="code" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaaafa6edafc7a6fe766966effa941c511c">ACCESS_16_BIT</a> = 1U,</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa474ff8e0a9806515325781bc84f2dc28">  288</a></span>&#160;         <a class="code" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa474ff8e0a9806515325781bc84f2dc28">ACCESS_32_BIT</a> = 2U,</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa1dc516fb43a47b7468b5b4ee31c92ade">  289</a></span>&#160;         <a class="code" href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa1dc516fb43a47b7468b5b4ee31c92ade">ACCESS_64_BIT</a> = 3U</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#a82c8435c6fecadda2363627ac92ee2ad">RM4_DMA__ACCESS_T</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">        /** @enum dmaPRIORITY</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">        * @brief DMA Channel Priority</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">        * Used to define to which priority queue a DMA channel is assigned to</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3">  300</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3">dmaPRIORITY</a></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        {</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3a5913277aad4eef42899d7499d1727db2">  302</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3a5913277aad4eef42899d7499d1727db2">PRIORITY_LOW</a> = 0U,</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3a6aa77e6df212887ca4b5b0fb9567ba80">  303</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3a6aa77e6df212887ca4b5b0fb9567ba80">PRIORITY_HIGH</a> = 1U</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#a16e3d21b85a3a594e18ae43ce18c30b8">RM4_DMA__PRIORITY_T</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">        /** @enum dmaREGION</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">        * @brief DMA Memory Protection Region</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">        * Used to define DMA Memory Protection Region</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5ac">  314</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5ac">dmaREGION</a></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        {</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca9c6bc0e4f35c5b0502a05f10f50225f2">  316</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca9c6bc0e4f35c5b0502a05f10f50225f2">DMA_REGION0</a> = 0U,</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca87655e9bde81badea6f79e59185062b8">  317</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca87655e9bde81badea6f79e59185062b8">DMA_REGION1</a> = 1U,</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca4eb78887c9f3eee53e448a5b4c53e7ec">  318</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca4eb78887c9f3eee53e448a5b4c53e7ec">DMA_REGION2</a> = 2U,</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5acab07bfa9020a1c2186b159f29804e46df">  319</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5acab07bfa9020a1c2186b159f29804e46df">DMA_REGION3</a> = 3U</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#a9c428bdd361c64dc051ab20834da1590">RM4_DMA__REGION_T</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">        /** @enum dmaRegionAccess</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">        * @brief DMA Memory Protection Region Access</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">        * Used to define access permission of DMA memory protection regions</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8">  330</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8">dmaRegionAccess</a></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        {</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a252e1d9c2ac28191f953a67a84e55a35">  332</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a252e1d9c2ac28191f953a67a84e55a35">FULLACCESS</a> = 0U,</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a626af06d585fcb18d2cd6cdec0d235cf">  333</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a626af06d585fcb18d2cd6cdec0d235cf">READONLY</a> = 1U,</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a4ffe959f091c61926ed8ff11a75d727e">  334</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a4ffe959f091c61926ed8ff11a75d727e">WRITEONLY</a> = 2U,</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a9dbb7ff1ef770f258cab92537bbb8558">  335</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a9dbb7ff1ef770f258cab92537bbb8558">NOACCESS</a> = 3U</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#aace6ff349e198ce26b86565dfd5a5f3c">RM4_DMA__REGION_ACCESS_T</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">        /** @enum dmaInterrupt</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">        * @brief DMA Interrupt</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">        * Used to define DMA interrupts</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6">  346</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6">dmaInterrupt</a></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        {<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">            /**&lt; Frame transfer complete Interrupt   */</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6af79e92b233c4fac290db95131ec3c566">  349</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6af79e92b233c4fac290db95131ec3c566">INTERRUPT__FRAME_TX_COMPLETE</a> = 1U,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">            /**&lt; Last frame transfer started Interrupt */</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6adc8543e750a8a8e89e8fd105e36fc30d">  352</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6adc8543e750a8a8e89e8fd105e36fc30d">INTERRUPT__LAST_FRAME_START</a> = 2U,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">            /**&lt; First half of block complete Interrupt */</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6abffebd3c30ca436ca4670ce2d59b571f">  355</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6abffebd3c30ca436ca4670ce2d59b571f">INTERRUPT__HALF_BLOCK_COMPLETE</a> = 3U,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">            /**&lt; Block transfer complete Interrupt   */</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6ac7c562fb7d6a4f0516c14efcb8aec539">  358</a></span>&#160;            <a class="code" href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6ac7c562fb7d6a4f0516c14efcb8aec539">INTERRUPT__BLOCK_TX_COMPLETE</a> = 4U</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        }<a class="code" href="rm4__dma____private_8h.html#a806604003301553ca4ca735508b45ef1">RM4_DMA__INTERRUPT_T</a>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">        /** @struct RM4_DMA__CONTROL_T</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">        * @brief Interrupt u32Mode globals</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html">  368</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        {<span class="comment"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">            /** 16.2.4.1 Initial Source Address</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">                This field stores the absolute 32-bit source address of the DMA transfer. */</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a6ec84a5766aefce567fd29fb51597799">  372</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a6ec84a5766aefce567fd29fb51597799">SADD</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">            /** 16.2.4.2 Initial Destination Address</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">                This field stores the absolute 32-bit destination address of the DMA transfer.*/</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a846d8e3336d26a953338e4e66e1f9117">  376</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a846d8e3336d26a953338e4e66e1f9117">DADD</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">            /** 16.3.2.4 Channel Control Register (CHCTRL)*/</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a956a2968140923a3909b3096c5e65499">  379</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a956a2968140923a3909b3096c5e65499">CHCTRL</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            <span class="comment">/* frame count                  */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae2d1dfd2f60165015faf993855feb6f2">  382</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae2d1dfd2f60165015faf993855feb6f2">FRCNT</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            <span class="comment">/* element count                    */</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ad49e2112b568e9b10f986c5699294613">  385</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ad49e2112b568e9b10f986c5699294613">ELCNT</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">            /** Destination address element index. These bits define the offset to be added to the</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">                destination address after each element transfer.*/</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a4ab7155d374045775402ac1434f84b60">  389</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a4ab7155d374045775402ac1434f84b60">ELDOFFSET</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            <span class="comment">/* Source address element index. These bits define the offset to be added to the source</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">                address after each element transfer.            */</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a9d371d9cbbbf7633bac6fb6d77374851">  393</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a9d371d9cbbbf7633bac6fb6d77374851">ELSOFFSET</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            <span class="comment">/* frame detination offset       */</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae5a964282fa6f057f154737d47009bc1">  396</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae5a964282fa6f057f154737d47009bc1">FRDOFFSET</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            <span class="comment">/* frame source offset           */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#af52dd632fab04083e82bf18e81812585">  399</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#af52dd632fab04083e82bf18e81812585">FRSOFFSET</a>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            <span class="comment">/* dma port                      */</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ab5892522432955caad5edef47b0a5f66">  402</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ab5892522432955caad5edef47b0a5f66">PORTASGN</a>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            <span class="comment">/* read element size                */</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a492c3157648fae2283522d481e87de15">  405</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a492c3157648fae2283522d481e87de15">RDSIZE</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            <span class="comment">/* write element size            */</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#abd9eed729f628663d34ec954f28881bc">  408</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#abd9eed729f628663d34ec954f28881bc">WRSIZE</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            <span class="comment">/* trigger type - frame/block    */</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ac22d60fc4e986b913dba8a335a3c2f24">  411</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ac22d60fc4e986b913dba8a335a3c2f24">TTYPE</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            <span class="comment">/* addresssing u32Mode for source    */</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aa86be45c8aa7e2d97c8a7abd7f0db31f">  414</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aa86be45c8aa7e2d97c8a7abd7f0db31f">ADDMODERD</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            <span class="comment">/* addresssing u32Mode for destination */</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aee3dbc819bf4d71c2a38e4e259d358c8">  417</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aee3dbc819bf4d71c2a38e4e259d358c8">ADDMODEWR</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            <span class="comment">/* auto-init u32Mode                 */</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aff91aa64e11cf0d6a0f3376b305e6091">  420</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aff91aa64e11cf0d6a0f3376b305e6091">AUTOINIT</a>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            <span class="comment">/* next ctrl packet trigger      */</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#afb28f914d0cfeede439a1ebca2f44dc2">  423</a></span>&#160;            Luint32 <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#afb28f914d0cfeede439a1ebca2f44dc2">COMBO</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        } <a class="code" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html">RM4_DMA__CONTROL_T</a>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">        *****************************************************************************/</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html">  428</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;            <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">            *****************************************************************************/</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;             <span class="keyword">struct                                  </span><span class="comment">/* 0x000-0x400 */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;             {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                <span class="comment">//16.2.4.1 Initial Source Address</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                <span class="comment">//This field stores the absolute 32-bit source address of the DMA transfer.</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a41db7f0e015281dfae3d9c702c8742fe">  437</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a41db7f0e015281dfae3d9c702c8742fe">ISADDR</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                <span class="comment">//16.2.4.2 Initial Destination Address</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                <span class="comment">//This field stores the absolute 32-bit destination address of the DMA transfer.</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a09399e4e96b30a11d7198280f987ba86">  441</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a09399e4e96b30a11d7198280f987ba86">IDADDR</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                <span class="comment">//16.2.4.3 Initial Transfer Count</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                <span class="comment">//The transfer count field is composed of two parts. The frame transfer count value and the element transfer</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                <span class="comment">//count value. Each count value is 13 bits wide. As a Single Block transfer maximum of 512 Mbytes of data</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                <span class="comment">//can be transferred. Element count and frame count are programmed according to the source data</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                <span class="comment">//structure.</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                <span class="comment">//The total transfer size is calculated as stated below:</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                <span class="comment">//Tsz = Ersz * Etc * Ftc</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                <span class="comment">//where</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                <span class="comment">//Tsz = Total Transfer Size</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                <span class="comment">//Ersz = Read Element Size</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                <span class="comment">//Etc = Element Transfer Count</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                <span class="comment">//Ftc = Frame Transfer Count</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#ab42dcadb309fce4a8c95ad31921f4f9d">  455</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#ab42dcadb309fce4a8c95ad31921f4f9d">ITCOUNT</a>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#af1ca70a6130ee69d151e931c47f75196">  458</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#af1ca70a6130ee69d151e931c47f75196">u32RM4_DMA_PCP__rsvd1</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                <span class="comment">//16.2.4.4 Channel Configuration Word</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                <span class="comment">//The channel configuration defines the following individual parameters</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                <span class="comment">//* Read element size</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                <span class="comment">//* Write element size</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                <span class="comment">//* Trigger type (frame or block)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                <span class="comment">//* Addressing u32Mode for source</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                <span class="comment">//* Addressing u32Mode for destination</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                <span class="comment">//* Auto-initiation u32Mode</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                <span class="comment">//* Next control packet to be triggered at control packet finish (Channel Chaining)</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a58bd60dbafa588cfe7bf86507fae2460">  469</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a58bd60dbafa588cfe7bf86507fae2460">CHCTRL</a>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                <span class="comment">//16.2.4.5 Element/Frame Index Pointer</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                <span class="comment">//There are 4 index pointers that allow the creation of different types of buffers in RAM and address</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                <span class="comment">//registers in a structured manner: an element index pointer for source and destination and a frame index</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                <span class="comment">//pointer for source and destination.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                <span class="comment">//The element index pointer for source and/or destination defines the offset to be added after each element</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                <span class="comment">//transfer to the source and/or destination address. The frame index pointer for source and/or destination</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                <span class="comment">//defines the offset to be added to the source and/or destination address after the element count reaches</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                <span class="comment">//zero. The element and frame index pointers must be defined in terms of the number of bytes of offset. The</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                <span class="comment">//DMA controller does not adjust the element/frame index number according to the element size. An index</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                <span class="comment">//of 2 means increment the address by 2 and not by 16 when the element size is 64 bits.</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a9c0c8963673fc3107a7eb455f4c85384">  481</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a9c0c8963673fc3107a7eb455f4c85384">EIOFF</a>;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a36de7e6403f94de4c9619c1c665724aa">  483</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a36de7e6403f94de4c9619c1c665724aa">FIOFF</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aba60b8b6f9a4895ef37b614a4b7cdd7f">  485</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aba60b8b6f9a4895ef37b614a4b7cdd7f">u32RM4_DMA_PCP__rsvd2</a>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;             }PCP[32U];</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;            <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">            *****************************************************************************/</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;             <span class="keyword">struct                                  </span><span class="comment">/* 0x400-0x800 */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;             {</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a6a560f0f4b65c870e9c517240edab5f0">  492</a></span>&#160;                 Luint32 res[256U];</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;             } RESERVED;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">            *****************************************************************************/</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;             <span class="keyword">struct                                  </span><span class="comment">/* 0x800-0xA00 */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;             {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                <span class="comment">//16.2.4.6 Current Source Address</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                <span class="comment">//The current source address field contains the current working source address during a DMA transaction.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                <span class="comment">//The current source address is incremented during post increment addressing u32Mode or indexing u32Mode.</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a3b0411e71bc85fe218490f95d0b3593a">  502</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a3b0411e71bc85fe218490f95d0b3593a">CSADDR</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                <span class="comment">//16.2.4.7 Current Destination Address</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                <span class="comment">//The current destination address field contains the current working destination address during a DMA</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                <span class="comment">//transaction. The current destination address is incremented during post-increment addressing u32Mode or</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                <span class="comment">//indexing u32Mode.</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aa194c885ad1d015c970bd4cc6251d16a">  508</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aa194c885ad1d015c970bd4cc6251d16a">CDADDR</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                <span class="comment">//16.2.4.8 Current Transfer Count</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                <span class="comment">//The current transfer count stores the remaining number of elements to be transferred in a block. It is</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                <span class="comment">//decremented by one for each element read from the source location.</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aa3544b572cf25d0df04f383797bdbfd6">  513</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aa3544b572cf25d0df04f383797bdbfd6">CTCOUNT</a>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a5b2dec73abb3d9e0b46cd65740a06c42">  515</a></span>&#160;                Luint32 <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a5b2dec73abb3d9e0b46cd65740a06c42">u32RM4_DMA_RAMBASE__rsvd3</a>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;             }WCP[32U];</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        } <a class="code" href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html">RM4_DMA__RAMBASE_T</a>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="rm4__dma____private_8h.html#a743da1e019b219eb7a3e05c2aadbb0c8">  520</a></span>&#160;<span class="preprocessor">        #define dmaRAMREG ((RM4_DMA__RAMBASE_T *)0xFFF80000U)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RM4_DMA__PRIVATE_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_ad49e2112b568e9b10f986c5699294613"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ad49e2112b568e9b10f986c5699294613">RM4_DMA__CONTROL_T::ELCNT</a></div><div class="ttdeci">Luint32 ELCNT</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:385</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a07f1a80f993475b1af8955817c2affcaa1dc516fb43a47b7468b5b4ee31c92ade"><div class="ttname"><a href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa1dc516fb43a47b7468b5b4ee31c92ade">ACCESS_64_BIT</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:289</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a5e6de07c35b88ea2f863863809e9a0e6"><div class="ttname"><a href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6">dmaInterrupt</a></div><div class="ttdeci">dmaInterrupt</div><div class="ttdoc">DMA Interrupt. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:346</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html">RM4_DMA__RAMBASE_T</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:428</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_a4ab7155d374045775402ac1434f84b60"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a4ab7155d374045775402ac1434f84b60">RM4_DMA__CONTROL_T::ELDOFFSET</a></div><div class="ttdeci">Luint32 ELDOFFSET</div><div class="ttdoc">Destination address element index. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:389</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a5e6de07c35b88ea2f863863809e9a0e6adc8543e750a8a8e89e8fd105e36fc30d"><div class="ttname"><a href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6adc8543e750a8a8e89e8fd105e36fc30d">INTERRUPT__LAST_FRAME_START</a></div><div class="ttdoc">First half of block complete Interrupt. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:352</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_af52dd632fab04083e82bf18e81812585"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#af52dd632fab04083e82bf18e81812585">RM4_DMA__CONTROL_T::FRSOFFSET</a></div><div class="ttdeci">Luint32 FRSOFFSET</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:399</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_a36de7e6403f94de4c9619c1c665724aa"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a36de7e6403f94de4c9619c1c665724aa">RM4_DMA__RAMBASE_T::FIOFF</a></div><div class="ttdeci">Luint32 FIOFF</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:483</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_a41db7f0e015281dfae3d9c702c8742fe"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a41db7f0e015281dfae3d9c702c8742fe">RM4_DMA__RAMBASE_T::ISADDR</a></div><div class="ttdeci">Luint32 ISADDR</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:437</div></div>
<div class="ttc" id="structdma_base_html_a11fd4bcd274309edc077b34684951f44"><div class="ttname"><a href="structdma_base.html#a11fd4bcd274309edc077b34684951f44">dmaBase::rsvd30</a></div><div class="ttdeci">Luint32 rsvd30</div><div class="ttdoc">0x0148: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:121</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_ae5a964282fa6f057f154737d47009bc1"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae5a964282fa6f057f154737d47009bc1">RM4_DMA__CONTROL_T::FRDOFFSET</a></div><div class="ttdeci">Luint32 FRDOFFSET</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:396</div></div>
<div class="ttc" id="structdma_base_html_ac3a13ba908f46e4c80bff8349c7cf735"><div class="ttname"><a href="structdma_base.html#ac3a13ba908f46e4c80bff8349c7cf735">dmaBase::PAR</a></div><div class="ttdeci">Luint32 PAR[4U]</div><div class="ttdoc">0x0094 - 0xA0: Port Assignment Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:82</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_afb28f914d0cfeede439a1ebca2f44dc2"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#afb28f914d0cfeede439a1ebca2f44dc2">RM4_DMA__CONTROL_T::COMBO</a></div><div class="ttdeci">Luint32 COMBO</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:423</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_adf2215573c59823eb83976c02e3815b3a5913277aad4eef42899d7499d1727db2"><div class="ttname"><a href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3a5913277aad4eef42899d7499d1727db2">PRIORITY_LOW</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:302</div></div>
<div class="ttc" id="structdma_base_html_a15d028d5d19187fd965e207cbcf480fb"><div class="ttname"><a href="structdma_base.html#a15d028d5d19187fd965e207cbcf480fb">dmaBase::rsvd14</a></div><div class="ttdeci">Luint32 rsvd14</div><div class="ttdoc">0x00C8: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:89</div></div>
<div class="ttc" id="structdma_base_html_a6fa1852cd40c2cffda8c2038f8b1b394"><div class="ttname"><a href="structdma_base.html#a6fa1852cd40c2cffda8c2038f8b1b394">dmaBase::rsvd24</a></div><div class="ttdeci">Luint32 rsvd24</div><div class="ttdoc">0x0118: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:109</div></div>
<div class="ttc" id="structdma_base_html_a0181f7e2bb32262ed21bb92dc2690c07"><div class="ttname"><a href="structdma_base.html#a0181f7e2bb32262ed21bb92dc2690c07">dmaBase::DREQASI</a></div><div class="ttdeci">Luint32 DREQASI[8U]</div><div class="ttdoc">0x0054 - 0x70: DMA Request Assignment Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:80</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a1ff3622a26ea1a7a5755c10c265761f9"><div class="ttname"><a href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9">RM4_DMA__REQUEST_TYPE_T</a></div><div class="ttdeci">RM4_DMA__REQUEST_TYPE_T</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:217</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a0ab9aa800122acdee8e91e96fe2d81c0a24d1930c8fa5244cae4f05564a56808d"><div class="ttname"><a href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0a24d1930c8fa5244cae4f05564a56808d">ADDX_MODE__POST_INCREMENT</a></div><div class="ttdoc">Post increment addressing mode. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:37</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a4d4af494534aee5053aebae9bc9a1fa8a252e1d9c2ac28191f953a67a84e55a35"><div class="ttname"><a href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a252e1d9c2ac28191f953a67a84e55a35">FULLACCESS</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:332</div></div>
<div class="ttc" id="structdma_base_html_af9225b890d534f510ddc10ec2ec89158"><div class="ttname"><a href="structdma_base.html#af9225b890d534f510ddc10ec2ec89158">dmaBase::BERFLAG</a></div><div class="ttdeci">Luint32 BERFLAG</div><div class="ttdoc">0x0144: BER Interrupt Flag Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:120</div></div>
<div class="ttc" id="structdma_base_html_a1e97cd735fa2bcb487c0ac9baae123b8"><div class="ttname"><a href="structdma_base.html#a1e97cd735fa2bcb487c0ac9baae123b8">dmaBase::u32RM4_DMA_BASE__rsvd7</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd7</div><div class="ttdoc">0x0040: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:75</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_aa86be45c8aa7e2d97c8a7abd7f0db31f"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aa86be45c8aa7e2d97c8a7abd7f0db31f">RM4_DMA__CONTROL_T::ADDMODERD</a></div><div class="ttdeci">Luint32 ADDMODERD</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:414</div></div>
<div class="ttc" id="structdma_base_html_abd1155907124dd2112897ac675bf6f6a"><div class="ttname"><a href="structdma_base.html#abd1155907124dd2112897ac675bf6f6a">dmaBase::GINTFLAG</a></div><div class="ttdeci">Luint32 GINTFLAG</div><div class="ttdoc">0x011C: Global Interrupt Flag Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:110</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a50b0a60d5aafbb037be000afcad4fa49"><div class="ttname"><a href="rm4__dma____private_8h.html#a50b0a60d5aafbb037be000afcad4fa49">RM4_DMA__CHANNEL_E</a></div><div class="ttdeci">enum eDMACH RM4_DMA__CHANNEL_E</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155acafb0c9fb8ca2a9d9561564806d86894"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155acafb0c9fb8ca2a9d9561564806d86894">DMA_CH6</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:243</div></div>
<div class="ttc" id="structdma_base_html_ab4fe624ab262cc376fc025538dec0677"><div class="ttname"><a href="structdma_base.html#ab4fe624ab262cc376fc025538dec0677">dmaBase::HBCBOFFSET</a></div><div class="ttdeci">Luint32 HBCBOFFSET</div><div class="ttdoc">0x0168: HBCB Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:129</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a07f1a80f993475b1af8955817c2affcaa2164138440f052e66dc43cc7a35a7f95"><div class="ttname"><a href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa2164138440f052e66dc43cc7a35a7f95">ACCESS_8_BIT</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:286</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_a3b0411e71bc85fe218490f95d0b3593a"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a3b0411e71bc85fe218490f95d0b3593a">RM4_DMA__RAMBASE_T::CSADDR</a></div><div class="ttdeci">Luint32 CSADDR</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:502</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_adf2215573c59823eb83976c02e3815b3a6aa77e6df212887ca4b5b0fb9567ba80"><div class="ttname"><a href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3a6aa77e6df212887ca4b5b0fb9567ba80">PRIORITY_HIGH</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:303</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a4d4af494534aee5053aebae9bc9a1fa8a9dbb7ff1ef770f258cab92537bbb8558"><div class="ttname"><a href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a9dbb7ff1ef770f258cab92537bbb8558">NOACCESS</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:335</div></div>
<div class="ttc" id="structdma_base_html_a80b9422436651fc863b058bead7a402a"><div class="ttname"><a href="structdma_base.html#a80b9422436651fc863b058bead7a402a">dmaBase::u32RM4_DMA_BASE__rsvd4</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd4</div><div class="ttdoc">0x0028: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:69</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155afdbe57c916c9911bf536db4d4994b4d2"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155afdbe57c916c9911bf536db4d4994b4d2">DMA_CH13</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:250</div></div>
<div class="ttc" id="structdma_base_html_a7eef8756a6d17d5a9afcf86e62791aac"><div class="ttname"><a href="structdma_base.html#a7eef8756a6d17d5a9afcf86e62791aac">dmaBase::rsvd13</a></div><div class="ttdeci">Luint32 rsvd13</div><div class="ttdoc">0x00C0: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:87</div></div>
<div class="ttc" id="structdma_base_html_a6dbfe9020e81cc3cc52bc6050cdb5686"><div class="ttname"><a href="structdma_base.html#a6dbfe9020e81cc3cc52bc6050cdb5686">dmaBase::HWCHENAR</a></div><div class="ttdeci">Luint32 HWCHENAR</div><div class="ttdoc">0x001C: HW Channel Enable Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:66</div></div>
<div class="ttc" id="structdma_base_html_ae500ee24094b9fc005fd5505e2b0d947"><div class="ttname"><a href="structdma_base.html#ae500ee24094b9fc005fd5505e2b0d947">dmaBase::HBCINTENAS</a></div><div class="ttdeci">Luint32 HBCINTENAS</div><div class="ttdoc">0x00FC: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:102</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_ab5892522432955caad5edef47b0a5f66"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ab5892522432955caad5edef47b0a5f66">RM4_DMA__CONTROL_T::PORTASGN</a></div><div class="ttdeci">Luint32 PORTASGN</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:402</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_aba60b8b6f9a4895ef37b614a4b7cdd7f"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aba60b8b6f9a4895ef37b614a4b7cdd7f">RM4_DMA__RAMBASE_T::u32RM4_DMA_PCP__rsvd2</a></div><div class="ttdeci">Luint32 u32RM4_DMA_PCP__rsvd2</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:485</div></div>
<div class="ttc" id="structdma_base_html_a8fa4f50ea6c97b697e28ee7cb85c6330"><div class="ttname"><a href="structdma_base.html#a8fa4f50ea6c97b697e28ee7cb85c6330">dmaBase::PTCRL</a></div><div class="ttdeci">Luint32 PTCRL</div><div class="ttdoc">0x0178: Port Control Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:133</div></div>
<div class="ttc" id="structdma_base_html_a738b8c343b4066416ab2aadafa7270ae"><div class="ttname"><a href="structdma_base.html#a738b8c343b4066416ab2aadafa7270ae">dmaBase::HBCMAP</a></div><div class="ttdeci">Luint32 HBCMAP</div><div class="ttdoc">0x00C4: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Mapping Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:88</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a82c8435c6fecadda2363627ac92ee2ad"><div class="ttname"><a href="rm4__dma____private_8h.html#a82c8435c6fecadda2363627ac92ee2ad">RM4_DMA__ACCESS_T</a></div><div class="ttdeci">enum dmaACCESS RM4_DMA__ACCESS_T</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155aa563f1a041ae38f16d40d98a807065e8"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa563f1a041ae38f16d40d98a807065e8">DMA_CH2</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:239</div></div>
<div class="ttc" id="structdma_base_html_aca1bd4a68143024321fc19658d3b912e"><div class="ttname"><a href="structdma_base.html#aca1bd4a68143024321fc19658d3b912e">dmaBase::u32RM4_DMA_BASE__rsvd6</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd6</div><div class="ttdoc">0x0038: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:73</div></div>
<div class="ttc" id="structdma_base_html_a448fc1e0bf7854ac84d0aa4d0bf54353"><div class="ttname"><a href="structdma_base.html#a448fc1e0bf7854ac84d0aa4d0bf54353">dmaBase::LFSINTENAS</a></div><div class="ttdeci">Luint32 LFSINTENAS</div><div class="ttdoc">0x00EC: INTERRUPT__LAST_FRAME_START Interrupt Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:98</div></div>
<div class="ttc" id="structdma_base_html_a5f8a17729856c677c9ee514367006ac4"><div class="ttname"><a href="structdma_base.html#a5f8a17729856c677c9ee514367006ac4">dmaBase::HBCAOFFSET</a></div><div class="ttdeci">Luint32 HBCAOFFSET</div><div class="ttdoc">0x0154: HBCA Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:124</div></div>
<div class="ttc" id="structdma_base_html_a68d326ac2cd90ac25e79e8e58bf6f0f9"><div class="ttname"><a href="structdma_base.html#a68d326ac2cd90ac25e79e8e58bf6f0f9">dmaBase::rsvd15</a></div><div class="ttdeci">Luint32 rsvd15</div><div class="ttdoc">0x00D0: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:91</div></div>
<div class="ttc" id="structdma_base_html_a592736e0f33afc4fb9e5be896b7a8212"><div class="ttname"><a href="structdma_base.html#a592736e0f33afc4fb9e5be896b7a8212">dmaBase::DCTRL</a></div><div class="ttdeci">Luint32 DCTRL</div><div class="ttdoc">0x0180: Debug Control </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:135</div></div>
<div class="ttc" id="structdma_base_html_a517056f5868a9381237d9222752887f1"><div class="ttname"><a href="structdma_base.html#a517056f5868a9381237d9222752887f1">dmaBase::rsvd23</a></div><div class="ttdeci">Luint32 rsvd23</div><div class="ttdoc">0x0110: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:107</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a530ca37d228e10509571d0c40b4e71b6"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a530ca37d228e10509571d0c40b4e71b6">DMA_CH5</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:242</div></div>
<div class="ttc" id="structdma_base_html_a6db9745c2e2bbef8a1aff0fa26296eea"><div class="ttname"><a href="structdma_base.html#a6db9745c2e2bbef8a1aff0fa26296eea">dmaBase::LFSMAP</a></div><div class="ttdeci">Luint32 LFSMAP</div><div class="ttdoc">0x00BC: INTERRUPT__LAST_FRAME_START Interrupt Mapping Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:86</div></div>
<div class="ttc" id="structdma_base_html_a7098e85f524eb2d97a0160728bec1b34"><div class="ttname"><a href="structdma_base.html#a7098e85f524eb2d97a0160728bec1b34">dmaBase::FTCBOFFSET</a></div><div class="ttdeci">Luint32 FTCBOFFSET</div><div class="ttdoc">0x0160: FTCB Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:127</div></div>
<div class="ttc" id="structdma_base_html_a9ef95d6fcd1ed027061d7f7dd63e29a7"><div class="ttname"><a href="structdma_base.html#a9ef95d6fcd1ed027061d7f7dd63e29a7">dmaBase::PEND</a></div><div class="ttdeci">Luint32 PEND</div><div class="ttdoc">0x0004: Channel Pending Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:60</div></div>
<div class="ttc" id="structdma_base_html_a739b0a1d0322b75103366e4db1a1fd94"><div class="ttname"><a href="structdma_base.html#a739b0a1d0322b75103366e4db1a1fd94">dmaBase::u32RM4_DMA_BASE__rsvd8</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd8</div><div class="ttdoc">0x0048: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:77</div></div>
<div class="ttc" id="structdma_base_html_ac8f3e4f74ee58b072dee656e33288fa2"><div class="ttname"><a href="structdma_base.html#ac8f3e4f74ee58b072dee656e33288fa2">dmaBase::HWCHENAS</a></div><div class="ttdeci">Luint32 HWCHENAS</div><div class="ttdoc">0x0014: HW Channel Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:64</div></div>
<div class="ttc" id="structdma_base_html_a582d9d34f417572bd2409396f73a2143"><div class="ttname"><a href="structdma_base.html#a582d9d34f417572bd2409396f73a2143">dmaBase::GCTRL</a></div><div class="ttdeci">Luint32 GCTRL</div><div class="ttdoc">0x0000: Global Control Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:59</div></div>
<div class="ttc" id="structdma_base_html_a0d666f9e4d24b2d595d6eab515135f28"><div class="ttname"><a href="structdma_base.html#a0d666f9e4d24b2d595d6eab515135f28">dmaBase::CHPRIOR</a></div><div class="ttdeci">Luint32 CHPRIOR</div><div class="ttdoc">0x003C: Channel Priority Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:74</div></div>
<div class="ttc" id="structdma_base_html_ac52b7a80d967ee2a80cecbdd271b0404"><div class="ttname"><a href="structdma_base.html#ac52b7a80d967ee2a80cecbdd271b0404">dmaBase::rsvd19</a></div><div class="ttdeci">Luint32 rsvd19</div><div class="ttdoc">0x00F0: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:99</div></div>
<div class="ttc" id="structdma_base_html_aa1e02a0556335303be1ac0ef0adda057"><div class="ttname"><a href="structdma_base.html#aa1e02a0556335303be1ac0ef0adda057">dmaBase::BTCINTENAR</a></div><div class="ttdeci">Luint32 BTCINTENAR</div><div class="ttdoc">0x0114: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:108</div></div>
<div class="ttc" id="structdma_base_html_acdabb037df5e983a49ce017fbfd67641"><div class="ttname"><a href="structdma_base.html#acdabb037df5e983a49ce017fbfd67641">dmaBase::BERAOFFSET</a></div><div class="ttdeci">Luint32 BERAOFFSET</div><div class="ttdoc">0x015C: BERA Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:126</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a0ab9aa800122acdee8e91e96fe2d81c0"><div class="ttname"><a href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0">RM4_DMA__ADDRESSING_MODE_E</a></div><div class="ttdeci">RM4_DMA__ADDRESSING_MODE_E</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:31</div></div>
<div class="ttc" id="structdma_base_html_a2f2cb74be932be7e0d7b18b0f97612fb"><div class="ttname"><a href="structdma_base.html#a2f2cb74be932be7e0d7b18b0f97612fb">dmaBase::FTCFLAG</a></div><div class="ttdeci">Luint32 FTCFLAG</div><div class="ttdoc">0x0124: INTERRUPT__FRAME_TX_COMPLETE Interrupt Flag Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:112</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_aace6ff349e198ce26b86565dfd5a5f3c"><div class="ttname"><a href="rm4__dma____private_8h.html#aace6ff349e198ce26b86565dfd5a5f3c">RM4_DMA__REGION_ACCESS_T</a></div><div class="ttdeci">enum dmaRegionAccess RM4_DMA__REGION_ACCESS_T</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_a6ec84a5766aefce567fd29fb51597799"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a6ec84a5766aefce567fd29fb51597799">RM4_DMA__CONTROL_T::SADD</a></div><div class="ttdeci">Luint32 SADD</div><div class="ttdoc">16.2.4.1 Initial Source Address This field stores the absolute 32-bit source address of the DMA trans...</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:372</div></div>
<div class="ttc" id="structdma_base_html_aeafe54f3d19281de7e13e3d57b878562"><div class="ttname"><a href="structdma_base.html#aeafe54f3d19281de7e13e3d57b878562">dmaBase::RTCTRL</a></div><div class="ttdeci">Luint32 RTCTRL</div><div class="ttdoc">0x017C: RAM Test Control Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:134</div></div>
<div class="ttc" id="structdma_base_html_ae3aee966f5b0951df2f2ed3668275db8"><div class="ttname"><a href="structdma_base.html#ae3aee966f5b0951df2f2ed3668275db8">dmaBase::LFSFLAG</a></div><div class="ttdeci">Luint32 LFSFLAG</div><div class="ttdoc">0x012C: INTERRUPT__LAST_FRAME_START Interrupt Flag Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:114</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_af1ca70a6130ee69d151e931c47f75196"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#af1ca70a6130ee69d151e931c47f75196">RM4_DMA__RAMBASE_T::u32RM4_DMA_PCP__rsvd1</a></div><div class="ttdeci">Luint32 u32RM4_DMA_PCP__rsvd1</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:458</div></div>
<div class="ttc" id="structdma_base_html_a9a2a9cca3b56088ad6b5fc68b537b207"><div class="ttname"><a href="structdma_base.html#a9a2a9cca3b56088ad6b5fc68b537b207">dmaBase::BERBOFFSET</a></div><div class="ttdeci">Luint32 BERBOFFSET</div><div class="ttdoc">0x0170: BERB Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:131</div></div>
<div class="ttc" id="structdma_base_html_a3029f94b7a09613c622a410c2dbeec8c"><div class="ttname"><a href="structdma_base.html#a3029f94b7a09613c622a410c2dbeec8c">dmaBase::u32RM4_DMA_BASE__rsvd5</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd5</div><div class="ttdoc">0x0030: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:71</div></div>
<div class="ttc" id="structdma_base_html_a4525c5be9f182bd9242811e8f3a56fe5"><div class="ttname"><a href="structdma_base.html#a4525c5be9f182bd9242811e8f3a56fe5">dmaBase::u32RM4_DMA_BASE__rsvd2</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd2</div><div class="ttdoc">0x0018: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:65</div></div>
<div class="ttc" id="structdma_base_html_a85a81f1805c5ceb5fc013037344dadb5"><div class="ttname"><a href="structdma_base.html#a85a81f1805c5ceb5fc013037344dadb5">dmaBase::rsvd27</a></div><div class="ttdeci">Luint32 rsvd27</div><div class="ttdoc">0x0130: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:115</div></div>
<div class="ttc" id="structdma_base_html_a51809d10f7b9a8180c9a587a9be706ff"><div class="ttname"><a href="structdma_base.html#a51809d10f7b9a8180c9a587a9be706ff">dmaBase::HBCFLAG</a></div><div class="ttdeci">Luint32 HBCFLAG</div><div class="ttdoc">0x0134: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Flag Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:116</div></div>
<div class="ttc" id="structdma_base_html_a46b50bab5a3525a132bff69cdd54f07b"><div class="ttname"><a href="structdma_base.html#a46b50bab5a3525a132bff69cdd54f07b">dmaBase::CHPRIOS</a></div><div class="ttdeci">Luint32 CHPRIOS</div><div class="ttdoc">0x0034: Channel Priority Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:72</div></div>
<div class="ttc" id="structdma_base_html_a0dc70b5e61fdf9e7ceda874d7b596952"><div class="ttname"><a href="structdma_base.html#a0dc70b5e61fdf9e7ceda874d7b596952">dmaBase::BERMAP</a></div><div class="ttdeci">Luint32 BERMAP</div><div class="ttdoc">0x00D4: BER Interrupt Mapping Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:92</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_ab42dcadb309fce4a8c95ad31921f4f9d"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#ab42dcadb309fce4a8c95ad31921f4f9d">RM4_DMA__RAMBASE_T::ITCOUNT</a></div><div class="ttdeci">Luint32 ITCOUNT</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:455</div></div>
<div class="ttc" id="structdma_base_html_a10b69c2e0842b67ae17804fc06b96508"><div class="ttname"><a href="structdma_base.html#a10b69c2e0842b67ae17804fc06b96508">dmaBase::SWCHENAS</a></div><div class="ttdeci">Luint32 SWCHENAS</div><div class="ttdoc">0x0024: SW Channel Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:68</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a16e3d21b85a3a594e18ae43ce18c30b8"><div class="ttname"><a href="rm4__dma____private_8h.html#a16e3d21b85a3a594e18ae43ce18c30b8">RM4_DMA__PRIORITY_T</a></div><div class="ttdeci">enum dmaPRIORITY RM4_DMA__PRIORITY_T</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155aa63f83c9bf7b1928852c2b8b17b8d065"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa63f83c9bf7b1928852c2b8b17b8d065">DMA_CH8</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:245</div></div>
<div class="ttc" id="structdma_base_html_a75dd476084ef4123e26c26185cfeaf0f"><div class="ttname"><a href="structdma_base.html#a75dd476084ef4123e26c26185cfeaf0f">dmaBase::rsvd32</a></div><div class="ttdeci">Luint32 rsvd32</div><div class="ttdoc">0x01A4: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:144</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_a9c0c8963673fc3107a7eb455f4c85384"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a9c0c8963673fc3107a7eb455f4c85384">RM4_DMA__RAMBASE_T::EIOFF</a></div><div class="ttdeci">Luint32 EIOFF</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:481</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_a9d371d9cbbbf7633bac6fb6d77374851"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a9d371d9cbbbf7633bac6fb6d77374851">RM4_DMA__CONTROL_T::ELSOFFSET</a></div><div class="ttdeci">Luint32 ELSOFFSET</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:393</div></div>
<div class="ttc" id="structdma_base_html_a5417253d5cc69c214166af04b1500a41"><div class="ttname"><a href="structdma_base.html#a5417253d5cc69c214166af04b1500a41">dmaBase::FTCMAP</a></div><div class="ttdeci">Luint32 FTCMAP</div><div class="ttdoc">0x00B4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Mapping Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:84</div></div>
<div class="ttc" id="structdma_base_html_aa94b1c9a8c027136d836e9267649059c"><div class="ttname"><a href="structdma_base.html#aa94b1c9a8c027136d836e9267649059c">dmaBase::rsvd18</a></div><div class="ttdeci">Luint32 rsvd18</div><div class="ttdoc">0x00E8: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:97</div></div>
<div class="ttc" id="structdma_base_html_ac0e40499e5c2c155efab48f51a593c11"><div class="ttname"><a href="structdma_base.html#ac0e40499e5c2c155efab48f51a593c11">dmaBase::PBACDADDR</a></div><div class="ttdeci">Luint32 PBACDADDR</div><div class="ttdoc">0x019C: Port B Active Channel Destination Address Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:142</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155aa996db9c29e3202325f92fef2c2f24d0"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155aa996db9c29e3202325f92fef2c2f24d0">DMA_CH0</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:237</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html">RM4_DMA__CONTROL_T</a></div><div class="ttdoc">Interrupt u32Mode globals. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:368</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a806604003301553ca4ca735508b45ef1"><div class="ttname"><a href="rm4__dma____private_8h.html#a806604003301553ca4ca735508b45ef1">RM4_DMA__INTERRUPT_T</a></div><div class="ttdeci">enum dmaInterrupt RM4_DMA__INTERRUPT_T</div></div>
<div class="ttc" id="structdma_base_html_a12a9cc002ba93561a43df475e88433b2"><div class="ttname"><a href="structdma_base.html#a12a9cc002ba93561a43df475e88433b2">dmaBase::DMAPAR</a></div><div class="ttdeci">Luint32 DMAPAR</div><div class="ttdoc">0x01AC: DMA Parity Error Address Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:146</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_ac22d60fc4e986b913dba8a335a3c2f24"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ac22d60fc4e986b913dba8a335a3c2f24">RM4_DMA__CONTROL_T::TTYPE</a></div><div class="ttdeci">Luint32 TTYPE</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:411</div></div>
<div class="ttc" id="structdma_base_html_a00e1d327dce9fb537ea540445360a865"><div class="ttname"><a href="structdma_base.html#a00e1d327dce9fb537ea540445360a865">dmaBase::rsvd16</a></div><div class="ttdeci">Luint32 rsvd16</div><div class="ttdoc">0x00D8: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:93</div></div>
<div class="ttc" id="structdma_base_html_ac3738bafc1c6ccfad068bce1ddd469b4"><div class="ttname"><a href="structdma_base.html#ac3738bafc1c6ccfad068bce1ddd469b4">dmaBase::DMAMPCTRL</a></div><div class="ttdeci">Luint32 DMAMPCTRL</div><div class="ttdoc">0x01B0: DMA Memory Protection Control Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:147</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_aa194c885ad1d015c970bd4cc6251d16a"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aa194c885ad1d015c970bd4cc6251d16a">RM4_DMA__RAMBASE_T::CDADDR</a></div><div class="ttdeci">Luint32 CDADDR</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:508</div></div>
<div class="ttc" id="structdma_base_html_ab0683ba1350db0556d2345a6c989b1ed"><div class="ttname"><a href="structdma_base.html#ab0683ba1350db0556d2345a6c989b1ed">dmaBase::WMR</a></div><div class="ttdeci">Luint32 WMR</div><div class="ttdoc">0x0188: Watch Mask Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:137</div></div>
<div class="ttc" id="structdma_base_html_ab9caa37abd1e24a1fa24ea596111da80"><div class="ttname"><a href="structdma_base.html#ab9caa37abd1e24a1fa24ea596111da80">dmaBase::SWCHENAR</a></div><div class="ttdeci">Luint32 SWCHENAR</div><div class="ttdoc">0x002C: SW Channel Enable Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:70</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a39f73e9ed4b198ba6fbb24042abdc5aca87655e9bde81badea6f79e59185062b8"><div class="ttname"><a href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca87655e9bde81badea6f79e59185062b8">DMA_REGION1</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:317</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a07f1a80f993475b1af8955817c2affcaaafa6edafc7a6fe766966effa941c511c"><div class="ttname"><a href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaaafa6edafc7a6fe766966effa941c511c">ACCESS_16_BIT</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:287</div></div>
<div class="ttc" id="structdma_base_html_a759cf23890d4eade65ce3e32e0d0b253"><div class="ttname"><a href="structdma_base.html#a759cf23890d4eade65ce3e32e0d0b253">dmaBase::GCHIENAS</a></div><div class="ttdeci">Luint32 GCHIENAS</div><div class="ttdoc">0x0044: Global Channel Interrupt Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:76</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_a09399e4e96b30a11d7198280f987ba86"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a09399e4e96b30a11d7198280f987ba86">RM4_DMA__RAMBASE_T::IDADDR</a></div><div class="ttdeci">Luint32 IDADDR</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:441</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a39f73e9ed4b198ba6fbb24042abdc5aca9c6bc0e4f35c5b0502a05f10f50225f2"><div class="ttname"><a href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca9c6bc0e4f35c5b0502a05f10f50225f2">DMA_REGION0</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:316</div></div>
<div class="ttc" id="structdma_base_html_a55be36e2933af56df0e8b0121f39abf0"><div class="ttname"><a href="structdma_base.html#a55be36e2933af56df0e8b0121f39abf0">dmaBase::ENDADD</a></div><div class="ttdeci">Luint32 ENDADD</div><div class="ttdoc">0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register ...</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:154</div></div>
<div class="ttc" id="structdma_base_html_a34f3aa1dc960a2973a70c24319e15242"><div class="ttname"><a href="structdma_base.html#a34f3aa1dc960a2973a70c24319e15242">dmaBase::WPR</a></div><div class="ttdeci">Luint32 WPR</div><div class="ttdoc">0x0184: Watch Point Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:136</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a8a704f97099a89f0ba05228625df0894"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a8a704f97099a89f0ba05228625df0894">DMA_CH14</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:251</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a4d4af494534aee5053aebae9bc9a1fa8"><div class="ttname"><a href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8">dmaRegionAccess</a></div><div class="ttdeci">dmaRegionAccess</div><div class="ttdoc">DMA Memory Protection Region Access. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:330</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_aee3dbc819bf4d71c2a38e4e259d358c8"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aee3dbc819bf4d71c2a38e4e259d358c8">RM4_DMA__CONTROL_T::ADDMODEWR</a></div><div class="ttdeci">Luint32 ADDMODEWR</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:417</div></div>
<div class="ttc" id="structdma_base_html_a192555a56e1a21d03e1b4997cb3d7e13"><div class="ttname"><a href="structdma_base.html#a192555a56e1a21d03e1b4997cb3d7e13">dmaBase::rsvd26</a></div><div class="ttdeci">Luint32 rsvd26</div><div class="ttdoc">0x0128: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:113</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155">eDMACH</a></div><div class="ttdeci">eDMACH</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:235</div></div>
<div class="ttc" id="structdma_base_html_a3c2f07938313f51bbe00d604573047ae"><div class="ttname"><a href="structdma_base.html#a3c2f07938313f51bbe00d604573047ae">dmaBase::rsvd12</a></div><div class="ttdeci">Luint32 rsvd12</div><div class="ttdoc">0x00B8: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:85</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_a5b2dec73abb3d9e0b46cd65740a06c42"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a5b2dec73abb3d9e0b46cd65740a06c42">RM4_DMA__RAMBASE_T::u32RM4_DMA_RAMBASE__rsvd3</a></div><div class="ttdeci">Luint32 u32RM4_DMA_RAMBASE__rsvd3</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:515</div></div>
<div class="ttc" id="structdma_base_html_a916dbaae709d9aa8783e386a10f6a019"><div class="ttname"><a href="structdma_base.html#a916dbaae709d9aa8783e386a10f6a019">dmaBase::BTCAOFFSET</a></div><div class="ttdeci">Luint32 BTCAOFFSET</div><div class="ttdoc">0x0158: BTCA Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:125</div></div>
<div class="ttc" id="structdma_base_html_a01d4ac87eae837db8f9b7bd1bae50210"><div class="ttname"><a href="structdma_base.html#a01d4ac87eae837db8f9b7bd1bae50210">dmaBase::rsvd10</a></div><div class="ttdeci">Luint32 rsvd10[8U]</div><div class="ttdoc">0x0074 - 0x90: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:81</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_aff91aa64e11cf0d6a0f3376b305e6091"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aff91aa64e11cf0d6a0f3376b305e6091">RM4_DMA__CONTROL_T::AUTOINIT</a></div><div class="ttdeci">Luint32 AUTOINIT</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:420</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a39f73e9ed4b198ba6fbb24042abdc5ac"><div class="ttname"><a href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5ac">dmaREGION</a></div><div class="ttdeci">dmaREGION</div><div class="ttdoc">DMA Memory Protection Region. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:314</div></div>
<div class="ttc" id="structdma_base_html_a256a16193a75b62ec715ff30168e759f"><div class="ttname"><a href="structdma_base.html#a256a16193a75b62ec715ff30168e759f">dmaBase::FTCINTENAS</a></div><div class="ttdeci">Luint32 FTCINTENAS</div><div class="ttdoc">0x00DC: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:94</div></div>
<div class="ttc" id="structdma_base_html_a1af107acd821da94b33d77c6083ac049"><div class="ttname"><a href="structdma_base.html#a1af107acd821da94b33d77c6083ac049">dmaBase::u32RM4_DMA_BASE__rsvd9</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd9</div><div class="ttdoc">0x0050: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:79</div></div>
<div class="ttc" id="structdma_base_html_ae03e422c59e938dc70a48b1a10ebdf19"><div class="ttname"><a href="structdma_base.html#ae03e422c59e938dc70a48b1a10ebdf19">dmaBase::PBACTC</a></div><div class="ttdeci">Luint32 PBACTC</div><div class="ttdoc">0x01A0: Port B Active Channel Transfer Count Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:143</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a1ff3622a26ea1a7a5755c10c265761f9ae9ef19ed54b0863acd816db637867689"><div class="ttname"><a href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9ae9ef19ed54b0863acd816db637867689">DMA_HW</a></div><div class="ttdoc">Hardware trigger. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:220</div></div>
<div class="ttc" id="structdma_base_html_ac9b112e095bbd386680f88b04f957cb4"><div class="ttname"><a href="structdma_base.html#ac9b112e095bbd386680f88b04f957cb4">dmaBase::HBCINTENAR</a></div><div class="ttdeci">Luint32 HBCINTENAR</div><div class="ttdoc">0x0104: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:104</div></div>
<div class="ttc" id="structdma_base_html_acee1aad1defe6e6460de61bc76cb306f"><div class="ttname"><a href="structdma_base.html#acee1aad1defe6e6460de61bc76cb306f">dmaBase::rsvd17</a></div><div class="ttdeci">Luint32 rsvd17</div><div class="ttdoc">0x00E0: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:95</div></div>
<div class="ttc" id="structdma_base_html_afd13e45a4e59a12587b8c0120586d5ec"><div class="ttname"><a href="structdma_base.html#afd13e45a4e59a12587b8c0120586d5ec">dmaBase::PAACSADDR</a></div><div class="ttdeci">Luint32 PAACSADDR</div><div class="ttdoc">0x018C: </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:138</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_aa3544b572cf25d0df04f383797bdbfd6"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#aa3544b572cf25d0df04f383797bdbfd6">RM4_DMA__RAMBASE_T::CTCOUNT</a></div><div class="ttdeci">Luint32 CTCOUNT</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:513</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a1ff3622a26ea1a7a5755c10c265761f9a8c5168f53742aed144e057c547800cd1"><div class="ttname"><a href="rm4__dma____private_8h.html#a1ff3622a26ea1a7a5755c10c265761f9a8c5168f53742aed144e057c547800cd1">DMA_SW</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:223</div></div>
<div class="ttc" id="structdma_base_html_a647b01abda73108ffbe8d6a51c0d2360"><div class="ttname"><a href="structdma_base.html#a647b01abda73108ffbe8d6a51c0d2360">dmaBase::rsvd21</a></div><div class="ttdeci">Luint32 rsvd21</div><div class="ttdoc">0x0100: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:103</div></div>
<div class="ttc" id="structdma_base_html_ab9ab32698b4abf06325fef7b4f44d2fa"><div class="ttname"><a href="structdma_base.html#ab9ab32698b4abf06325fef7b4f44d2fa">dmaBase::DMAPCR</a></div><div class="ttdeci">Luint32 DMAPCR</div><div class="ttdoc">0x01A8: Parity Control Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:145</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_abd9eed729f628663d34ec954f28881bc"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#abd9eed729f628663d34ec954f28881bc">RM4_DMA__CONTROL_T::WRSIZE</a></div><div class="ttdeci">Luint32 WRSIZE</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:408</div></div>
<div class="ttc" id="structdma_base_html_ac6cd68f327631d2b5590ef4379cdf881"><div class="ttname"><a href="structdma_base.html#ac6cd68f327631d2b5590ef4379cdf881">dmaBase::BTCMAP</a></div><div class="ttdeci">Luint32 BTCMAP</div><div class="ttdoc">0x00CC: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Mapping Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:90</div></div>
<div class="ttc" id="structdma_base_html_abfebae29c57a882305946536291a7d18"><div class="ttname"><a href="structdma_base.html#abfebae29c57a882305946536291a7d18">dmaBase::FBREG</a></div><div class="ttdeci">Luint32 FBREG</div><div class="ttdoc">0x0008: Fall Back Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:61</div></div>
<div class="ttc" id="structdma_base_html_ace996b7eebfb35e89c736981a8a43f11"><div class="ttname"><a href="structdma_base.html#ace996b7eebfb35e89c736981a8a43f11">dmaBase::rsvd31</a></div><div class="ttdeci">Luint32 rsvd31</div><div class="ttdoc">0x0174: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:132</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a0ab9aa800122acdee8e91e96fe2d81c0abfe9549dc7b2161ac1f9ef018f5113e6"><div class="ttname"><a href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0abfe9549dc7b2161ac1f9ef018f5113e6">ADDX_MODE__FIXED</a></div><div class="ttdoc">Fixed addressing mode. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:34</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a9d0ad62083aa63491e9973e0fc2074b9"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a9d0ad62083aa63491e9973e0fc2074b9">DMA_CH7</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:244</div></div>
<div class="ttc" id="structdma_base_html_aa0c05a6e62001c9a0d667950ce1d5f34"><div class="ttname"><a href="structdma_base.html#aa0c05a6e62001c9a0d667950ce1d5f34">dmaBase::DMAMPR</a></div><div class="ttdeci">struct dmaBase::@55 DMAMPR[4U]</div></div>
<div class="ttc" id="structdma_base_html_ad401a3d547da502d4a23f698d911fd61"><div class="ttname"><a href="structdma_base.html#ad401a3d547da502d4a23f698d911fd61">dmaBase::u32RM4_DMA_BASE__rsvd1</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd1</div><div class="ttdoc">0x0010: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:63</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_a846d8e3336d26a953338e4e66e1f9117"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a846d8e3336d26a953338e4e66e1f9117">RM4_DMA__CONTROL_T::DADD</a></div><div class="ttdeci">Luint32 DADD</div><div class="ttdoc">16.2.4.2 Initial Destination Address This field stores the absolute 32-bit destination address of the...</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:376</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a07f1a80f993475b1af8955817c2affcaa474ff8e0a9806515325781bc84f2dc28"><div class="ttname"><a href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affcaa474ff8e0a9806515325781bc84f2dc28">ACCESS_32_BIT</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:288</div></div>
<div class="ttc" id="structdma_base_html_a7a18c1132385e571b2730988898bdbea"><div class="ttname"><a href="structdma_base.html#a7a18c1132385e571b2730988898bdbea">dmaBase::LFSBOFFSET</a></div><div class="ttdeci">Luint32 LFSBOFFSET</div><div class="ttdoc">0x0164: LFSB Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:128</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155acb70dfefbba602ca11ee85569d584d6e"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155acb70dfefbba602ca11ee85569d584d6e">DMA_CH9</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:246</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155af95acbaa3a1cac969b211e89ec260fe3"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155af95acbaa3a1cac969b211e89ec260fe3">DMA_CH15</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:273</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a4643ac632c4965e5f237bfca7fe26ae3"><div class="ttname"><a href="rm4__dma____private_8h.html#a4643ac632c4965e5f237bfca7fe26ae3">RM4_DMA__BASE_T</a></div><div class="ttdeci">volatile struct dmaBase RM4_DMA__BASE_T</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a5e6de07c35b88ea2f863863809e9a0e6abffebd3c30ca436ca4670ce2d59b571f"><div class="ttname"><a href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6abffebd3c30ca436ca4670ce2d59b571f">INTERRUPT__HALF_BLOCK_COMPLETE</a></div><div class="ttdoc">Block transfer complete Interrupt. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:355</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a9c428bdd361c64dc051ab20834da1590"><div class="ttname"><a href="rm4__dma____private_8h.html#a9c428bdd361c64dc051ab20834da1590">RM4_DMA__REGION_T</a></div><div class="ttdeci">enum dmaREGION RM4_DMA__REGION_T</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155af74d767b93c802dfcfb6f65695813cc1"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155af74d767b93c802dfcfb6f65695813cc1">DMA_CH10</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:247</div></div>
<div class="ttc" id="structdma_base_html_a84210d5318a3cf1e913d3ef050efcdec"><div class="ttname"><a href="structdma_base.html#a84210d5318a3cf1e913d3ef050efcdec">dmaBase::rsvd25</a></div><div class="ttdeci">Luint32 rsvd25</div><div class="ttdoc">0x0120: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:111</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a6af989c2f8e27f4d462b05a909761979"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a6af989c2f8e27f4d462b05a909761979">DMA_CH3</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:240</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a5e6de07c35b88ea2f863863809e9a0e6af79e92b233c4fac290db95131ec3c566"><div class="ttname"><a href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6af79e92b233c4fac290db95131ec3c566">INTERRUPT__FRAME_TX_COMPLETE</a></div><div class="ttdoc">Frame transfer complete Interrupt. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:349</div></div>
<div class="ttc" id="structdma_base_html_ae5ec878c26497b8bb32f02c0b01a6c28"><div class="ttname"><a href="structdma_base.html#ae5ec878c26497b8bb32f02c0b01a6c28">dmaBase::rsvd22</a></div><div class="ttdeci">Luint32 rsvd22</div><div class="ttdoc">0x0108: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:105</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a07f1a80f993475b1af8955817c2affca"><div class="ttname"><a href="rm4__dma____private_8h.html#a07f1a80f993475b1af8955817c2affca">dmaACCESS</a></div><div class="ttdeci">dmaACCESS</div><div class="ttdoc">DMA ACESS WIDTH definitions. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:284</div></div>
<div class="ttc" id="structdma_base_html_adcabca7bedcfe396b02d76736bd65bbd"><div class="ttname"><a href="structdma_base.html#adcabca7bedcfe396b02d76736bd65bbd">dmaBase::rsvd11</a></div><div class="ttdeci">Luint32 rsvd11[4U]</div><div class="ttdoc">0x00A4 - 0xB0: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:83</div></div>
<div class="ttc" id="structdma_base_html_a5f569b51b759b4bef2ccdb66a4ab3169"><div class="ttname"><a href="structdma_base.html#a5f569b51b759b4bef2ccdb66a4ab3169">dmaBase::LFSINTENAR</a></div><div class="ttdeci">Luint32 LFSINTENAR</div><div class="ttdoc">0x00F4: INTERRUPT__LAST_FRAME_START Interrupt Enable Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:100</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_a956a2968140923a3909b3096c5e65499"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a956a2968140923a3909b3096c5e65499">RM4_DMA__CONTROL_T::CHCTRL</a></div><div class="ttdeci">Luint32 CHCTRL</div><div class="ttdoc">16.3.2.4 Channel Control Register (CHCTRL) </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:379</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_a492c3157648fae2283522d481e87de15"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a492c3157648fae2283522d481e87de15">RM4_DMA__CONTROL_T::RDSIZE</a></div><div class="ttdeci">Luint32 RDSIZE</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:405</div></div>
<div class="ttc" id="structdma_base_html_a16f05328c71b1a3eea2b70b3dc1f476f"><div class="ttname"><a href="structdma_base.html#a16f05328c71b1a3eea2b70b3dc1f476f">dmaBase::GCHIENAR</a></div><div class="ttdeci">Luint32 GCHIENAR</div><div class="ttdoc">0x004C: Global Channel Interrupt Enable Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:78</div></div>
<div class="ttc" id="structdma_base_html_a9f2761fb29446a39a8bd8f8b5705cb08"><div class="ttname"><a href="structdma_base.html#a9f2761fb29446a39a8bd8f8b5705cb08">dmaBase::PAACTC</a></div><div class="ttdeci">Luint32 PAACTC</div><div class="ttdoc">0x0194: </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:140</div></div>
<div class="ttc" id="structdma_base_html_a10411f5be623cca1867e6f7527ab4ae5"><div class="ttname"><a href="structdma_base.html#a10411f5be623cca1867e6f7527ab4ae5">dmaBase::BTCFLAG</a></div><div class="ttdeci">Luint32 BTCFLAG</div><div class="ttdoc">0x013C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Flag Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:118</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t_html_a58bd60dbafa588cfe7bf86507fae2460"><div class="ttname"><a href="struct_r_m4___d_m_a_____r_a_m_b_a_s_e___t.html#a58bd60dbafa588cfe7bf86507fae2460">RM4_DMA__RAMBASE_T::CHCTRL</a></div><div class="ttdeci">Luint32 CHCTRL</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:469</div></div>
<div class="ttc" id="structdma_base_html_ae10f665f2ec088c2d59dcd5f6299f339"><div class="ttname"><a href="structdma_base.html#ae10f665f2ec088c2d59dcd5f6299f339">dmaBase::STARTADD</a></div><div class="ttdeci">Luint32 STARTADD</div><div class="ttdoc">0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register ...</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:153</div></div>
<div class="ttc" id="structdma_base_html_a50e261694803f26b67bc097adabc2044"><div class="ttname"><a href="structdma_base.html#a50e261694803f26b67bc097adabc2044">dmaBase::BTCBOFFSET</a></div><div class="ttdeci">Luint32 BTCBOFFSET</div><div class="ttdoc">0x016C: BTCB Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:130</div></div>
<div class="ttc" id="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t_html_ae2d1dfd2f60165015faf993855feb6f2"><div class="ttname"><a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae2d1dfd2f60165015faf993855feb6f2">RM4_DMA__CONTROL_T::FRCNT</a></div><div class="ttdeci">Luint32 FRCNT</div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:382</div></div>
<div class="ttc" id="structdma_base_html_a3a2eb5feeef70a57c707adc2a65dc84b"><div class="ttname"><a href="structdma_base.html#a3a2eb5feeef70a57c707adc2a65dc84b">dmaBase::rsvd29</a></div><div class="ttdeci">Luint32 rsvd29</div><div class="ttdoc">0x0140: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:119</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a39f73e9ed4b198ba6fbb24042abdc5aca4eb78887c9f3eee53e448a5b4c53e7ec"><div class="ttname"><a href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5aca4eb78887c9f3eee53e448a5b4c53e7ec">DMA_REGION2</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:318</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a4d4af494534aee5053aebae9bc9a1fa8a4ffe959f091c61926ed8ff11a75d727e"><div class="ttname"><a href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a4ffe959f091c61926ed8ff11a75d727e">WRITEONLY</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:334</div></div>
<div class="ttc" id="structdma_base_html_adcd40379120f09ddf29c357943b1ec27"><div class="ttname"><a href="structdma_base.html#adcd40379120f09ddf29c357943b1ec27">dmaBase::BTCINTENAS</a></div><div class="ttdeci">Luint32 BTCINTENAS</div><div class="ttdoc">0x010C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:106</div></div>
<div class="ttc" id="structdma_base_html_ad61b74a104c1f2b6c0d47077b877fb7a"><div class="ttname"><a href="structdma_base.html#ad61b74a104c1f2b6c0d47077b877fb7a">dmaBase::LFSAOFFSET</a></div><div class="ttdeci">Luint32 LFSAOFFSET</div><div class="ttdoc">0x0150: LFSA Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:123</div></div>
<div class="ttc" id="structdma_base_html_a285e9950505cd589a3735c2ff8cc42e1"><div class="ttname"><a href="structdma_base.html#a285e9950505cd589a3735c2ff8cc42e1">dmaBase::rsvd20</a></div><div class="ttdeci">Luint32 rsvd20</div><div class="ttdoc">0x00F8: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:101</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_adf2215573c59823eb83976c02e3815b3"><div class="ttname"><a href="rm4__dma____private_8h.html#adf2215573c59823eb83976c02e3815b3">dmaPRIORITY</a></div><div class="ttdeci">dmaPRIORITY</div><div class="ttdoc">DMA Channel Priority. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:300</div></div>
<div class="ttc" id="structdma_base_html"><div class="ttname"><a href="structdma_base.html">dmaBase</a></div><div class="ttdoc">DMA Register Frame Definition. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:56</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a4d4af494534aee5053aebae9bc9a1fa8a626af06d585fcb18d2cd6cdec0d235cf"><div class="ttname"><a href="rm4__dma____private_8h.html#a4d4af494534aee5053aebae9bc9a1fa8a626af06d585fcb18d2cd6cdec0d235cf">READONLY</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:333</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a39f73e9ed4b198ba6fbb24042abdc5acab07bfa9020a1c2186b159f29804e46df"><div class="ttname"><a href="rm4__dma____private_8h.html#a39f73e9ed4b198ba6fbb24042abdc5acab07bfa9020a1c2186b159f29804e46df">DMA_REGION3</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:319</div></div>
<div class="ttc" id="structdma_base_html_ab257511b382004c95df0355d3785b2fc"><div class="ttname"><a href="structdma_base.html#ab257511b382004c95df0355d3785b2fc">dmaBase::DMASTAT</a></div><div class="ttdeci">Luint32 DMASTAT</div><div class="ttdoc">0x000C: Status Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:62</div></div>
<div class="ttc" id="structdma_base_html_a02ddadeed7911410c81211f7cc485a62"><div class="ttname"><a href="structdma_base.html#a02ddadeed7911410c81211f7cc485a62">dmaBase::DMAMPST</a></div><div class="ttdeci">Luint32 DMAMPST</div><div class="ttdoc">0x01B4: DMA Memory Protection Status Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:148</div></div>
<div class="ttc" id="structdma_base_html_a2c52ab0fc883648256f1fe48ad3d1309"><div class="ttname"><a href="structdma_base.html#a2c52ab0fc883648256f1fe48ad3d1309">dmaBase::PBACSADDR</a></div><div class="ttdeci">Luint32 PBACSADDR</div><div class="ttdoc">0x0198: Port B Active Channel Source Address Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:141</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a64b6d649658e2568e660b6bd3b2710bf"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a64b6d649658e2568e660b6bd3b2710bf">DMA_CH12</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:249</div></div>
<div class="ttc" id="structdma_base_html_a642c3d4db575963ead8baef6beffa520"><div class="ttname"><a href="structdma_base.html#a642c3d4db575963ead8baef6beffa520">dmaBase::rsvd28</a></div><div class="ttdeci">Luint32 rsvd28</div><div class="ttdoc">0x0138: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:117</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a5e6de07c35b88ea2f863863809e9a0e6ac7c562fb7d6a4f0516c14efcb8aec539"><div class="ttname"><a href="rm4__dma____private_8h.html#a5e6de07c35b88ea2f863863809e9a0e6ac7c562fb7d6a4f0516c14efcb8aec539">INTERRUPT__BLOCK_TX_COMPLETE</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:358</div></div>
<div class="ttc" id="structdma_base_html_aea2af081c85ff629f2f3311cf70959d3"><div class="ttname"><a href="structdma_base.html#aea2af081c85ff629f2f3311cf70959d3">dmaBase::FTCINTENAR</a></div><div class="ttdeci">Luint32 FTCINTENAR</div><div class="ttdoc">0x00E4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Reset </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:96</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a0ab9aa800122acdee8e91e96fe2d81c0a42c73622f76f1324cd15b6bcb5bfe56e"><div class="ttname"><a href="rm4__dma____private_8h.html#a0ab9aa800122acdee8e91e96fe2d81c0a42c73622f76f1324cd15b6bcb5bfe56e">ADDX_MODE__OFFSET</a></div><div class="ttdoc">Offset addressing mode. </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:40</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a5b88330b8095d765e3c649e2551bff0c"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a5b88330b8095d765e3c649e2551bff0c">DMA_CH1</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:238</div></div>
<div class="ttc" id="structdma_base_html_af24b8eef5947d0fa8613c4413f73b5a6"><div class="ttname"><a href="structdma_base.html#af24b8eef5947d0fa8613c4413f73b5a6">dmaBase::u32RM4_DMA_BASE__rsvd3</a></div><div class="ttdeci">Luint32 u32RM4_DMA_BASE__rsvd3</div><div class="ttdoc">0x0020: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:67</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a768248d56aeedbee2d097fa3e1b69f18"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a768248d56aeedbee2d097fa3e1b69f18">DMA_CH4</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:241</div></div>
<div class="ttc" id="rm4__dma____private_8h_html_a3ec0f409ee46c4d93246adb76bb6a155a489412c6cc8f1c52d4b977822f2000a1"><div class="ttname"><a href="rm4__dma____private_8h.html#a3ec0f409ee46c4d93246adb76bb6a155a489412c6cc8f1c52d4b977822f2000a1">DMA_CH11</a></div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:248</div></div>
<div class="ttc" id="structdma_base_html_ac8ecd493716db2ca75379d419ba80a0b"><div class="ttname"><a href="structdma_base.html#ac8ecd493716db2ca75379d419ba80a0b">dmaBase::PAACDADDR</a></div><div class="ttdeci">Luint32 PAACDADDR</div><div class="ttdoc">0x0190: </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:139</div></div>
<div class="ttc" id="structdma_base_html_a2e664cd6c2f20ca4d4362ace138ce5a0"><div class="ttname"><a href="structdma_base.html#a2e664cd6c2f20ca4d4362ace138ce5a0">dmaBase::FTCAOFFSET</a></div><div class="ttdeci">Luint32 FTCAOFFSET</div><div class="ttdoc">0x014C: FTCA Interrupt Channel Offset Register </div><div class="ttdef"><b>Definition:</b> rm4_dma__private.h:122</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_dc98f92186e271c28853bbcd79831885.html">LCCM229__RM4__DMA</a></li><li class="navelem"><a class="el" href="rm4__dma____private_8h.html">rm4_dma__private.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
