// Seed: 2705071463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  assign module_1.id_2 = 0;
  integer id_7 = id_6;
  final $display;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1'b0) -1) id_2 = -1'h0;
  always #(-1  : id_2  : 1) @(posedge -1 % id_1 + $display(1)) id_1 <= -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  id_3(
      .id_0(-1 - 1), .id_1(id_2), .id_2(id_2 + id_1)
  );
endmodule
