<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Aug 15 18:01:15 2024" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu7ev" NAME="bd_0" PACKAGE="ffvc1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="200000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="128" NAME="lpcore_anti_message_stream_0_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_anti_message_stream_0_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_anti_message_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_0_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_anti_message_stream_0_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_anti_message_stream_0_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_0_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_anti_message_stream_0_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="128" NAME="lpcore_anti_message_stream_1_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_1_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_anti_message_stream_1_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_anti_message_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_1_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_anti_message_stream_1_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_anti_message_stream_1_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_1_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_anti_message_stream_1_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="128" NAME="lpcore_cancellation_unit_output_stream_0_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_0_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_cancellation_unit_output_stream_0_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_cancellation_unit_output_stream_0_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_0_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_cancellation_unit_output_stream_0_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_cancellation_unit_output_stream_0_wr_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_0_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_cancellation_unit_output_stream_0_write"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="128" NAME="lpcore_cancellation_unit_output_stream_1_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_1_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_cancellation_unit_output_stream_1_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_cancellation_unit_output_stream_1_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_1_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_cancellation_unit_output_stream_1_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_cancellation_unit_output_stream_1_wr_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_1_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_cancellation_unit_output_stream_1_write"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="lpcore_commit_time_stream_0_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_commit_time_stream_0_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_commit_time_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_0_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_commit_time_stream_0_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_commit_time_stream_0_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_0_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_commit_time_stream_0_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="lpcore_commit_time_stream_1_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_1_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_commit_time_stream_1_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_commit_time_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_1_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_commit_time_stream_1_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_commit_time_stream_1_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_1_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_commit_time_stream_1_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="128" NAME="lpcore_enqueue_event_stream_0_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_enqueue_event_stream_0_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_enqueue_event_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_0_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_enqueue_event_stream_0_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_enqueue_event_stream_0_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_0_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_enqueue_event_stream_0_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="128" NAME="lpcore_enqueue_event_stream_1_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_1_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_enqueue_event_stream_1_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_enqueue_event_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_1_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_enqueue_event_stream_1_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_enqueue_event_stream_1_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_1_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_enqueue_event_stream_1_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="lpcore_event_queue_full_stream_0_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_0_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_event_queue_full_stream_0_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_event_queue_full_stream_0_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_0_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_event_queue_full_stream_0_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_event_queue_full_stream_0_wr_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_0_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_event_queue_full_stream_0_write"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="lpcore_event_queue_full_stream_1_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_1_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_event_queue_full_stream_1_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_event_queue_full_stream_1_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_1_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_event_queue_full_stream_1_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_event_queue_full_stream_1_wr_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_1_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_event_queue_full_stream_1_write"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="128" NAME="lpcore_init_event_stream_0_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_init_event_stream_0_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_init_event_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_0_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_init_event_stream_0_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_init_event_stream_0_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_0_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_init_event_stream_0_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="128" NAME="lpcore_init_event_stream_1_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_1_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_init_event_stream_1_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_init_event_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_1_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_init_event_stream_1_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_init_event_stream_1_rd_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_1_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_init_event_stream_1_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="128" NAME="lpcore_output_event_stream_0_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_0_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_output_event_stream_0_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_output_event_stream_0_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_0_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_output_event_stream_0_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_output_event_stream_0_wr_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_0_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_output_event_stream_0_write"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="128" NAME="lpcore_output_event_stream_1_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_1_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_output_event_stream_1_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lpcore_output_event_stream_1_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_1_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_output_event_stream_1_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lpcore_output_event_stream_1_wr_en" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_1_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="lpcore_output_event_stream_1_write"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_anti_message_stream_0" NAME="lpcore_anti_message_stream_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_anti_message_stream_0_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_anti_message_stream_0_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_anti_message_stream_0_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_anti_message_stream_1" NAME="lpcore_anti_message_stream_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_anti_message_stream_1_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_anti_message_stream_1_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_anti_message_stream_1_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_cancellation_unit_output_stream_0" NAME="lpcore_cancellation_unit_output_stream_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_cancellation_unit_output_stream_0_wr_data"/>
        <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_cancellation_unit_output_stream_0_full_n"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_cancellation_unit_output_stream_0_wr_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_cancellation_unit_output_stream_1" NAME="lpcore_cancellation_unit_output_stream_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_cancellation_unit_output_stream_1_wr_data"/>
        <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_cancellation_unit_output_stream_1_full_n"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_cancellation_unit_output_stream_1_wr_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_commit_time_stream_0" NAME="lpcore_commit_time_stream_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_commit_time_stream_0_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_commit_time_stream_0_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_commit_time_stream_0_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_commit_time_stream_1" NAME="lpcore_commit_time_stream_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_commit_time_stream_1_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_commit_time_stream_1_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_commit_time_stream_1_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_enqueue_event_stream_0" NAME="lpcore_enqueue_event_stream_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_enqueue_event_stream_0_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_enqueue_event_stream_0_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_enqueue_event_stream_0_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_enqueue_event_stream_1" NAME="lpcore_enqueue_event_stream_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_enqueue_event_stream_1_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_enqueue_event_stream_1_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_enqueue_event_stream_1_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_event_queue_full_stream_0" NAME="lpcore_event_queue_full_stream_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_event_queue_full_stream_0_wr_data"/>
        <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_event_queue_full_stream_0_full_n"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_event_queue_full_stream_0_wr_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_event_queue_full_stream_1" NAME="lpcore_event_queue_full_stream_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_event_queue_full_stream_1_wr_data"/>
        <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_event_queue_full_stream_1_full_n"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_event_queue_full_stream_1_wr_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_init_event_stream_0" NAME="lpcore_init_event_stream_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_init_event_stream_0_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_init_event_stream_0_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_init_event_stream_0_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_init_event_stream_1" NAME="lpcore_init_event_stream_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_init_event_stream_1_rd_data"/>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_init_event_stream_1_empty_n"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_init_event_stream_1_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_output_event_stream_0" NAME="lpcore_output_event_stream_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_output_event_stream_0_wr_data"/>
        <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_output_event_stream_0_full_n"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_output_event_stream_0_wr_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_lpcore_output_event_stream_1" NAME="lpcore_output_event_stream_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_output_event_stream_1_wr_data"/>
        <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_output_event_stream_1_full_n"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_output_event_stream_1_wr_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2113691459" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="simulation_top" VLNV="xilinx.com:hls:simulation_top:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="128" NAME="lpcore_init_event_stream_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_init_event_stream_0_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_init_event_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_0_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_init_event_stream_0_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_init_event_stream_0_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_0_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_init_event_stream_0_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="128" NAME="lpcore_init_event_stream_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_init_event_stream_1_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_init_event_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_1_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_init_event_stream_1_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_init_event_stream_1_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_init_event_stream_1_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_init_event_stream_1_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="lpcore_event_queue_full_stream_0_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_event_queue_full_stream_0_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_event_queue_full_stream_0_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_0_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_event_queue_full_stream_0_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_event_queue_full_stream_0_write" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_event_queue_full_stream_0_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="lpcore_event_queue_full_stream_1_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_1_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_event_queue_full_stream_1_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_event_queue_full_stream_1_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_1_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_event_queue_full_stream_1_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_event_queue_full_stream_1_write" SIGIS="undef" SIGNAME="hls_inst_lpcore_event_queue_full_stream_1_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_event_queue_full_stream_1_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="128" NAME="lpcore_anti_message_stream_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_anti_message_stream_0_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_anti_message_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_0_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_anti_message_stream_0_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_anti_message_stream_0_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_0_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_anti_message_stream_0_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="128" NAME="lpcore_anti_message_stream_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_anti_message_stream_1_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_anti_message_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_1_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_anti_message_stream_1_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_anti_message_stream_1_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_anti_message_stream_1_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_anti_message_stream_1_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="128" NAME="lpcore_enqueue_event_stream_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_enqueue_event_stream_0_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_enqueue_event_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_0_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_enqueue_event_stream_0_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_enqueue_event_stream_0_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_0_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_enqueue_event_stream_0_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="128" NAME="lpcore_enqueue_event_stream_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_enqueue_event_stream_1_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_enqueue_event_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_1_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_enqueue_event_stream_1_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_enqueue_event_stream_1_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_enqueue_event_stream_1_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_enqueue_event_stream_1_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="128" NAME="lpcore_output_event_stream_0_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_output_event_stream_0_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_output_event_stream_0_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_0_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_output_event_stream_0_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_output_event_stream_0_write" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_output_event_stream_0_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="128" NAME="lpcore_output_event_stream_1_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_1_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_output_event_stream_1_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_output_event_stream_1_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_1_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_output_event_stream_1_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_output_event_stream_1_write" SIGIS="undef" SIGNAME="hls_inst_lpcore_output_event_stream_1_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_output_event_stream_1_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="128" NAME="lpcore_cancellation_unit_output_stream_0_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_cancellation_unit_output_stream_0_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_cancellation_unit_output_stream_0_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_0_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_cancellation_unit_output_stream_0_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_cancellation_unit_output_stream_0_write" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_cancellation_unit_output_stream_0_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="128" NAME="lpcore_cancellation_unit_output_stream_1_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_1_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_cancellation_unit_output_stream_1_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_cancellation_unit_output_stream_1_full_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_1_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_cancellation_unit_output_stream_1_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_cancellation_unit_output_stream_1_write" SIGIS="undef" SIGNAME="hls_inst_lpcore_cancellation_unit_output_stream_1_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_cancellation_unit_output_stream_1_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lpcore_commit_time_stream_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_commit_time_stream_0_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_commit_time_stream_0_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_0_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_commit_time_stream_0_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_commit_time_stream_0_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_0_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_commit_time_stream_0_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lpcore_commit_time_stream_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_commit_time_stream_1_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lpcore_commit_time_stream_1_empty_n" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_1_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_commit_time_stream_1_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lpcore_commit_time_stream_1_read" SIGIS="undef" SIGNAME="hls_inst_lpcore_commit_time_stream_1_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="lpcore_commit_time_stream_1_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_init_event_stream_0" NAME="lpcore_init_event_stream_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_init_event_stream_0_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_init_event_stream_0_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_init_event_stream_0_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_init_event_stream_1" NAME="lpcore_init_event_stream_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_init_event_stream_1_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_init_event_stream_1_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_init_event_stream_1_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_event_queue_full_stream_0" NAME="lpcore_event_queue_full_stream_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_event_queue_full_stream_0_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_event_queue_full_stream_0_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_event_queue_full_stream_0_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_event_queue_full_stream_1" NAME="lpcore_event_queue_full_stream_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_event_queue_full_stream_1_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_event_queue_full_stream_1_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_event_queue_full_stream_1_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_anti_message_stream_0" NAME="lpcore_anti_message_stream_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_anti_message_stream_0_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_anti_message_stream_0_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_anti_message_stream_0_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_anti_message_stream_1" NAME="lpcore_anti_message_stream_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_anti_message_stream_1_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_anti_message_stream_1_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_anti_message_stream_1_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_enqueue_event_stream_0" NAME="lpcore_enqueue_event_stream_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_enqueue_event_stream_0_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_enqueue_event_stream_0_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_enqueue_event_stream_0_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_enqueue_event_stream_1" NAME="lpcore_enqueue_event_stream_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_enqueue_event_stream_1_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_enqueue_event_stream_1_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_enqueue_event_stream_1_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_output_event_stream_0" NAME="lpcore_output_event_stream_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_output_event_stream_0_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_output_event_stream_0_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_output_event_stream_0_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_output_event_stream_1" NAME="lpcore_output_event_stream_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_output_event_stream_1_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_output_event_stream_1_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_output_event_stream_1_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_cancellation_unit_output_stream_0" NAME="lpcore_cancellation_unit_output_stream_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_cancellation_unit_output_stream_0_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_cancellation_unit_output_stream_0_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_cancellation_unit_output_stream_0_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_cancellation_unit_output_stream_1" NAME="lpcore_cancellation_unit_output_stream_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="lpcore_cancellation_unit_output_stream_1_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="lpcore_cancellation_unit_output_stream_1_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="lpcore_cancellation_unit_output_stream_1_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_commit_time_stream_0" NAME="lpcore_commit_time_stream_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_commit_time_stream_0_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_commit_time_stream_0_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_commit_time_stream_0_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_lpcore_commit_time_stream_1" NAME="lpcore_commit_time_stream_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="lpcore_commit_time_stream_1_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="lpcore_commit_time_stream_1_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="lpcore_commit_time_stream_1_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
