flat memori model tz anomebot comput memori comput system design flat memori model refer linear address paradigm cpu directli sequenti address memori locat resort sort bank switch memori segment page scheme memori manag logicalto physic address translat implement top flat memori model order facilit oper system function resourc protect multitask increas memori capac limit impos processor physic address space key featur flat memori model entir memori space linear sequenti contigu address maxbyt memori manag option dictat cpu architectur simpl control singl task embed applic memori manag need desir flat memori model appropri simplest interfac programm point view direct access memori locat minimum design complex gener purpos comput system requir multitask resourc alloc protect flat memori system augment memori manag scheme typic implement combin dedic hardwar insid cpu softwar built oper system flat memori model physic address level greatest flexibl implement type memori manag vast major processor architectur implement flat memori design includ earli bit processor motorola seri origin intel except rule implement segment memori model provid easi form memori manag flexibl boundari earli oper system do modern memori model fall three categori flat memori model simpl interfac programm clean design greatest flexibl minimum hardwar cpu real estat simpl control applic maximum execut speed suitabl gener comput multitask oper system enhanc addit memori manag hardwaresoftwar case modern cisc processor implement advanc memori manag protect technolog flat memori model page memori model suitabl multitask gener oper system design resourc protect alloc suitabl virtual memori implement cpu real estat lower speed complex program rigid boundari memori effici segment memori model page memori page achiev implicit addit shift regist segmentoffset variabl boundari effici flexibl page memori model complex awkward programm point view difficult compil overlap poor resourc protect isol address translat correspond segmentoffset combin resolv physic address greater chanc program error implement origin intel support subsequ machin day pentium core processor memori model remain machin provid multimod oper rare oper compat segment mode architectur oper real compat mode physic address comput address segment offset bit segment regist shift left bit bit offset bit address final confus relationship flat memori model von neumann harvard architectur von neumann architectur specifi instruct data store memori transfer bu type architectur space effici memori program data vice versa type architectur gener comput harvard architectur hand separ instruct data separ memori typic access separ buse benefit increas system perform data instruct code futur instruct fetch time harvard architectur instruct data buse speed geometri drawback harvard architectur forc design assumpt ratio instruct data memori memori realloc time system unavoid wast type architectur digit signal process real time control ultrahigh speed risc applic perform maximum secondari point architectur claim memori address model flat segment page memori model comput address space