
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1062.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/top_module.vhd:19]
INFO: [Synth 8-638] synthesizing module 'state_machine' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/state_machine.vhd:16]
WARNING: [Synth 8-614] signal 'btn_extra' is read in the process but is not in the sensitivity list [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/state_machine.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (1#1) [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/state_machine.vhd:16]
INFO: [Synth 8-638] synthesizing module 'settings' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/settings.vhd:14]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/settings.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'settings' (2#1) [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/settings.vhd:14]
INFO: [Synth 8-638] synthesizing module 'apuesta' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/apuesta.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'apuesta' (3#1) [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/apuesta.vhd:14]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/clk_manager.vhd:17]
WARNING: [Synth 8-614] signal 'level' is read in the process but is not in the sensitivity list [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/clk_manager.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (4#1) [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/clk_manager.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ruleta' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/ruleta.vhd:14]
WARNING: [Synth 8-614] signal 'state_r' is read in the process but is not in the sensitivity list [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/ruleta.vhd:21]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/ruleta.vhd:21]
WARNING: [Synth 8-614] signal 'stop' is read in the process but is not in the sensitivity list [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/ruleta.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ruleta' (5#1) [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/ruleta.vhd:14]
INFO: [Synth 8-638] synthesizing module 'led_controller' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/led_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'led_controller' (6#1) [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/led_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/top_module.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1062.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.547 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1062.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1130.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1130.863 ; gain = 68.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1130.863 ; gain = 68.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1130.863 ; gain = 68.316
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'state_machine'
INFO: [Synth 8-802] inferred FSM for state register 'difficulty_reg' in module 'settings'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 apuesta |                               01 |                               01
                  ruleta |                               10 |                               10
               resultado |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             1000
                 iSTATE0 |                            00010 |                             1100
                 iSTATE1 |                            00100 |                             1110
                 iSTATE3 |                            01000 |                             1111
                 iSTATE2 |                            10000 |                             0000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'difficulty_reg' using encoding 'one-hot' in module 'settings'
WARNING: [Synth 8-327] inferring latch for variable 'leds_reg' [C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.srcs/sources_1/new/led_controller.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1130.863 ; gain = 68.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.863 ; gain = 68.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1130.863 ; gain = 68.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.582 ; gain = 77.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     4|
|4     |LUT2   |   107|
|5     |LUT3   |     6|
|6     |LUT4   |    19|
|7     |LUT5   |    34|
|8     |LUT6   |    18|
|9     |FDRE   |    82|
|10    |FDSE   |    13|
|11    |IBUF   |     9|
|12    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1150.020 ; gain = 19.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1150.020 ; gain = 87.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1157.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 1161.609 ; gain = 99.062
INFO: [Common 17-1381] The checkpoint 'C:/Users/Karlsen/Sep-repository/Proyecto_1/Test_Proyecto_1/Test_Proyecto_1/Test_Proyecto_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  6 17:40:29 2025...
