# compile vhdl design source files
vhdl xil_defaultlib  "topmodule_tb_func_synth.vhd"
vhdl xil_defaultlib  "../../../../I2CTest.srcs/sim_1/new/topmodule_tb.vhd"

# Do not sort compile order
nosort
