$date
	Sun Oct 23 09:54:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#456871
b1111 !
1"
#456874
b1111 &
b1111 %
1$
#456875
0"
#456878
b101110 &
b101110 %
#456882
b10111 &
b10111 %
#456886
b1000110 &
b1000110 %
#456890
b100011 &
b100011 %
#456894
b1101010 &
b1101010 %
#456898
b110101 &
b110101 %
#456902
b10100000 &
b10100000 %
#456906
b1010000 &
b1010000 %
#456910
b101000 &
b101000 %
#456914
b10100 &
b10100 %
#456918
b1010 &
b1010 %
#456922
b101 &
b101 %
#456926
b10000 &
b10000 %
#456930
b1000 &
b1000 %
#456934
b100 &
b100 %
#456938
b10 &
b10 %
#456942
b1 &
1#
b1 %
#456946
b0 &
b0 %
0#
0$
#1456662
b1101 &
b1101 %
1$
b1101 !
1"
#1456663
0"
#1456666
b101000 &
b101000 %
#1456670
b10100 &
b10100 %
#1456674
b1010 &
b1010 %
#1456678
b101 &
b101 %
#1456682
b10000 &
b10000 %
#1456686
b1000 &
b1000 %
#1456690
b100 &
b100 %
#1456694
b10 &
b10 %
#1456698
b1 &
b1 %
1#
#1456702
b0 &
0#
b0 %
0$
#2483024
b10100 !
1"
#2483026
b10100 &
b10100 %
1$
#2483027
0"
#2483030
b1010 &
b1010 %
#2483034
b101 &
b101 %
#2483038
b10000 &
b10000 %
#2483042
b1000 &
b1000 %
#2483046
b100 &
b100 %
#2483050
b10 &
b10 %
#2483054
b1 &
1#
b1 %
#2483058
b0 &
b0 %
0#
0$
#4500012
