// Seed: 1933551540
module module_0 (
    output wand id_0,
    input  wand id_1,
    input  tri  id_2,
    input  tri0 id_3,
    id_8,
    input  wand id_4,
    input  wire id_5,
    input  wire id_6
);
  assign id_0 = id_4;
  assign id_0 = id_2.id_8;
  wire id_9;
  assign id_0 = id_4;
  wire id_10;
  wor  id_11 = id_1;
  wire id_12, id_13, id_14, id_15;
  assign id_11 = 1;
  wire id_16;
  wand id_17 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output wand id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input wire id_6,
    output logic id_7,
    output supply1 id_8,
    input wor id_9,
    output tri0 id_10
);
  wire id_12;
  initial
    if (id_5)
      if (1) id_7 <= 1;
      else id_0 <= 1'b0 - id_4;
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_6,
      id_5,
      id_9,
      id_9,
      id_9
  );
  id_14(
      .id_0(id_13)
  );
  wire id_15;
endmodule
