m255
K3
13
cModel Technology
Z0 dH:\Project\Symbol_Generator_Project
T_opt
Z1 V:A95bZ_D9=jjcU8`iOmPd1
Z2 04 10 14 work mds_top_tb sim_mds_top_tb 1
Z3 =2-001cc0940273-50d37fe9-176-10fc
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 n@_opt
Z6 OE;O;6.6b;45
Z7 dH:\Project\Symbol_Generator_Project
T_opt1
Z8 VVQQQL8`j2`4n@ASm1f9G:2
R2
Z9 =1-f46d040981b3-50fbada0-5b-9a58
R4
Z10 n@_opt1
R6
R7
T_opt2
Z11 VZi@KB37Dhl1CT^aiSk4IK3
R2
Z12 =1-bcaec54d8d60-510949b2-261-2d2c
R4
Z13 n@_opt2
Z14 OL;O;10.0c;49
R7
Ea_graycounter
Z15 w1323844998
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z17 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z18 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z19 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z20 dH:\Project\SG_Project
Z21 8H:/Project/SG_Project/VHDL/altera_mf.vhd
Z22 FH:/Project/SG_Project/VHDL/altera_mf.vhd
l0
Z23 L48991
Z24 VZC3T;X]0Ck]G1UaShb=m]0
Z25 OL;C;10.0c;49
32
Z26 !s108 1359563064.870000
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/altera_mf.vhd|
Z28 !s107 H:/Project/SG_Project/VHDL/altera_mf.vhd|
Z29 o-work work -2002 -explicit
Z30 tExplicit 1
Z31 !s100 o?=_DI5gKHa<U4T`ce^kS2
Abehavior
R16
R17
R18
R19
Z32 DEx4 work 13 a_graycounter 0 22 ZC3T;X]0Ck]G1UaShb=m]0
Z33 l49022
Z34 L49016
Z35 V1e>DR]M3V<nKYeo?_H5Me2
R25
32
R26
R27
R28
R29
R30
Z36 !s100 Mggzo85g2hW]2d4P3>ZFF1
Eaddr_calc
Z37 w1352214344
Z38 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
Z39 DPx4 ieee 11 numeric_std 0 22 k7B<7GmYYYmX;0X]XHFD10
R17
R16
R18
R19
R20
Z40 8H:/Project/SG_Project/VHDL/addr_calc.vhd
Z41 FH:/Project/SG_Project/VHDL/addr_calc.vhd
l0
L61
Z42 V0E[JG:]jV[f6MU3m:9k<g1
R25
32
Z43 !s108 1359563063.086000
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/addr_calc.vhd|
Z45 !s107 H:/Project/SG_Project/VHDL/addr_calc.vhd|
R29
R30
Z46 !s100 c2ih3JiJGhc0hNh?Jz4f<2
Aarc_addr_calc
R38
R39
R17
R16
R18
R19
Z47 DEx4 work 9 addr_calc 0 22 0E[JG:]jV[f6MU3m:9k<g1
l208
L102
Z48 VCS?_h:d>T2UmhE3=YXWTF1
R25
32
R43
R44
R45
R29
R30
Z49 !s100 TXjFH:2ToR0MVi:ihlSW61
Ealt3pram
R15
Z50 DPx4 work 25 altera_mf_hint_evaluation 0 22 j@0iE1j2kCDVkSaA@Y4h21
Z51 DEx4 work 10 altsyncram 0 22 6C6feaH;aNW:mB;?O^Jg02
Z52 DPx4 work 24 altera_common_conversion 0 22 2Y>S@O]2`SaUcRzXo?9z20
Z53 DPx4 work 22 altera_device_families 0 22 fZfOLH]WnzL@eDo[1imDf2
R16
R17
R18
R19
R20
R21
R22
l0
Z54 L41824
Z55 V<<QY9J`UYf8bYa6g0haQe0
R25
32
R26
R27
R28
R29
R30
Z56 !s100 dMoL5?>>I]JJf7>3W1CA<1
Abehavior
R50
R52
R53
R16
R17
R18
R19
Z57 DEx4 work 8 alt3pram 0 22 <<QY9J`UYf8bYa6g0haQe0
Z58 l42164
Z59 L41875
Z60 V?hoXVD_]fbLlSh6j<gmz90
R25
32
R26
R27
R28
R29
R30
Z61 !s100 Zc^GBSAn@R[oHD;iLD2hE2
Ealtaccumulate
R15
R17
R18
R19
R20
R21
R22
l0
Z62 L16832
Z63 Vh2FF?no`[_Ak=eL=c^h[Z0
R25
32
R26
R27
R28
R29
R30
Z64 !s100 _ibE16gGX>IlWInF=b]dg3
Abehaviour
R17
R18
R19
Z65 DEx4 work 13 altaccumulate 0 22 h2FF?no`[_Ak=eL=c^h[Z0
Z66 l16879
Z67 L16865
Z68 VH6W>58[nS=Z:mN`dQijkL1
R25
32
R26
R27
R28
R29
R30
Z69 !s100 n=P[EjdfKQzY;Zb7oalaJ0
Ealtcam
R15
R52
R16
R17
R18
R19
R20
R21
R22
l0
Z70 L34987
Z71 VecMofGW7FXbaXO59fP;D:1
R25
32
R26
R27
R28
R29
R30
Z72 !s100 UjY>Bzh9ZA_bXzgo9K=iK2
Abehave
R52
R16
R17
R18
R19
Z73 DEx4 work 6 altcam 0 22 ecMofGW7FXbaXO59fP;D:1
Z74 l35692
Z75 L35641
Z76 VHfYUBJFInQdHYZ=m9jKN[0
R25
32
R26
R27
R28
R29
R30
Z77 !s100 4SicI^WFKDUNYXcSSm9902
Ealtclklock
R15
R53
R18
R19
R20
R21
R22
l0
Z78 L27485
Z79 V:le[]nk@zLeTkE85hWdNB0
R25
32
R26
R27
R28
R29
R30
Z80 !s100 aX]8I4RMFJj_Ca^@l[kVg3
Abehavior
R53
R18
R19
Z81 DEx4 work 10 altclklock 0 22 :le[]nk@zLeTkE85hWdNB0
Z82 l27607
Z83 L27597
Z84 VIzl^?P6zGkeBRR69ji^De1
R25
32
R26
R27
R28
R29
R30
Z85 !s100 lgoZC6?Qj^hl__IYFEJE:0
Ealtddio_bidir
R15
Z86 DEx4 work 11 altddio_out 0 22 kTNeUZIHcY[`L=XGK??7B3
R53
Z87 DEx4 work 10 altddio_in 0 22 6ZMd662UT?e`3PC3Hom9l1
R18
R19
R20
R21
R22
l0
Z88 L28583
Z89 VWT3mljAOX=;:W@9mHOIS@1
R25
32
R26
R27
R28
R29
R30
Z90 !s100 Om8K1i0`ADGaC>a0BU`Om0
Astruct
R53
R18
R19
Z91 DEx4 work 13 altddio_bidir 0 22 WT3mljAOX=;:W@9mHOIS@1
Z92 l28683
Z93 L28638
Z94 Vhb]YTd2UdgefITFVU=8lY1
R25
32
R26
R27
R28
R29
R30
Z95 !s100 ?WTg<8`:iK`74TdoSd]3<2
Ealtddio_in
R15
R53
R18
R19
R20
R21
R22
l0
Z96 L28176
Z97 V6ZMd662UT?e`3PC3Hom9l1
R25
32
R26
R27
R28
R29
R30
Z98 !s100 Cz8NcM_Y6_2a9C4cokO1P3
Abehave
R53
R18
R19
R87
Z99 l28204
Z100 L28203
Z101 VHLE=1kE]EBg9DlTF1>K6[3
R25
32
R26
R27
R28
R29
R30
Z102 !s100 lRJ7b5f@zJ3DG>R[K<[`f2
Ealtddio_out
R15
R53
R18
R19
R20
R21
R22
l0
Z103 L28381
Z104 VkTNeUZIHcY[`L=XGK??7B3
R25
32
R26
R27
R28
R29
R30
Z105 !s100 [nNVhXC`N8AWZg`@b=dVF2
Abehave
R53
R18
R19
R86
Z106 l28429
Z107 L28414
Z108 VI2`fj]V<ZcXoZTjEIUe^Q0
R25
32
R26
R27
R28
R29
R30
Z109 !s100 b@YZMjzH1h_1eFWn2n=e:0
Ealtdpram
R15
R52
R53
R16
R17
R18
R19
R20
R21
R22
l0
Z110 L37436
Z111 VLIP1V`gaAnf8X>E_VO62n3
R25
32
R26
R27
R28
R29
R30
Z112 !s100 ZA4OAU39]BnZTOdVo5zoo1
Abehavior
R52
R53
R16
R17
R18
R19
Z113 DEx4 work 8 altdpram 0 22 LIP1V`gaAnf8X>E_VO62n3
Z114 l37537
Z115 L37482
Z116 VIaUXCVM2>8S>jEBOQD?bZ2
R25
32
R26
R27
R28
R29
R30
Z117 !s100 Zgeah5YzUP0g18aW^kD;`2
Ealtdq_dqs
R15
R53
R52
Z118 DPx4 ieee 16 vital_primitives 0 22 9W@YP9_VCb?_GCJ8e:;YQ0
Z119 DPx4 ieee 12 vital_timing 0 22 7h8zz2S4HVg:a;2TBMI[j1
R16
R17
R18
R19
R20
R21
R22
l0
Z120 L49217
Z121 V9a_LEzVCH><BU<n3@0C1E1
R25
32
R26
R27
R28
R29
R30
Z122 !s100 _T4>2Ag5nzG;Ko>J][J:e3
Atranslated
R53
R52
R118
R119
R16
R17
R18
R19
Z123 DEx4 work 9 altdq_dqs 0 22 9a_LEzVCH><BU<n3@0C1E1
Z124 l49842
Z125 L49422
Z126 V1H_mUfFH6M?KGmWQ1Z`Qg3
R25
32
R26
R27
R28
R29
R30
Z127 !s100 WDRFa>2oB]W8;]>_8HUU:3
Ealtera_16to8_dc_ram
Z128 w1330198682
R18
R19
R20
Z129 8H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd
Z130 FH:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd
l0
L42
Z131 VVL`2RNFKG3E@@L[X_BCK31
R25
32
Z132 !s108 1359563064.362000
Z133 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd|
Z134 !s107 H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd|
R29
R30
Z135 !s100 F_z:7M8;9I`gP?KOSYdX^1
Asyn
R18
R19
Z136 DEx4 work 19 altera_16to8_dc_ram 0 22 VL`2RNFKG3E@@L[X_BCK31
l94
L56
Z137 VYkdAQU[EZ`6Oc8U<2^L4k1
R25
32
Z138 !s108 1359552479.207000
R133
R134
R29
R30
Z139 !s100 jao6dj0452HVOnX0KU@<32
Ealtera_8to16_dc_ram
R128
R18
R19
R20
Z140 8H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd
Z141 FH:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd
l0
L42
Z142 VQS9zJVQH4Vg7l]m3bde:E2
R25
32
Z143 !s108 1359563063.975000
Z144 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd|
Z145 !s107 H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd|
R29
R30
Z146 !s100 4W8o?:_DzPGG:[Y3[cnch3
Asyn
R18
R19
Z147 DEx4 work 19 altera_8to16_dc_ram 0 22 QS9zJVQH4Vg7l]m3bde:E2
l94
L56
Z148 VGJ@NkhhD[Tj?I?GlXMbEN0
R25
32
Z149 !s108 1359552478.923000
R144
R145
R29
R30
Z150 !s100 Q>VaBjVn<Bl:d`mJ1cAmV2
Paltera_common_conversion
R18
R19
R15
R20
R21
R22
l0
L43
Z151 V2Y>S@O]2`SaUcRzXo?9z20
R25
32
b1
Z152 !s108 1359552547.586000
R27
R28
R29
R30
Z153 !s100 I68kWAON02ez:?@5BY_EO0
Bbody
R52
R18
R19
l0
L55
Z154 Vh6bi0_WSh`kOb90UmDhR>3
R25
32
R152
R27
R28
R29
R30
nbody
Z155 !s100 X6=]IKQTeB1Bem8cC5K351
Paltera_device_families
R18
R19
R15
R20
R21
R22
l0
L418
Z156 VfZfOLH]WnzL@eDo[1imDf2
R25
32
b1
R152
R27
R28
R29
R30
Z157 !s100 ;80U0AL>EiE01fJ2^j_XP2
Bbody
R53
R18
R19
l0
L481
Z158 VBO_bfHQ>ooQZ:GJhE?C_70
R25
32
R152
R27
R28
R29
R30
nbody
Z159 !s100 lF=3o[moZIaZ[F[QL`jB?1
Paltera_mf_components
R18
R19
R15
R20
Z160 8H:/Project/SG_Project/VHDL/altera_mf_components.vhd
Z161 FH:/Project/SG_Project/VHDL/altera_mf_components.vhd
l0
L22
Z162 VzQ@Bj^`1L0ZeeQaNGJTdh2
R25
32
R29
R30
Z163 !s100 hR3hAV_H_2QY4=;NOfDUD2
Z164 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/altera_mf_components.vhd|
Z165 !s107 H:/Project/SG_Project/VHDL/altera_mf_components.vhd|
Z166 !s108 1359563106.587000
Paltera_mf_hint_evaluation
R18
R19
R15
R20
R21
R22
l0
L331
Z167 Vj@0iE1j2kCDVkSaA@Y4h21
R25
32
b1
R152
R27
R28
R29
R30
Z168 !s100 XIoLi7Sbee`UIglWYod9n3
Bbody
R50
R18
R19
l0
L337
Z169 VeoBhzaJ7h^d1JVC=7E<nb2
R25
32
R152
R27
R28
R29
R30
nbody
Z170 !s100 dNE?_m`Z@Ng`>nho7]CaO3
Ealtfp_mult
R15
R52
R17
R18
R19
R20
R21
R22
l0
Z171 L26643
Z172 VTA6Y8bGSPb6YUONT;84XS0
R25
32
R26
R27
R28
R29
R30
Z173 !s100 HAMLRhHKHX?4g^nFVnVa<0
Abehavior
R52
R17
R18
R19
Z174 DEx4 work 10 altfp_mult 0 22 TA6Y8bGSPb6YUONT;84XS0
Z175 l26786
Z176 L26690
Z177 VUCToUIiGcjYnD?M`fiPdB3
R25
32
R26
R27
R28
R29
R30
Z178 !s100 55a^k_XVFDSR_0Qhkf?^`2
Ealtlvds_rx
R15
Z179 DEx4 work 18 stratixiii_lvds_rx 0 22 jj`HQTSU:HQl4b^]ziNVW0
Z180 DEx4 work 16 flexible_lvds_rx 0 22 Ck91??1Q82>OA;1=OkTDg1
Z181 DEx4 work 17 stratixii_lvds_rx 0 22 :zR<IhRRSVhRgWo]A@meQ2
R81
R16
Z182 DEx4 work 17 mf_stratixiii_pll 0 22 Xcbl9W]DERjFZ;TEafC>W0
Z183 DEx4 work 16 mf_stratixii_pll 0 22 =_:8?4LiP[iA[H3cTbZJf3
Z184 DPx4 work 10 mf_pllpack 0 22 QKQ6d;Jd>o]1M4^87F]^z1
Z185 DEx4 work 14 mf_stratix_pll 0 22 ZZT<eY[fgjf>fbi@LUDnm2
R53
R17
R18
R19
R20
R21
R22
l0
Z186 L30326
Z187 VN9R0_0BD`Jj1N]i[olXDD1
R25
32
R26
R27
R28
R29
R30
Z188 !s100 7P20ZEV]A6Nf[IaT^1g?e3
Abehavior
R16
R184
R53
R17
R18
R19
Z189 DEx4 work 10 altlvds_rx 0 22 N9R0_0BD`Jj1N]i[olXDD1
Z190 l31173
Z191 L30421
Z192 V7YMW^Lk>S]hVX=H>7Pa^f1
R25
32
R26
R27
R28
R29
R30
Z193 !s100 ?:Tf3HCbdcMNBa@edNmjC3
Ealtlvds_tx
R15
Z194 DEx4 work 16 flexible_lvds_tx 0 22 P2a?3Dc@8<U^nb4QQ;<df2
Z195 DEx4 work 19 stratixii_tx_outclk 0 22 7TV^FAk;aPXU6VkL6R`Vm1
Z196 DEx4 work 17 stratix_tx_outclk 0 22 22B]]52KU7mQ8]A=KgiW30
R16
R182
R183
R184
R185
R81
R53
R17
R18
R19
R20
R21
R22
l0
Z197 L33091
Z198 V5jJoSFVISE3ZH5:l9HLkT1
R25
32
R26
R27
R28
R29
R30
Z199 !s100 Y9G^U`0^AO[G`Jk^zMU4U3
Abehavior
R16
R184
R53
R17
R18
R19
Z200 DEx4 work 10 altlvds_tx 0 22 5jJoSFVISE3ZH5:l9HLkT1
Z201 l34099
Z202 L33212
Z203 VL@3IFQkh:6zIXOLz;SA:o3
R25
32
R26
R27
R28
R29
R30
Z204 !s100 =en80I[mVEZ2Fd1]@G53o3
Ealtmult_accum
R15
R53
R17
R18
R19
R20
R21
R22
l0
Z205 L17063
Z206 VbV0jm0jh9SB]Ug^CnSI9m3
R25
32
R26
R27
R28
R29
R30
Z207 !s100 <Dl6F83BeMa;lLTQDg4`P2
Abehaviour
R53
R17
R18
R19
Z208 DEx4 work 13 altmult_accum 0 22 bV0jm0jh9SB]Ug^CnSI9m3
Z209 l17308
Z210 L17186
Z211 VjKY_o4_k4AK^NYa]<Gok70
R25
32
R26
R27
R28
R29
R30
Z212 !s100 ;GkS7UGo:S6ma25HmQJa23
Ealtmult_add
R15
R53
R17
R18
R19
R20
R21
R22
l0
Z213 L19477
Z214 V1cP<<NCV`TN<7C6]niJnE3
R25
32
R26
R27
R28
R29
R30
Z215 !s100 kn=bMX2HGYVM9lNmMaR171
Abehaviour
R53
R17
R18
R19
Z216 DEx4 work 11 altmult_add 0 22 1cP<<NCV`TN<7C6]niJnE3
Z217 l20212
Z218 L19763
Z219 V6G03;NQlfPiA@NADJC?2h0
R25
32
R26
R27
R28
R29
R30
Z220 !s100 c<a`B;AH]IMTMWR5F:@9a1
Ealtparallel_flash_loader
R15
Z221 DPx4 work 20 altera_mf_components 0 22 zQ@Bj^`1L0ZeeQaNGJTdh2
R18
R19
R20
R21
R22
l0
Z222 L53941
Z223 Vl85Mz>mX>7O=>eRInT[TJ0
R25
32
R26
R27
R28
R29
R30
Z224 !s100 [dU2QCZhlll`857g_gJUb1
Asim_altparallel_flash_loader
R221
R18
R19
Z225 DEx4 work 24 altparallel_flash_loader 0 22 l85Mz>mX>7O=>eRInT[TJ0
Z226 l53993
Z227 L53992
Z228 Vmk3KAHn_l<5;6l;c]k`W20
R25
32
R26
R27
R28
R29
R30
Z229 !s100 YhJ40:KNWIk0eOJA2^g_f1
Ealtpll
R15
Z230 DEx4 work 9 pll_iobuf 0 22 AJ<cQ;5J31^:hm2NmiOOk0
Z231 DEx4 work 17 mf_cycloneiii_pll 0 22 8[a8?SNB>@mIW[L9B81YX3
R16
R17
R182
R183
R184
R185
R53
R18
R19
R20
R21
R22
l0
Z232 L14076
Z233 VbFjjOmBbB_DcFC:[AoQfT3
R25
32
R26
R27
R28
R29
R30
Z234 !s100 :QgGjX802HKYlMbDn1L7?0
Abehavior
R16
R17
R184
R53
R18
R19
Z235 DEx4 work 6 altpll 0 22 bFjjOmBbB_DcFC:[AoQfT3
Z236 l15555
Z237 L14497
Z238 VMoN<i6DjNI<IXnmf`8[JL0
R25
32
R26
R27
R28
R29
R30
Z239 !s100 IQmWeA^9<L=eO6d;iGPMA3
Ealtqpram
R15
R52
R16
R17
R18
R19
R20
R21
R22
l0
Z240 L43322
Z241 VQUEYo<o?XahZlTK[@Ub8b2
R25
32
R26
R27
R28
R29
R30
Z242 !s100 IPIHeMilTi]56aaS[7TIF0
Abehavior
R52
R16
R17
R18
R19
Z243 DEx4 work 8 altqpram 0 22 QUEYo<o?XahZlTK[@Ub8b2
Z244 l43486
Z245 L43408
Z246 V5M_GY7=]:dn=bSd_k`:IF3
R25
32
R26
R27
R28
R29
R30
Z247 !s100 nbdKVGHlF4nXB^6ehT@`51
Ealtserial_flash_loader
R15
R221
R18
R19
R20
R21
R22
l0
Z248 L54001
Z249 VLQk?eh6k_PnMEkO8[QjBz0
R25
32
R26
R27
R28
R29
R30
Z250 !s100 Y^Gf4c26iHm@cMB??QWP01
Asim_altserial_flash_loader
R221
R18
R19
Z251 DEx4 work 22 altserial_flash_loader 0 22 LQk?eh6k_PnMEkO8[QjBz0
Z252 l54019
Z253 L54018
Z254 VKkVm=_A>WfBDE34FLUn9j1
R25
32
R26
R27
R28
R29
R30
Z255 !s100 NALEoc<m9bE0X3Pk<hFJI0
Ealtshift_taps
R15
R18
R19
R20
R21
R22
l0
Z256 L48882
Z257 V`^3PJLefKz4fZ]MhZmX6e3
R25
32
R26
R27
R28
R29
R30
Z258 !s100 >8VlN[zjW>9XVJEaPDU2?2
Abehavioural
R18
R19
Z259 DEx4 work 13 altshift_taps 0 22 `^3PJLefKz4fZ]MhZmX6e3
Z260 l48928
Z261 L48914
Z262 VRSG_nXo4T0hlgO1=5OnGT0
R25
32
R26
R27
R28
R29
R30
Z263 !s100 @2Z0?ePNOo>RMS3FU3nSh0
Ealtsource_probe
R15
R221
R18
R19
R20
R21
R22
l0
Z264 L54027
Z265 VoVYMl_j@^IoaYTG`>ohn32
R25
32
R26
R27
R28
R29
R30
Z266 !s100 XkdbThnH9ESC@UA=A4eSf0
Asim_altsource_probe
R221
R18
R19
Z267 DEx4 work 15 altsource_probe 0 22 oVYMl_j@^IoaYTG`>ohn32
Z268 l54065
Z269 L54064
Z270 VV=Hlj>AV]U=PJdzbedKY[1
R25
32
R26
R27
R28
R29
R30
Z271 !s100 MiE9cmBY<khH84QeOFHSJ0
Ealtsqrt
R15
R52
R17
R18
R19
R20
R21
R22
l0
Z272 L27221
Z273 V?_m_J6fc_LC8c6TC0]Lam0
R25
32
R26
R27
R28
R29
R30
Z274 !s100 PD^`TUDhnKl?K562[al9<1
Abehavior
R52
R17
R18
R19
Z275 DEx4 work 7 altsqrt 0 22 ?_m_J6fc_LC8c6TC0]Lam0
Z276 l27280
Z277 L27264
Z278 V6fjmUbekIY[2eai27nfjC2
R25
32
R26
R27
R28
R29
R30
Z279 !s100 [;9Zem9>jP0aOZUneZe3i1
Ealtsquare
R15
R17
R18
R19
R20
R21
R22
l0
Z280 L49100
Z281 VeSRakBQTjRe57VSRXJZAe3
R25
32
R26
R27
R28
R29
R30
Z282 !s100 oRiA^k`Y5`C=0RSB[nahQ3
Aaltsquare_syn
R17
R18
R19
Z283 DEx4 work 9 altsquare 0 22 eSRakBQTjRe57VSRXJZAe3
Z284 l49134
Z285 L49125
Z286 V1TQLYTanWJho4nka0EWV52
R25
32
R26
R27
R28
R29
R30
Z287 !s100 M9TzgPPBY@BejLl4m=AUl2
Ealtstratixii_oct
R15
R221
R18
R19
R20
R21
R22
l0
Z288 L53920
Z289 V8WQnX]50iRd0MFb[9JMd91
R25
32
R26
R27
R28
R29
R30
Z290 !s100 YfQ`G67c1mNFM4X:WLX^Z3
Asim_altstratixii_oct
R221
R18
R19
Z291 DEx4 work 16 altstratixii_oct 0 22 8WQnX]50iRd0MFb[9JMd91
Z292 l53933
Z293 L53932
Z294 VTa^=amAij`PiK4Sf0IlH:2
R25
32
R26
R27
R28
R29
R30
Z295 !s100 [dnAiT<?ET@4W_gMY]4EX2
Ealtsyncram
R15
R53
R52
R16
R17
R18
R19
R20
R21
R22
l0
Z296 L38559
Z297 V6C6feaH;aNW:mB;?O^Jg02
R25
32
R26
R27
R28
R29
R30
Z298 !s100 WdlLYT<DiK21j5;Cf?mnW2
Atranslated
R53
R52
R16
R17
R18
R19
R51
Z299 l39687
Z300 L39387
Z301 V06:ZEi36mK;6zGBK<i_6H0
R25
32
R152
R27
R28
R29
R30
Z302 !s100 h@j5_djOBEfedz6gN@egn1
Earm_m_cntr
R15
R18
R19
R20
R21
R22
l0
L5335
Z303 V1l_9JP]SZg@mP>ejM;YYU0
R25
32
R26
R27
R28
R29
R30
Z304 !s100 @>L4]Jnb_I1?DfLOU]29a1
Abehave
R18
R19
Z305 DEx4 work 10 arm_m_cntr 0 22 1l_9JP]SZg@mP>ejM;YYU0
l5346
L5345
Z306 VD]RFRY9=96E0@SOG0[DDa1
R25
32
R26
R27
R28
R29
R30
Z307 !s100 ZYVDSN@53k4Q5M4Y=8S^l1
Earm_n_cntr
R15
R18
R19
R20
R21
R22
l0
L5386
Z308 VUKH>>XQf5n`]Rfij;o7b53
R25
32
R26
R27
R28
R29
R30
Z309 !s100 ^O@OF@DNo7PUC4_T:g4RN2
Abehave
R18
R19
Z310 DEx4 work 10 arm_n_cntr 0 22 UKH>>XQf5n`]Rfij;o7b53
l5397
L5396
Z311 VS8@f:VU8o:o7CezNFnL;Q0
R25
32
R26
R27
R28
R29
R30
Z312 !s100 lXoDJW<_<4l?<BSOV;:2;0
Earm_scale_cntr
R15
R18
R19
R20
R21
R22
l0
L5444
Z313 VY8o11[]PKB8<I1beea82[1
R25
32
R26
R27
R28
R29
R30
Z314 !s100 =0@5C29TVSWc?<7ZzO`<d0
Abehave
R18
R19
Z315 DEx4 work 14 arm_scale_cntr 0 22 Y8o11[]PKB8<I1beea82[1
l5457
L5456
Z316 V>nd5b<CE6ZO^]TbXm@SI51
R25
32
R26
R27
R28
R29
R30
Z317 !s100 aXib]@hY5e;LDk?YeAMdh3
Ebilinear
Z318 w1348476824
R38
R39
R17
R16
R18
R19
R20
Z319 8H:/Project/SG_Project/VHDL/bilinear.vhd
Z320 FH:/Project/SG_Project/VHDL/bilinear.vhd
l0
L49
Z321 Va27mXlFf?dV]dC=YC1[Z<1
R25
32
Z322 !s108 1359563107.795000
Z323 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/bilinear.vhd|
Z324 !s107 H:/Project/SG_Project/VHDL/bilinear.vhd|
R29
R30
Z325 !s100 VK^[kjnzU^lnNc2M:_noT0
Artl_bilinear
R38
R39
R17
R16
R18
R19
Z326 DEx4 work 8 bilinear 0 22 a27mXlFf?dV]dC=YC1[Z<1
l102
L77
Z327 VOh1UOA8a_E8nSXWTfV]MY1
R25
32
R322
R323
R324
R29
R30
Z328 !s100 ;ZGRC=To=jUhkE7BAoVQj0
Pbmp_io_package
R17
R18
R19
Z329 w1357668727
R20
Z330 8H:/Project/SG_Project/VHDL/BMP_io_package.vhd
Z331 FH:/Project/SG_Project/VHDL/BMP_io_package.vhd
l0
L49
Z332 V0B=kh7aoT[1F8];EB[4<D0
R25
32
b1
Z333 !s108 1359552488.365000
Z334 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/BMP_io_package.vhd|
Z335 !s107 H:/Project/SG_Project/VHDL/BMP_io_package.vhd|
R29
R30
Z336 !s100 f53e=ZXBU<F71QUYhl1C22
Bbody
Z337 DPx4 work 14 bmp_io_package 0 22 0B=kh7aoT[1F8];EB[4<D0
R17
R18
R19
l0
L75
Z338 VLKgoYOEWD324<::a7Vngl2
R25
32
R333
R334
R335
R29
R30
nbody
Z339 !s100 X9gX3LL@d:7^`Hezb`SI;3
Echecksum_calc
Z340 w1292431698
R39
R18
R19
R20
Z341 8H:/Project/SG_Project/VHDL/checksum_calc.vhd
Z342 FH:/Project/SG_Project/VHDL/checksum_calc.vhd
l0
L62
Z343 VZQ6483P63?KnTzh0>PLAC3
R25
32
Z344 !s108 1359563109.574000
Z345 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/checksum_calc.vhd|
Z346 !s107 H:/Project/SG_Project/VHDL/checksum_calc.vhd|
R29
R30
Z347 !s100 jR9cjOBGTmhV04:I^4<FU2
Aarc_checksum_calc
R39
R18
R19
Z348 DEx4 work 13 checksum_calc 0 22 ZQ6483P63?KnTzh0>PLAC3
l97
L90
Z349 VOzz5z<Yf>oTf:=h[JB7om1
R25
32
Z350 !s108 1359552488.713000
R345
R346
R29
R30
Z351 !s100 `JKnDP79RTU[4B[QVIA7O3
Eclk_blk_top
Z352 w1329393172
R18
R19
R20
Z353 8H:/Project/SG_Project/VHDL/clk_blk_top.vhd
Z354 FH:/Project/SG_Project/VHDL/clk_blk_top.vhd
l0
L32
Z355 VeW>@5IijgI<Y:zka@Z0Xh2
R25
32
Z356 !s108 1359563110.576000
Z357 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/clk_blk_top.vhd|
Z358 !s107 H:/Project/SG_Project/VHDL/clk_blk_top.vhd|
R29
R30
Z359 !s100 @fLQh1cQXFYhkL16:6@<h3
Artl_clk_blk_top
R18
R19
Z360 DEx4 work 11 clk_blk_top 0 22 eW>@5IijgI<Y:zka@Z0Xh2
l59
L42
Z361 VEG143Va5IDY?YbTKBFaLM2
R25
32
R356
R357
R358
R29
R30
Z362 !s100 @c2V6fVTQTS^B1NXVTUl=1
Eclk_reset_model
Z363 w1351356252
R39
R17
R16
R18
R19
R20
Z364 8H:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd
Z365 FH:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd
l0
L24
Z366 Vg[aQA=fGl0`cP8O:GF]:^0
R25
32
Z367 !s108 1359563156.377000
Z368 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd|
Z369 !s107 H:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd|
R29
R30
Z370 !s100 RI0l>z2R;0zn=ig]Sl[7J3
Asim_clk_reset_model
R39
R17
R16
R18
R19
Z371 DEx4 work 15 clk_reset_model 0 22 g[aQA=fGl0`cP8O:GF]:^0
l45
L41
Z372 VKKb9FXA9h]D;IlAEFPhf=2
R25
32
R367
R368
R369
R29
R30
Z373 !s100 zV=Z5LlcEIG3^VXXM@2?Z2
Edc_fifo
Z374 w1324578118
R18
R19
R20
Z375 8H:/Project/SG_Project/VHDL/dc_fifo.vhd
Z376 FH:/Project/SG_Project/VHDL/dc_fifo.vhd
l0
L42
Z377 VDRXaDkVidoQM^[iAd9D0G1
R25
32
Z378 !s108 1359563111.698000
Z379 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/dc_fifo.vhd|
Z380 !s107 H:/Project/SG_Project/VHDL/dc_fifo.vhd|
R29
R30
Z381 !s100 S?_hK8;BQ`1CU<NQJOeYC1
Asyn
R18
R19
Z382 DEx4 work 7 dc_fifo 0 22 DRXaDkVidoQM^[iAd9D0G1
l98
L59
Z383 VNh[h9m5GfSnkQ=e9eb70g3
R25
32
Z384 !s108 1359552489.304000
R379
R380
R29
R30
Z385 !s100 @b^h>[TYM4o>S[=iS3[QN3
Edcfifo
R15
Z386 DPx4 work 11 dcfifo_pack 0 22 zEnkK5O]3UDmejXQ=j]3Z1
R50
R53
R16
Z387 DEx4 work 19 dcfifo_mixed_widths 0 22 C94C=gnC7W384HIbz29`:2
R17
R18
R19
R20
R21
R22
l0
Z388 L48712
Z389 V>;JEGza[>1FMkJ6VaCWd33
R25
32
R26
R27
R28
R29
R30
Z390 !s100 R7C]jfzVB322Y01NF4DP:0
Abehavior
R386
R50
R53
R16
R17
R18
R19
Z391 DEx4 work 6 dcfifo 0 22 >;JEGza[>1FMkJ6VaCWd33
Z392 l48810
Z393 L48758
Z394 VP^WoG8higzMCDAWH3=B:a1
R25
32
R152
R27
R28
R29
R30
Z395 !s100 70^3bKInCDIL[V_Ak`D5g0
Edcfifo_async
R15
Z396 DEx4 work 14 dcfifo_dffpipe 0 22 gNe2bQh13fULf0KU2FYLh2
Z397 DEx4 work 13 dcfifo_fefifo 0 22 ec4?oHOg<E>zEHf?hc0V40
R53
R16
R17
R18
R19
R20
R21
R22
l0
Z398 L46650
Z399 V?4m[FU8071L6PQLDNoNR@3
R25
32
R26
R27
R28
R29
R30
Z400 !s100 KS@_k:ZTiXfK3FPaBaSLl1
Abehavior
R53
R16
R17
R18
R19
Z401 DEx4 work 12 dcfifo_async 0 22 ?4m[FU8071L6PQLDNoNR@3
Z402 l46768
Z403 L46690
Z404 VmOU8TOOT]b:gfU1@3[N3S3
R25
32
R152
R27
R28
R29
R30
Z405 !s100 0gg[6dA:GzE@Vi:U@@8R>0
Edcfifo_dffpipe
R15
R16
R17
R18
R19
R20
R21
R22
l0
Z406 L46370
Z407 VgNe2bQh13fULf0KU2FYLh2
R25
32
R26
R27
R28
R29
R30
Z408 !s100 _8S9QcFg^VY4hVad@TN^S2
Abehavior
R16
R17
R18
R19
R396
Z409 l46394
Z410 L46388
Z411 V>:fo?IL?LJeg`]3cf_^6D0
R25
32
R152
R27
R28
R29
R30
Z412 !s100 fZDIAGmmSd8nUlIaljE[70
Edcfifo_fefifo
R15
R16
R17
R18
R19
R20
R21
R22
l0
Z413 L46456
Z414 Vec4?oHOg<E>zEHf?hc0V40
R25
32
R26
R27
R28
R29
R30
Z415 !s100 :bjeUoWMbH[^GXPA=feW50
Abehavior
R16
R17
R18
R19
R397
Z416 l46486
Z417 L46480
Z418 VeKoOSC8Vza?IkXT>4O0fO0
R25
32
R152
R27
R28
R29
R30
Z419 !s100 zXomJ2OHZ9h59Q=JjkZT?2
Edcfifo_low_latency
R15
R50
R396
R53
R16
R17
R18
R19
R20
R21
R22
l0
Z420 L47640
Z421 VaL>z`1TIET[]_Y_O74NgC1
R25
32
R26
R27
R28
R29
R30
Z422 !s100 f8_VN8L>KSEjG;42ajLdU0
Abehavior
R50
R53
R16
R17
R18
R19
Z423 DEx4 work 18 dcfifo_low_latency 0 22 aL>z`1TIET[]_Y_O74NgC1
Z424 l47929
Z425 L47683
Z426 V?P>:2e?1gnIB0k?7RiE[c3
R25
32
R152
R27
R28
R29
R30
Z427 !s100 6Co^>kjGiIl841F24MelY3
Edcfifo_mixed_widths
R15
R386
R50
R423
Z428 DEx4 work 11 dcfifo_sync 0 22 >QXIdA`jPE_jmVSmzG>mc0
R401
R53
R16
R17
R18
R19
R20
R21
R22
l0
Z429 L48332
Z430 VC94C=gnC7W384HIbz29`:2
R25
32
R26
R27
R28
R29
R30
Z431 !s100 R03Dd5och=fo`dGN>2Cm^0
Abehavior
R386
R50
R53
R16
R17
R18
R19
R387
Z432 l48557
Z433 L48380
Z434 VzAV`44Rb2H`fg]eGJ`mlK2
R25
32
R152
R27
R28
R29
R30
Z435 !s100 ?jJ6;96XZ`PG6c57[lJAe1
Pdcfifo_pack
R18
R19
R15
R20
R21
R22
l0
Z436 L46317
Z437 VzEnkK5O]3UDmejXQ=j]3Z1
R25
32
b1
R152
R27
R28
R29
R30
Z438 !s100 7?`^W0JO2IiQk:6iCN@jk2
Bbody
R386
R18
R19
l0
Z439 L46327
Z440 V2l^;iTa0OmBlS4Mdn9U8;0
R25
32
R152
R27
R28
R29
R30
nbody
Z441 !s100 1Jao>XS1Ji^RGFB08KGSO2
Edcfifo_sync
R15
R396
R53
R16
R17
R18
R19
R20
R21
R22
l0
Z442 L47241
Z443 V>QXIdA`jPE_jmVSmzG>mc0
R25
32
R26
R27
R28
R29
R30
Z444 !s100 e_bYGbN=Q]nc]LXag=A<P0
Abehavior
R53
R16
R17
R18
R19
R428
Z445 l47318
Z446 L47277
Z447 VTOY4>L^OBMQD^:N?HWR^]1
R25
32
R152
R27
R28
R29
R30
Z448 !s100 3Tg:D;b?O:Me13h>;]oFi3
Edec_generic
Z449 w1292676846
R17
R16
R18
R19
R20
Z450 8H:/Project/SG_Project/VHDL/dec_generic.vhd
Z451 FH:/Project/SG_Project/VHDL/dec_generic.vhd
l0
L59
Z452 VKh_6`mjC4<Q5YCMbbhN^61
R25
32
Z453 !s108 1359563113.148000
Z454 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/dec_generic.vhd|
Z455 !s107 H:/Project/SG_Project/VHDL/dec_generic.vhd|
R29
R30
Z456 !s100 Z[a:RC7j_<DS7XCh3SSZ:2
Adec_generic_arc
R17
R16
R18
R19
Z457 DEx4 work 11 dec_generic 0 22 Kh_6`mjC4<Q5YCMbbhN^61
l72
L70
Z458 VfM<jcQWZ[7JUE154081OK2
R25
32
R453
R454
R455
R29
R30
Z459 !s100 J_R8d5=]>l[]MIBT2eH]22
Edffp
R15
R18
R19
R20
R21
R22
l0
L1814
Z460 VHC7V1<4X^Xj5d3V;<K4?B1
R25
32
R26
R27
R28
R29
R30
Z461 !s100 S_E^J_N@U]CPnm2c2^QGF2
Abehave
R18
R19
Z462 DEx4 work 4 dffp 0 22 HC7V1<4X^Xj5d3V;<K4?B1
l1825
L1824
Z463 VSE>_[l^4Kh:S?0m`QBOHS1
R25
32
R26
R27
R28
R29
R30
Z464 !s100 Jfae_nFj41?;PNRkL9_4j3
Edisp_ctrl_top
Z465 w1357838336
R38
R16
R17
R18
R19
R20
Z466 8H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd
Z467 FH:/Project/SG_Project/VHDL/disp_ctrl_top.vhd
l0
L28
Z468 V<=90g8KZiO[Wg=_BlQhK01
R25
32
Z469 !s108 1359563114.344000
Z470 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd|
Z471 !s107 H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd|
R29
R30
Z472 !s100 cd0;XQF=2;kK?05:Y550U1
Artl_disp_ctrl_top
R38
R16
R17
R18
R19
Z473 DEx4 work 13 disp_ctrl_top 0 22 <=90g8KZiO[Wg=_BlQhK01
l600
L122
Z474 VI8FA0RAaz4aIO>SM8^kf[1
R25
32
Z475 !s108 1359552490.235000
R470
R471
R29
R30
Z476 !s100 DhYT>mn9lIc7zGL?P@5mF3
Edummy_hub
R15
R17
Z477 DPx4 work 8 sld_node 0 22 dWGnJl[S?L`NG8Tc;R7c12
R18
R19
R20
R21
R22
l0
Z478 L53344
Z479 VWbV32HVlJcA4NgXQcIe=33
R25
32
R26
R27
R28
R29
R30
Z480 !s100 ]oRflzZk]3PDgO[UnSHL02
Abehavior
R17
R477
R18
R19
Z481 DEx4 work 9 dummy_hub 0 22 WbV32HVlJcA4NgXQcIe=33
Z482 l53415
Z483 L53406
Z484 VH8SAWmd1VM<`87d7k;2PS2
R25
32
R26
R27
R28
R29
R30
Z485 !s100 SL9N1ZncJKj9iLcDO906G2
Efile_log
Z486 w1351506178
Z487 DPx4 work 8 txt_util 0 22 J=6czJZ^J?P[cBTl[c=go2
R18
R19
R20
Z488 8H:/Project/SG_Project/VHDL/SG/file_log.vhd
Z489 FH:/Project/SG_Project/VHDL/SG/file_log.vhd
l0
L29
Z490 V:]Af50W`jIKCCCjeAX<`O3
R25
32
Z491 !s108 1359563157.045000
Z492 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/file_log.vhd|
Z493 !s107 H:/Project/SG_Project/VHDL/SG/file_log.vhd|
R29
R30
Z494 !s100 @9>6ZkiK?AZ1Vn4gPge?B1
Alog_to_file_rtl
R487
R18
R19
Z495 DEx4 work 8 file_log 0 22 :]Af50W`jIKCCCjeAX<`O3
l56
L45
Z496 VJ??3G_Z3?IjN?3ZoUoI_J1
R25
32
R491
R492
R493
R29
R30
Z497 !s100 HZK5K;e<cJkUK[6WT:;JX3
Eflexible_lvds_rx
R15
R17
R18
R19
R20
R21
R22
l0
Z498 L29072
Z499 VCk91??1Q82>OA;1=OkTDg1
R25
32
R26
R27
R28
R29
R30
Z500 !s100 ;8llm^P3laK4j:Q6?MJ6=2
Abehavior
R17
R18
R19
R180
Z501 l29187
Z502 L29109
Z503 VFDcYI2;_>Oc0dW2I8>SIA1
R25
32
R26
R27
R28
R29
R30
Z504 !s100 :QhzMcWlmMJNUibLXoX^^3
Eflexible_lvds_tx
R15
R17
R18
R19
R20
R21
R22
l0
Z505 L32503
Z506 VP2a?3Dc@8<U^nb4QQ;<df2
R25
32
R26
R27
R28
R29
R30
Z507 !s100 KiVNXTe0;?k<Jn5m<DUNX3
Abehavior
R17
R18
R19
R194
Z508 l32620
Z509 L32539
Z510 Vfi6XFIN_4d:09HNn1IgAo3
R25
32
R26
R27
R28
R29
R30
Z511 !s100 0_`TNbaaO:bl6UkzL9b8Q1
Egen_reg
Z512 w1337770980
R16
R17
R18
R19
R20
Z513 8H:/Project/SG_Project/VHDL/gen_reg.vhd
Z514 FH:/Project/SG_Project/VHDL/gen_reg.vhd
l0
L31
Z515 V<>]WW9>V?TK2cNek@CkPz2
R25
32
Z516 !s108 1359563115.364000
Z517 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/gen_reg.vhd|
Z518 !s107 H:/Project/SG_Project/VHDL/gen_reg.vhd|
R29
R30
Z519 !s100 dj0E_3DI>SI]C:AGHWUIi3
Artl_gen_reg
R16
R17
R18
R19
Z520 DEx4 work 7 gen_reg 0 22 <>]WW9>V?TK2cNek@CkPz2
l69
L64
Z521 VcakBYA>jMTJlkFKDNMaj^3
R25
32
Z522 !s108 1359552490.498000
R517
R518
R29
R30
Z523 !s100 5[FacDAml]^d4=GJ:eA]A2
Egeneral_fifo
Z524 w1326024840
R17
R16
R18
R19
R20
Z525 8H:/Project/SG_Project/VHDL/SG/general_fifo.vhd
Z526 FH:/Project/SG_Project/VHDL/SG/general_fifo.vhd
l0
L61
Z527 V:4oST<>LKTM5GZbHVVnbN1
R25
32
Z528 !s108 1359563157.608000
Z529 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/general_fifo.vhd|
Z530 !s107 H:/Project/SG_Project/VHDL/SG/general_fifo.vhd|
R29
R30
Z531 !s100 HHV@Dd3^flG4XOJEAVKD31
Aarc_general_fifo
R17
R16
R18
R19
Z532 DEx4 work 12 general_fifo 0 22 :4oST<>LKTM5GZbHVVnbN1
l106
L87
Z533 V9N=V:2dl6KP^61zfBndW11
R25
32
Z534 !s108 1359552506.229000
R529
R530
R29
R30
Z535 !s100 KC8UR>]Rn3TQgXhUeUiYX3
Eglobal_nets_top
R352
R18
R19
R20
Z536 8H:/Project/SG_Project/VHDL/global_nets_top.vhd
Z537 FH:/Project/SG_Project/VHDL/global_nets_top.vhd
l0
L37
Z538 VJ@0:>PmQoXZa1`Ef@;=m@3
R25
32
Z539 !s108 1359563116.753000
Z540 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/global_nets_top.vhd|
Z541 !s107 H:/Project/SG_Project/VHDL/global_nets_top.vhd|
R29
R30
Z542 !s100 ;8Cf4NMNVZ0[>jOoM77^71
Artl_global_nets_top
R18
R19
Z543 DEx4 work 15 global_nets_top 0 22 J@0:>PmQoXZa1`Ef@;=m@3
l93
L53
Z544 VcZIJ9ilUCeGgm`I0;VNnF3
R25
32
R539
R540
R541
R29
R30
Z545 !s100 z6TMRLDW@^]ez=^UbYRMQ3
Ehexss
R340
R18
R19
R20
Z546 8H:/Project/SG_Project/VHDL/Hexss.vhd
Z547 FH:/Project/SG_Project/VHDL/Hexss.vhd
l0
L23
Z548 VD=II[`aQeG^c1k1B[F7@U0
R25
32
Z549 !s108 1359563117.598000
Z550 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/Hexss.vhd|
Z551 !s107 H:/Project/SG_Project/VHDL/Hexss.vhd|
R29
R30
Z552 !s100 3Q=HVZ32io=VzEW?efFDQ2
Aarc_hexss
R18
R19
Z553 DEx4 work 5 hexss 0 22 D=II[`aQeG^c1k1B[F7@U0
l31
L30
Z554 Vlg3BCGE<SY=FA@fAmCTXS3
R25
32
R549
R550
R551
R29
R30
Z555 !s100 nNWST<loQ8KKTFz[7UZ]M2
Eimg_man_manager
Z556 w1346136698
R39
R18
R19
R20
Z557 8H:/Project/SG_Project/VHDL/img_man_manager.vhd
Z558 FH:/Project/SG_Project/VHDL/img_man_manager.vhd
l0
L28
Z559 V<e:cYO1TlPTL4B]9eNIoK2
R25
32
Z560 !s108 1359563118.744000
Z561 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/img_man_manager.vhd|
Z562 !s107 H:/Project/SG_Project/VHDL/img_man_manager.vhd|
R29
R30
Z563 !s100 EmSaSNQzHlg2Ok:P=m<OB0
Artl_img_man_manager
R39
R18
R19
Z564 DEx4 work 15 img_man_manager 0 22 <e:cYO1TlPTL4B]9eNIoK2
l91
L52
Z565 Ve3g3^MARID]mH0BaEVK3<3
R25
32
R560
R561
R562
R29
R30
Z566 !s100 [KVaSA[@7h?hAT?>OCJ=d0
Eimg_man_top
Z567 w1346048910
R38
R39
R17
R16
R18
R19
R20
Z568 8H:/Project/SG_Project/VHDL/img_man_top.vhd
Z569 FH:/Project/SG_Project/VHDL/img_man_top.vhd
l0
L24
Z570 VLb^g26B<RT3O:mI09cTLV3
R25
32
Z571 !s108 1359563119.416000
Z572 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/img_man_top.vhd|
Z573 !s107 H:/Project/SG_Project/VHDL/img_man_top.vhd|
R29
R30
Z574 !s100 D^Pn[Oef6nlio`7]liNkb3
Artl_img_man_top
R38
R39
R17
R16
R18
R19
Z575 DEx4 work 11 img_man_top 0 22 Lb^g26B<RT3O:mI09cTLV3
l245
L51
Z576 VWQSAmB8_SzU8zO@n^6Nnj1
R25
32
R571
R572
R573
R29
R30
Z577 !s100 0hVdWnj=0l9=LCa9Ydlf[2
Eintercon
Z578 w1335183094
Z579 DPx4 work 12 intercon_pkg 0 22 dgCJH^SJ^OX@EW26Fd0JB1
R16
R17
R18
R19
R20
Z580 8H:/Project/SG_Project/VHDL/intercon.vhd
Z581 FH:/Project/SG_Project/VHDL/intercon.vhd
l0
L35
Z582 V1C1^:POA4PEV3:ZGN^lmW2
R25
32
Z583 !s108 1359563120.204000
Z584 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/intercon.vhd|
Z585 !s107 H:/Project/SG_Project/VHDL/intercon.vhd|
R29
R30
Z586 !s100 HP@H^AUYhCAfRE;2G4>mz3
Aintercon_rtl
R579
R16
R17
R18
R19
Z587 DEx4 work 8 intercon 0 22 1C1^:POA4PEV3:ZGN^lmW2
l129
L92
Z588 VV8JD[70;UXF=QdOD@jZl?3
R25
32
Z589 !s108 1359552558.204000
R584
R585
R29
R30
Z590 !s100 Y:f>10@9]H^2d29`ZY2FE2
Eintercon_mux
Z591 w1327228710
R17
R18
R19
R20
Z592 8H:/Project/SG_Project/VHDL/intercon_mux.vhd
Z593 FH:/Project/SG_Project/VHDL/intercon_mux.vhd
l0
L24
Z594 V9VcU7Z[XlmCo_WFaJ?>lc2
R25
32
Z595 !s108 1359563121.133000
Z596 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/intercon_mux.vhd|
Z597 !s107 H:/Project/SG_Project/VHDL/intercon_mux.vhd|
R29
R30
Z598 !s100 <MOUQ;TO9eoTYL]>0BLjY0
Aintercon_mux_rtl
R17
R18
R19
Z599 DEx4 work 12 intercon_mux 0 22 9VcU7Z[XlmCo_WFaJ?>lc2
l95
L86
Z600 VHJ_daDDdzKaIaPOKRRGMP1
R25
32
Z601 !s108 1359552492.176000
R596
R597
R29
R30
Z602 !s100 `mcNmih8:Ie3BEhJOCE_00
Pintercon_pkg
R16
R17
R18
R19
Z603 w1357834610
R20
Z604 8H:/Project/SG_Project/VHDL/intercon_pkg.vhd
Z605 FH:/Project/SG_Project/VHDL/intercon_pkg.vhd
l0
L25
Z606 VdgCJH^SJ^OX@EW26Fd0JB1
R25
32
b1
Z607 !s108 1359552492.441000
Z608 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/intercon_pkg.vhd|
Z609 !s107 H:/Project/SG_Project/VHDL/intercon_pkg.vhd|
R29
R30
Z610 !s100 0[_KR@mW64E2Z97dJb^TU2
Bbody
R579
R16
R17
R18
R19
l0
L33
Z611 V[@7Yn7[B;J;Gg@53c1nY61
R25
32
R607
R608
R609
R29
R30
nbody
Z612 !s100 IcKPQ`^^bo;^dYceLNl:e0
Ejtag_tap_controller
R15
R17
R477
R18
R19
R20
R21
R22
l0
Z613 L53075
Z614 V<aOk?C?>^Y^7G5@T=iP2d3
R25
32
R26
R27
R28
R29
R30
Z615 !s100 305dLWmPV]nM6n;SbU9[Q0
Afsm
R17
R477
R18
R19
Z616 DEx4 work 19 jtag_tap_controller 0 22 <aOk?C?>^Y^7G5@T=iP2d3
Z617 l53131
Z618 L53109
Z619 V9cWX7^UHC62NFIm0QOlD_3
R25
32
R26
R27
R28
R29
R30
Z620 !s100 _<o_26Bl2_OLZVg5E_>Vn1
Elcell
R15
R18
R19
R20
R21
R22
l0
L27
Z621 V_^FGfJnLAzUX40[bKPJ<g2
R25
32
R26
R27
R28
R29
R30
Z622 !s100 T@Kdl<bHIl3e@8CB;=6W_3
Abehavior
R18
R19
Z623 DEx4 work 5 lcell 0 22 _^FGfJnLAzUX40[bKPJ<g2
l33
L32
Z624 VJ]ze3P:l7Y@z^V_E;DVWj1
R25
32
R26
R27
R28
R29
R30
Z625 !s100 TUPCga1]iO5i<4IRXX]Gf3
Emanager
Z626 w1357845166
R39
R17
R16
R18
R19
R20
Z627 8H:/Project/SG_Project/VHDL/SG/manager.vhd
Z628 FH:/Project/SG_Project/VHDL/SG/manager.vhd
l0
L41
Z629 VkjZO=Z6;OI0FT>lP[1CWE2
R25
32
Z630 !s108 1359563158.570000
Z631 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/manager.vhd|
Z632 !s107 H:/Project/SG_Project/VHDL/SG/manager.vhd|
R29
R30
Z633 !s100 >LRdA:C^G`:Ym5NN@@De61
Amanager_rtl
R39
R17
R16
R18
R19
Z634 DEx4 work 7 manager 0 22 kjZO=Z6;OI0FT>lP[1CWE2
l147
L101
Z635 VblmeClI]5o_JLdc6ZEF0Y1
R25
32
Z636 !s108 1359552506.433000
R631
R632
R29
R30
Z637 !s100 cQi4no`^6oYhYE1F=Yib]1
Emds_top
Z638 w1357676718
R16
R17
R18
R19
R20
Z639 8H:/Project/SG_Project/VHDL/mds_top.vhd
Z640 FH:/Project/SG_Project/VHDL/mds_top.vhd
l0
L27
Z641 V8fgnY_GOG5Ke9mFcBNHY;2
R25
32
Z642 !s108 1359563123.774000
Z643 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mds_top.vhd|
Z644 !s107 H:/Project/SG_Project/VHDL/mds_top.vhd|
R29
R30
Z645 !s100 zFoTjW3d=O>z8X;NR:Mc^1
Artl_mds_top
R16
R17
R18
R19
Z646 DEx4 work 7 mds_top 0 22 8fgnY_GOG5Ke9mFcBNHY;2
l678
L91
Z647 VeTOBa:RBQXk^odcE1:k311
R25
32
Z648 !s108 1359552492.710000
R643
R644
R29
R30
Z649 !s100 DE04[U]S3R`9YCEeC2Uz63
Emds_top_tb
Z650 w1359562857
R16
R17
R18
R19
R20
Z651 8H:/Project/SG_Project/VHDL/mds_top_tb.vhd
Z652 FH:/Project/SG_Project/VHDL/mds_top_tb.vhd
l0
L23
Z653 VKn>4nE228B][3Jdi0b>=<0
R25
32
Z654 !s108 1359563124.870000
Z655 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mds_top_tb.vhd|
Z656 !s107 H:/Project/SG_Project/VHDL/mds_top_tb.vhd|
R29
R30
Z657 !s100 61FXEj<0>hM=>k2@Ki1lL1
Asim_mds_top_tb
R16
R17
R18
R19
Z658 DEx4 work 10 mds_top_tb 0 22 Kn>4nE228B][3Jdi0b>=<0
l246
L30
Z659 VnJZL;[RDAnGk]f^Y3Ro?l0
R25
32
Z660 !s108 1359562908.713000
R655
R656
R29
R30
Z661 !s100 NQaBe@0jlzIQdA09U[ED71
Emem_ctrl_rd
R512
R38
R16
R17
R18
R19
R20
Z662 8H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd
Z663 FH:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd
l0
L35
Z664 VA:z2i0WR@E@iKdoOBHj9N2
R25
32
Z665 !s108 1359563125.453000
Z666 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd|
Z667 !s107 H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd|
R29
R30
Z668 !s100 2^WKI^=QI@aL<T]eVW^PD3
Artl_mem_ctrl_rd
R38
R16
R17
R18
R19
Z669 DEx4 work 11 mem_ctrl_rd 0 22 A:z2i0WR@E@iKdoOBHj9N2
l260
L92
Z670 VzRaagM=Bg;8;dkdLbk7B73
R25
32
Z671 !s108 1359552493.424000
R666
R667
R29
R30
Z672 !s100 LW^;domoGMjO<]fCdzKka1
Emem_ctrl_rd_wbm
Z673 w1355851174
R38
R16
R17
R18
R19
R20
Z674 8H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd
Z675 FH:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd
l0
L35
Z676 V7z=DIgS:j9G:]S;8hU0OH1
R25
32
Z677 !s108 1359563126.145000
Z678 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd|
Z679 !s107 H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd|
R29
R30
Z680 !s100 M4lWn<7ezaUMDk?h=_Dhb1
Artl_mem_ctrl_rd_wbm
R38
R16
R17
R18
R19
Z681 DEx4 work 15 mem_ctrl_rd_wbm 0 22 7z=DIgS:j9G:]S;8hU0OH1
l143
L92
Z682 Vzel9VkoJ@kQIW<YCo`[JQ2
R25
32
Z683 !s108 1359552493.707000
R678
R679
R29
R30
Z684 !s100 `4kdQ1ObIM8D]]L`IM6K50
Emem_ctrl_rd_wbs
R512
R16
R17
R18
R19
R20
Z685 8H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd
Z686 FH:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd
l0
L34
Z687 VkHbPjbj2dfAcReO05m4i42
R25
32
Z688 !s108 1359563127.691000
Z689 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd|
Z690 !s107 H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd|
R29
R30
Z691 !s100 LakCz^]WWP<eDeJABEm?l0
Artl_mem_ctrl_rd_wbs
R16
R17
R18
R19
Z692 DEx4 work 15 mem_ctrl_rd_wbs 0 22 kHbPjbj2dfAcReO05m4i42
l101
L75
Z693 VI]zka8_;H>KPjn2e[Y[L61
R25
32
Z694 !s108 1359552494.479000
R689
R690
R29
R30
Z695 !s100 fBUNE>NF?3X`H2IWQQdR;3
Emem_ctrl_wr
Z696 w1355226456
R38
R16
R17
R18
R19
R20
Z697 8H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd
Z698 FH:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd
l0
L39
Z699 VfGI23CD59RC3C;W_jR9=[2
R25
32
Z700 !s108 1359563128.269000
Z701 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd|
Z702 !s107 H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd|
R29
R30
Z703 !s100 K0P>D9KSOROPUMe]bFkcH1
Artl_mem_ctrl_wr
R38
R16
R17
R18
R19
Z704 DEx4 work 11 mem_ctrl_wr 0 22 fGI23CD59RC3C;W_jR9=[2
l239
L97
Z705 Va3jJhYKe@Ggo4mf3mLKB>2
R25
32
Z706 !s108 1359552494.788000
R701
R702
R29
R30
Z707 !s100 0j08S8b[S[=?^YdUi?SG>3
Emem_ctrl_wr_wbm
R512
R38
R16
R17
R18
R19
R20
Z708 8H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd
Z709 FH:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd
l0
L34
Z710 VHAho2z]A:5ZRF5:1[zNX;1
R25
32
Z711 !s108 1359563129.173000
Z712 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd|
Z713 !s107 H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd|
R29
R30
Z714 !s100 LMH0]X4gh_ER_7M4nDTME3
Artl_mem_ctrl_wr_wbm
R38
R16
R17
R18
R19
Z715 DEx4 work 15 mem_ctrl_wr_wbm 0 22 HAho2z]A:5ZRF5:1[zNX;1
l138
L89
Z716 V0lPLacHTQb4cMO[DW6dH42
R25
32
Z717 !s108 1359552495.056000
R712
R713
R29
R30
Z718 !s100 ?olbz3`_LOO18iaZ_m7n63
Emem_ctrl_wr_wbs
R512
R16
R17
R18
R19
R20
Z719 8H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd
Z720 FH:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd
l0
L25
Z721 V<YoFJ<OJYHX8AKL9Z_een3
R25
32
Z722 !s108 1359563130.444000
Z723 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd|
Z724 !s107 H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd|
R29
R30
Z725 !s100 aNd2gGH>EHJmfoXcdMRlz2
Artl_mem_ctrl_wr_wbs
R16
R17
R18
R19
Z726 DEx4 work 15 mem_ctrl_wr_wbs 0 22 <YoFJ<OJYHX8AKL9Z_een3
l91
L63
Z727 VHcKKCb@0B@8W=mo?5<4J`2
R25
32
Z728 !s108 1359552495.419000
R723
R724
R29
R30
Z729 !s100 mmP7aSf9D9a5DSXVj[db60
Emem_mng_arbiter
Z730 w1339865952
R16
R17
R18
R19
R20
Z731 8H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd
Z732 FH:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd
l0
L30
Z733 VJ`9XanPU5^I@>@<nag>K21
R25
32
Z734 !s108 1359563130.803000
Z735 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd|
Z736 !s107 H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd|
R29
R30
Z737 !s100 a]GAY1:R;1KEDEV7Y574:0
Artl_mem_mng_arbiter
R16
R17
R18
R19
Z738 DEx4 work 15 mem_mng_arbiter 0 22 J`9XanPU5^I@>@<nag>K21
l85
L81
Z739 VLgjQFWKVl:cEIhT@0o3Z:0
R25
32
Z740 !s108 1359552495.650000
R735
R736
R29
R30
Z741 !s100 HlUQg?^@daYz47I;KY86K0
Emem_mng_top
R512
R38
R16
R17
R18
R19
R20
Z742 8H:/Project/SG_Project/VHDL/mem_mng_top.vhd
Z743 FH:/Project/SG_Project/VHDL/mem_mng_top.vhd
l0
L25
Z744 V>5KKQC@=LQQA3J=17GohA0
R25
32
Z745 !s108 1359563131.533000
Z746 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mem_mng_top.vhd|
Z747 !s107 H:/Project/SG_Project/VHDL/mem_mng_top.vhd|
R29
R30
Z748 !s100 F>6M4@eJ`jYQFI9^1^]dL1
Artl_mem_mng_top
R38
R16
R17
R18
R19
Z749 DEx4 work 11 mem_mng_top 0 22 >5KKQC@=LQQA3J=17GohA0
l400
L85
Z750 V<V>i64Zn?K^9mMo3DXcDH1
R25
32
Z751 !s108 1359552495.970000
R746
R747
R29
R30
Z752 !s100 >bK[DLD1BEiPNzlk[T5f30
Emf_cda_mn_cntr
R15
R16
R17
R18
R19
R20
R21
R22
l0
Z753 L11342
Z754 VOjlK`lHY>I5l[U:?Lfznl2
R25
32
R26
R27
R28
R29
R30
Z755 !s100 Um9:bfchBZ_CAmeiUjOP>2
Abehave
R16
R17
R18
R19
Z756 DEx4 work 14 mf_cda_mn_cntr 0 22 OjlK`lHY>I5l[U:?Lfznl2
Z757 l11353
Z758 L11352
Z759 Vmm7:JT]GD@^Ol=<iz?Y>i3
R25
32
R26
R27
R28
R29
R30
Z760 !s100 PTRDb;ezSbYJaS1UzUQ^I0
Emf_cda_scale_cntr
R15
R18
R19
R20
R21
R22
l0
Z761 L11394
Z762 V34iTHNI4dPiz2`RLH[GRX2
R25
32
R26
R27
R28
R29
R30
Z763 !s100 Ch=QnbSEFbhibW]C_6LKo2
Abehave
R18
R19
Z764 DEx4 work 17 mf_cda_scale_cntr 0 22 34iTHNI4dPiz2`RLH[GRX2
Z765 l11407
Z766 L11406
Z767 VHcWaCkzJh95B?DmSae9o`0
R25
32
R26
R27
R28
R29
R30
Z768 !s100 zVRfYHi]H=Q?aISGokMaj1
Emf_cycloneiii_pll
R15
Z769 DEx4 work 10 mf_pll_reg 0 22 bY54h6SizBN@l2zfL:dVo0
R462
R764
R16
R17
R756
R184
R18
R19
R20
R21
R22
l0
Z770 L11488
Z771 V8[a8?SNB>@mIW[L9B81YX3
R25
32
R26
R27
R28
R29
R30
Z772 !s100 =:SI^zGLz2mLnTbo=3M8M0
Avital_pll
R16
R17
R184
R18
R19
R231
Z773 l11961
Z774 L11705
Z775 VKZNG2m]aHZ?<b2G`UZTR80
R25
32
R26
R27
R28
R29
R30
Z776 !s100 A@gFF4SQMH:dEaY8o>m3n2
Emf_m_cntr
R15
R18
R19
R20
R21
R22
l0
L1875
Z777 Vl`i6^H3fn?EeTgOcIPjk70
R25
32
R26
R27
R28
R29
R30
Z778 !s100 cI?mV^AbRDcBcE;a`X>_d0
Abehave
R18
R19
Z779 DEx4 work 9 mf_m_cntr 0 22 l`i6^H3fn?EeTgOcIPjk70
l1886
L1885
Z780 Vz7WVT0CeCRSb34S5fUSa<2
R25
32
R26
R27
R28
R29
R30
Z781 !s100 CZn@QMYQKgSMzZ;TI1>3T1
Emf_n_cntr
R15
R18
R19
R20
R21
R22
l0
L1926
Z782 Vhj7QI:l@4V6Z5_5RhMAT11
R25
32
R26
R27
R28
R29
R30
Z783 !s100 hEVh6Kjof[QJNnA36ViDj2
Abehave
R18
R19
Z784 DEx4 work 9 mf_n_cntr 0 22 hj7QI:l@4V6Z5_5RhMAT11
l1935
L1934
Z785 VQGQSlW_jS:^0G9l[BooLR1
R25
32
R26
R27
R28
R29
R30
Z786 !s100 kG]O^To4mlD5P?D@2DCL<2
Emf_pll_reg
R15
R18
R19
R20
R21
R22
l0
L2074
Z787 VbY54h6SizBN@l2zfL:dVo0
R25
32
R26
R27
R28
R29
R30
Z788 !s100 SMg6>VS09HKH^@nZDN;Mb0
Abehave
R18
R19
R769
l2084
L2083
Z789 V@mI<PLWd0dP^Y7cEz58WA2
R25
32
R26
R27
R28
R29
R30
Z790 !s100 bM96TYg<6l@nkcfUaKNH=0
Pmf_pllpack
R18
R19
R15
R20
R21
R22
l0
L1158
Z791 VQKQ6d;Jd>o]1M4^87F]^z1
R25
32
b1
R26
R27
R28
R29
R30
Z792 !s100 lKIKEBL=3W426=Nd1<a3z2
Bbody
R184
R18
R19
l0
L1240
Z793 VR437^gYMihmaM?UTFXeCE2
R25
32
R26
R27
R28
R29
R30
nbody
Z794 !s100 368SNk`O=o8:Z<Sz?m5lV0
Emf_stratix_pll
R15
R769
R462
Z795 DEx4 work 14 stx_scale_cntr 0 22 bZ3zTd@bO::LRDGV8fVz01
R784
R779
R184
R18
R19
R20
R21
R22
l0
L2127
Z796 VZZT<eY[fgjf>fbi@LUDnm2
R25
32
R26
R27
R28
R29
R30
Z797 !s100 ;gBg<`7h_OABEUM3klH773
Avital_pll
R184
R18
R19
R185
l2719
L2381
Z798 V:`bNoB[^1IZM`9eHbCg<=3
R25
32
R26
R27
R28
R29
R30
Z799 !s100 j]A32z_haTSSaYmO>>`3S1
Emf_stratixii_pll
R15
R769
R462
R315
R310
R305
R184
R18
R19
R20
R21
R22
l0
L5534
Z800 V=_:8?4LiP[iA[H3cTbZJf3
R25
32
R26
R27
R28
R29
R30
Z801 !s100 zTmB6>1GDbSzC8N:B>fjd0
Avital_pll
R184
R18
R19
R183
l6008
L5744
Z802 VQ?=dh[UiJSI_=DgXiNaZk1
R25
32
R26
R27
R28
R29
R30
Z803 !s100 ^`4BnDG74WP`BG6[:GZ7d3
Emf_stratixiii_pll
R15
R769
R462
Z804 DEx4 work 17 mf_ttn_scale_cntr 0 22 mmNS>cozUG4TPN_7X`LQ>2
R16
R17
Z805 DEx4 work 14 mf_ttn_mn_cntr 0 22 DgeUhb3NN1W0TUI;?b8e>2
R184
R18
R19
R20
R21
R22
l0
L8408
Z806 VXcbl9W]DERjFZ;TEafC>W0
R25
32
R26
R27
R28
R29
R30
Z807 !s100 M7RFZaciS=eNg0KLIKD^O2
Avital_pll
R16
R17
R184
R18
R19
R182
l8983
L8712
Z808 VOiJh2C<JazO9IeGMZQLC?2
R25
32
R26
R27
R28
R29
R30
Z809 !s100 ff9BP?a2iH_0KHdDG8<621
Emf_ttn_mn_cntr
R15
R16
R17
R18
R19
R20
R21
R22
l0
L8262
Z810 VDgeUhb3NN1W0TUI;?b8e>2
R25
32
R26
R27
R28
R29
R30
Z811 !s100 c:OFAeXkB4a3bbR<SAz]b0
Abehave
R16
R17
R18
R19
R805
l8273
L8272
Z812 Vo[d3Sk`d@ci[J>RIiJecg3
R25
32
R26
R27
R28
R29
R30
Z813 !s100 bQ7MTX4GG[Ocn<kdA?OlS0
Emf_ttn_scale_cntr
R15
R18
R19
R20
R21
R22
l0
L8314
Z814 VmmNS>cozUG4TPN_7X`LQ>2
R25
32
R26
R27
R28
R29
R30
Z815 !s100 Q<d[X`noZKS1X`>Nh<?T?2
Abehave
R18
R19
R804
l8327
L8326
Z816 VP:mU5b0@K;6WPbjY[ffkD1
R25
32
R26
R27
R28
R29
R30
Z817 !s100 @`UkC^Ln6mBi;X_72g07Q0
Emp_dec
Z818 w1313242738
R17
R16
R18
R19
R20
Z819 8H:/Project/SG_Project/VHDL/mp_dec.vhd
Z820 FH:/Project/SG_Project/VHDL/mp_dec.vhd
l0
L52
Z821 Vh2iQiRLbGOngUhJVz1S2]0
R25
32
Z822 !s108 1359563132.224000
Z823 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mp_dec.vhd|
Z824 !s107 H:/Project/SG_Project/VHDL/mp_dec.vhd|
R29
R30
Z825 !s100 QU=jamk@FnAdl8ne5^cd=1
Artl_mp_dec
R17
R16
R18
R19
Z826 DEx4 work 6 mp_dec 0 22 h2iQiRLbGOngUhJVz1S2]0
l161
L103
Z827 Ve`^W2B]EeO<f<i;lBd94h0
R25
32
Z828 !s108 1359552496.325000
R823
R824
R29
R30
Z829 !s100 L40UKjI9HY0CQYz57ze9F0
Emp_enc
Z830 w1298000662
R17
R16
R18
R19
R20
Z831 8H:/Project/SG_Project/VHDL/mp_enc.vhd
Z832 FH:/Project/SG_Project/VHDL/mp_enc.vhd
l0
L44
Z833 VmfSaOJ6WKd>nnhmgEV[NQ3
R25
32
Z834 !s108 1359563132.725000
Z835 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mp_enc.vhd|
Z836 !s107 H:/Project/SG_Project/VHDL/mp_enc.vhd|
R29
R30
Z837 !s100 h3z@jnQmL8L5lZ7z7Beil1
Artl_mp_enc
R17
R16
R18
R19
Z838 DEx4 work 6 mp_enc 0 22 mfSaOJ6WKd>nnhmgEV[NQ3
l155
L96
Z839 VE2ELRZbSlRCXQCkABT>jY2
R25
32
Z840 !s108 1359552496.538000
R835
R836
R29
R30
Z841 !s100 P?h8M9Nb=2glh_L@2fLPR1
Emux2
Z842 w1345651956
R18
R19
R20
Z843 8H:/Project/SG_Project/VHDL/SG/mux2.vhd
Z844 FH:/Project/SG_Project/VHDL/SG/mux2.vhd
l0
L30
Z845 VUW1c>i<<AGNX66K=:PFod3
R25
32
Z846 !s108 1359563159.208000
Z847 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/mux2.vhd|
Z848 !s107 H:/Project/SG_Project/VHDL/SG/mux2.vhd|
R29
R30
Z849 !s100 WJ1SSFd]Ume1m^[eOOVV`1
Amux2_rtl
R18
R19
Z850 DEx4 work 4 mux2 0 22 UW1c>i<<AGNX66K=:PFod3
l57
L50
Z851 V23TNZHoI=FQ0cHVQn37;62
R25
32
Z852 !s108 1359552506.701000
R847
R848
R29
R30
Z853 !s100 aZn4YWc`8KGX_^`4RW<]L1
Emux_generic
Z854 w1293257020
R17
R16
R18
R19
R20
Z855 8H:/Project/SG_Project/VHDL/mux_generic.vhd
Z856 FH:/Project/SG_Project/VHDL/mux_generic.vhd
l0
L47
Z857 V5l=klZfOf;OKkj]nT[7hA3
R25
32
Z858 !s108 1359563133.214000
Z859 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/mux_generic.vhd|
Z860 !s107 H:/Project/SG_Project/VHDL/mux_generic.vhd|
R29
R30
Z861 !s100 g`nnC<LlE]gKCHmGP2lR@0
Amux_generic_arc
R17
R16
R18
R19
Z862 DEx4 work 11 mux_generic 0 22 5l=klZfOf;OKkj]nT[7hA3
l68
L59
Z863 Vk8VMnd4M]O<zd92lY[:bW3
R25
32
R858
R859
R860
R29
R30
Z864 !s100 GhXYU6^=om6D1783DZibQ2
Eopcode_parser
Z865 w1351434129
R487
R17
R16
R39
R18
R19
R20
Z866 8H:/Project/SG_Project/VHDL/SG/opcode_parser.vhd
Z867 FH:/Project/SG_Project/VHDL/SG/opcode_parser.vhd
l0
L47
Z868 V4z<WHjFI3X3H>W4YEK8JG1
R25
32
Z869 !s108 1359563159.600000
Z870 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/opcode_parser.vhd|
Z871 !s107 H:/Project/SG_Project/VHDL/SG/opcode_parser.vhd|
R29
R30
Z872 !s100 O79fOG5c2?70Dgb0^Uz5O3
Asim_opcode_parser
R487
R17
R16
R39
R18
R19
Z873 DEx4 work 13 opcode_parser 0 22 4z<WHjFI3X3H>W4YEK8JG1
l65
L62
Z874 Vzdi:V:P`^3k1Yd7Vz<29[0
R25
32
Z875 !s108 1359552559.141000
R870
R871
R29
R30
Z876 !s100 >Q^;foc:SMbV`Ko>gU7S@1
Eopcode_store
Z877 w1351855183
R39
R17
R16
R18
R19
R20
Z878 8H:/Project/SG_Project/VHDL/SG/opcode_store.vhd
Z879 FH:/Project/SG_Project/VHDL/SG/opcode_store.vhd
l0
L32
Z880 VJ6Az`N>cf9[SZFnj?5@ZL0
R25
32
Z881 !s108 1359563160.107000
Z882 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/opcode_store.vhd|
Z883 !s107 H:/Project/SG_Project/VHDL/SG/opcode_store.vhd|
R29
R30
Z884 !s100 a6NeLZoORI?b0<BZnSXmm1
Aopcode_store_rtl
R39
R17
R16
R18
R19
Z885 DEx4 work 12 opcode_store 0 22 J6Az`N>cf9[SZFnj?5@ZL0
l102
L51
Z886 V7gR@fUlRGi3jFZBG2Q7KU0
R25
32
Z887 !s108 1359552507.185000
R882
R883
R29
R30
Z888 !s100 F>O`hoiWB0=^RLJ`c_3J?2
Eopcode_unite
Z889 w1343732172
R17
R18
R19
R20
Z890 8H:/Project/SG_Project/VHDL/SG/opcode_unite.vhd
Z891 FH:/Project/SG_Project/VHDL/SG/opcode_unite.vhd
l0
L37
Z892 V=Ga=V6DLIVY3QKTZIh]a@3
R25
32
Z893 !s108 1359563160.616000
Z894 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/opcode_unite.vhd|
Z895 !s107 H:/Project/SG_Project/VHDL/SG/opcode_unite.vhd|
R29
R30
Z896 !s100 zC1^>2f6Z;RVHbWz6_N772
Aopcode_unite_rtl
R17
R18
R19
Z897 DEx4 work 12 opcode_unite 0 22 =Ga=V6DLIVY3QKTZIh]a@3
l70
L61
Z898 VFa1Bh]YkNGiZe_`>9Gfj@0
R25
32
Z899 !s108 1359552507.493000
R894
R895
R29
R30
Z900 !s100 [KUPD^?HeDU2BJTDbmMdm0
Eparallel_add
R15
R221
R17
R16
R18
R19
R20
R21
R22
l0
Z901 L45111
Z902 VFT^H_7mFL6M5G67_Rh4M31
R25
32
R26
R27
R28
R29
R30
Z903 !s100 J1dGMjCU1U0H[GJ:=V;193
Abehaviour
R221
R17
R16
R18
R19
Z904 DEx4 work 12 parallel_add 0 22 FT^H_7mFL6M5G67_Rh4M31
Z905 l45320
Z906 L45141
Z907 VIMk`jJm?7P0o:X0l2A28]0
R25
32
R26
R27
R28
R29
R30
Z908 !s100 VdX:cLG3effX=b1_aZ6OG0
Epixel_mng
Z909 w1355221146
R38
R17
R16
R18
R19
R20
Z910 8H:/Project/SG_Project/VHDL/pixel_mng.vhd
Z911 FH:/Project/SG_Project/VHDL/pixel_mng.vhd
l0
L28
Z912 VaI<J?NXcd@A?MfVK_hcbo3
R25
32
Z913 !s108 1359563134.304000
Z914 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/pixel_mng.vhd|
Z915 !s107 H:/Project/SG_Project/VHDL/pixel_mng.vhd|
R29
R30
Z916 !s100 9jH>3oaeNj9JEk1NOW2DF3
Artl_pixel_mng
R38
R17
R16
R18
R19
Z917 DEx4 work 9 pixel_mng 0 22 aI<J?NXcd@A?MfVK_hcbo3
l112
L69
Z918 VMfCW6:LOVOQA`]bz^5U>53
R25
32
Z919 !s108 1359552497.067000
R914
R915
R29
R30
Z920 !s100 []Cg];QY?^jkbnDR@_K;80
Epll
R352
R18
R19
R20
Z921 8H:/Project/SG_Project/VHDL/pll.vhd
Z922 FH:/Project/SG_Project/VHDL/pll.vhd
l0
L42
Z923 VzkdzPCYd7^NT1jIQh7aFN0
R25
32
Z924 !s108 1359563135.347000
Z925 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/pll.vhd|
Z926 !s107 H:/Project/SG_Project/VHDL/pll.vhd|
R29
R30
Z927 !s100 aS[Pdl5jX0;eA@Za73JOe3
Asyn
R18
R19
Z928 DEx4 work 3 pll 0 22 zkdzPCYd7^NT1jIQh7aFN0
l140
L54
Z929 VLK1QE96EXbU4B<9M@fUba3
R25
32
R924
R925
R926
R29
R30
Z930 !s100 Abc>2Z7<VRYEkN7ooKV?b3
Epll_iobuf
R15
R18
R19
R20
R21
R22
l0
L1842
Z931 VAJ<cQ;5J31^:hm2NmiOOk0
R25
32
R26
R27
R28
R29
R30
Z932 !s100 U7^?m]6Rn167BlOneT^ab3
Abehavior
R18
R19
R230
l1850
L1849
Z933 VnWS0_L:jL6<=jY]5MDW<50
R25
32
R26
R27
R28
R29
R30
Z934 !s100 5_LdOOb`8KnfhoZHTm:5P0
Eram_300
Z935 w1342428365
R39
R17
R16
R18
R19
R20
Z936 8H:/Project/SG_Project/VHDL/SG/RAM_300.vhd
Z937 FH:/Project/SG_Project/VHDL/SG/RAM_300.vhd
l0
L40
Z938 VGT72`6O6iRF2fIZ?MnJQa1
R25
32
Z939 !s108 1359563161.169000
Z940 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/RAM_300.vhd|
Z941 !s107 H:/Project/SG_Project/VHDL/SG/RAM_300.vhd|
R29
R30
Z942 !s100 [goba30nMGl<9aG@Qnf?62
Aram_300_rtl
R39
R17
R16
R18
R19
Z943 DEx4 work 7 ram_300 0 22 GT72`6O6iRF2fIZ?MnJQa1
l58
L53
Z944 VaLTUSdEF>R16Ab@TQ[gSA2
R25
32
Z945 !s108 1359552507.759000
R940
R941
R29
R30
Z946 !s100 <;oz=gn_CZ0`P^^GFC?mf1
Eram_generic
R352
Z947 DPx4 work 15 ram_generic_pkg 0 22 =JAUinJ`lnmz@i@FdJ3cI3
Z948 DPx8 synopsys 10 attributes 0 22 Fb?eGzjff51Ud2l4[U_732
Z949 DPx4 ieee 14 std_logic_misc 0 22 10=1C[Hafn:kggH?^M@3X2
R17
Z950 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
R18
R19
R20
Z951 8H:/Project/SG_Project/VHDL/ram_generic.vhd
Z952 FH:/Project/SG_Project/VHDL/ram_generic.vhd
l0
L59
Z953 VdQIH__>6@`MN]N5BVg]`21
R25
32
Z954 !s108 1359563136.023000
Z955 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/ram_generic.vhd|
Z956 !s107 H:/Project/SG_Project/VHDL/ram_generic.vhd|
R29
R30
Z957 !s100 3Wb824AOYaBd>1Dd`S?=z3
Artl_ram_generic
R947
R948
R949
R17
R950
R18
R19
Z958 DEx4 work 11 ram_generic 0 22 dQIH__>6@`MN]N5BVg]`21
l142
L80
Z959 VBM[BLl7Z191@kHPdI4hjN2
R25
32
R954
R955
R956
R29
R30
Z960 !s100 7Lbe6UH7>ac4DK@`?hiL32
Pram_generic_pkg
R17
R950
R18
R19
Z961 w1303053926
R20
Z962 8H:/Project/SG_Project/VHDL/ram_generic_pkg.vhd
Z963 FH:/Project/SG_Project/VHDL/ram_generic_pkg.vhd
l0
L23
Z964 V=JAUinJ`lnmz@i@FdJ3cI3
R25
32
b1
Z965 !s108 1359563136.848000
Z966 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/ram_generic_pkg.vhd|
Z967 !s107 H:/Project/SG_Project/VHDL/ram_generic_pkg.vhd|
R29
R30
Z968 !s100 Pn<1QgoHNS=O8o8H>XFmH2
Bbody
R947
R17
R950
R18
R19
l0
L41
Z969 V8Mh<Diazj:OUaVT]C;dMP3
R25
32
R965
R966
R967
R29
R30
nbody
Z970 !s100 b:SECfBED?l1MHz5I2EPK3
Eram_simple
R352
R17
R18
R19
R20
Z971 8H:/Project/SG_Project/VHDL/ram_simple.vhd
Z972 FH:/Project/SG_Project/VHDL/ram_simple.vhd
l0
L45
Z973 V3WBQ9AaV47gg=eTXaJ;]Y0
R25
32
Z974 !s108 1359563137.300000
Z975 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/ram_simple.vhd|
Z976 !s107 H:/Project/SG_Project/VHDL/ram_simple.vhd|
R29
R30
Z977 !s100 1N0J2=RY_z;BEJSIBZo8@0
Aarc_ram_simple
R17
R18
R19
Z978 DEx4 work 10 ram_simple 0 22 3WBQ9AaV47gg=eTXaJ;]Y0
l72
L64
Z979 VJ:EdP]h``4>aj1b4hZfVM3
R25
32
Z980 !s108 1359552498.089000
R975
R976
R29
R30
Z981 !s100 aP:P5Mm;^L^GRHW=??F6_3
Erd_wr_ctr
Z982 w1356187400
R38
R16
R17
R18
R19
R20
Z983 8H:/Project/SG_Project/VHDL/rd_wr_ctr.vhd
Z984 FH:/Project/SG_Project/VHDL/rd_wr_ctr.vhd
l0
L35
Z985 V521=KoOJ@U28MKJ:8ZP>Y3
R25
32
Z986 !s108 1359563137.907000
Z987 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/rd_wr_ctr.vhd|
Z988 !s107 H:/Project/SG_Project/VHDL/rd_wr_ctr.vhd|
R29
R30
Z989 !s100 ILzSeMH[H17M[NX8dl3Rc1
Artl_rd_wr_ctr
R38
R16
R17
R18
R19
Z990 DEx4 work 9 rd_wr_ctr 0 22 521=KoOJ@U28MKJ:8ZP>Y3
l111
L79
Z991 Vo<?:DTNQl8]>F`WbXP_X?1
R25
32
R986
R987
R988
R29
R30
Z992 !s100 TS=oR7DS]ZfkWgK4n6EZQ2
Ereset_blk_top
R352
R18
R19
R20
Z993 8H:/Project/SG_Project/VHDL/reset_blk_top.vhd
Z994 FH:/Project/SG_Project/VHDL/reset_blk_top.vhd
l0
L38
Z995 VXKF<b=:F9WQ>X@SnhLN0k2
R25
32
Z996 !s108 1359563139.127000
Z997 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/reset_blk_top.vhd|
Z998 !s107 H:/Project/SG_Project/VHDL/reset_blk_top.vhd|
R29
R30
Z999 !s100 EEQ=>JJAY5SF5fejPTR3Y1
Artl_reset_blk_top
R18
R19
Z1000 DEx4 work 13 reset_blk_top 0 22 XKF<b=:F9WQ>X@SnhLN0k2
l88
L55
Z1001 Vi@ZEXTLnKHT3@UOW4Lce[1
R25
32
R996
R997
R998
R29
R30
Z1002 !s100 ;=^_YY4Tdolg<JnB@Si<A0
Ereset_debouncer
Z1003 w1299428944
R18
R19
R20
Z1004 8H:/Project/SG_Project/VHDL/reset_debouncer.vhd
Z1005 FH:/Project/SG_Project/VHDL/reset_debouncer.vhd
l0
L30
Z1006 V=Ri1lBV2ej8eT3IGiMcA@2
R25
32
Z1007 !s108 1359563140.356000
Z1008 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/reset_debouncer.vhd|
Z1009 !s107 H:/Project/SG_Project/VHDL/reset_debouncer.vhd|
R29
R30
Z1010 !s100 9O^m2lkbfzKC9@8V0U3K01
Artl_reset_debouncer
R18
R19
Z1011 DEx4 work 15 reset_debouncer 0 22 =Ri1lBV2ej8eT3IGiMcA@2
l69
L42
Z1012 V1<Y<=fHQ3dKobiPY;1lYz0
R25
32
R1007
R1008
R1009
R29
R30
Z1013 !s100 @EWg`<`^?:9GX>l@Ez0712
Erx_path
Z1014 w1355229624
R16
R17
R18
R19
R20
Z1015 8H:/Project/SG_Project/VHDL/rx_path.vhd
Z1016 FH:/Project/SG_Project/VHDL/rx_path.vhd
l0
L24
Z1017 VL1;72SndGoM:O0i42ZzYh2
R25
32
Z1018 !s108 1359563141.743000
Z1019 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/rx_path.vhd|
Z1020 !s107 H:/Project/SG_Project/VHDL/rx_path.vhd|
R29
R30
Z1021 !s100 NN_:NdB1o[3<gBG1C7eeY0
Artl_rx_path
R16
R17
R18
R19
Z1022 DEx4 work 7 rx_path 0 22 L1;72SndGoM:O0i42ZzYh2
l265
L77
Z1023 VzGa96Y8>DA31QH9lXUA[o2
R25
32
Z1024 !s108 1359552499.127000
R1019
R1020
R29
R30
Z1025 !s100 A_zbhQUVYHOPgoBHGijRL3
Escfifo
R15
R53
R16
R17
R18
R19
R20
R21
R22
l0
Z1026 L45443
Z1027 V;hJFRdlCm0lTia;zlTVO=3
R25
32
R26
R27
R28
R29
R30
Z1028 !s100 ?Hdhk_UKQ@LQ[0RzfZ5Kf3
Abehavior
R53
R16
R17
R18
R19
Z1029 DEx4 work 6 scfifo 0 22 ;hJFRdlCm0lTia;zlTVO=3
Z1030 l45515
Z1031 L45484
Z1032 VVDUUXL43J]27NFN?Jm2Vd2
R25
32
R26
R27
R28
R29
R30
Z1033 !s100 J9SI88_Y181]e3Z@83C1j0
Esdram_controller
R512
R16
R17
R18
R19
R20
Z1034 8H:/Project/SG_Project/VHDL/sdram_controller.vhd
Z1035 FH:/Project/SG_Project/VHDL/sdram_controller.vhd
l0
L42
Z1036 V<cYmhL><bo5l3Tj0_Fi`:3
R25
32
Z1037 !s108 1359563142.549000
Z1038 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/sdram_controller.vhd|
Z1039 !s107 H:/Project/SG_Project/VHDL/sdram_controller.vhd|
R29
R30
Z1040 !s100 ]gBi0=M@Pl[7TMZii91A=2
Artl_sdram_controller
R16
R17
R18
R19
Z1041 DEx4 work 16 sdram_controller 0 22 <cYmhL><bo5l3Tj0_Fi`:3
l190
L80
Z1042 Vd@DDzS5il@bamhWhX<AE22
R25
32
Z1043 !s108 1359552499.389000
R1038
R1039
R29
R30
Z1044 !s100 AoMHRWD<]4g6I[@?X`eeR3
Esdram_model
Z1045 w1323844960
Z1046 DPx4 ieee 16 std_logic_textio 0 22 nS@;e8VD1o]DCVjBMSZYk3
R17
R16
R18
R19
R20
Z1047 8H:/Project/SG_Project/VHDL/sdram_model.vhd
Z1048 FH:/Project/SG_Project/VHDL/sdram_model.vhd
l0
L11
Z1049 VKMglJ:Q8_Gj`?PBjzX_B03
R25
32
Z1050 !s108 1359563143.166000
Z1051 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/sdram_model.vhd|
Z1052 !s107 H:/Project/SG_Project/VHDL/sdram_model.vhd|
R29
R30
Z1053 !s100 fN::IM;YHkhmb<NSYaY0Q1
Asdram_model
R1046
R17
R16
R18
R19
Z1054 DEx4 work 11 sdram_model 0 22 KMglJ:Q8_Gj`?PBjzX_B03
l220
L33
Z1055 V?hiEdY<_@RAAU7Y1G7Gaz1
R25
32
Z1056 !s108 1359552499.736000
R1051
R1052
R29
R30
Z1057 !s100 Bg4HjS>39JIJXI;zoEjHK0
Esdram_rw
Z1058 w1305370404
R16
R17
R18
R19
R20
Z1059 8H:/Project/SG_Project/VHDL/sdram_rw.vhd
Z1060 FH:/Project/SG_Project/VHDL/sdram_rw.vhd
l0
L34
Z1061 V2olS69dTA52iXN<HFlWfZ0
R25
32
Z1062 !s108 1359563143.673000
Z1063 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/sdram_rw.vhd|
Z1064 !s107 H:/Project/SG_Project/VHDL/sdram_rw.vhd|
R29
R30
Z1065 !s100 9d<W0mVn6gDF`2REMSDSU3
Aarc_sdram_rw
R16
R17
R18
R19
Z1066 DEx4 work 8 sdram_rw 0 22 2olS69dTA52iXN<HFlWfZ0
l107
L63
Z1067 V5J4l_UbDVYMHXQ?aa4nRo1
R25
32
R1062
R1063
R1064
R29
R30
Z1068 !s100 Md=ITn0`SDT2DTUMX]26T2
Esdram_symbol_model
Z1069 w1351434054
R487
R16
R17
R18
R19
R20
Z1070 8H:/Project/SG_Project/VHDL/SG/sdram_symbol_model.vhd
Z1071 FH:/Project/SG_Project/VHDL/SG/sdram_symbol_model.vhd
l0
L65
Z1072 VIeQEJ7TDY^zZV7cmE9gV@2
R25
32
Z1073 !s108 1359563161.755000
Z1074 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/sdram_symbol_model.vhd|
Z1075 !s107 H:/Project/SG_Project/VHDL/SG/sdram_symbol_model.vhd|
R29
R30
Z1076 !s100 j7@cX7B<8A;imYmY5B`S92
Asim_sdram_symbol_model
R487
R16
R17
R18
R19
Z1077 DEx4 work 18 sdram_symbol_model 0 22 IeQEJ7TDY^zZV7cmE9gV@2
l91
L79
Z1078 V7c9V]=1YL>UYL;=bIEeA61
R25
32
Z1079 !s108 1359552559.392000
R1074
R1075
R29
R30
Z1080 !s100 ac89237B69jPX8gT0EFJV3
Esignal_gen
R15
R477
R17
R16
R18
R19
R20
R21
R22
l0
Z1081 L52834
Z1082 V6B15WzE65VIjmagCAU<ZU0
R25
32
R26
R27
R28
R29
R30
Z1083 !s100 jn:Ye24zVQ?CBn>iXSdjn0
Asimmodel
R477
R17
R16
R18
R19
Z1084 DEx4 work 10 signal_gen 0 22 6B15WzE65VIjmagCAU<ZU0
Z1085 l53007
Z1086 L52849
Z1087 VO548nhOE<]a3A25ZgLU]83
R25
32
R26
R27
R28
R29
R30
Z1088 !s100 3;7Ii?_R[KoFjGD[J`3Jn2
Psld_node
R17
R18
R19
R15
R20
R21
R22
l0
Z1089 L52301
Z1090 VdWGnJl[S?L`NG8Tc;R7c12
R25
32
b1
R26
R27
R28
R29
R30
Z1091 !s100 6FNG?k2@8[9mG:]i`H`AF0
Bbody
R477
R17
R18
R19
l0
Z1092 L52419
Z1093 VJG4f?ILmJieZ3T>X1]bJ73
R25
32
R26
R27
R28
R29
R30
nbody
Z1094 !s100 jjOo2kO_Un=Rba:nibd?S0
Esld_signaltap
R15
R221
R18
R19
R20
R21
R22
l0
Z1095 L53834
Z1096 VMOI;>:NFz[bcDjSVF>nA62
R25
32
R26
R27
R28
R29
R30
Z1097 !s100 <PM]?DF`aiV5_5:bzBE<?3
Asim_sld_signaltap
R221
R18
R19
Z1098 DEx4 work 13 sld_signaltap 0 22 MOI;>:NFz[bcDjSVF>nA62
Z1099 l53912
Z1100 L53911
Z1101 VL`a<7c396``8^;4Se5jVA3
R25
32
R26
R27
R28
R29
R30
Z1102 !s100 HDQnY>VQ<`6HoAY>hMoMQ1
Esld_virtual_jtag
R15
R481
R616
R477
R17
R16
R1084
R18
R19
R20
R21
R22
l0
Z1103 L53538
Z1104 VhIZfDm7RKNSzl;VkP0bke1
R25
32
R26
R27
R28
R29
R30
Z1105 !s100 C0kV[L?SlbKidOi9_?dSL3
Astructural
R477
R17
R16
R18
R19
Z1106 DEx4 work 16 sld_virtual_jtag 0 22 hIZfDm7RKNSzl;VkP0bke1
Z1107 l53729
Z1108 L53593
Z1109 V`m<kJU@U:_XZ0A=<>=7Rn3
R25
32
R26
R27
R28
R29
R30
Z1110 !s100 5oPVCn`kWd7=bGVm[fR7a1
Estratix_tx_outclk
R15
R17
R18
R19
R20
R21
R22
l0
Z1111 L32299
Z1112 V22B]]52KU7mQ8]A=KgiW30
R25
32
R26
R27
R28
R29
R30
Z1113 !s100 jgTGm3eXnWe3I;j=QSV631
Abehavior
R17
R18
R19
R196
Z1114 l32338
Z1115 L32325
Z1116 V<`O_K`QW6??1SB5UQDQde0
R25
32
R26
R27
R28
R29
R30
Z1117 !s100 8a`fY2BnhUZ^oF[0WHRhU0
Estratixii_lvds_rx
R15
R17
R18
R19
R20
R21
R22
l0
Z1118 L28767
Z1119 V:zR<IhRRSVhRgWo]A@meQ2
R25
32
R26
R27
R28
R29
R30
Z1120 !s100 Sm4^IRzfJcY59Xi[fP7071
Abehavior
R17
R18
R19
R181
Z1121 l28851
Z1122 L28806
Z1123 V0Fl[V8T[lbSJH88jFQ^P91
R25
32
R26
R27
R28
R29
R30
Z1124 !s100 ;j;zLk2`]Shkf;aODbk?V0
Estratixii_tx_outclk
R15
R17
R18
R19
R20
R21
R22
l0
Z1125 L32411
Z1126 V7TV^FAk;aPXU6VkL6R`Vm1
R25
32
R26
R27
R28
R29
R30
Z1127 !s100 ;;20R2PA>Y[0Tbco@k::N3
Abehavior
R17
R18
R19
R195
Z1128 l32448
Z1129 L32437
Z1130 V2CGX^]C[0Cn0=366P]df@2
R25
32
R26
R27
R28
R29
R30
Z1131 !s100 6ojgJdgQ;cNng`j0lEgeb0
Estratixiii_lvds_rx
R15
Z1132 DEx4 work 26 stratixiii_lvds_rx_channel 0 22 >`>@S>2iIZRKHOOah6VJJ2
R17
R18
R19
R20
R21
R22
l0
Z1133 L30151
Z1134 Vjj`HQTSU:HQl4b^]ziNVW0
R25
32
R26
R27
R28
R29
R30
Z1135 !s100 D_SIYGn<BUcj1WU7O6M4=0
Abehavior
R17
R18
R19
R179
Z1136 l30242
Z1137 L30200
Z1138 V@e7cI8CCGdREfi]Xe[2T:0
R25
32
R26
R27
R28
R29
R30
Z1139 !s100 D0AeGgFK0efX3WVIR0lf=0
Estratixiii_lvds_rx_channel
R15
Z1140 DEx4 work 22 stratixiii_lvds_rx_dpa 0 22 5^G:dhV3lVK^eaFnDhg@D1
R17
R18
R19
R20
R21
R22
l0
Z1141 L29742
Z1142 V>`>@S>2iIZRKHOOah6VJJ2
R25
32
R26
R27
R28
R29
R30
Z1143 !s100 ljaKzPQAX3MRkL4fM9i?d1
Abehavior
R17
R18
R19
R1132
Z1144 l29870
Z1145 L29790
Z1146 VcnN_6niU:Z5ocd9;5?X@X2
R25
32
R26
R27
R28
R29
R30
Z1147 !s100 WNN4YKCLDii6aLgzZ[a<f3
Estratixiii_lvds_rx_dpa
R15
R17
R18
R19
R20
R21
R22
l0
Z1148 L29467
Z1149 V5^G:dhV3lVK^eaFnDhg@D1
R25
32
R26
R27
R28
R29
R30
Z1150 !s100 AbZn:R`1b2h=NUjkS]Vg;0
Abehavior
R17
R18
R19
R1140
Z1151 l29541
Z1152 L29500
Z1153 VJ9o3ff<_B=l71_P2llM3U2
R25
32
R26
R27
R28
R29
R30
Z1154 !s100 3jbczWijF[b5ZYOSj]GYn1
Estx_scale_cntr
R15
R18
R19
R20
R21
R22
l0
L1982
Z1155 VbZ3zTd@bO::LRDGV8fVz01
R25
32
R26
R27
R28
R29
R30
Z1156 !s100 TchOF1XFB;c7?BaI9?5od2
Abehave
R18
R19
R795
l1995
L1994
Z1157 V1C?U4b23mS[kJzKQ:`H=:0
R25
32
R26
R27
R28
R29
R30
Z1158 !s100 a2Fo[FWN<DZ3Hb65PA]`?0
Esymbol_generator_top
Z1159 w1351417457
R18
R19
R20
Z1160 8H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd
Z1161 FH:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd
l0
L23
Z1162 Vl^C_FGOmCVSCL?H]cNXS50
R25
32
Z1163 !s108 1359563162.198000
Z1164 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd|
Z1165 !s107 H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd|
R29
R30
Z1166 !s100 RIVE@93FhT39llg9RXMNB2
Artl_symbol_generator_top
R18
R19
Z1167 DEx4 work 20 symbol_generator_top 0 22 l^C_FGOmCVSCL?H]cNXS50
l249
L62
Z1168 Vm56haoM@mKgH^bCaHY4BM3
R25
32
Z1169 !s108 1359552508.063000
R1164
R1165
R29
R30
Z1170 !s100 TW`4CWbPn=_GD0oZ1E89?0
Esync_rst_gen
R1003
R18
R19
R20
Z1171 8H:/Project/SG_Project/VHDL/sync_rst_gen.vhd
Z1172 FH:/Project/SG_Project/VHDL/sync_rst_gen.vhd
l0
L22
Z1173 VHTK9O@__GdN5R4lOOaciS0
R25
32
Z1174 !s108 1359563144.725000
Z1175 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/sync_rst_gen.vhd|
Z1176 !s107 H:/Project/SG_Project/VHDL/sync_rst_gen.vhd|
R29
R30
Z1177 !s100 kQ33CXQQW1iA1iYfQIb^H3
Artl_sync_rst_gen
R18
R19
Z1178 DEx4 work 12 sync_rst_gen 0 22 HTK9O@__GdN5R4lOOaciS0
l39
L33
Z1179 VHFP;R5Nee5I903_9L@DiB2
R25
32
R1174
R1175
R1176
R29
R30
Z1180 !s100 n^Smb_7ecelTHd9?X[HK93
Esynthetic_frame_generator
Z1181 w1300017754
R38
R17
R16
R18
R19
R20
Z1182 8H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd
Z1183 FH:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd
l0
L25
Z1184 VVGCaNBF<ALYljjf^cLUlP2
R25
32
Z1185 !s108 1359563145.593000
Z1186 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd|
Z1187 !s107 H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd|
R29
R30
Z1188 !s100 Il[VRoJ`]80KaBYIe`VY@3
Artl_synthetic_frame_generator
R38
R17
R16
R18
R19
Z1189 DEx4 work 25 synthetic_frame_generator 0 22 VGCaNBF<ALYljjf^cLUlP2
l75
L60
Z1190 V@@BALBnknE_:RMWKSlho73
R25
32
Z1191 !s108 1359552500.538000
R1186
R1187
R29
R30
Z1192 !s100 <7iVm3nmOzjaf=UCTifRV0
Etx_path
Z1193 w1334942608
R38
R16
R17
R18
R19
R20
Z1194 8H:/Project/SG_Project/VHDL/tx_path.vhd
Z1195 FH:/Project/SG_Project/VHDL/tx_path.vhd
l0
L24
Z1196 V?zi33TW@LA=cBbHMAFhXe2
R25
32
Z1197 !s108 1359563146.202000
Z1198 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/tx_path.vhd|
Z1199 !s107 H:/Project/SG_Project/VHDL/tx_path.vhd|
R29
R30
Z1200 !s100 zae0YL]<MLITEhRfikQE>1
Aarc_tx_path
R38
R16
R17
R18
R19
Z1201 DEx4 work 7 tx_path 0 22 ?zi33TW@LA=cBbHMAFhXe2
l454
L107
Z1202 VGX_L9GlHS_AEdhF:G8Clg0
R25
32
Z1203 !s108 1359552501.990000
R1198
R1199
R29
R30
Z1204 !s100 ddUi5@BQzFMG:?ImPhKzk1
Etx_path_tb
Z1205 w1328031570
R38
R16
R17
R18
R19
R20
Z1206 8H:/Project/SG_Project/VHDL/tx_path_tb.vhd
Z1207 FH:/Project/SG_Project/VHDL/tx_path_tb.vhd
l0
L25
Z1208 Vf_Bh=HmLM27ljGN[PIi7n2
R25
32
Z1209 !s108 1359563147.335000
Z1210 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/tx_path_tb.vhd|
Z1211 !s107 H:/Project/SG_Project/VHDL/tx_path_tb.vhd|
R29
R30
Z1212 !s100 ^Uz4dQFY_K^K5P9YCHZVk0
Aarc_tx_path_tb
R38
R16
R17
R18
R19
Z1213 DEx4 work 10 tx_path_tb 0 22 f_Bh=HmLM27ljGN[PIi7n2
l149
L28
Z1214 Va`EXDRLF[P]7l=;U0fR3J3
R25
32
R1209
R1210
R1211
R29
R30
Z1215 !s100 Kmz`UWY?mC:DB79AbLEKg0
Etx_path_wbm
R512
R38
R16
R17
R18
R19
R20
Z1216 8H:/Project/SG_Project/VHDL/tx_path_wbm.vhd
Z1217 FH:/Project/SG_Project/VHDL/tx_path_wbm.vhd
l0
L25
Z1218 VS^A259k8:FhhaS47^@A7C1
R25
32
Z1219 !s108 1359563148.411000
Z1220 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/tx_path_wbm.vhd|
Z1221 !s107 H:/Project/SG_Project/VHDL/tx_path_wbm.vhd|
R29
R30
Z1222 !s100 @@1`fI^`:8T^>YAkXGjZ^0
Artl_tx_path_wbm
R38
R16
R17
R18
R19
Z1223 DEx4 work 11 tx_path_wbm 0 22 S^A259k8:FhhaS47^@A7C1
l94
L65
Z1224 VT9No[f`YQkHH?XAXofcBm2
R25
32
Z1225 !s108 1359552502.599000
R1220
R1221
R29
R30
Z1226 !s100 PW8eMgo`BzFGW9FP18L5V0
Ptxt_util
R18
R19
Z1227 w1339779949
R20
Z1228 8H:/Project/SG_Project/VHDL/SG/txt_util.vhd
Z1229 FH:/Project/SG_Project/VHDL/SG/txt_util.vhd
l0
L6
Z1230 VJ=6czJZ^J?P[cBTl[c=go2
R25
32
b1
Z1231 !s108 1359552508.327000
Z1232 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/SG/txt_util.vhd|
Z1233 !s107 H:/Project/SG_Project/VHDL/SG/txt_util.vhd|
R29
R30
Z1234 !s100 YZ3[A2OBiZUaoAPG2BWKF3
Bbody
R487
R18
R19
l0
L88
Z1235 VG1]SCX7cUoVL=OhOl_8AC0
R25
32
R1231
R1232
R1233
R29
R30
nbody
Z1236 !s100 Pj6kNzONzT];>0cz[DJR^3
Ptxt_util_pkg
R18
R19
R340
R20
Z1237 8H:/Project/SG_Project/VHDL/txt_util_pkg.vhd
Z1238 FH:/Project/SG_Project/VHDL/txt_util_pkg.vhd
l0
L23
Z1239 VzJ@n7VO<_9UFj<nRoK^]a3
R25
32
b1
Z1240 !s108 1359563148.962000
Z1241 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/txt_util_pkg.vhd|
Z1242 !s107 H:/Project/SG_Project/VHDL/txt_util_pkg.vhd|
R29
R30
Z1243 !s100 6>RlY77iZjck<TkN6F4b]0
Bbody
Z1244 DPx4 work 12 txt_util_pkg 0 22 zJ@n7VO<_9UFj<nRoK^]a3
R18
R19
l0
L79
Z1245 V@2e:S7FkS?T?gG[T__?>70
R25
32
R1240
R1241
R1242
R29
R30
nbody
Z1246 !s100 zZ7gCJPzMQ=Q?fUQc]K3@2
Euart_rx
Z1247 w1302110260
R948
R949
R17
R16
R18
R19
R20
Z1248 8H:/Project/SG_Project/VHDL/uart_rx.vhd
Z1249 FH:/Project/SG_Project/VHDL/uart_rx.vhd
l0
L46
Z1250 V5TfkU4<f<J9akbLi9oD?n2
R25
32
Z1251 !s108 1359563149.369000
Z1252 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/uart_rx.vhd|
Z1253 !s107 H:/Project/SG_Project/VHDL/uart_rx.vhd|
R29
R30
Z1254 !s100 4<I]jj<EmO30N>DVP:HHK1
Aarc_uart_rx
R948
R949
R17
R16
R18
R19
Z1255 DEx4 work 7 uart_rx 0 22 5TfkU4<f<J9akbLi9oD?n2
l94
L68
Z1256 V;YPOPbRKcQ3zf]SMEbfkU0
R25
32
Z1257 !s108 1359552503.304000
R1252
R1253
R29
R30
Z1258 !s100 X4:X9b[WXchZ=hiUDG[Z90
Euart_rx_compare_model
Z1259 w1293257094
R1244
R1046
R17
R16
R18
R19
R20
Z1260 8H:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd
Z1261 FH:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd
l0
L38
Z1262 V5@>Ic6Y5^CEO5^5<ShISW1
R25
32
Z1263 !s108 1359563150.286000
Z1264 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd|
Z1265 !s107 H:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd|
R29
R30
Z1266 !s100 lP1[:U9D3bX60f24^=SVR1
Aarc_uart_rx_compare_model
R1244
R1046
R17
R16
R18
R19
Z1267 DEx4 work 21 uart_rx_compare_model 0 22 5@>Ic6Y5^CEO5^5<ShISW1
l75
L64
Z1268 V_g_E[NRz3P<z31QSZX0^53
R25
32
R1263
R1264
R1265
R29
R30
Z1269 !s100 D3@oaHg@AzCHHFl2^M[?I3
Euart_tx
Z1270 w1294647778
R948
R949
R17
R16
R18
R19
R20
Z1271 8H:/Project/SG_Project/VHDL/uart_tx.vhd
Z1272 FH:/Project/SG_Project/VHDL/uart_tx.vhd
l0
L39
Z1273 V4WG1WF7lMgf=`Bi<LJdg;1
R25
32
Z1274 !s108 1359563151.434000
Z1275 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/uart_tx.vhd|
Z1276 !s107 H:/Project/SG_Project/VHDL/uart_tx.vhd|
R29
R30
Z1277 !s100 L10=c9UQTKR_F>R3BSFGb1
Aarc_uart_tx
R948
R949
R17
R16
R18
R19
Z1278 DEx4 work 7 uart_tx 0 22 4WG1WF7lMgf=`Bi<LJdg;1
l84
L62
Z1279 V2zeelZ]UoDC:T5<Ffjhd>0
R25
32
Z1280 !s108 1359552503.878000
R1275
R1276
R29
R30
Z1281 !s100 0FoK>R:EPFDaIRj[NoS3c2
Euart_tx_gen_model
Z1282 w1355222708
R1046
R17
R16
R18
R19
R20
Z1283 8H:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd
Z1284 FH:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd
l0
L59
Z1285 VOoE:SJWVjZICReOKG>h6o3
R25
32
Z1286 !s108 1359563151.910000
Z1287 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd|
Z1288 !s107 H:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd|
R29
R30
Z1289 !s100 ?`RIOfKPX`ng@FQghkWJU1
Aarc_uart_tx_gen_model
R1046
R17
R16
R18
R19
Z1290 DEx4 work 17 uart_tx_gen_model 0 22 OoE:SJWVjZICReOKG>h6o3
l101
L87
Z1291 VY6=^QVM@OTe]aJj8BN66d1
R25
32
Z1292 !s108 1359552504.279000
R1287
R1288
R29
R30
Z1293 !s100 XcG>_j667T3HQnca@ojo:0
Evesa_gen_ctrl
Z1294 w1351423433
R38
R16
R17
R18
R19
R20
Z1295 8H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd
Z1296 FH:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd
l0
L72
Z1297 VMCLP1PF01;k`I]2IZ4oX?3
R25
32
Z1298 !s108 1359563153.122000
Z1299 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd|
Z1300 !s107 H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd|
R29
R30
Z1301 !s100 mQRPCffC:M^N[Dek2PXA21
Artl_vesa_gen_ctrl
R38
R16
R17
R18
R19
Z1302 DEx4 work 13 vesa_gen_ctrl 0 22 MCLP1PF01;k`I]2IZ4oX?3
l187
L142
Z1303 VfEDJk57Q_[Fg8C;[`d]SJ3
R25
32
Z1304 !s108 1359552504.646000
R1299
R1300
R29
R30
Z1305 !s100 ?REcOKcnQM9R5NGzOKaL51
Evesa_pic_col
Z1306 w1297423954
R337
R1046
R17
R16
R18
R19
R20
Z1307 8H:/Project/SG_Project/VHDL/vesa_pic_col.vhd
Z1308 FH:/Project/SG_Project/VHDL/vesa_pic_col.vhd
l0
L30
Z1309 V@@CdY[nCie5Vb`hKHK]DZ1
R25
32
Z1310 !s108 1359563154.249000
Z1311 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/vesa_pic_col.vhd|
Z1312 !s107 H:/Project/SG_Project/VHDL/vesa_pic_col.vhd|
R29
R30
Z1313 !s100 Lk4K>Ukg[>R?feXX;:jhV0
Asim_vesa_pic_col
R337
R1046
R17
R16
R18
R19
Z1314 DEx4 work 12 vesa_pic_col 0 22 @@CdY[nCie5Vb`hKHK]DZ1
l88
L69
Z1315 Vn9XTfk2U9khOGPNZ82z4W3
R25
32
Z1316 !s108 1359554433.817000
R1311
R1312
R29
R30
Z1317 !s100 nIJO`f;_A734bJ`62dOX82
Evesa_pic_gen
R1306
R337
R1046
R17
R16
R18
R19
R20
Z1318 8H:/Project/SG_Project/VHDL/vesa_pic_gen.vhd
Z1319 FH:/Project/SG_Project/VHDL/vesa_pic_gen.vhd
l0
L30
Z1320 VH<`i5cmT;fF3YUEXVEg9a1
R25
32
Z1321 !s108 1359563154.614000
Z1322 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/vesa_pic_gen.vhd|
Z1323 !s107 H:/Project/SG_Project/VHDL/vesa_pic_gen.vhd|
R29
R30
Z1324 !s100 b:KmXA10=hgZYWXPKTk`O1
Asim_vesa_pic_gen
R337
R1046
R17
R16
R18
R19
Z1325 DEx4 work 12 vesa_pic_gen 0 22 H<`i5cmT;fF3YUEXVEg9a1
l65
L59
Z1326 VcZ[<0ekESjK[MBib5OaVA0
R25
32
R1321
R1322
R1323
R29
R30
Z1327 !s100 OYc7zZU=0KhM]cPB9Xjlm1
Ewbs_reg
Z1328 w1305565322
R16
R17
R18
R19
R20
Z1329 8H:/Project/SG_Project/VHDL/wbs_reg.vhd
Z1330 FH:/Project/SG_Project/VHDL/wbs_reg.vhd
l0
L26
Z1331 VFWa^OID07>f@PYnS7D]j<0
R25
32
Z1332 !s108 1359563155.674000
Z1333 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|H:/Project/SG_Project/VHDL/wbs_reg.vhd|
Z1334 !s107 H:/Project/SG_Project/VHDL/wbs_reg.vhd|
R29
R30
Z1335 !s100 47e6jI;TVBPzKmjCE>OhY2
Artl_wbs_reg
R16
R17
R18
R19
Z1336 DEx4 work 7 wbs_reg 0 22 FWa^OID07>f@PYnS7D]j<0
l63
L57
Z1337 VXEH[j3bGj8^NfH[_8D9F?3
R25
32
Z1338 !s108 1359552505.585000
R1333
R1334
R29
R30
Z1339 !s100 6]^Jo7<_ZUkc8PVo1Zkmo1
