 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 19 02:04:51 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRHQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRHQX1M)                    0.66       0.66 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX1M)                    0.00       0.66 f
  data arrival time                                                  0.66

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX1M)                    0.89       0.89 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX1M)                     0.89       0.89 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX1M)                   0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX1M)                    0.89       0.89 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX1M)                   0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX1M)                    0.89       0.89 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX1M)                   0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX1M)                    0.89       0.89 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX1M)                   0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX1M)                    0.89       0.89 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX1M)                   0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX1M)                    0.89       0.89 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX1M)                   0.00       0.89 r
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_RegFile/reg_file_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][7]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][7]/Q (SDFFRQX4M)             0.77       0.77 f
  U0_RegFile/REG0[7] (REG_FILE_test_1)                    0.00       0.77 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.77 f
  U0_ALU/U7/Y (INVX20M)                                   0.21       0.97 r
  U0_ALU/U169/Y (AOI2BB2X2M)                              0.40       1.37 r
  U0_ALU/U168/Y (AOI21X2M)                                0.29       1.67 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX1M)                     0.00       1.67 f
  data arrival time                                                  1.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U0_RegFile/reg_file_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][7]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][7]/Q (SDFFRQX4M)             0.77       0.77 f
  U0_RegFile/REG0[7] (REG_FILE_test_1)                    0.00       0.77 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.77 f
  U0_ALU/U7/Y (INVX20M)                                   0.21       0.97 r
  U0_ALU/U158/Y (AOI221X2M)                               0.24       1.21 f
  U0_ALU/U156/Y (AOI31X2M)                                0.54       1.75 r
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX1M)                     0.00       1.75 r
  data arrival time                                                  1.75

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: U0_RegFile/reg_file_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][0]/CK (SDFFRHQX8M)           0.00       0.00 r
  U0_RegFile/reg_file_reg[1][0]/Q (SDFFRHQX8M)            0.40       0.40 f
  U0_RegFile/U143/Y (BUFX32M)                             0.21       0.61 f
  U0_RegFile/REG1[0] (REG_FILE_test_1)                    0.00       0.61 f
  U0_ALU/B[0] (ALU_test_1)                                0.00       0.61 f
  U0_ALU/add_34/B[0] (ALU_DW01_add_0)                     0.00       0.61 f
  U0_ALU/add_34/U2/Y (XOR2X1M)                            0.38       0.98 f
  U0_ALU/add_34/SUM[0] (ALU_DW01_add_0)                   0.00       0.98 f
  U0_ALU/U133/Y (AOI22X1M)                                0.66       1.64 r
  U0_ALU/U65/Y (AND3X6M)                                  0.29       1.93 r
  U0_ALU/U23/Y (NOR2X8M)                                  0.08       2.01 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRHQX1M)                    0.00       2.01 f
  data arrival time                                                  2.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRHQX1M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: U0_RegFile/reg_file_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][5]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][5]/Q (SDFFRQX4M)             0.95       0.95 f
  U0_RegFile/REG0[5] (REG_FILE_test_1)                    0.00       0.95 f
  U0_ALU/A[5] (ALU_test_1)                                0.00       0.95 f
  U0_ALU/U155/Y (AOI222X2M)                               0.67       1.63 r
  U0_ALU/U152/Y (AOI31X2M)                                0.41       2.04 f
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX1M)                     0.00       2.04 f
  data arrival time                                                  2.04

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: U0_RegFile/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][2]/CK (SDFFRHQX8M)           0.00       0.00 r
  U0_RegFile/reg_file_reg[1][2]/Q (SDFFRHQX8M)            0.40       0.40 f
  U0_RegFile/U141/Y (BUFX32M)                             0.20       0.60 f
  U0_RegFile/reg_file_reg[1][3]/SI (SDFFRQX2M)            0.00       0.60 f
  data arrival time                                                  0.60

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][3]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_RegFile/reg_file_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][0]/CK (SDFFRHQX8M)           0.00       0.00 r
  U0_RegFile/reg_file_reg[1][0]/Q (SDFFRHQX8M)            0.40       0.40 f
  U0_RegFile/U143/Y (BUFX32M)                             0.21       0.61 f
  U0_RegFile/reg_file_reg[1][1]/SI (SDFFRQX4M)            0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][1]/CK (SDFFRQX4M)            0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U1_RST_SYNC/rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[0]/Q (SDFFRQX2M)                0.67       0.67 f
  U1_RST_SYNC/SYNC_RST_reg/D (SDFFRQX1M)                  0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/SYNC_RST_reg/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_RegFile/reg_file_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][1]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][1]/Q (SDFFRQX4M)             0.54       0.54 r
  U0_RegFile/U148/Y (BUFX32M)                             0.27       0.81 r
  U0_RegFile/reg_file_reg[1][2]/SI (SDFFRHQX8M)           0.00       0.81 r
  data arrival time                                                  0.81

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][2]/CK (SDFFRHQX8M)           0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_RegFile/reg_file_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][7]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][7]/Q (SDFFRQX4M)             0.54       0.54 r
  U0_RegFile/U144/Y (BUFX32M)                             0.27       0.81 r
  U0_RegFile/reg_file_reg[2][0]/SI (SDFFSQX2M)            0.00       0.81 r
  data arrival time                                                  0.81

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[2][0]/CK (SDFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_RegFile/reg_file_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][7]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][7]/Q (SDFFRQX4M)             0.81       0.81 r
  U0_RegFile/reg_file_reg[1][0]/SI (SDFFRHQX8M)           0.00       0.81 r
  data arrival time                                                  0.81

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][0]/CK (SDFFRHQX8M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_RegFile/reg_file_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][5]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][5]/Q (SDFFRQX4M)             0.54       0.54 r
  U0_RegFile/U140/Y (BUFX32M)                             0.27       0.81 r
  U0_RegFile/reg_file_reg[1][6]/SI (SDFFRQX2M)            0.00       0.81 r
  data arrival time                                                  0.81

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_RegFile/reg_file_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[2][5]/CK (SDFFRHQX8M)           0.00       0.00 r
  U0_RegFile/reg_file_reg[2][5]/Q (SDFFRHQX8M)            0.63       0.63 f
  U0_RegFile/reg_file_reg[2][6]/SI (SDFFRHQX8M)           0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[2][6]/CK (SDFFRHQX8M)           0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_RegFile/reg_file_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][4]/CK (SDFFRQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][4]/Q (SDFFRQX4M)             0.55       0.55 r
  U0_RegFile/U145/Y (CLKINVX24M)                          0.13       0.68 f
  U0_RegFile/U147/Y (CLKINVX40M)                          0.16       0.85 r
  U0_RegFile/reg_file_reg[1][5]/SI (SDFFRQX4M)            0.00       0.85 r
  data arrival time                                                  0.85

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][5]/CK (SDFFRQX4M)            0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: U0_SYS_CTRL/Address_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/current_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg[3]/CK (SDFFRHQX8M)              0.00       0.00 r
  U0_SYS_CTRL/Address_reg[3]/Q (SDFFRHQX8M)               0.70       0.70 f
  U0_SYS_CTRL/current_reg[0]/SI (SDFFRQX4M)               0.00       0.70 f
  data arrival time                                                  0.70

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_reg[0]/CK (SDFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_RegFile/reg_file_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[2][6]/CK (SDFFRHQX8M)           0.00       0.00 r
  U0_RegFile/reg_file_reg[2][6]/Q (SDFFRHQX8M)            0.65       0.65 f
  U0_RegFile/reg_file_reg[2][7]/SI (SDFFSX1M)             0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[2][7]/CK (SDFFSX1M)             0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_RegFile/reg_file_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][3]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][3]/Q (SDFFRQX2M)             0.61       0.61 r
  U0_RegFile/U146/Y (CLKBUFX32M)                          0.32       0.92 r
  U0_RegFile/reg_file_reg[1][4]/SI (SDFFRQX4M)            0.00       0.92 r
  data arrival time                                                  0.92

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][4]/CK (SDFFRQX4M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_RST_SYNC/rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/Q (SDFFRQX1M)                0.79       0.79 f
  U0_RST_SYNC/SYNC_RST_reg/D (SDFFRQX1M)                  0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/SYNC_RST_reg/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_RST_SYNC/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/SYNC_RST_reg/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RST_SYNC/SYNC_RST_reg/Q (SDFFRQX1M)                  0.90       0.90 r
  U0_RST_SYNC/rst_reg_reg[0]/SI (SDFFRQX1M)               0.00       0.90 r
  data arrival time                                                  0.90

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.80       0.80 f
  U0_ClkDiv/U51/Y (CLKXOR2X2M)                            0.53       1.33 r
  U0_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.80       0.80 f
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.53       1.33 r
  U1_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.90       0.90 r
  U0_ClkDiv/U84/Y (DLY1X1M)                               0.88       1.77 r
  U0_ClkDiv/odd_edge_tog_reg/SI (SDFFSQX1M)               0.00       1.77 r
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.90       0.90 r
  U1_ClkDiv/U83/Y (DLY1X1M)                               0.88       1.77 r
  U1_ClkDiv/odd_edge_tog_reg/SI (SDFFSQX1M)               0.00       1.77 r
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/count_reg[1]/SI (SDFFRQX2M)                   0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/count_reg[1]/SI (SDFFRQX2M)                   0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (SDFFRQX2M)                    0.85       0.85 f
  U0_ClkDiv/U78/Y (DLY1X1M)                               0.83       1.67 f
  U0_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       1.67 f
  data arrival time                                                  1.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (SDFFRQX2M)                    0.85       0.85 f
  U1_ClkDiv/U77/Y (DLY1X1M)                               0.83       1.67 f
  U1_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       1.67 f
  data arrival time                                                  1.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[5]/Q (SDFFRQX2M)                    0.85       0.85 f
  U0_ClkDiv/U81/Y (DLY1X1M)                               0.83       1.68 f
  U0_ClkDiv/count_reg[6]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[4]/Q (SDFFRQX2M)                    0.85       0.85 f
  U0_ClkDiv/U80/Y (DLY1X1M)                               0.83       1.68 f
  U0_ClkDiv/count_reg[5]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (SDFFRQX2M)                    0.85       0.85 f
  U0_ClkDiv/U79/Y (DLY1X1M)                               0.83       1.68 f
  U0_ClkDiv/count_reg[4]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (SDFFRQX2M)                    0.85       0.85 f
  U1_ClkDiv/U80/Y (DLY1X1M)                               0.83       1.68 f
  U1_ClkDiv/count_reg[6]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[4]/Q (SDFFRQX2M)                    0.85       0.85 f
  U1_ClkDiv/U79/Y (DLY1X1M)                               0.83       1.68 f
  U1_ClkDiv/count_reg[5]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[3]/Q (SDFFRQX2M)                    0.85       0.85 f
  U1_ClkDiv/U78/Y (DLY1X1M)                               0.83       1.68 f
  U1_ClkDiv/count_reg[4]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.85       0.85 f
  U0_ClkDiv/U83/Y (DLY1X1M)                               0.83       1.68 f
  U0_ClkDiv/count_reg[3]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.85       0.85 f
  U0_ClkDiv/U82/Y (DLY1X1M)                               0.83       1.68 f
  U0_ClkDiv/count_reg[2]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.85       0.85 f
  U1_ClkDiv/U82/Y (DLY1X1M)                               0.83       1.68 f
  U1_ClkDiv/count_reg[3]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.85       0.85 f
  U1_ClkDiv/U81/Y (DLY1X1M)                               0.83       1.68 f
  U1_ClkDiv/count_reg[2]/SI (SDFFRQX2M)                   0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[1]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[1]/QN (SDFFSRX4M)
                                                          0.49       0.49 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/SI (SDFFSRX4M)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]/QN (SDFFSRX2M)
                                                          0.57       0.57 r
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/SI (SDFFSRX2M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/QN (SDFFSRX2M)
                                                          0.57       0.57 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[4]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[4]/QN (SDFFSRX4M)
                                                          0.60       0.60 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/SI (SDFFSRX1M)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/CK (SDFFSRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[2]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[2]/QN (SDFFSRX1M)
                                                          0.66       0.66 r
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/SI (SDFFSRX2M)
                                                          0.00       0.66 r
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[0]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[0]/Q (SDFFSRX4M)
                                                          0.90       0.90 f
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.34      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/QN (SDFFSRX1M)
                                                          0.96       0.96 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/test_so (RX_edge_bit_cnt_test_1)
                                                          0.00       0.96 r
  U0_UART/u0_UART_RX/U6_data_sampling/test_si (RX_data_sampling_test_1)
                                                          0.00       0.96 r
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]/SI (SDFFSRX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          0.86       0.86 f
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]/SI (SDFFSRX2M)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/Q (SDFFSRX2M)
                                                          0.97       0.97 f
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[2]/SI (SDFFSRX1M)
                                                          0.00       0.97 f
  data arrival time                                                  0.97

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[2]/CK (SDFFSRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/Q (SDFFSRX2M)
                                                          0.97       0.97 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/SI (SDFFSRX2M)
                                                          0.00       0.97 f
  data arrival time                                                  0.97

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.43      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.00       1.00 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/SI (SDFFSRX1M)
                                                          0.00       1.00 f
  data arrival time                                                  1.00

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/QN (SDFFRX1M)
                                                          0.80       0.80 r
  U0_UART/u0_UART_RX/U4_deserializer/U40/Y (OAI22X1M)     0.47       1.26 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/D (SDFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/QN (SDFFRX1M)
                                                          0.80       0.80 r
  U0_UART/u0_UART_RX/U4_deserializer/U39/Y (OAI22X1M)     0.47       1.26 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/D (SDFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/QN (SDFFRX1M)
                                                          0.80       0.80 r
  U0_UART/u0_UART_RX/U4_deserializer/U38/Y (OAI22X1M)     0.47       1.26 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/D (SDFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/Q (SDFFSRX4M)
                                                          0.89       0.89 f
  U0_UART/u0_UART_RX/U3_stp_chk/U4/Y (BUFX2M)             0.32       1.21 f
  U0_UART/u0_UART_RX/U3_stp_chk/test_so (RX_stp_chk_test_1)
                                                          0.00       1.21 f
  U0_UART/u0_UART_RX/U4_deserializer/test_si (RX_deserializer_data_width8_test_1)
                                                          0.00       1.21 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/SI (SDFFSRX2M)
                                                          0.00       1.21 f
  data arrival time                                                  1.21

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.34      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/QN (SDFFRX1M)
                                                          0.63       0.63 f
  U0_UART/u0_UART_RX/U4_deserializer/U41/Y (OAI2BB2X1M)
                                                          0.73       1.37 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/D (SDFFSRX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/Q (SDFFSRX4M)
                                                          0.98       0.98 f
  U0_UART/u0_UART_RX/U2_str_check/U2/Y (BUFX2M)           0.35       1.33 f
  U0_UART/u0_UART_RX/U2_str_check/test_so (RX_str_check_test_1)
                                                          0.00       1.33 f
  U0_UART/u0_UART_RX/U3_stp_chk/test_si (RX_stp_chk_test_1)
                                                          0.00       1.33 f
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/SI (SDFFSRX4M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (SDFFSRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/Q (SDFFSRX4M)
                                                          0.98       0.98 f
  U0_UART/u0_UART_RX/U1_parity_check/U4/Y (BUFX2M)        0.35       1.33 f
  U0_UART/u0_UART_RX/U1_parity_check/test_so (RX_parity_check_data_width8_test_1)
                                                          0.00       1.33 f
  U0_UART/u0_UART_RX/U2_str_check/test_si (RX_str_check_test_1)
                                                          0.00       1.33 f
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/SI (SDFFSRX4M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/CK (SDFFSRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/Q (SDFFSRX4M)
                                                          0.89       0.89 f
  U0_UART/u0_UART_RX/U3_stp_chk/U2/Y (OAI2BB2X1M)         0.52       1.41 f
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/D (SDFFSRX4M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (SDFFSRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/QN (SDFFSRX2M)
                                                          1.09       1.09 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U66/Y (OAI33X2M)     0.41       1.50 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/D (SDFFSRX1M)
                                                          0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/CK (SDFFSRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/CK (SDFFSRX2M)
                                                          0.00    8678.40 r
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/QN (SDFFSRX2M)
                                                          0.57    8678.97 r
  U0_UART/u0_UART_RX/U6_data_sampling/test_so (RX_data_sampling_test_1)
                                                          0.00    8678.97 r
  U0_UART/u0_UART_RX/test_so (UART_RX_DATAWIDTH8_test_1)
                                                          0.00    8678.97 r
  U0_UART/u0_UART_TX/test_si1 (UART_TX_DATAWIDTH8_test_1)
                                                          0.00    8678.97 r
  U0_UART/u0_UART_TX/u0_fsm/test_si (TX_fsm_datawidth8_test_1)
                                                          0.00    8678.97 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/SI (SDFFRQX1M)
                                                          0.00    8678.97 r
  data arrival time                                               8678.97

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                       0.10    8678.50
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8678.50 r
  library hold time                                      -0.22    8678.28
  data required time                                              8678.28
  --------------------------------------------------------------------------
  data required time                                              8678.28
  data arrival time                                              -8678.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.67       0.67 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (SDFFRQX1M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.71       0.71 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/SI (SDFFRQX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U0_UART/u0_UART_TX/u0_parity/par_bit_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_parity/par_bit_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_parity/par_bit_reg/Q (SDFFRQX1M)
                                                          0.89       0.89 r
  U0_UART/u0_UART_TX/u0_parity/par_bit (TX_parity_datawidth8_test_1)
                                                          0.00       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/test_si (TX_serializer_datawidth8_test_1)
                                                          0.00       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/count_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/Q (SDFFRQX2M)          0.84       0.84 f
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/D (SDFFRQX1M)     0.00       0.84 f
  data arrival time                                                  0.84

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/Q (SDFFRQX1M)     0.90       0.90 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.90 r
  data arrival time                                                  0.90

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/Q (SDFFRQX1M)     0.90       0.90 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.90 r
  data arrival time                                                  0.90

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/Q (SDFFRQX1M)     0.90       0.90 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.90 r
  data arrival time                                                  0.90

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/Q (SDFFRQX1M)
                                                          0.89       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]/SI (SDFFRQX1M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/Q (SDFFRQX1M)
                                                          0.89       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/SI (SDFFRQX1M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/Q (SDFFRQX1M)
                                                          0.89       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/SI (SDFFRQX1M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/Q (SDFFRQX1M)
                                                          0.89       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/SI (SDFFRQX1M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/Q (SDFFRQX1M)
                                                          0.89       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/SI (SDFFRQX1M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/Q (SDFFRQX1M)
                                                          0.89       0.89 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


1
