{"design__instance__count": 2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 15, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 5, "power__internal__total": 0.0, "power__switching__total": 0.0, "power__leakage__total": 0.0, "power__total": 0.0, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0, "timing__hold__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 15, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 5, "clock__skew__worst_hold": 0.0, "clock__skew__worst_setup": 0.0, "timing__hold__ws": Infinity, "timing__setup__ws": Infinity, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 2920.0 3520.0", "design__core__bbox": "5.52 10.88 2914.1 3508.8", "design__io": 645, "design__die__area": 10278400, "design__core__area": 10174000, "design__instance__area": 1080000, "design__instance__count__stdcell": 0, "design__instance__area__stdcell": 0, "design__instance__count__macros": 2, "design__instance__area__macros": 1080000, "design__instance__utilization": 0.106153, "design__instance__utilization__stdcell": 0, "design__power_grid_violation__count__net:vccd2": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vssa1": 0, "design__power_grid_violation__count__net:vdda1": 0, "design__power_grid_violation__count__net:vssa2": 0, "design__power_grid_violation__count__net:vssd2": 0, "design__power_grid_violation__count__net:vdda2": 0, "design__power_grid_violation__count": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 1393410, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 637, "route__net__special": 8, "route__drc_errors__iter:1": 1159, "route__wirelength__iter:1": 1713567, "route__drc_errors__iter:2": 282, "route__wirelength__iter:2": 1713661, "route__drc_errors__iter:3": 268, "route__wirelength__iter:3": 1713687, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 1713721, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 1713721, "route__drc_errors": 0, "route__wirelength": 1713721, "route__vias": 4771, "route__vias__singlecut": 4771, "route__vias__multicut": 0, "design__disconnected_pin__count": 34, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 4612.07, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 392, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 362, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0, "timing__hold__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 392, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 362, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 15, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 392, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 362, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 15, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0, "timing__hold__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 392, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 362, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0, "timing__hold__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 392, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 362, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 15, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0, "timing__hold__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 392, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 362, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 15, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.0, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.0, "timing__hold__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 392, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 362, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0, "timing__hold__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 392, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 362, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 15, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0, "timing__hold__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 392, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 362, "timing__unannotated_net__count": 392, "timing__unannotated_net_filtered__count": 362, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.55431e-15, "design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80": 4.66294e-15, "design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80": 2.22045e-16, "design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80": 4.44089e-16, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "ir__voltage__worst": 1.8, "ir__drop__avg": 0, "ir__drop__worst": 1.55e-15, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}