# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FFT_Hamming_Window.srcs/sources_1/new/Controller.v" \
"../../../../FFT_Hamming_Window.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../../FFT_Hamming_Window.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../FFT_Hamming_Window.ip_user_files/bd/design_1/ip/design_1_DIGITAL_LOW_0/sim/design_1_DIGITAL_LOW_0.v" \
"../../../../FFT_Hamming_Window.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v" \
"../../../../FFT_Hamming_Window.ip_user_files/bd/design_1/ip/design_1_DIGITAL_LOW_1/sim/design_1_DIGITAL_LOW_1.v" \
"../../../../FFT_Hamming_Window.ip_user_files/bd/design_1/ip/design_1_Controller_0_0/sim/design_1_Controller_0_0.v" \
"../../../../FFT_Hamming_Window.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../FFT_Hamming_Window.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
