/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [7:0] _01_;
  reg [10:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_44z;
  wire [8:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_58z;
  wire [13:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [42:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[87];
  assign celloutsig_0_65z = ~celloutsig_0_52z;
  assign celloutsig_1_18z = ~celloutsig_1_2z[38];
  assign celloutsig_1_19z = ~celloutsig_1_8z;
  assign celloutsig_0_10z = ~celloutsig_0_5z[11];
  always_ff @(posedge celloutsig_1_8z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_24z[10:9], celloutsig_0_6z, celloutsig_0_20z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= { in_data[171:167], celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_0_2z[5:3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_34z = ! celloutsig_0_6z;
  assign celloutsig_0_37z = ! in_data[44:39];
  assign celloutsig_0_39z = ! { in_data[56], celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_23z = ! { in_data[50:34], celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[60] & ~(celloutsig_0_0z);
  assign celloutsig_0_52z = celloutsig_0_3z & ~(celloutsig_0_28z[1]);
  assign celloutsig_1_8z = celloutsig_1_2z[11] & ~(celloutsig_1_4z[2]);
  assign celloutsig_0_13z = celloutsig_0_2z[7] & ~(_02_[7]);
  assign celloutsig_0_17z = celloutsig_0_1z[2] & ~(celloutsig_0_0z);
  assign celloutsig_0_3z = in_data[36] & ~(in_data[24]);
  assign celloutsig_0_44z = { in_data[46:44], celloutsig_0_7z } * _00_[8:2];
  assign celloutsig_0_5z = { celloutsig_0_2z[6:2], celloutsig_0_2z, celloutsig_0_3z } * { in_data[16:14], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_58z = _03_[6:1] * { celloutsig_0_45z[7:5], celloutsig_0_12z };
  assign celloutsig_0_14z = _02_[9:0] * _02_[9:0];
  assign celloutsig_0_7z = celloutsig_0_1z[5:2] | celloutsig_0_5z[7:4];
  assign celloutsig_1_4z = in_data[112:98] | { celloutsig_1_2z[36:30], _01_ };
  assign celloutsig_0_12z = celloutsig_0_8z[3:1] | in_data[19:17];
  assign celloutsig_0_20z = { celloutsig_0_15z[4:3], celloutsig_0_3z } | celloutsig_0_6z[5:3];
  assign celloutsig_0_22z = celloutsig_0_5z[11:9] | { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_64z = celloutsig_0_15z ~^ celloutsig_0_58z;
  assign celloutsig_0_8z = celloutsig_0_1z[6:1] ~^ { celloutsig_0_1z[3:2], celloutsig_0_7z };
  assign celloutsig_0_11z = in_data[84:57] ~^ in_data[30:3];
  assign celloutsig_0_24z = celloutsig_0_11z[26:13] ~^ { celloutsig_0_22z[2:1], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_28z = celloutsig_0_16z[3:1] ~^ celloutsig_0_20z;
  assign celloutsig_0_45z = { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_28z } ^ { celloutsig_0_39z, celloutsig_0_44z, celloutsig_0_23z };
  assign celloutsig_0_6z = { in_data[37:34], celloutsig_0_4z, celloutsig_0_0z } ^ celloutsig_0_2z[7:2];
  assign celloutsig_1_0z = in_data[133:131] ^ in_data[158:156];
  assign celloutsig_1_2z = in_data[150:108] ^ { in_data[133:99], _01_ };
  assign celloutsig_0_1z = { in_data[70:66], celloutsig_0_0z, celloutsig_0_0z } ^ in_data[8:2];
  assign celloutsig_0_15z = celloutsig_0_2z[5:0] ^ { _02_[5:3], celloutsig_0_12z };
  assign celloutsig_0_16z = { _02_[4], celloutsig_0_12z } ^ { celloutsig_0_11z[2:1], celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[22:15] ^ in_data[60:53];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
