
F303RE_LEO_cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000149e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c38  08014b88  08014b88  00024b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080157c0  080157c0  000301ec  2**0
                  CONTENTS
  4 .ARM          00000000  080157c0  080157c0  000301ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  080157c0  080157c0  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080157c0  080157c0  000257c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080157c4  080157c4  000257c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080157c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ee38  200001f0  080159b4  000301f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000a00  2000f028  080159b4  0003f028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00055dc1  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000905e  00000000  00000000  00085fdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001e14e  00000000  00000000  0008f03b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001d48  00000000  00000000  000ad190  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000051c0  00000000  00000000  000aeed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c272  00000000  00000000  000b4098  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000a156  00000000  00000000  000d030a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000da460  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cf4  00000000  00000000  000da4dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014b6c 	.word	0x08014b6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08014b6c 	.word	0x08014b6c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <parseCounterCmd>:
 * @param  None
 * @retval Command ACK or ERR
 */
#ifdef USE_COUNTER
command parseCounterCmd(void)
{
 8000bf8:	b510      	push	{r4, lr}
 8000bfa:	b082      	sub	sp, #8
 * @param  None
 * @retval Command
 */
command giveNextCmd(void){
	uint8_t cmdNext[5];
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000bfc:	4668      	mov	r0, sp
 8000bfe:	2105      	movs	r1, #5
 8000c00:	f001 fb6a 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000c04:	2803      	cmp	r0, #3
 8000c06:	d802      	bhi.n	8000c0e <parseCounterCmd+0x16>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c08:	48b3      	ldr	r0, [pc, #716]	; (8000ed8 <parseCounterCmd+0x2e0>)
}
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd10      	pop	{r4, pc}
 8000c0e:	9b00      	ldr	r3, [sp, #0]
	switch(cmdIn){
 8000c10:	4ab2      	ldr	r2, [pc, #712]	; (8000edc <parseCounterCmd+0x2e4>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	f000 8101 	beq.w	8000e1a <parseCounterCmd+0x222>
 8000c18:	d824      	bhi.n	8000c64 <parseCounterCmd+0x6c>
 8000c1a:	4ab1      	ldr	r2, [pc, #708]	; (8000ee0 <parseCounterCmd+0x2e8>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d061      	beq.n	8000ce4 <parseCounterCmd+0xec>
 8000c20:	d872      	bhi.n	8000d08 <parseCounterCmd+0x110>
 8000c22:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000c26:	4293      	cmp	r3, r2
 8000c28:	f000 810b 	beq.w	8000e42 <parseCounterCmd+0x24a>
 8000c2c:	4aad      	ldr	r2, [pc, #692]	; (8000ee4 <parseCounterCmd+0x2ec>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d03a      	beq.n	8000ca8 <parseCounterCmd+0xb0>
 8000c32:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d1e6      	bne.n	8000c08 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000c3a:	4668      	mov	r0, sp
 8000c3c:	2105      	movs	r1, #5
 8000c3e:	f001 fb4b 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000c42:	2803      	cmp	r0, #3
 8000c44:	d937      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000c46:	9a00      	ldr	r2, [sp, #0]
		if(isCounterIcPresc1(cmdIn)){
 8000c48:	4ba7      	ldr	r3, [pc, #668]	; (8000ee8 <parseCounterCmd+0x2f0>)
 8000c4a:	4413      	add	r3, r2
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	f240 811b 	bls.w	8000e88 <parseCounterCmd+0x290>
 8000c52:	4ba6      	ldr	r3, [pc, #664]	; (8000eec <parseCounterCmd+0x2f4>)
 8000c54:	429a      	cmp	r2, r3
 8000c56:	f040 81ec 	bne.w	8001032 <parseCounterCmd+0x43a>
				counterSetIc1Prescaler(4);
 8000c5a:	2004      	movs	r0, #4
 8000c5c:	f002 fc96 	bl	800358c <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c60:	489d      	ldr	r0, [pc, #628]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000c62:	e7d2      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000c64:	4aa2      	ldr	r2, [pc, #648]	; (8000ef0 <parseCounterCmd+0x2f8>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d028      	beq.n	8000cbc <parseCounterCmd+0xc4>
 8000c6a:	d87b      	bhi.n	8000d64 <parseCounterCmd+0x16c>
 8000c6c:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8000c70:	f5a2 3286 	sub.w	r2, r2, #68608	; 0x10c00
 8000c74:	3af1      	subs	r2, #241	; 0xf1
 8000c76:	4293      	cmp	r3, r2
 8000c78:	f000 80bb 	beq.w	8000df2 <parseCounterCmd+0x1fa>
 8000c7c:	f102 7281 	add.w	r2, r2, #16908288	; 0x1020000
 8000c80:	f602 22ff 	addw	r2, r2, #2815	; 0xaff
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d00b      	beq.n	8000ca0 <parseCounterCmd+0xa8>
 8000c88:	f1a2 7201 	sub.w	r2, r2, #33816576	; 0x2040000
 8000c8c:	f5a2 3203 	sub.w	r2, r2, #134144	; 0x20c00
 8000c90:	f2a2 320f 	subw	r2, r2, #783	; 0x30f
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d1b7      	bne.n	8000c08 <parseCounterCmd+0x10>
		counterDeinit();
 8000c98:	f002 faaa 	bl	80031f0 <counterDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c9c:	488e      	ldr	r0, [pc, #568]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000c9e:	e7b4      	b.n	8000c0a <parseCounterCmd+0x12>
		counterSendStop();
 8000ca0:	f002 fa94 	bl	80031cc <counterSendStop>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ca4:	488c      	ldr	r0, [pc, #560]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ca6:	e7b0      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ca8:	4668      	mov	r0, sp
 8000caa:	2105      	movs	r1, #5
 8000cac:	f001 fb14 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cb0:	2803      	cmp	r0, #3
 8000cb2:	f200 80db 	bhi.w	8000e6c <parseCounterCmd+0x274>
	cmdIn = (error > 0) ? error : CMD_END;
 8000cb6:	2096      	movs	r0, #150	; 0x96
}
 8000cb8:	b002      	add	sp, #8
 8000cba:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000cbc:	4668      	mov	r0, sp
 8000cbe:	2105      	movs	r1, #5
 8000cc0:	f001 fb0a 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cc4:	2803      	cmp	r0, #3
 8000cc6:	d9f6      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000cc8:	9b00      	ldr	r3, [sp, #0]
		if(isCounterIcTiEvent(cmdIn)){
 8000cca:	4a8a      	ldr	r2, [pc, #552]	; (8000ef4 <parseCounterCmd+0x2fc>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	f000 80ff 	beq.w	8000ed0 <parseCounterCmd+0x2d8>
 8000cd2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	f040 8151 	bne.w	8000f7e <parseCounterCmd+0x386>
				counterSetIcTi2_RisingFalling();
 8000cdc:	f002 fcbc 	bl	8003658 <counterSetIcTi2_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ce0:	487d      	ldr	r0, [pc, #500]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ce2:	e792      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ce4:	4668      	mov	r0, sp
 8000ce6:	2105      	movs	r1, #5
 8000ce8:	f001 faf6 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cec:	2803      	cmp	r0, #3
 8000cee:	d9e2      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000cf0:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000cf2:	4c79      	ldr	r4, [pc, #484]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000cf4:	42a0      	cmp	r0, r4
 8000cf6:	d0de      	beq.n	8000cb6 <parseCounterCmd+0xbe>
 8000cf8:	4b7f      	ldr	r3, [pc, #508]	; (8000ef8 <parseCounterCmd+0x300>)
 8000cfa:	4298      	cmp	r0, r3
 8000cfc:	d0db      	beq.n	8000cb6 <parseCounterCmd+0xbe>
			counterSetIc2SampleCount((uint16_t)cmdIn);
 8000cfe:	b280      	uxth	r0, r0
 8000d00:	f002 fc26 	bl	8003550 <counterSetIc2SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d04:	4620      	mov	r0, r4
 8000d06:	e780      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000d08:	4a7c      	ldr	r2, [pc, #496]	; (8000efc <parseCounterCmd+0x304>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d05e      	beq.n	8000dcc <parseCounterCmd+0x1d4>
 8000d0e:	f502 0277 	add.w	r2, r2, #16187392	; 0xf70000
 8000d12:	f202 52f9 	addw	r2, r2, #1529	; 0x5f9
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d010      	beq.n	8000d3c <parseCounterCmd+0x144>
 8000d1a:	4a79      	ldr	r2, [pc, #484]	; (8000f00 <parseCounterCmd+0x308>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	f47f af73 	bne.w	8000c08 <parseCounterCmd+0x10>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d22:	4b78      	ldr	r3, [pc, #480]	; (8000f04 <parseCounterCmd+0x30c>)
 8000d24:	4669      	mov	r1, sp
 8000d26:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_CNT_CONFIG;
 8000d28:	2405      	movs	r4, #5
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_CNT_CONFIG;
 8000d30:	f8ad 4000 	strh.w	r4, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d34:	f00b fb3a 	bl	800c3ac <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d38:	4867      	ldr	r0, [pc, #412]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d3a:	e766      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d3c:	4668      	mov	r0, sp
 8000d3e:	2105      	movs	r1, #5
 8000d40:	f001 faca 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d44:	2803      	cmp	r0, #3
 8000d46:	d9b6      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000d48:	9b00      	ldr	r3, [sp, #0]
		if(isCounterMode(cmdIn)){
 8000d4a:	4a6f      	ldr	r2, [pc, #444]	; (8000f08 <parseCounterCmd+0x310>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	f000 80ad 	beq.w	8000eac <parseCounterCmd+0x2b4>
 8000d52:	4a6e      	ldr	r2, [pc, #440]	; (8000f0c <parseCounterCmd+0x314>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	f040 817e 	bne.w	8001056 <parseCounterCmd+0x45e>
				counterSetMode(IC);
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f002 f9e2 	bl	8003124 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d60:	485d      	ldr	r0, [pc, #372]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d62:	e752      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000d64:	4a6a      	ldr	r2, [pc, #424]	; (8000f10 <parseCounterCmd+0x318>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d01e      	beq.n	8000da8 <parseCounterCmd+0x1b0>
 8000d6a:	f102 62c0 	add.w	r2, r2, #100663296	; 0x6000000
 8000d6e:	f5a2 72f9 	sub.w	r2, r2, #498	; 0x1f2
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d007      	beq.n	8000d86 <parseCounterCmd+0x18e>
 8000d76:	4a67      	ldr	r2, [pc, #412]	; (8000f14 <parseCounterCmd+0x31c>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	f47f af45 	bne.w	8000c08 <parseCounterCmd+0x10>
		counterSendStart();
 8000d7e:	f002 fa0d 	bl	800319c <counterSendStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d82:	4855      	ldr	r0, [pc, #340]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d84:	e741      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d86:	4668      	mov	r0, sp
 8000d88:	2105      	movs	r1, #5
 8000d8a:	f001 faa5 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d8e:	2803      	cmp	r0, #3
 8000d90:	d991      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000d92:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000d94:	4b50      	ldr	r3, [pc, #320]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d96:	4298      	cmp	r0, r3
 8000d98:	d08d      	beq.n	8000cb6 <parseCounterCmd+0xbe>
 8000d9a:	4b57      	ldr	r3, [pc, #348]	; (8000ef8 <parseCounterCmd+0x300>)
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	d08a      	beq.n	8000cb6 <parseCounterCmd+0xbe>
			counterSetRefSampleCount((uint32_t)cmdIn);
 8000da0:	f002 fba0 	bl	80034e4 <counterSetRefSampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000da4:	484c      	ldr	r0, [pc, #304]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000da6:	e730      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000da8:	4668      	mov	r0, sp
 8000daa:	2105      	movs	r1, #5
 8000dac:	f001 fa94 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000db0:	2803      	cmp	r0, #3
 8000db2:	d980      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000db4:	9b00      	ldr	r3, [sp, #0]
		if(isCounterIcDutyCycle(cmdIn)){
 8000db6:	4a58      	ldr	r2, [pc, #352]	; (8000f18 <parseCounterCmd+0x320>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d07c      	beq.n	8000eb6 <parseCounterCmd+0x2be>
 8000dbc:	4a57      	ldr	r2, [pc, #348]	; (8000f1c <parseCounterCmd+0x324>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	f040 8113 	bne.w	8000fea <parseCounterCmd+0x3f2>
				counterIc2DutyCycleInit();
 8000dc4:	f002 fc18 	bl	80035f8 <counterIc2DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000dc8:	4843      	ldr	r0, [pc, #268]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000dca:	e71e      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000dcc:	4668      	mov	r0, sp
 8000dce:	2105      	movs	r1, #5
 8000dd0:	f001 fa82 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000dd4:	2803      	cmp	r0, #3
 8000dd6:	f67f af6e 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000dda:	9b00      	ldr	r3, [sp, #0]
		if(isCounterTiMode(cmdIn)){
 8000ddc:	4a50      	ldr	r2, [pc, #320]	; (8000f20 <parseCounterCmd+0x328>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d06d      	beq.n	8000ebe <parseCounterCmd+0x2c6>
 8000de2:	4a50      	ldr	r2, [pc, #320]	; (8000f24 <parseCounterCmd+0x32c>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	f47f af66 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetTiMode_Independent();
 8000dea:	f002 fc53 	bl	8003694 <counterSetTiMode_Independent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000dee:	483a      	ldr	r0, [pc, #232]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000df0:	e70b      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000df2:	4668      	mov	r0, sp
 8000df4:	2105      	movs	r1, #5
 8000df6:	f001 fa6f 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000dfa:	2803      	cmp	r0, #3
 8000dfc:	f67f af5b 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e00:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000e02:	4c35      	ldr	r4, [pc, #212]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e04:	42a0      	cmp	r0, r4
 8000e06:	f43f af56 	beq.w	8000cb6 <parseCounterCmd+0xbe>
 8000e0a:	4b3b      	ldr	r3, [pc, #236]	; (8000ef8 <parseCounterCmd+0x300>)
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f43f af52 	beq.w	8000cb6 <parseCounterCmd+0xbe>
			counterSetTiTimeout((uint32_t)cmdIn);
 8000e12:	f002 fc4f 	bl	80036b4 <counterSetTiTimeout>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e16:	4620      	mov	r0, r4
 8000e18:	e6f7      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e1a:	4668      	mov	r0, sp
 8000e1c:	2105      	movs	r1, #5
 8000e1e:	f001 fa5b 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e22:	2803      	cmp	r0, #3
 8000e24:	f67f af47 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e28:	9b00      	ldr	r3, [sp, #0]
		if(isCounterEtrGate(cmdIn)){
 8000e2a:	4a3f      	ldr	r2, [pc, #252]	; (8000f28 <parseCounterCmd+0x330>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d04a      	beq.n	8000ec6 <parseCounterCmd+0x2ce>
 8000e30:	4a3e      	ldr	r2, [pc, #248]	; (8000f2c <parseCounterCmd+0x334>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d17e      	bne.n	8000f34 <parseCounterCmd+0x33c>
				counterSetEtrGate(500);
 8000e36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e3a:	f002 fb3b 	bl	80034b4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e3e:	4826      	ldr	r0, [pc, #152]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e40:	e6e3      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e42:	4668      	mov	r0, sp
 8000e44:	2105      	movs	r1, #5
 8000e46:	f001 fa47 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e4a:	2803      	cmp	r0, #3
 8000e4c:	f67f af33 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e50:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000e52:	4c21      	ldr	r4, [pc, #132]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e54:	42a0      	cmp	r0, r4
 8000e56:	f43f af2e 	beq.w	8000cb6 <parseCounterCmd+0xbe>
 8000e5a:	4b27      	ldr	r3, [pc, #156]	; (8000ef8 <parseCounterCmd+0x300>)
 8000e5c:	4298      	cmp	r0, r3
 8000e5e:	f43f af2a 	beq.w	8000cb6 <parseCounterCmd+0xbe>
			counterSetIc1SampleCount((uint16_t)cmdIn);
 8000e62:	b280      	uxth	r0, r0
 8000e64:	f002 fb56 	bl	8003514 <counterSetIc1SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e68:	4620      	mov	r0, r4
 8000e6a:	e6ce      	b.n	8000c0a <parseCounterCmd+0x12>
 8000e6c:	9a00      	ldr	r2, [sp, #0]
		if(isCounterIcPresc2(cmdIn)){
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <parseCounterCmd+0x2f0>)
 8000e70:	4413      	add	r3, r2
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d911      	bls.n	8000e9a <parseCounterCmd+0x2a2>
 8000e76:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <parseCounterCmd+0x2f4>)
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	f040 80e3 	bne.w	8001044 <parseCounterCmd+0x44c>
				counterSetIc2Prescaler(4);
 8000e7e:	2004      	movs	r0, #4
 8000e80:	f002 fb96 	bl	80035b0 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e84:	4814      	ldr	r0, [pc, #80]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e86:	e6c0      	b.n	8000c0a <parseCounterCmd+0x12>
			if(cmdIn == CMD_PRESC1_1x){
 8000e88:	4b29      	ldr	r3, [pc, #164]	; (8000f30 <parseCounterCmd+0x338>)
 8000e8a:	429a      	cmp	r2, r3
				counterSetIc1Prescaler(1);
 8000e8c:	bf0c      	ite	eq
 8000e8e:	2001      	moveq	r0, #1
				counterSetIc1Prescaler(2);
 8000e90:	2002      	movne	r0, #2
 8000e92:	f002 fb7b 	bl	800358c <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e96:	4810      	ldr	r0, [pc, #64]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e98:	e6b7      	b.n	8000c0a <parseCounterCmd+0x12>
			if(cmdIn == CMD_PRESC2_1x){
 8000e9a:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <parseCounterCmd+0x338>)
 8000e9c:	429a      	cmp	r2, r3
				counterSetIc2Prescaler(1);
 8000e9e:	bf0c      	ite	eq
 8000ea0:	2001      	moveq	r0, #1
				counterSetIc2Prescaler(2);
 8000ea2:	2002      	movne	r0, #2
 8000ea4:	f002 fb84 	bl	80035b0 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ea8:	480b      	ldr	r0, [pc, #44]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000eaa:	e6ae      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetMode(ETR);
 8000eac:	2000      	movs	r0, #0
 8000eae:	f002 f939 	bl	8003124 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eb2:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000eb4:	e6a9      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIc1DutyCycleInit();
 8000eb6:	f002 fb8d 	bl	80035d4 <counterIc1DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eba:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ebc:	e6a5      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetTiMode_Dependent();
 8000ebe:	f002 fbf1 	bl	80036a4 <counterSetTiMode_Dependent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ec2:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ec4:	e6a1      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(100);
 8000ec6:	2064      	movs	r0, #100	; 0x64
 8000ec8:	f002 faf4 	bl	80034b4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ecc:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ece:	e69c      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_RisingFalling();
 8000ed0:	f002 fba8 	bl	8003624 <counterSetIcTi1_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ed4:	4800      	ldr	r0, [pc, #0]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ed6:	e698      	b.n	8000c0a <parseCounterCmd+0x12>
 8000ed8:	5f444e45 	.word	0x5f444e45
 8000edc:	45544147 	.word	0x45544147
 8000ee0:	32465542 	.word	0x32465542
 8000ee4:	32455250 	.word	0x32455250
 8000ee8:	a0a087cf 	.word	0xa0a087cf
 8000eec:	5f5f7834 	.word	0x5f5f7834
 8000ef0:	544e5645 	.word	0x544e5645
 8000ef4:	5f314652 	.word	0x5f314652
 8000ef8:	5f525245 	.word	0x5f525245
 8000efc:	444d4954 	.word	0x444d4954
 8000f00:	3f474643 	.word	0x3f474643
 8000f04:	20004cb4 	.word	0x20004cb4
 8000f08:	5f525445 	.word	0x5f525445
 8000f0c:	5f5f4349 	.word	0x5f5f4349
 8000f10:	59435544 	.word	0x59435544
 8000f14:	54525453 	.word	0x54525453
 8000f18:	31494344 	.word	0x31494344
 8000f1c:	32494344 	.word	0x32494344
 8000f20:	44514553 	.word	0x44514553
 8000f24:	49514553 	.word	0x49514553
 8000f28:	6d303031 	.word	0x6d303031
 8000f2c:	6d303035 	.word	0x6d303035
 8000f30:	5f5f7831 	.word	0x5f5f7831
		if(isCounterEtrGate(cmdIn)){
 8000f34:	f102 4272 	add.w	r2, r2, #4060086272	; 0xf2000000
 8000f38:	f502 123d 	add.w	r2, r2, #3096576	; 0x2f4000
 8000f3c:	f502 723f 	add.w	r2, r2, #764	; 0x2fc
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d010      	beq.n	8000f66 <parseCounterCmd+0x36e>
 8000f44:	3204      	adds	r2, #4
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d013      	beq.n	8000f72 <parseCounterCmd+0x37a>
 8000f4a:	f502 129d 	add.w	r2, r2, #1286144	; 0x13a000
 8000f4e:	f502 52e7 	add.w	r2, r2, #7392	; 0x1ce0
 8000f52:	321c      	adds	r2, #28
 8000f54:	4293      	cmp	r3, r2
 8000f56:	f47f aeae 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetEtrGate(10000);
 8000f5a:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f5e:	f002 faa9 	bl	80034b4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f62:	4849      	ldr	r0, [pc, #292]	; (8001088 <parseCounterCmd+0x490>)
 8000f64:	e651      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(1000);
 8000f66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f6a:	f002 faa3 	bl	80034b4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f6e:	4846      	ldr	r0, [pc, #280]	; (8001088 <parseCounterCmd+0x490>)
 8000f70:	e64b      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(5000);
 8000f72:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f76:	f002 fa9d 	bl	80034b4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f7a:	4843      	ldr	r0, [pc, #268]	; (8001088 <parseCounterCmd+0x490>)
 8000f7c:	e645      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcTiEvent(cmdIn)){
 8000f7e:	f5a2 4277 	sub.w	r2, r2, #63232	; 0xf700
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d010      	beq.n	8000fa8 <parseCounterCmd+0x3b0>
 8000f86:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d010      	beq.n	8000fb0 <parseCounterCmd+0x3b8>
 8000f8e:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8000f92:	3a0c      	subs	r2, #12
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d00f      	beq.n	8000fb8 <parseCounterCmd+0x3c0>
 8000f98:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d10f      	bne.n	8000fc0 <parseCounterCmd+0x3c8>
				counterSetIcTi2_Falling();
 8000fa0:	f002 fb6c 	bl	800367c <counterSetIcTi2_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fa4:	4838      	ldr	r0, [pc, #224]	; (8001088 <parseCounterCmd+0x490>)
 8000fa6:	e630      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_Rising();
 8000fa8:	f002 fb46 	bl	8003638 <counterSetIcTi1_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fac:	4836      	ldr	r0, [pc, #216]	; (8001088 <parseCounterCmd+0x490>)
 8000fae:	e62c      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi2_Rising();
 8000fb0:	f002 fb5c 	bl	800366c <counterSetIcTi2_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fb4:	4834      	ldr	r0, [pc, #208]	; (8001088 <parseCounterCmd+0x490>)
 8000fb6:	e628      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_Falling();
 8000fb8:	f002 fb46 	bl	8003648 <counterSetIcTi1_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fbc:	4832      	ldr	r0, [pc, #200]	; (8001088 <parseCounterCmd+0x490>)
 8000fbe:	e624      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcTiEvent(cmdIn)){
 8000fc0:	f102 4263 	add.w	r2, r2, #3808428032	; 0xe3000000
 8000fc4:	f502 2270 	add.w	r2, r2, #983040	; 0xf0000
 8000fc8:	f202 220d 	addw	r2, r2, #525	; 0x20d
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d008      	beq.n	8000fe2 <parseCounterCmd+0x3ea>
 8000fd0:	f5a2 027f 	sub.w	r2, r2, #16711680	; 0xff0000
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	f47f ae6e 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetTiSequence_BA();
 8000fda:	f002 fb59 	bl	8003690 <counterSetTiSequence_BA>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fde:	482a      	ldr	r0, [pc, #168]	; (8001088 <parseCounterCmd+0x490>)
 8000fe0:	e613      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetTiSequence_AB();
 8000fe2:	f002 fb53 	bl	800368c <counterSetTiSequence_AB>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fe6:	4828      	ldr	r0, [pc, #160]	; (8001088 <parseCounterCmd+0x490>)
 8000fe8:	e60f      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcDutyCycle(cmdIn)){
 8000fea:	f102 427e 	add.w	r2, r2, #4261412864	; 0xfe000000
 8000fee:	f502 027b 	add.w	r2, r2, #16449536	; 0xfb0000
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d011      	beq.n	800101a <parseCounterCmd+0x422>
 8000ff6:	f102 7280 	add.w	r2, r2, #16777216	; 0x1000000
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d011      	beq.n	8001022 <parseCounterCmd+0x42a>
 8000ffe:	f102 5234 	add.w	r2, r2, #754974720	; 0x2d000000
 8001002:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8001006:	4293      	cmp	r3, r2
 8001008:	d00f      	beq.n	800102a <parseCounterCmd+0x432>
 800100a:	f502 1298 	add.w	r2, r2, #1245184	; 0x130000
 800100e:	4293      	cmp	r3, r2
 8001010:	f47f ae51 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterIcDutyCycleDisable();
 8001014:	f002 fb04 	bl	8003620 <counterIcDutyCycleDisable>
 8001018:	e5f6      	b.n	8000c08 <parseCounterCmd+0x10>
				counterIc1DutyCycleDeinit();
 800101a:	f002 fae3 	bl	80035e4 <counterIc1DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 800101e:	481a      	ldr	r0, [pc, #104]	; (8001088 <parseCounterCmd+0x490>)
 8001020:	e5f3      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIc2DutyCycleDeinit();
 8001022:	f002 faf1 	bl	8003608 <counterIc2DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8001026:	4818      	ldr	r0, [pc, #96]	; (8001088 <parseCounterCmd+0x490>)
 8001028:	e5ef      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIcDutyCycleEnable();
 800102a:	f002 faf7 	bl	800361c <counterIcDutyCycleEnable>
	cmdIn = (error > 0) ? error : CMD_END;
 800102e:	4816      	ldr	r0, [pc, #88]	; (8001088 <parseCounterCmd+0x490>)
 8001030:	e5eb      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcPresc1(cmdIn)){
 8001032:	3304      	adds	r3, #4
 8001034:	429a      	cmp	r2, r3
 8001036:	f47f ae3e 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetIc1Prescaler(8);
 800103a:	2008      	movs	r0, #8
 800103c:	f002 faa6 	bl	800358c <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8001040:	4811      	ldr	r0, [pc, #68]	; (8001088 <parseCounterCmd+0x490>)
 8001042:	e5e2      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcPresc2(cmdIn)){
 8001044:	3304      	adds	r3, #4
 8001046:	429a      	cmp	r2, r3
 8001048:	f47f ae35 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetIc2Prescaler(8);
 800104c:	2008      	movs	r0, #8
 800104e:	f002 faaf 	bl	80035b0 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <parseCounterCmd+0x490>)
 8001054:	e5d9      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterMode(cmdIn)){
 8001056:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 800105a:	f502 0267 	add.w	r2, r2, #15138816	; 0xe70000
 800105e:	f202 2209 	addw	r2, r2, #521	; 0x209
 8001062:	4293      	cmp	r3, r2
 8001064:	d104      	bne.n	8001070 <parseCounterCmd+0x478>
				counterSetMode(REF);
 8001066:	2003      	movs	r0, #3
 8001068:	f002 f85c 	bl	8003124 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 800106c:	4806      	ldr	r0, [pc, #24]	; (8001088 <parseCounterCmd+0x490>)
 800106e:	e5cc      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterMode(cmdIn)){
 8001070:	f502 12c8 	add.w	r2, r2, #1638400	; 0x190000
 8001074:	f202 4202 	addw	r2, r2, #1026	; 0x402
 8001078:	4293      	cmp	r3, r2
 800107a:	f47f ae1c 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetMode(TI);
 800107e:	2002      	movs	r0, #2
 8001080:	f002 f850 	bl	8003124 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8001084:	4800      	ldr	r0, [pc, #0]	; (8001088 <parseCounterCmd+0x490>)
 8001086:	e5c0      	b.n	8000c0a <parseCounterCmd+0x12>
 8001088:	5f444e45 	.word	0x5f444e45

0800108c <parseScopeCmd>:
command parseScopeCmd(void){
 800108c:	b510      	push	{r4, lr}
 800108e:	b082      	sub	sp, #8
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001090:	4668      	mov	r0, sp
 8001092:	2105      	movs	r1, #5
 8001094:	f001 f920 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001098:	2803      	cmp	r0, #3
 800109a:	d806      	bhi.n	80010aa <parseScopeCmd+0x1e>
		cmdIn=CMD_END;
 800109c:	4bc4      	ldr	r3, [pc, #784]	; (80013b0 <parseScopeCmd+0x324>)
 800109e:	2800      	cmp	r0, #0
 80010a0:	bf14      	ite	ne
 80010a2:	2032      	movne	r0, #50	; 0x32
 80010a4:	4618      	moveq	r0, r3
}
 80010a6:	b002      	add	sp, #8
 80010a8:	bd10      	pop	{r4, pc}
 80010aa:	9800      	ldr	r0, [sp, #0]
	switch(cmdIn){
 80010ac:	4bc1      	ldr	r3, [pc, #772]	; (80013b4 <parseScopeCmd+0x328>)
 80010ae:	4298      	cmp	r0, r3
 80010b0:	f000 80d9 	beq.w	8001266 <parseScopeCmd+0x1da>
 80010b4:	d830      	bhi.n	8001118 <parseScopeCmd+0x8c>
 80010b6:	f1a3 733f 	sub.w	r3, r3, #50069504	; 0x2fc0000
 80010ba:	f6a3 630f 	subw	r3, r3, #3599	; 0xe0f
 80010be:	4298      	cmp	r0, r3
 80010c0:	d051      	beq.n	8001166 <parseScopeCmd+0xda>
 80010c2:	f240 80a3 	bls.w	800120c <parseScopeCmd+0x180>
 80010c6:	4bbc      	ldr	r3, [pc, #752]	; (80013b8 <parseScopeCmd+0x32c>)
 80010c8:	4298      	cmp	r0, r3
 80010ca:	f000 80fe 	beq.w	80012ca <parseScopeCmd+0x23e>
 80010ce:	f240 8140 	bls.w	8001352 <parseScopeCmd+0x2c6>
 80010d2:	4bba      	ldr	r3, [pc, #744]	; (80013bc <parseScopeCmd+0x330>)
 80010d4:	4298      	cmp	r0, r3
 80010d6:	d03c      	beq.n	8001152 <parseScopeCmd+0xc6>
 80010d8:	f503 239e 	add.w	r3, r3, #323584	; 0x4f000
 80010dc:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80010e0:	4298      	cmp	r0, r3
 80010e2:	f040 809d 	bne.w	8001220 <parseScopeCmd+0x194>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80010e6:	4668      	mov	r0, sp
 80010e8:	2105      	movs	r1, #5
 80010ea:	f001 f8f5 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80010ee:	2803      	cmp	r0, #3
 80010f0:	d936      	bls.n	8001160 <parseScopeCmd+0xd4>
 80010f2:	9a00      	ldr	r2, [sp, #0]
		if(isScopeNumOfSamples(cmdIn)){
 80010f4:	4bb2      	ldr	r3, [pc, #712]	; (80013c0 <parseScopeCmd+0x334>)
 80010f6:	4413      	add	r3, r2
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	f240 8193 	bls.w	8001424 <parseScopeCmd+0x398>
 80010fe:	4bb1      	ldr	r3, [pc, #708]	; (80013c4 <parseScopeCmd+0x338>)
 8001100:	429a      	cmp	r2, r3
 8001102:	f040 8215 	bne.w	8001530 <parseScopeCmd+0x4a4>
				error=scopeSetNumOfSamples(500);
 8001106:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800110a:	f003 ff59 	bl	8004fc0 <scopeSetNumOfSamples>
	if(error>0){
 800110e:	2800      	cmp	r0, #0
 8001110:	d1c9      	bne.n	80010a6 <parseScopeCmd+0x1a>
		cmdIn=CMD_END;
 8001112:	48a7      	ldr	r0, [pc, #668]	; (80013b0 <parseScopeCmd+0x324>)
}
 8001114:	b002      	add	sp, #8
 8001116:	bd10      	pop	{r4, pc}
	switch(cmdIn){
 8001118:	4bab      	ldr	r3, [pc, #684]	; (80013c8 <parseScopeCmd+0x33c>)
 800111a:	4298      	cmp	r0, r3
 800111c:	d036      	beq.n	800118c <parseScopeCmd+0x100>
 800111e:	d869      	bhi.n	80011f4 <parseScopeCmd+0x168>
 8001120:	f1a3 639d 	sub.w	r3, r3, #82313216	; 0x4e80000
 8001124:	f5a3 23e1 	sub.w	r3, r3, #460800	; 0x70800
 8001128:	f2a3 43fa 	subw	r3, r3, #1274	; 0x4fa
 800112c:	4298      	cmp	r0, r3
 800112e:	f000 80b7 	beq.w	80012a0 <parseScopeCmd+0x214>
 8001132:	f240 8116 	bls.w	8001362 <parseScopeCmd+0x2d6>
 8001136:	4ba5      	ldr	r3, [pc, #660]	; (80013cc <parseScopeCmd+0x340>)
 8001138:	4298      	cmp	r0, r3
 800113a:	d040      	beq.n	80011be <parseScopeCmd+0x132>
 800113c:	f103 7303 	add.w	r3, r3, #34340864	; 0x20c0000
 8001140:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8001144:	3310      	adds	r3, #16
 8001146:	4298      	cmp	r0, r3
 8001148:	d16a      	bne.n	8001220 <parseScopeCmd+0x194>
		scopeStop();
 800114a:	f004 f91b 	bl	8005384 <scopeStop>
		cmdIn=CMD_END;
 800114e:	4898      	ldr	r0, [pc, #608]	; (80013b0 <parseScopeCmd+0x324>)
 8001150:	e7a9      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001152:	4668      	mov	r0, sp
 8001154:	2105      	movs	r1, #5
 8001156:	f001 f8bf 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800115a:	2803      	cmp	r0, #3
 800115c:	f200 80e6 	bhi.w	800132c <parseScopeCmd+0x2a0>
 8001160:	2036      	movs	r0, #54	; 0x36
}
 8001162:	b002      	add	sp, #8
 8001164:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001166:	4668      	mov	r0, sp
 8001168:	2105      	movs	r1, #5
 800116a:	f001 f8b5 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800116e:	2803      	cmp	r0, #3
 8001170:	d9f6      	bls.n	8001160 <parseScopeCmd+0xd4>
 8001172:	9b00      	ldr	r3, [sp, #0]
		if(isScopeTrigEdge(cmdIn)){
 8001174:	4a96      	ldr	r2, [pc, #600]	; (80013d0 <parseScopeCmd+0x344>)
 8001176:	4293      	cmp	r3, r2
 8001178:	f000 816d 	beq.w	8001456 <parseScopeCmd+0x3ca>
 800117c:	4a95      	ldr	r2, [pc, #596]	; (80013d4 <parseScopeCmd+0x348>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d1ee      	bne.n	8001160 <parseScopeCmd+0xd4>
				scopeSetTriggerEdge(EDGE_FALLING);
 8001182:	2001      	movs	r0, #1
 8001184:	f003 fe28 	bl	8004dd8 <scopeSetTriggerEdge>
		cmdIn=CMD_END;
 8001188:	4889      	ldr	r0, [pc, #548]	; (80013b0 <parseScopeCmd+0x324>)
 800118a:	e78c      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800118c:	4668      	mov	r0, sp
 800118e:	2105      	movs	r1, #5
 8001190:	f001 f8a2 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001194:	2803      	cmp	r0, #3
 8001196:	f200 80ba 	bhi.w	800130e <parseScopeCmd+0x282>
 800119a:	4a85      	ldr	r2, [pc, #532]	; (80013b0 <parseScopeCmd+0x324>)
 800119c:	4b8e      	ldr	r3, [pc, #568]	; (80013d8 <parseScopeCmd+0x34c>)
 800119e:	2800      	cmp	r0, #0
 80011a0:	bf0c      	ite	eq
 80011a2:	4610      	moveq	r0, r2
 80011a4:	4618      	movne	r0, r3
		if(isScopeFreq(cmdIn)){
 80011a6:	4a8d      	ldr	r2, [pc, #564]	; (80013dc <parseScopeCmd+0x350>)
 80011a8:	4290      	cmp	r0, r2
 80011aa:	f240 8177 	bls.w	800149c <parseScopeCmd+0x410>
 80011ae:	4b8c      	ldr	r3, [pc, #560]	; (80013e0 <parseScopeCmd+0x354>)
 80011b0:	4298      	cmp	r0, r3
 80011b2:	d1d5      	bne.n	8001160 <parseScopeCmd+0xd4>
				error=scopeSetSamplingFreq(UINT32_MAX);
 80011b4:	f04f 30ff 	mov.w	r0, #4294967295
 80011b8:	f003 fe98 	bl	8004eec <scopeSetSamplingFreq>
 80011bc:	e7a7      	b.n	800110e <parseScopeCmd+0x82>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80011be:	4668      	mov	r0, sp
 80011c0:	2105      	movs	r1, #5
 80011c2:	f001 f889 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80011c6:	2803      	cmp	r0, #3
 80011c8:	d9ca      	bls.n	8001160 <parseScopeCmd+0xd4>
 80011ca:	9a00      	ldr	r2, [sp, #0]
		if(isChannel(cmdIn)){
 80011cc:	4b85      	ldr	r3, [pc, #532]	; (80013e4 <parseScopeCmd+0x358>)
 80011ce:	4413      	add	r3, r2
 80011d0:	2b03      	cmp	r3, #3
 80011d2:	d8c5      	bhi.n	8001160 <parseScopeCmd+0xd4>
			if(cmdIn == CMD_CHANNELS_1){
 80011d4:	4b84      	ldr	r3, [pc, #528]	; (80013e8 <parseScopeCmd+0x35c>)
 80011d6:	429a      	cmp	r2, r3
 80011d8:	f000 8154 	beq.w	8001484 <parseScopeCmd+0x3f8>
			}else if(cmdIn == CMD_CHANNELS_2){
 80011dc:	4b83      	ldr	r3, [pc, #524]	; (80013ec <parseScopeCmd+0x360>)
 80011de:	429a      	cmp	r2, r3
 80011e0:	f000 8154 	beq.w	800148c <parseScopeCmd+0x400>
			}else if(cmdIn == CMD_CHANNELS_3){
 80011e4:	4b82      	ldr	r3, [pc, #520]	; (80013f0 <parseScopeCmd+0x364>)
 80011e6:	429a      	cmp	r2, r3
 80011e8:	f040 80de 	bne.w	80013a8 <parseScopeCmd+0x31c>
				error=scopeSetNumOfChannels(3);
 80011ec:	2003      	movs	r0, #3
 80011ee:	f003 ff0f 	bl	8005010 <scopeSetNumOfChannels>
 80011f2:	e78c      	b.n	800110e <parseScopeCmd+0x82>
	switch(cmdIn){
 80011f4:	4b7f      	ldr	r3, [pc, #508]	; (80013f4 <parseScopeCmd+0x368>)
 80011f6:	4298      	cmp	r0, r3
 80011f8:	d06a      	beq.n	80012d0 <parseScopeCmd+0x244>
 80011fa:	d96d      	bls.n	80012d8 <parseScopeCmd+0x24c>
 80011fc:	4b7e      	ldr	r3, [pc, #504]	; (80013f8 <parseScopeCmd+0x36c>)
 80011fe:	4298      	cmp	r0, r3
 8001200:	f040 8132 	bne.w	8001468 <parseScopeCmd+0x3dc>
		scopeRestart();
 8001204:	f004 f89a 	bl	800533c <scopeRestart>
		cmdIn=CMD_END;
 8001208:	4869      	ldr	r0, [pc, #420]	; (80013b0 <parseScopeCmd+0x324>)
 800120a:	e74c      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 800120c:	4b7b      	ldr	r3, [pc, #492]	; (80013fc <parseScopeCmd+0x370>)
 800120e:	4298      	cmp	r0, r3
 8001210:	d01b      	beq.n	800124a <parseScopeCmd+0x1be>
 8001212:	4b7b      	ldr	r3, [pc, #492]	; (8001400 <parseScopeCmd+0x374>)
 8001214:	4298      	cmp	r0, r3
 8001216:	d005      	beq.n	8001224 <parseScopeCmd+0x198>
 8001218:	4b7a      	ldr	r3, [pc, #488]	; (8001404 <parseScopeCmd+0x378>)
 800121a:	4298      	cmp	r0, r3
 800121c:	f000 8094 	beq.w	8001348 <parseScopeCmd+0x2bc>
 8001220:	2032      	movs	r0, #50	; 0x32
 8001222:	e740      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001224:	4668      	mov	r0, sp
 8001226:	2105      	movs	r1, #5
 8001228:	f001 f856 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800122c:	2803      	cmp	r0, #3
 800122e:	d997      	bls.n	8001160 <parseScopeCmd+0xd4>
 8001230:	9b00      	ldr	r3, [sp, #0]
		if(isScopeDataDepth(cmdIn)){
 8001232:	4a75      	ldr	r2, [pc, #468]	; (8001408 <parseScopeCmd+0x37c>)
 8001234:	4293      	cmp	r3, r2
 8001236:	f000 8105 	beq.w	8001444 <parseScopeCmd+0x3b8>
 800123a:	4a74      	ldr	r2, [pc, #464]	; (800140c <parseScopeCmd+0x380>)
 800123c:	4293      	cmp	r3, r2
 800123e:	f040 81c1 	bne.w	80015c4 <parseScopeCmd+0x538>
				error=scopeSetDataDepth(10);
 8001242:	200a      	movs	r0, #10
 8001244:	f003 fdec 	bl	8004e20 <scopeSetDataDepth>
 8001248:	e761      	b.n	800110e <parseScopeCmd+0x82>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800124a:	4b71      	ldr	r3, [pc, #452]	; (8001410 <parseScopeCmd+0x384>)
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	4669      	mov	r1, sp
		passMsg = MSG_SCOPE_INPUTS;
 8001250:	2410      	movs	r4, #16
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001252:	2300      	movs	r3, #0
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_SCOPE_INPUTS;
 8001258:	f8ad 4000 	strh.w	r4, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800125c:	f00b f8a6 	bl	800c3ac <xQueueGenericSend>
		cmdIn=CMD_END;
 8001260:	4853      	ldr	r0, [pc, #332]	; (80013b0 <parseScopeCmd+0x324>)
}
 8001262:	b002      	add	sp, #8
 8001264:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001266:	4668      	mov	r0, sp
 8001268:	2105      	movs	r1, #5
 800126a:	f001 f835 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800126e:	2803      	cmp	r0, #3
 8001270:	f67f af76 	bls.w	8001160 <parseScopeCmd+0xd4>
 8001274:	9a00      	ldr	r2, [sp, #0]
		if(isChannel(cmdIn)){
 8001276:	4b5b      	ldr	r3, [pc, #364]	; (80013e4 <parseScopeCmd+0x358>)
 8001278:	4413      	add	r3, r2
 800127a:	2b03      	cmp	r3, #3
 800127c:	f63f af70 	bhi.w	8001160 <parseScopeCmd+0xd4>
			if(cmdIn == CMD_CHANNELS_1){
 8001280:	4b59      	ldr	r3, [pc, #356]	; (80013e8 <parseScopeCmd+0x35c>)
 8001282:	429a      	cmp	r2, r3
 8001284:	f000 80fa 	beq.w	800147c <parseScopeCmd+0x3f0>
			}else if(cmdIn == CMD_CHANNELS_2){
 8001288:	4b58      	ldr	r3, [pc, #352]	; (80013ec <parseScopeCmd+0x360>)
 800128a:	429a      	cmp	r2, r3
 800128c:	f000 8102 	beq.w	8001494 <parseScopeCmd+0x408>
			}else if(cmdIn == CMD_CHANNELS_3){
 8001290:	4b57      	ldr	r3, [pc, #348]	; (80013f0 <parseScopeCmd+0x364>)
 8001292:	429a      	cmp	r2, r3
 8001294:	f040 8084 	bne.w	80013a0 <parseScopeCmd+0x314>
				error=scopeSetTrigChannel(3);
 8001298:	2003      	movs	r0, #3
 800129a:	f003 ff57 	bl	800514c <scopeSetTrigChannel>
 800129e:	e736      	b.n	800110e <parseScopeCmd+0x82>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80012a0:	4668      	mov	r0, sp
 80012a2:	2105      	movs	r1, #5
 80012a4:	f001 f818 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80012a8:	2803      	cmp	r0, #3
 80012aa:	f67f af59 	bls.w	8001160 <parseScopeCmd+0xd4>
 80012ae:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80012b0:	4c3f      	ldr	r4, [pc, #252]	; (80013b0 <parseScopeCmd+0x324>)
 80012b2:	42a0      	cmp	r0, r4
 80012b4:	f43f af54 	beq.w	8001160 <parseScopeCmd+0xd4>
 80012b8:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <parseScopeCmd+0x34c>)
 80012ba:	4298      	cmp	r0, r3
 80012bc:	f43f af50 	beq.w	8001160 <parseScopeCmd+0xd4>
			scopeSetTrigLevel((uint16_t)cmdIn);
 80012c0:	b280      	uxth	r0, r0
 80012c2:	f003 fe55 	bl	8004f70 <scopeSetTrigLevel>
		cmdIn=CMD_END;
 80012c6:	4620      	mov	r0, r4
 80012c8:	e6ed      	b.n	80010a6 <parseScopeCmd+0x1a>
		error=scopeSetADCInputChannelVref();
 80012ca:	f003 fff1 	bl	80052b0 <scopeSetADCInputChannelVref>
 80012ce:	e71e      	b.n	800110e <parseScopeCmd+0x82>
		scopeStart();
 80012d0:	f004 f846 	bl	8005360 <scopeStart>
		cmdIn=CMD_END;
 80012d4:	4836      	ldr	r0, [pc, #216]	; (80013b0 <parseScopeCmd+0x324>)
 80012d6:	e6e6      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 80012d8:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80012dc:	f2a3 2303 	subw	r3, r3, #515	; 0x203
 80012e0:	4298      	cmp	r0, r3
 80012e2:	d19d      	bne.n	8001220 <parseScopeCmd+0x194>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80012e4:	4668      	mov	r0, sp
 80012e6:	2105      	movs	r1, #5
 80012e8:	f000 fff6 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80012ec:	2803      	cmp	r0, #3
 80012ee:	f67f af37 	bls.w	8001160 <parseScopeCmd+0xd4>
 80012f2:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80012f4:	4b2e      	ldr	r3, [pc, #184]	; (80013b0 <parseScopeCmd+0x324>)
 80012f6:	4298      	cmp	r0, r3
 80012f8:	f43f af32 	beq.w	8001160 <parseScopeCmd+0xd4>
 80012fc:	4b36      	ldr	r3, [pc, #216]	; (80013d8 <parseScopeCmd+0x34c>)
 80012fe:	4298      	cmp	r0, r3
 8001300:	f43f af2e 	beq.w	8001160 <parseScopeCmd+0xd4>
			scopeSetPretrigger((uint16_t)cmdIn);
 8001304:	b280      	uxth	r0, r0
 8001306:	f003 fe47 	bl	8004f98 <scopeSetPretrigger>
		cmdIn=CMD_END;
 800130a:	4829      	ldr	r0, [pc, #164]	; (80013b0 <parseScopeCmd+0x324>)
 800130c:	e6cb      	b.n	80010a6 <parseScopeCmd+0x1a>
 800130e:	9800      	ldr	r0, [sp, #0]
		if(isScopeFreq(cmdIn)){
 8001310:	4b40      	ldr	r3, [pc, #256]	; (8001414 <parseScopeCmd+0x388>)
 8001312:	4403      	add	r3, r0
 8001314:	2b01      	cmp	r3, #1
 8001316:	f240 808d 	bls.w	8001434 <parseScopeCmd+0x3a8>
 800131a:	4b3f      	ldr	r3, [pc, #252]	; (8001418 <parseScopeCmd+0x38c>)
 800131c:	4298      	cmp	r0, r3
 800131e:	f040 812f 	bne.w	8001580 <parseScopeCmd+0x4f4>
				error=scopeSetSamplingFreq(5000);
 8001322:	f241 3088 	movw	r0, #5000	; 0x1388
 8001326:	f003 fde1 	bl	8004eec <scopeSetSamplingFreq>
 800132a:	e6f0      	b.n	800110e <parseScopeCmd+0x82>
 800132c:	9b00      	ldr	r3, [sp, #0]
		if(isScopeTrigMode(cmdIn)){
 800132e:	4a3b      	ldr	r2, [pc, #236]	; (800141c <parseScopeCmd+0x390>)
 8001330:	4293      	cmp	r3, r2
 8001332:	f000 8094 	beq.w	800145e <parseScopeCmd+0x3d2>
 8001336:	4a3a      	ldr	r2, [pc, #232]	; (8001420 <parseScopeCmd+0x394>)
 8001338:	4293      	cmp	r3, r2
 800133a:	f040 815d 	bne.w	80015f8 <parseScopeCmd+0x56c>
				scopeSetTriggerMode(TRIG_AUTO);
 800133e:	2001      	movs	r0, #1
 8001340:	f003 fd36 	bl	8004db0 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 8001344:	481a      	ldr	r0, [pc, #104]	; (80013b0 <parseScopeCmd+0x324>)
 8001346:	e6ae      	b.n	80010a6 <parseScopeCmd+0x1a>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001348:	4b31      	ldr	r3, [pc, #196]	; (8001410 <parseScopeCmd+0x384>)
 800134a:	4669      	mov	r1, sp
 800134c:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_SCOPE_CONFIG;
 800134e:	240f      	movs	r4, #15
 8001350:	e77f      	b.n	8001252 <parseScopeCmd+0x1c6>
	switch(cmdIn){
 8001352:	f5a3 6360 	sub.w	r3, r3, #3584	; 0xe00
 8001356:	4298      	cmp	r0, r3
 8001358:	f47f af62 	bne.w	8001220 <parseScopeCmd+0x194>
		error=scopeSetADCInputChannelDefault();
 800135c:	f003 ff68 	bl	8005230 <scopeSetADCInputChannelDefault>
 8001360:	e6d5      	b.n	800110e <parseScopeCmd+0x82>
	switch(cmdIn){
 8001362:	f1a3 6382 	sub.w	r3, r3, #68157440	; 0x4100000
 8001366:	f5a3 3339 	sub.w	r3, r3, #189440	; 0x2e400
 800136a:	f2a3 230b 	subw	r3, r3, #523	; 0x20b
 800136e:	4298      	cmp	r0, r3
 8001370:	f47f af56 	bne.w	8001220 <parseScopeCmd+0x194>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001374:	4668      	mov	r0, sp
 8001376:	2105      	movs	r1, #5
 8001378:	f000 ffae 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800137c:	2803      	cmp	r0, #3
 800137e:	f67f aeef 	bls.w	8001160 <parseScopeCmd+0xd4>
 8001382:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001384:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <parseScopeCmd+0x324>)
 8001386:	4298      	cmp	r0, r3
 8001388:	f43f aeea 	beq.w	8001160 <parseScopeCmd+0xd4>
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <parseScopeCmd+0x34c>)
 800138e:	4298      	cmp	r0, r3
 8001390:	f43f aee6 	beq.w	8001160 <parseScopeCmd+0xd4>
			error=scopeSetADCInputChannel((uint8_t)(cmdIn>>8),(uint8_t)(cmdIn));
 8001394:	b2c1      	uxtb	r1, r0
 8001396:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800139a:	f003 ff05 	bl	80051a8 <scopeSetADCInputChannel>
 800139e:	e6b6      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetTrigChannel(4);
 80013a0:	2004      	movs	r0, #4
 80013a2:	f003 fed3 	bl	800514c <scopeSetTrigChannel>
 80013a6:	e6b2      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfChannels(4);
 80013a8:	2004      	movs	r0, #4
 80013aa:	f003 fe31 	bl	8005010 <scopeSetNumOfChannels>
 80013ae:	e6ae      	b.n	800110e <parseScopeCmd+0x82>
 80013b0:	5f444e45 	.word	0x5f444e45
 80013b4:	48435254 	.word	0x48435254
 80013b8:	46455241 	.word	0x46455241
 80013bc:	47495254 	.word	0x47495254
 80013c0:	a0cfcfcf 	.word	0xa0cfcfcf
 80013c4:	5f303035 	.word	0x5f303035
 80013c8:	51455246 	.word	0x51455246
 80013cc:	4e414843 	.word	0x4e414843
 80013d0:	45534952 	.word	0x45534952
 80013d4:	4c4c4146 	.word	0x4c4c4146
 80013d8:	5f525245 	.word	0x5f525245
 80013dc:	07fffffe 	.word	0x07fffffe
 80013e0:	5f58414d 	.word	0x5f58414d
 80013e4:	a0b7bccf 	.word	0xa0b7bccf
 80013e8:	5f484331 	.word	0x5f484331
 80013ec:	5f484332 	.word	0x5f484332
 80013f0:	5f484333 	.word	0x5f484333
 80013f4:	54525453 	.word	0x54525453
 80013f8:	5458454e 	.word	0x5458454e
 80013fc:	3f504e49 	.word	0x3f504e49
 8001400:	41544144 	.word	0x41544144
 8001404:	3f474643 	.word	0x3f474643
 8001408:	5f423231 	.word	0x5f423231
 800140c:	5f423031 	.word	0x5f423031
 8001410:	20004cb4 	.word	0x20004cb4
 8001414:	a0a0b4cf 	.word	0xa0a0b4cf
 8001418:	5f5f4b35 	.word	0x5f5f4b35
 800141c:	4d524f4e 	.word	0x4d524f4e
 8001420:	4f545541 	.word	0x4f545541
			if(cmdIn == CMD_SAMPLES_100){
 8001424:	4b8e      	ldr	r3, [pc, #568]	; (8001660 <parseScopeCmd+0x5d4>)
 8001426:	429a      	cmp	r2, r3
				error=scopeSetNumOfSamples(100);
 8001428:	bf0c      	ite	eq
 800142a:	2064      	moveq	r0, #100	; 0x64
				error=scopeSetNumOfSamples(200);
 800142c:	20c8      	movne	r0, #200	; 0xc8
 800142e:	f003 fdc7 	bl	8004fc0 <scopeSetNumOfSamples>
 8001432:	e66c      	b.n	800110e <parseScopeCmd+0x82>
			if(cmdIn == CMD_FREQ_1K){
 8001434:	4b8b      	ldr	r3, [pc, #556]	; (8001664 <parseScopeCmd+0x5d8>)
 8001436:	4298      	cmp	r0, r3
 8001438:	d108      	bne.n	800144c <parseScopeCmd+0x3c0>
				error=scopeSetSamplingFreq(1000);
 800143a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800143e:	f003 fd55 	bl	8004eec <scopeSetSamplingFreq>
 8001442:	e664      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetDataDepth(12);
 8001444:	200c      	movs	r0, #12
 8001446:	f003 fceb 	bl	8004e20 <scopeSetDataDepth>
 800144a:	e660      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetSamplingFreq(2000);
 800144c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001450:	f003 fd4c 	bl	8004eec <scopeSetSamplingFreq>
 8001454:	e65b      	b.n	800110e <parseScopeCmd+0x82>
				scopeSetTriggerEdge(EDGE_RISING);
 8001456:	2000      	movs	r0, #0
 8001458:	f003 fcbe 	bl	8004dd8 <scopeSetTriggerEdge>
 800145c:	e659      	b.n	8001112 <parseScopeCmd+0x86>
				scopeSetTriggerMode(TRIG_NORMAL);
 800145e:	2000      	movs	r0, #0
 8001460:	f003 fca6 	bl	8004db0 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 8001464:	4880      	ldr	r0, [pc, #512]	; (8001668 <parseScopeCmd+0x5dc>)
 8001466:	e61e      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 8001468:	f103 632e 	add.w	r3, r3, #182452224	; 0xae00000
 800146c:	f503 2340 	add.w	r3, r3, #786432	; 0xc0000
 8001470:	f603 03f7 	addw	r3, r3, #2295	; 0x8f7
 8001474:	4298      	cmp	r0, r3
 8001476:	f43f ae16 	beq.w	80010a6 <parseScopeCmd+0x1a>
 800147a:	e6d1      	b.n	8001220 <parseScopeCmd+0x194>
				error=scopeSetTrigChannel(1);
 800147c:	2001      	movs	r0, #1
 800147e:	f003 fe65 	bl	800514c <scopeSetTrigChannel>
 8001482:	e644      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfChannels(1);
 8001484:	2001      	movs	r0, #1
 8001486:	f003 fdc3 	bl	8005010 <scopeSetNumOfChannels>
 800148a:	e640      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfChannels(2);
 800148c:	2002      	movs	r0, #2
 800148e:	f003 fdbf 	bl	8005010 <scopeSetNumOfChannels>
 8001492:	e63c      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetTrigChannel(2);
 8001494:	2002      	movs	r0, #2
 8001496:	f003 fe59 	bl	800514c <scopeSetTrigChannel>
 800149a:	e638      	b.n	800110e <parseScopeCmd+0x82>
			}else if(cmdIn == CMD_FREQ_10K){
 800149c:	4b73      	ldr	r3, [pc, #460]	; (800166c <parseScopeCmd+0x5e0>)
 800149e:	4298      	cmp	r0, r3
 80014a0:	d020      	beq.n	80014e4 <parseScopeCmd+0x458>
			}else if(cmdIn == CMD_FREQ_20K){
 80014a2:	4b73      	ldr	r3, [pc, #460]	; (8001670 <parseScopeCmd+0x5e4>)
 80014a4:	4298      	cmp	r0, r3
 80014a6:	d104      	bne.n	80014b2 <parseScopeCmd+0x426>
				error=scopeSetSamplingFreq(20000);
 80014a8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80014ac:	f003 fd1e 	bl	8004eec <scopeSetSamplingFreq>
 80014b0:	e62d      	b.n	800110e <parseScopeCmd+0x82>
			}else if(cmdIn == CMD_FREQ_50K){
 80014b2:	3303      	adds	r3, #3
 80014b4:	4298      	cmp	r0, r3
 80014b6:	d01a      	beq.n	80014ee <parseScopeCmd+0x462>
			}else if(cmdIn == CMD_FREQ_100K){
 80014b8:	4b6e      	ldr	r3, [pc, #440]	; (8001674 <parseScopeCmd+0x5e8>)
 80014ba:	4298      	cmp	r0, r3
 80014bc:	d01c      	beq.n	80014f8 <parseScopeCmd+0x46c>
			}else if(cmdIn == CMD_FREQ_200K){
 80014be:	4b6e      	ldr	r3, [pc, #440]	; (8001678 <parseScopeCmd+0x5ec>)
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d01d      	beq.n	8001500 <parseScopeCmd+0x474>
			}else if(cmdIn == CMD_FREQ_500K){
 80014c4:	4b6d      	ldr	r3, [pc, #436]	; (800167c <parseScopeCmd+0x5f0>)
 80014c6:	4298      	cmp	r0, r3
 80014c8:	d01e      	beq.n	8001508 <parseScopeCmd+0x47c>
			}else if(cmdIn == CMD_FREQ_10M){
 80014ca:	4b6d      	ldr	r3, [pc, #436]	; (8001680 <parseScopeCmd+0x5f4>)
 80014cc:	4298      	cmp	r0, r3
 80014ce:	d02b      	beq.n	8001528 <parseScopeCmd+0x49c>
			}else if(cmdIn == CMD_FREQ_MAX){
 80014d0:	4b6c      	ldr	r3, [pc, #432]	; (8001684 <parseScopeCmd+0x5f8>)
 80014d2:	4298      	cmp	r0, r3
 80014d4:	f43f ae6e 	beq.w	80011b4 <parseScopeCmd+0x128>
			}else if(cmdIn < 0x07FFFFFF){
 80014d8:	4290      	cmp	r0, r2
 80014da:	f63f ae1a 	bhi.w	8001112 <parseScopeCmd+0x86>
				error=scopeSetSamplingFreq(5000000);
 80014de:	f003 fd05 	bl	8004eec <scopeSetSamplingFreq>
 80014e2:	e614      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetSamplingFreq(10000);
 80014e4:	f242 7010 	movw	r0, #10000	; 0x2710
 80014e8:	f003 fd00 	bl	8004eec <scopeSetSamplingFreq>
 80014ec:	e60f      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetSamplingFreq(50000);
 80014ee:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014f2:	f003 fcfb 	bl	8004eec <scopeSetSamplingFreq>
 80014f6:	e60a      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetSamplingFreq(100000);
 80014f8:	4863      	ldr	r0, [pc, #396]	; (8001688 <parseScopeCmd+0x5fc>)
 80014fa:	f003 fcf7 	bl	8004eec <scopeSetSamplingFreq>
 80014fe:	e606      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetSamplingFreq(200000);
 8001500:	4862      	ldr	r0, [pc, #392]	; (800168c <parseScopeCmd+0x600>)
 8001502:	f003 fcf3 	bl	8004eec <scopeSetSamplingFreq>
 8001506:	e602      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetSamplingFreq(500000);
 8001508:	4861      	ldr	r0, [pc, #388]	; (8001690 <parseScopeCmd+0x604>)
 800150a:	f003 fcef 	bl	8004eec <scopeSetSamplingFreq>
 800150e:	e5fe      	b.n	800110e <parseScopeCmd+0x82>
		if(isScopeFreq(cmdIn)){
 8001510:	3303      	adds	r3, #3
 8001512:	4298      	cmp	r0, r3
 8001514:	f000 8094 	beq.w	8001640 <parseScopeCmd+0x5b4>
 8001518:	f5a3 1390 	sub.w	r3, r3, #1179648	; 0x120000
 800151c:	f5a3 53e8 	sub.w	r3, r3, #7424	; 0x1d00
 8001520:	3b04      	subs	r3, #4
 8001522:	4298      	cmp	r0, r3
 8001524:	f47f ae3f 	bne.w	80011a6 <parseScopeCmd+0x11a>
				error=scopeSetSamplingFreq(10000000);
 8001528:	485a      	ldr	r0, [pc, #360]	; (8001694 <parseScopeCmd+0x608>)
 800152a:	f003 fcdf 	bl	8004eec <scopeSetSamplingFreq>
 800152e:	e5ee      	b.n	800110e <parseScopeCmd+0x82>
		if(isScopeNumOfSamples(cmdIn)){
 8001530:	f503 133c 	add.w	r3, r3, #3080192	; 0x2f0000
 8001534:	f503 53d7 	add.w	r3, r3, #6880	; 0x1ae0
 8001538:	331c      	adds	r3, #28
 800153a:	429a      	cmp	r2, r3
 800153c:	d011      	beq.n	8001562 <parseScopeCmd+0x4d6>
 800153e:	3301      	adds	r3, #1
 8001540:	429a      	cmp	r2, r3
 8001542:	d013      	beq.n	800156c <parseScopeCmd+0x4e0>
 8001544:	3303      	adds	r3, #3
 8001546:	429a      	cmp	r2, r3
 8001548:	d015      	beq.n	8001576 <parseScopeCmd+0x4ea>
 800154a:	f5a3 13a0 	sub.w	r3, r3, #1310720	; 0x140000
 800154e:	f5a3 53d8 	sub.w	r3, r3, #6912	; 0x1b00
 8001552:	3b04      	subs	r3, #4
 8001554:	429a      	cmp	r2, r3
 8001556:	d157      	bne.n	8001608 <parseScopeCmd+0x57c>
				error=scopeSetNumOfSamples(10000);
 8001558:	f242 7010 	movw	r0, #10000	; 0x2710
 800155c:	f003 fd30 	bl	8004fc0 <scopeSetNumOfSamples>
 8001560:	e5d5      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfSamples(1000);
 8001562:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001566:	f003 fd2b 	bl	8004fc0 <scopeSetNumOfSamples>
 800156a:	e5d0      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfSamples(2000);
 800156c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001570:	f003 fd26 	bl	8004fc0 <scopeSetNumOfSamples>
 8001574:	e5cb      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfSamples(5000);
 8001576:	f241 3088 	movw	r0, #5000	; 0x1388
 800157a:	f003 fd21 	bl	8004fc0 <scopeSetNumOfSamples>
 800157e:	e5c6      	b.n	800110e <parseScopeCmd+0x82>
		if(isScopeFreq(cmdIn)){
 8001580:	4b3a      	ldr	r3, [pc, #232]	; (800166c <parseScopeCmd+0x5e0>)
 8001582:	4298      	cmp	r0, r3
 8001584:	d0ae      	beq.n	80014e4 <parseScopeCmd+0x458>
 8001586:	4b3a      	ldr	r3, [pc, #232]	; (8001670 <parseScopeCmd+0x5e4>)
 8001588:	4298      	cmp	r0, r3
 800158a:	d08d      	beq.n	80014a8 <parseScopeCmd+0x41c>
 800158c:	4b42      	ldr	r3, [pc, #264]	; (8001698 <parseScopeCmd+0x60c>)
 800158e:	4298      	cmp	r0, r3
 8001590:	d0ad      	beq.n	80014ee <parseScopeCmd+0x462>
 8001592:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 8001596:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 800159a:	3b04      	subs	r3, #4
 800159c:	4298      	cmp	r0, r3
 800159e:	d0ab      	beq.n	80014f8 <parseScopeCmd+0x46c>
 80015a0:	3301      	adds	r3, #1
 80015a2:	4298      	cmp	r0, r3
 80015a4:	d0ac      	beq.n	8001500 <parseScopeCmd+0x474>
 80015a6:	3303      	adds	r3, #3
 80015a8:	4298      	cmp	r0, r3
 80015aa:	d0ad      	beq.n	8001508 <parseScopeCmd+0x47c>
 80015ac:	f103 53a1 	add.w	r3, r3, #337641472	; 0x14200000
 80015b0:	f503 2371 	add.w	r3, r3, #987136	; 0xf1000
 80015b4:	f603 43fc 	addw	r3, r3, #3324	; 0xcfc
 80015b8:	4298      	cmp	r0, r3
 80015ba:	d116      	bne.n	80015ea <parseScopeCmd+0x55e>
				error=scopeSetSamplingFreq(1000000);
 80015bc:	4837      	ldr	r0, [pc, #220]	; (800169c <parseScopeCmd+0x610>)
 80015be:	f003 fc95 	bl	8004eec <scopeSetSamplingFreq>
 80015c2:	e5a4      	b.n	800110e <parseScopeCmd+0x82>
		if(isScopeDataDepth(cmdIn)){
 80015c4:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 80015c8:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 80015cc:	3207      	adds	r2, #7
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d007      	beq.n	80015e2 <parseScopeCmd+0x556>
 80015d2:	3a02      	subs	r2, #2
 80015d4:	4293      	cmp	r3, r2
 80015d6:	f47f adc3 	bne.w	8001160 <parseScopeCmd+0xd4>
				error=scopeSetDataDepth(6);
 80015da:	2006      	movs	r0, #6
 80015dc:	f003 fc20 	bl	8004e20 <scopeSetDataDepth>
 80015e0:	e595      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetDataDepth(8);
 80015e2:	2008      	movs	r0, #8
 80015e4:	f003 fc1c 	bl	8004e20 <scopeSetDataDepth>
 80015e8:	e591      	b.n	800110e <parseScopeCmd+0x82>
		if(isScopeFreq(cmdIn)){
 80015ea:	3301      	adds	r3, #1
 80015ec:	4298      	cmp	r0, r3
 80015ee:	d18f      	bne.n	8001510 <parseScopeCmd+0x484>
				error=scopeSetSamplingFreq(2000000);
 80015f0:	482b      	ldr	r0, [pc, #172]	; (80016a0 <parseScopeCmd+0x614>)
 80015f2:	f003 fc7b 	bl	8004eec <scopeSetSamplingFreq>
 80015f6:	e58a      	b.n	800110e <parseScopeCmd+0x82>
		if(isScopeTrigMode(cmdIn)){
 80015f8:	4a2a      	ldr	r2, [pc, #168]	; (80016a4 <parseScopeCmd+0x618>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d122      	bne.n	8001644 <parseScopeCmd+0x5b8>
				scopeSetTriggerMode(TRIG_AUTO_FAST);
 80015fe:	2002      	movs	r0, #2
 8001600:	f003 fbd6 	bl	8004db0 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 8001604:	4818      	ldr	r0, [pc, #96]	; (8001668 <parseScopeCmd+0x5dc>)
 8001606:	e54e      	b.n	80010a6 <parseScopeCmd+0x1a>
		if(isScopeNumOfSamples(cmdIn)){
 8001608:	3301      	adds	r3, #1
 800160a:	429a      	cmp	r2, r3
 800160c:	d00e      	beq.n	800162c <parseScopeCmd+0x5a0>
 800160e:	3303      	adds	r3, #3
 8001610:	429a      	cmp	r2, r3
 8001612:	d010      	beq.n	8001636 <parseScopeCmd+0x5aa>
 8001614:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 8001618:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 800161c:	3b04      	subs	r3, #4
 800161e:	429a      	cmp	r2, r3
 8001620:	f47f ad9e 	bne.w	8001160 <parseScopeCmd+0xd4>
				error=scopeSetNumOfSamples(100000);
 8001624:	4818      	ldr	r0, [pc, #96]	; (8001688 <parseScopeCmd+0x5fc>)
 8001626:	f003 fccb 	bl	8004fc0 <scopeSetNumOfSamples>
 800162a:	e570      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfSamples(20000);
 800162c:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001630:	f003 fcc6 	bl	8004fc0 <scopeSetNumOfSamples>
 8001634:	e56b      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetNumOfSamples(50000);
 8001636:	f24c 3050 	movw	r0, #50000	; 0xc350
 800163a:	f003 fcc1 	bl	8004fc0 <scopeSetNumOfSamples>
 800163e:	e566      	b.n	800110e <parseScopeCmd+0x82>
				error=scopeSetSamplingFreq(5000000);
 8001640:	4819      	ldr	r0, [pc, #100]	; (80016a8 <parseScopeCmd+0x61c>)
 8001642:	e74c      	b.n	80014de <parseScopeCmd+0x452>
		if(isScopeTrigMode(cmdIn)){
 8001644:	f102 4268 	add.w	r2, r2, #3892314112	; 0xe8000000
 8001648:	f502 224e 	add.w	r2, r2, #843776	; 0xce000
 800164c:	f602 220d 	addw	r2, r2, #2573	; 0xa0d
 8001650:	4293      	cmp	r3, r2
 8001652:	f47f ad85 	bne.w	8001160 <parseScopeCmd+0xd4>
				scopeSetTriggerMode(TRIG_SINGLE);
 8001656:	2003      	movs	r0, #3
 8001658:	f003 fbaa 	bl	8004db0 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 800165c:	4802      	ldr	r0, [pc, #8]	; (8001668 <parseScopeCmd+0x5dc>)
 800165e:	e522      	b.n	80010a6 <parseScopeCmd+0x1a>
 8001660:	5f303031 	.word	0x5f303031
 8001664:	5f5f4b31 	.word	0x5f5f4b31
 8001668:	5f444e45 	.word	0x5f444e45
 800166c:	5f4b3031 	.word	0x5f4b3031
 8001670:	5f4b3032 	.word	0x5f4b3032
 8001674:	4b303031 	.word	0x4b303031
 8001678:	4b303032 	.word	0x4b303032
 800167c:	4b303035 	.word	0x4b303035
 8001680:	5f4d3031 	.word	0x5f4d3031
 8001684:	5f58414d 	.word	0x5f58414d
 8001688:	000186a0 	.word	0x000186a0
 800168c:	00030d40 	.word	0x00030d40
 8001690:	0007a120 	.word	0x0007a120
 8001694:	00989680 	.word	0x00989680
 8001698:	5f4b3035 	.word	0x5f4b3035
 800169c:	000f4240 	.word	0x000f4240
 80016a0:	001e8480 	.word	0x001e8480
 80016a4:	5f415f46 	.word	0x5f415f46
 80016a8:	004c4b40 	.word	0x004c4b40

080016ac <parseSyncPwmCmd>:
command parseSyncPwmCmd(void){
 80016ac:	b570      	push	{r4, r5, r6, lr}
 80016ae:	b084      	sub	sp, #16
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80016b0:	ad02      	add	r5, sp, #8
 80016b2:	4628      	mov	r0, r5
 80016b4:	2105      	movs	r1, #5
 80016b6:	f000 fe0f 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80016ba:	2803      	cmp	r0, #3
 80016bc:	d806      	bhi.n	80016cc <parseSyncPwmCmd+0x20>
	cmdIn = (error > 0) ? error : CMD_END;	
 80016be:	4b70      	ldr	r3, [pc, #448]	; (8001880 <parseSyncPwmCmd+0x1d4>)
		return BUILD_CMD(cmdNext);
	}else if(bytesRead == 0){
 80016c0:	2800      	cmp	r0, #0
	cmdIn = (error > 0) ? error : CMD_END;	
 80016c2:	bf14      	ite	ne
 80016c4:	2097      	movne	r0, #151	; 0x97
 80016c6:	4618      	moveq	r0, r3
}
 80016c8:	b004      	add	sp, #16
 80016ca:	bd70      	pop	{r4, r5, r6, pc}
 80016cc:	9802      	ldr	r0, [sp, #8]
	switch(cmdIn){
 80016ce:	4b6d      	ldr	r3, [pc, #436]	; (8001884 <parseSyncPwmCmd+0x1d8>)
 80016d0:	4298      	cmp	r0, r3
 80016d2:	d069      	beq.n	80017a8 <parseSyncPwmCmd+0xfc>
 80016d4:	d924      	bls.n	8001720 <parseSyncPwmCmd+0x74>
 80016d6:	4b6c      	ldr	r3, [pc, #432]	; (8001888 <parseSyncPwmCmd+0x1dc>)
 80016d8:	4298      	cmp	r0, r3
 80016da:	d00f      	beq.n	80016fc <parseSyncPwmCmd+0x50>
 80016dc:	d96d      	bls.n	80017ba <parseSyncPwmCmd+0x10e>
 80016de:	4b6b      	ldr	r3, [pc, #428]	; (800188c <parseSyncPwmCmd+0x1e0>)
 80016e0:	4298      	cmp	r0, r3
 80016e2:	f040 80b1 	bne.w	8001848 <parseSyncPwmCmd+0x19c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80016e6:	2105      	movs	r1, #5
 80016e8:	4628      	mov	r0, r5
 80016ea:	f000 fdf5 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80016ee:	2803      	cmp	r0, #3
 80016f0:	d87e      	bhi.n	80017f0 <parseSyncPwmCmd+0x144>
		secondHalfOfDouble = commBufferReadUInt32();
 80016f2:	f000 fe49 	bl	8002388 <commBufferReadUInt32>
	cmdIn = (error > 0) ? error : CMD_END;	
 80016f6:	2097      	movs	r0, #151	; 0x97
}
 80016f8:	b004      	add	sp, #16
 80016fa:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80016fc:	4628      	mov	r0, r5
 80016fe:	2105      	movs	r1, #5
 8001700:	f000 fdea 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001704:	2803      	cmp	r0, #3
 8001706:	d9f6      	bls.n	80016f6 <parseSyncPwmCmd+0x4a>
 8001708:	9b02      	ldr	r3, [sp, #8]
		if(isSyncPwmStepMode(cmdIn)){
 800170a:	4a61      	ldr	r2, [pc, #388]	; (8001890 <parseSyncPwmCmd+0x1e4>)
 800170c:	4293      	cmp	r3, r2
 800170e:	f000 8097 	beq.w	8001840 <parseSyncPwmCmd+0x194>
 8001712:	4a60      	ldr	r2, [pc, #384]	; (8001894 <parseSyncPwmCmd+0x1e8>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d1ee      	bne.n	80016f6 <parseSyncPwmCmd+0x4a>
				syncPwmResetStepMode();
 8001718:	f003 ff12 	bl	8005540 <syncPwmResetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 800171c:	4858      	ldr	r0, [pc, #352]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 800171e:	e7d3      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
	switch(cmdIn){
 8001720:	f103 4373 	add.w	r3, r3, #4076863488	; 0xf3000000
 8001724:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8001728:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 800172c:	4298      	cmp	r0, r3
 800172e:	d027      	beq.n	8001780 <parseSyncPwmCmd+0xd4>
 8001730:	f103 633f 	add.w	r3, r3, #200278016	; 0xbf00000
 8001734:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8001738:	4298      	cmp	r0, r3
 800173a:	d010      	beq.n	800175e <parseSyncPwmCmd+0xb2>
 800173c:	4b56      	ldr	r3, [pc, #344]	; (8001898 <parseSyncPwmCmd+0x1ec>)
 800173e:	4298      	cmp	r0, r3
 8001740:	d1d9      	bne.n	80016f6 <parseSyncPwmCmd+0x4a>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001742:	4b56      	ldr	r3, [pc, #344]	; (800189c <parseSyncPwmCmd+0x1f0>)
 8001744:	4629      	mov	r1, r5
 8001746:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_SYNCPWM_CONFIG;
 8001748:	242c      	movs	r4, #44	; 0x2c
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800174a:	2300      	movs	r3, #0
 800174c:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_SYNCPWM_CONFIG;
 8001750:	f8ad 4008 	strh.w	r4, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001754:	f00a fe2a 	bl	800c3ac <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001758:	4849      	ldr	r0, [pc, #292]	; (8001880 <parseSyncPwmCmd+0x1d4>)
}
 800175a:	b004      	add	sp, #16
 800175c:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800175e:	4628      	mov	r0, r5
 8001760:	2105      	movs	r1, #5
 8001762:	f000 fdb9 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001766:	2803      	cmp	r0, #3
 8001768:	d9c5      	bls.n	80016f6 <parseSyncPwmCmd+0x4a>
 800176a:	9b02      	ldr	r3, [sp, #8]
		if(isSyncPwm(cmdIn)){
 800176c:	4a4c      	ldr	r2, [pc, #304]	; (80018a0 <parseSyncPwmCmd+0x1f4>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d062      	beq.n	8001838 <parseSyncPwmCmd+0x18c>
 8001772:	4a4c      	ldr	r2, [pc, #304]	; (80018a4 <parseSyncPwmCmd+0x1f8>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d171      	bne.n	800185c <parseSyncPwmCmd+0x1b0>
				syncPwmSendDeinit();
 8001778:	f003 fe86 	bl	8005488 <syncPwmSendDeinit>
	cmdIn = (error > 0) ? error : CMD_END;	
 800177c:	4840      	ldr	r0, [pc, #256]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 800177e:	e7a3      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001780:	4628      	mov	r0, r5
 8001782:	2105      	movs	r1, #5
 8001784:	f000 fda8 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001788:	2803      	cmp	r0, #3
 800178a:	d9b4      	bls.n	80016f6 <parseSyncPwmCmd+0x4a>
 800178c:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800178e:	4c3c      	ldr	r4, [pc, #240]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 8001790:	42a0      	cmp	r0, r4
 8001792:	d0b0      	beq.n	80016f6 <parseSyncPwmCmd+0x4a>
 8001794:	4b44      	ldr	r3, [pc, #272]	; (80018a8 <parseSyncPwmCmd+0x1fc>)
 8001796:	4298      	cmp	r0, r3
 8001798:	d0ad      	beq.n	80016f6 <parseSyncPwmCmd+0x4a>
			syncPwmSetChannelState(((cmdIn)&0xff00)>>8,(uint8_t)(cmdIn));
 800179a:	b2c1      	uxtb	r1, r0
 800179c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80017a0:	f003 feca 	bl	8005538 <syncPwmSetChannelState>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017a4:	4620      	mov	r0, r4
 80017a6:	e78f      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80017a8:	4628      	mov	r0, r5
 80017aa:	2105      	movs	r1, #5
 80017ac:	f000 fd94 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80017b0:	2803      	cmp	r0, #3
 80017b2:	d835      	bhi.n	8001820 <parseSyncPwmCmd+0x174>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017b4:	4832      	ldr	r0, [pc, #200]	; (8001880 <parseSyncPwmCmd+0x1d4>)
}
 80017b6:	b004      	add	sp, #16
 80017b8:	bd70      	pop	{r4, r5, r6, pc}
	switch(cmdIn){
 80017ba:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 80017be:	f503 231e 	add.w	r3, r3, #647168	; 0x9e000
 80017c2:	f503 636f 	add.w	r3, r3, #3824	; 0xef0
 80017c6:	4298      	cmp	r0, r3
 80017c8:	d195      	bne.n	80016f6 <parseSyncPwmCmd+0x4a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80017ca:	4628      	mov	r0, r5
 80017cc:	2105      	movs	r1, #5
 80017ce:	f000 fd83 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80017d2:	2803      	cmp	r0, #3
 80017d4:	d9ee      	bls.n	80017b4 <parseSyncPwmCmd+0x108>
 80017d6:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80017d8:	4c29      	ldr	r4, [pc, #164]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 80017da:	42a0      	cmp	r0, r4
 80017dc:	d0ea      	beq.n	80017b4 <parseSyncPwmCmd+0x108>
 80017de:	4b32      	ldr	r3, [pc, #200]	; (80018a8 <parseSyncPwmCmd+0x1fc>)
 80017e0:	4298      	cmp	r0, r3
 80017e2:	d0e7      	beq.n	80017b4 <parseSyncPwmCmd+0x108>
			syncPwmChannelConfig(((cmdIn)&0xffff0000)>>16,(uint16_t)(cmdIn));
 80017e4:	b281      	uxth	r1, r0
 80017e6:	0c00      	lsrs	r0, r0, #16
 80017e8:	f003 fe8a 	bl	8005500 <syncPwmChannelConfig>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017ec:	4620      	mov	r0, r4
 80017ee:	e76b      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
 80017f0:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80017f2:	4c23      	ldr	r4, [pc, #140]	; (8001880 <parseSyncPwmCmd+0x1d4>)
		secondHalfOfDouble = commBufferReadUInt32();
 80017f4:	f000 fdc8 	bl	8002388 <commBufferReadUInt32>
	}
}

double makeDoubleFromTwo32bit(uint32_t word1, uint32_t word2){
	uint32_t makeArray[2];
	makeArray[0] = word1;
 80017f8:	e9cd 0602 	strd	r0, r6, [sp, #8]
	makeArray[1] = word2;

	double doubleVal;
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 80017fc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001800:	466b      	mov	r3, sp
 8001802:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001806:	42a6      	cmp	r6, r4
	return doubleVal;
 8001808:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800180c:	f43f af73 	beq.w	80016f6 <parseSyncPwmCmd+0x4a>
 8001810:	4b25      	ldr	r3, [pc, #148]	; (80018a8 <parseSyncPwmCmd+0x1fc>)
 8001812:	429e      	cmp	r6, r3
 8001814:	f43f af6f 	beq.w	80016f6 <parseSyncPwmCmd+0x4a>
			syncPwmSetFreq(freq);
 8001818:	f003 fe76 	bl	8005508 <syncPwmSetFreq>
	cmdIn = (error > 0) ? error : CMD_END;	
 800181c:	4620      	mov	r0, r4
 800181e:	e753      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
 8001820:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001822:	4c17      	ldr	r4, [pc, #92]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 8001824:	42a0      	cmp	r0, r4
 8001826:	d0c5      	beq.n	80017b4 <parseSyncPwmCmd+0x108>
 8001828:	4b1f      	ldr	r3, [pc, #124]	; (80018a8 <parseSyncPwmCmd+0x1fc>)
 800182a:	4298      	cmp	r0, r3
 800182c:	d0c2      	beq.n	80017b4 <parseSyncPwmCmd+0x108>
			syncPwmChannelNumber((uint8_t)cmdIn);
 800182e:	b2c0      	uxtb	r0, r0
 8001830:	f003 fe60 	bl	80054f4 <syncPwmChannelNumber>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001834:	4620      	mov	r0, r4
 8001836:	e747      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
				syncPwmSendInit();
 8001838:	f003 fe14 	bl	8005464 <syncPwmSendInit>
	cmdIn = (error > 0) ? error : CMD_END;	
 800183c:	4810      	ldr	r0, [pc, #64]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 800183e:	e743      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
				syncPwmSetStepMode();
 8001840:	f003 fe7c 	bl	800553c <syncPwmSetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001844:	480e      	ldr	r0, [pc, #56]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 8001846:	e73f      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
	switch(cmdIn){
 8001848:	f103 635f 	add.w	r3, r3, #233832448	; 0xdf00000
 800184c:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 8001850:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 8001854:	4298      	cmp	r0, r3
 8001856:	f43f af37 	beq.w	80016c8 <parseSyncPwmCmd+0x1c>
 800185a:	e74c      	b.n	80016f6 <parseSyncPwmCmd+0x4a>
		if(isSyncPwm(cmdIn)){
 800185c:	4a13      	ldr	r2, [pc, #76]	; (80018ac <parseSyncPwmCmd+0x200>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d103      	bne.n	800186a <parseSyncPwmCmd+0x1be>
				syncPwmSendStart();
 8001862:	f003 fe23 	bl	80054ac <syncPwmSendStart>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001866:	4806      	ldr	r0, [pc, #24]	; (8001880 <parseSyncPwmCmd+0x1d4>)
 8001868:	e72e      	b.n	80016c8 <parseSyncPwmCmd+0x1c>
		if(isSyncPwm(cmdIn)){
 800186a:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 800186e:	f502 027d 	add.w	r2, r2, #16580608	; 0xfd0000
 8001872:	4293      	cmp	r3, r2
 8001874:	f47f af3f 	bne.w	80016f6 <parseSyncPwmCmd+0x4a>
				syncPwmSendStop();
 8001878:	f003 fe2a 	bl	80054d0 <syncPwmSendStop>
 800187c:	e79a      	b.n	80017b4 <parseSyncPwmCmd+0x108>
 800187e:	bf00      	nop
 8001880:	5f444e45 	.word	0x5f444e45
 8001884:	4d554e43 	.word	0x4d554e43
 8001888:	50455453 	.word	0x50455453
 800188c:	51524653 	.word	0x51524653
 8001890:	45455453 	.word	0x45455453
 8001894:	44455453 	.word	0x44455453
 8001898:	3f474643 	.word	0x3f474643
 800189c:	20004cb4 	.word	0x20004cb4
 80018a0:	54494e49 	.word	0x54494e49
 80018a4:	494e4944 	.word	0x494e4944
 80018a8:	5f525245 	.word	0x5f525245
 80018ac:	54525453 	.word	0x54525453

080018b0 <parseLogAnlysCmd>:
command parseLogAnlysCmd(void){
 80018b0:	b570      	push	{r4, r5, r6, lr}
 80018b2:	b084      	sub	sp, #16
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80018b4:	ae02      	add	r6, sp, #8
 80018b6:	4630      	mov	r0, r6
 80018b8:	2105      	movs	r1, #5
 80018ba:	f000 fd0d 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80018be:	2803      	cmp	r0, #3
 80018c0:	d852      	bhi.n	8001968 <parseLogAnlysCmd+0xb8>
		return CMD_END;
 80018c2:	4db0      	ldr	r5, [pc, #704]	; (8001b84 <parseLogAnlysCmd+0x2d4>)
 80018c4:	4bb0      	ldr	r3, [pc, #704]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
 80018c6:	2800      	cmp	r0, #0
 80018c8:	bf08      	it	eq
 80018ca:	461d      	moveq	r5, r3
 80018cc:	4caf      	ldr	r4, [pc, #700]	; (8001b8c <parseLogAnlysCmd+0x2dc>)
	while(logAnlys.state == LOGA_DATA_SENDING);
 80018ce:	7ca3      	ldrb	r3, [r4, #18]
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d0fc      	beq.n	80018ce <parseLogAnlysCmd+0x1e>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 80018d4:	7ca3      	ldrb	r3, [r4, #18]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d048      	beq.n	800196c <parseLogAnlysCmd+0xbc>
	switch (cmdIn)
 80018da:	4bad      	ldr	r3, [pc, #692]	; (8001b90 <parseLogAnlysCmd+0x2e0>)
 80018dc:	429d      	cmp	r5, r3
 80018de:	f000 80f0 	beq.w	8001ac2 <parseLogAnlysCmd+0x212>
 80018e2:	d824      	bhi.n	800192e <parseLogAnlysCmd+0x7e>
 80018e4:	f103 4376 	add.w	r3, r3, #4127195136	; 0xf6000000
 80018e8:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 80018ec:	f503 6351 	add.w	r3, r3, #3344	; 0xd10
 80018f0:	429d      	cmp	r5, r3
 80018f2:	f000 80cc 	beq.w	8001a8e <parseLogAnlysCmd+0x1de>
 80018f6:	d947      	bls.n	8001988 <parseLogAnlysCmd+0xd8>
 80018f8:	4ba6      	ldr	r3, [pc, #664]	; (8001b94 <parseLogAnlysCmd+0x2e4>)
 80018fa:	429d      	cmp	r5, r3
 80018fc:	f000 808a 	beq.w	8001a14 <parseLogAnlysCmd+0x164>
 8001900:	f103 63de 	add.w	r3, r3, #116391936	; 0x6f00000
 8001904:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 8001908:	f203 5301 	addw	r3, r3, #1281	; 0x501
 800190c:	429d      	cmp	r5, r3
 800190e:	d123      	bne.n	8001958 <parseLogAnlysCmd+0xa8>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001910:	4630      	mov	r0, r6
 8001912:	2105      	movs	r1, #5
 8001914:	f000 fce0 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001918:	2803      	cmp	r0, #3
 800191a:	f200 8108 	bhi.w	8001b2e <parseLogAnlysCmd+0x27e>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 800191e:	7ca3      	ldrb	r3, [r4, #18]
 8001920:	2b04      	cmp	r3, #4
 8001922:	d12b      	bne.n	800197c <parseLogAnlysCmd+0xcc>
		logAnlysStart();
 8001924:	f002 fdac 	bl	8004480 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8001928:	4897      	ldr	r0, [pc, #604]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
}
 800192a:	b004      	add	sp, #16
 800192c:	bd70      	pop	{r4, r5, r6, pc}
	switch (cmdIn)
 800192e:	4b9a      	ldr	r3, [pc, #616]	; (8001b98 <parseLogAnlysCmd+0x2e8>)
 8001930:	429d      	cmp	r5, r3
 8001932:	f000 8098 	beq.w	8001a66 <parseLogAnlysCmd+0x1b6>
 8001936:	d953      	bls.n	80019e0 <parseLogAnlysCmd+0x130>
 8001938:	4b98      	ldr	r3, [pc, #608]	; (8001b9c <parseLogAnlysCmd+0x2ec>)
 800193a:	429d      	cmp	r5, r3
 800193c:	d042      	beq.n	80019c4 <parseLogAnlysCmd+0x114>
 800193e:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 8001942:	33fd      	adds	r3, #253	; 0xfd
 8001944:	429d      	cmp	r5, r3
 8001946:	f000 8085 	beq.w	8001a54 <parseLogAnlysCmd+0x1a4>
 800194a:	f5a3 2320 	sub.w	r3, r3, #655360	; 0xa0000
 800194e:	f46f 7283 	mvn.w	r2, #262	; 0x106
 8001952:	4413      	add	r3, r2
 8001954:	429d      	cmp	r5, r3
 8001956:	d03d      	beq.n	80019d4 <parseLogAnlysCmd+0x124>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001958:	7ca3      	ldrb	r3, [r4, #18]
 800195a:	2b04      	cmp	r3, #4
 800195c:	d101      	bne.n	8001962 <parseLogAnlysCmd+0xb2>
		logAnlysStart();
 800195e:	f002 fd8f 	bl	8004480 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8001962:	2098      	movs	r0, #152	; 0x98
}
 8001964:	b004      	add	sp, #16
 8001966:	bd70      	pop	{r4, r5, r6, pc}
 8001968:	9d02      	ldr	r5, [sp, #8]
 800196a:	e7af      	b.n	80018cc <parseLogAnlysCmd+0x1c>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 800196c:	4b8c      	ldr	r3, [pc, #560]	; (8001ba0 <parseLogAnlysCmd+0x2f0>)
 800196e:	429d      	cmp	r5, r3
 8001970:	d107      	bne.n	8001982 <parseLogAnlysCmd+0xd2>
		logAnlysSendStop();
 8001972:	f002 fd61 	bl	8004438 <logAnlysSendStop>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001976:	7ca3      	ldrb	r3, [r4, #18]
 8001978:	2b04      	cmp	r3, #4
 800197a:	d028      	beq.n	80019ce <parseLogAnlysCmd+0x11e>
	cmdIn = (error > 0) ? error : CMD_END;
 800197c:	4882      	ldr	r0, [pc, #520]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
}
 800197e:	b004      	add	sp, #16
 8001980:	bd70      	pop	{r4, r5, r6, pc}
		logAnlysStop(); 
 8001982:	f002 fd99 	bl	80044b8 <logAnlysStop>
 8001986:	e7a8      	b.n	80018da <parseLogAnlysCmd+0x2a>
	switch (cmdIn)
 8001988:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 800198c:	f46f 6141 	mvn.w	r1, #3088	; 0xc10
 8001990:	440b      	add	r3, r1
 8001992:	429d      	cmp	r5, r3
 8001994:	d04f      	beq.n	8001a36 <parseLogAnlysCmd+0x186>
 8001996:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 800199a:	f603 4311 	addw	r3, r3, #3089	; 0xc11
 800199e:	429d      	cmp	r5, r3
 80019a0:	d1da      	bne.n	8001958 <parseLogAnlysCmd+0xa8>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80019a2:	4630      	mov	r0, r6
 80019a4:	2105      	movs	r1, #5
 80019a6:	f000 fc97 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80019aa:	2803      	cmp	r0, #3
 80019ac:	d9d4      	bls.n	8001958 <parseLogAnlysCmd+0xa8>
 80019ae:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80019b0:	4b75      	ldr	r3, [pc, #468]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
 80019b2:	429d      	cmp	r5, r3
 80019b4:	d0d0      	beq.n	8001958 <parseLogAnlysCmd+0xa8>
 80019b6:	4b73      	ldr	r3, [pc, #460]	; (8001b84 <parseLogAnlysCmd+0x2d4>)
 80019b8:	429d      	cmp	r5, r3
 80019ba:	d0cd      	beq.n	8001958 <parseLogAnlysCmd+0xa8>
			logAnlysSetTriggerChannel((uint32_t)cmdIn);
 80019bc:	4628      	mov	r0, r5
 80019be:	f002 fdbd 	bl	800453c <logAnlysSetTriggerChannel>
 80019c2:	e09b      	b.n	8001afc <parseLogAnlysCmd+0x24c>
		logAnlysSendStart();
 80019c4:	f002 fd26 	bl	8004414 <logAnlysSendStart>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80019c8:	7ca3      	ldrb	r3, [r4, #18]
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d1d6      	bne.n	800197c <parseLogAnlysCmd+0xcc>
		logAnlysStart();
 80019ce:	f002 fd57 	bl	8004480 <logAnlysStart>
 80019d2:	e7d3      	b.n	800197c <parseLogAnlysCmd+0xcc>
		logAnlysSendInit();
 80019d4:	f002 fcfa 	bl	80043cc <logAnlysSendInit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80019d8:	7ca3      	ldrb	r3, [r4, #18]
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d1ce      	bne.n	800197c <parseLogAnlysCmd+0xcc>
 80019de:	e7f6      	b.n	80019ce <parseLogAnlysCmd+0x11e>
	switch (cmdIn)
 80019e0:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 80019e4:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 80019e8:	f603 3303 	addw	r3, r3, #2819	; 0xb03
 80019ec:	429d      	cmp	r5, r3
 80019ee:	f040 80af 	bne.w	8001b50 <parseLogAnlysCmd+0x2a0>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80019f2:	4630      	mov	r0, r6
 80019f4:	2105      	movs	r1, #5
 80019f6:	f000 fc6f 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80019fa:	2803      	cmp	r0, #3
 80019fc:	d9ac      	bls.n	8001958 <parseLogAnlysCmd+0xa8>
 80019fe:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a00:	4b61      	ldr	r3, [pc, #388]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
 8001a02:	429d      	cmp	r5, r3
 8001a04:	d0a8      	beq.n	8001958 <parseLogAnlysCmd+0xa8>
 8001a06:	4b5f      	ldr	r3, [pc, #380]	; (8001b84 <parseLogAnlysCmd+0x2d4>)
 8001a08:	429d      	cmp	r5, r3
 8001a0a:	d0a5      	beq.n	8001958 <parseLogAnlysCmd+0xa8>
			logAnlysSetSamplesNum((uint16_t)cmdIn);
 8001a0c:	b2a8      	uxth	r0, r5
 8001a0e:	f002 fd5f 	bl	80044d0 <logAnlysSetSamplesNum>
 8001a12:	e073      	b.n	8001afc <parseLogAnlysCmd+0x24c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a14:	4630      	mov	r0, r6
 8001a16:	2105      	movs	r1, #5
 8001a18:	f000 fc5e 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a1c:	2803      	cmp	r0, #3
 8001a1e:	d99b      	bls.n	8001958 <parseLogAnlysCmd+0xa8>
 8001a20:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a22:	4b59      	ldr	r3, [pc, #356]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
 8001a24:	429d      	cmp	r5, r3
 8001a26:	d097      	beq.n	8001958 <parseLogAnlysCmd+0xa8>
 8001a28:	4b56      	ldr	r3, [pc, #344]	; (8001b84 <parseLogAnlysCmd+0x2d4>)
 8001a2a:	429d      	cmp	r5, r3
 8001a2c:	d094      	beq.n	8001958 <parseLogAnlysCmd+0xa8>
			logAnlysSetSamplingFreq((uint32_t)cmdIn);
 8001a2e:	4628      	mov	r0, r5
 8001a30:	f002 fd4c 	bl	80044cc <logAnlysSetSamplingFreq>
 8001a34:	e062      	b.n	8001afc <parseLogAnlysCmd+0x24c>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001a36:	4b5b      	ldr	r3, [pc, #364]	; (8001ba4 <parseLogAnlysCmd+0x2f4>)
 8001a38:	4631      	mov	r1, r6
 8001a3a:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_LOGAN_CONFIG;
 8001a3c:	2518      	movs	r5, #24
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001a3e:	2300      	movs	r3, #0
 8001a40:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_LOGAN_CONFIG;
 8001a44:	f8ad 5008 	strh.w	r5, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001a48:	f00a fcb0 	bl	800c3ac <xQueueGenericSend>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a4c:	7ca3      	ldrb	r3, [r4, #18]
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	d194      	bne.n	800197c <parseLogAnlysCmd+0xcc>
 8001a52:	e7bc      	b.n	80019ce <parseLogAnlysCmd+0x11e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a54:	2105      	movs	r1, #5
 8001a56:	4630      	mov	r0, r6
 8001a58:	f000 fc3e 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a5c:	2803      	cmp	r0, #3
 8001a5e:	d837      	bhi.n	8001ad0 <parseLogAnlysCmd+0x220>
		uint32_t secondHalfOfDouble = commBufferReadUInt32();
 8001a60:	f000 fc92 	bl	8002388 <commBufferReadUInt32>
 8001a64:	e778      	b.n	8001958 <parseLogAnlysCmd+0xa8>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a66:	4630      	mov	r0, r6
 8001a68:	2105      	movs	r1, #5
 8001a6a:	f000 fc35 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a6e:	2803      	cmp	r0, #3
 8001a70:	f67f af72 	bls.w	8001958 <parseLogAnlysCmd+0xa8>
 8001a74:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a76:	4b44      	ldr	r3, [pc, #272]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
 8001a78:	429d      	cmp	r5, r3
 8001a7a:	f43f af6d 	beq.w	8001958 <parseLogAnlysCmd+0xa8>
 8001a7e:	4b41      	ldr	r3, [pc, #260]	; (8001b84 <parseLogAnlysCmd+0x2d4>)
 8001a80:	429d      	cmp	r5, r3
 8001a82:	f43f af69 	beq.w	8001958 <parseLogAnlysCmd+0xa8>
			logAnlysSetPretrigger((uint32_t)cmdIn);
 8001a86:	4628      	mov	r0, r5
 8001a88:	f002 fd36 	bl	80044f8 <logAnlysSetPretrigger>
 8001a8c:	e036      	b.n	8001afc <parseLogAnlysCmd+0x24c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a8e:	4630      	mov	r0, r6
 8001a90:	2105      	movs	r1, #5
 8001a92:	f000 fc21 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a96:	2803      	cmp	r0, #3
 8001a98:	f67f af41 	bls.w	800191e <parseLogAnlysCmd+0x6e>
 8001a9c:	9b02      	ldr	r3, [sp, #8]
		if(isLogAnlysTriggerEvent(cmdIn)){
 8001a9e:	4a42      	ldr	r2, [pc, #264]	; (8001ba8 <parseLogAnlysCmd+0x2f8>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d05d      	beq.n	8001b60 <parseLogAnlysCmd+0x2b0>
 8001aa4:	f102 62df 	add.w	r2, r2, #116916224	; 0x6f80000
 8001aa8:	f502 4277 	add.w	r2, r2, #63232	; 0xf700
 8001aac:	32f4      	adds	r2, #244	; 0xf4
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	f47f af35 	bne.w	800191e <parseLogAnlysCmd+0x6e>
				logAnlysSetTriggerFalling();
 8001ab4:	f002 fd3c 	bl	8004530 <logAnlysSetTriggerFalling>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001ab8:	7ca3      	ldrb	r3, [r4, #18]
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	f47f af5e 	bne.w	800197c <parseLogAnlysCmd+0xcc>
 8001ac0:	e730      	b.n	8001924 <parseLogAnlysCmd+0x74>
		logAnlysSendDeinit();
 8001ac2:	f002 fc95 	bl	80043f0 <logAnlysSendDeinit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001ac6:	7ca3      	ldrb	r3, [r4, #18]
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	f47f af57 	bne.w	800197c <parseLogAnlysCmd+0xcc>
 8001ace:	e77e      	b.n	80019ce <parseLogAnlysCmd+0x11e>
 8001ad0:	9d02      	ldr	r5, [sp, #8]
		uint32_t secondHalfOfDouble = commBufferReadUInt32();
 8001ad2:	f000 fc59 	bl	8002388 <commBufferReadUInt32>
	makeArray[0] = word1;
 8001ad6:	e9cd 0502 	strd	r0, r5, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001ada:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001ade:	466b      	mov	r3, sp
 8001ae0:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001ae4:	4b28      	ldr	r3, [pc, #160]	; (8001b88 <parseLogAnlysCmd+0x2d8>)
 8001ae6:	429d      	cmp	r5, r3
	return doubleVal;
 8001ae8:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001aec:	f43f af34 	beq.w	8001958 <parseLogAnlysCmd+0xa8>
 8001af0:	4b24      	ldr	r3, [pc, #144]	; (8001b84 <parseLogAnlysCmd+0x2d4>)
 8001af2:	429d      	cmp	r5, r3
 8001af4:	f43f af30 	beq.w	8001958 <parseLogAnlysCmd+0xa8>
			logAnlysSetPosttrigger(postTrigTime);
 8001af8:	f002 fd12 	bl	8004520 <logAnlysSetPosttrigger>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001afc:	7ca3      	ldrb	r3, [r4, #18]
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	f43f af10 	beq.w	8001924 <parseLogAnlysCmd+0x74>
			|| (cmdIn == CMD_LOG_ANLYS_POSTTRIG)
 8001b04:	4b29      	ldr	r3, [pc, #164]	; (8001bac <parseLogAnlysCmd+0x2fc>)
 8001b06:	429d      	cmp	r5, r3
 8001b08:	f43f af0c 	beq.w	8001924 <parseLogAnlysCmd+0x74>
			|| (cmdIn == CMD_LOG_ANLYS_TRIGGER_EVENT)
 8001b0c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001b10:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001b14:	f503 7341 	add.w	r3, r3, #772	; 0x304
 8001b18:	f025 6200 	bic.w	r2, r5, #134217728	; 0x8000000
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	f43f af56 	beq.w	80019ce <parseLogAnlysCmd+0x11e>
			|| (cmdIn == CMD_LOG_ANLYS_TRIGGER_CHANNEL)
 8001b22:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 8001b26:	429d      	cmp	r5, r3
 8001b28:	f43f af51 	beq.w	80019ce <parseLogAnlysCmd+0x11e>
 8001b2c:	e726      	b.n	800197c <parseLogAnlysCmd+0xcc>
 8001b2e:	9d02      	ldr	r5, [sp, #8]
		if(isLogAnlysTriggerMode(cmdIn)){
 8001b30:	4b1f      	ldr	r3, [pc, #124]	; (8001bb0 <parseLogAnlysCmd+0x300>)
 8001b32:	429d      	cmp	r5, r3
 8001b34:	d009      	beq.n	8001b4a <parseLogAnlysCmd+0x29a>
 8001b36:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <parseLogAnlysCmd+0x304>)
 8001b38:	429d      	cmp	r5, r3
 8001b3a:	d114      	bne.n	8001b66 <parseLogAnlysCmd+0x2b6>
				logAnlys.triggerMode = LOGA_MODE_NORMAL;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001b40:	7ca3      	ldrb	r3, [r4, #18]
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	f47f af1a 	bne.w	800197c <parseLogAnlysCmd+0xcc>
 8001b48:	e6ec      	b.n	8001924 <parseLogAnlysCmd+0x74>
				logAnlys.triggerMode = LOGA_MODE_AUTO;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	7523      	strb	r3, [r4, #20]
 8001b4e:	e6e6      	b.n	800191e <parseLogAnlysCmd+0x6e>
	switch (cmdIn)
 8001b50:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8001b54:	f5a3 4379 	sub.w	r3, r3, #63744	; 0xf900
 8001b58:	429d      	cmp	r5, r3
 8001b5a:	f47f aefd 	bne.w	8001958 <parseLogAnlysCmd+0xa8>
 8001b5e:	e708      	b.n	8001972 <parseLogAnlysCmd+0xc2>
				logAnlysSetTriggerRising();
 8001b60:	f002 fce0 	bl	8004524 <logAnlysSetTriggerRising>
 8001b64:	e6db      	b.n	800191e <parseLogAnlysCmd+0x6e>
		if(isLogAnlysTriggerMode(cmdIn)){
 8001b66:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001b6a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
 8001b6e:	f2a3 53fb 	subw	r3, r3, #1531	; 0x5fb
 8001b72:	429d      	cmp	r5, r3
 8001b74:	d1c2      	bne.n	8001afc <parseLogAnlysCmd+0x24c>
				logAnlys.triggerMode = LOGA_MODE_SINGLE;  ////// myslim ze nestaci jenom zmenit mode ale musi se znova spustit vzorkovani nebo neco ne???????
 8001b76:	2302      	movs	r3, #2
 8001b78:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001b7a:	7ca3      	ldrb	r3, [r4, #18]
 8001b7c:	2b04      	cmp	r3, #4
 8001b7e:	f47f aefd 	bne.w	800197c <parseLogAnlysCmd+0xcc>
 8001b82:	e6cf      	b.n	8001924 <parseLogAnlysCmd+0x74>
 8001b84:	5f525245 	.word	0x5f525245
 8001b88:	5f444e45 	.word	0x5f444e45
 8001b8c:	20007028 	.word	0x20007028
 8001b90:	4e494544 	.word	0x4e494544
 8001b94:	46504d53 	.word	0x46504d53
 8001b98:	54455250 	.word	0x54455250
 8001b9c:	54525453 	.word	0x54525453
 8001ba0:	504f5453 	.word	0x504f5453
 8001ba4:	20004cb4 	.word	0x20004cb4
 8001ba8:	45534952 	.word	0x45534952
 8001bac:	54534f50 	.word	0x54534f50
 8001bb0:	4f545541 	.word	0x4f545541
 8001bb4:	4d524f4e 	.word	0x4d524f4e

08001bb8 <parseGeneratorCmd>:
command parseGeneratorCmd(void){
 8001bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bbc:	b084      	sub	sp, #16
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001bbe:	ad02      	add	r5, sp, #8
 8001bc0:	4628      	mov	r0, r5
 8001bc2:	2105      	movs	r1, #5
 8001bc4:	f000 fb88 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001bc8:	2803      	cmp	r0, #3
 8001bca:	d807      	bhi.n	8001bdc <parseGeneratorCmd+0x24>
		cmdIn=CMD_END;
 8001bcc:	4bc0      	ldr	r3, [pc, #768]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001bce:	2800      	cmp	r0, #0
 8001bd0:	bf14      	ite	ne
 8001bd2:	2064      	movne	r0, #100	; 0x64
 8001bd4:	4618      	moveq	r0, r3
}
 8001bd6:	b004      	add	sp, #16
 8001bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bdc:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 8001bde:	4abd      	ldr	r2, [pc, #756]	; (8001ed4 <parseGeneratorCmd+0x31c>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	f000 813e 	beq.w	8001e62 <parseGeneratorCmd+0x2aa>
 8001be6:	d833      	bhi.n	8001c50 <parseGeneratorCmd+0x98>
 8001be8:	4abb      	ldr	r2, [pc, #748]	; (8001ed8 <parseGeneratorCmd+0x320>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	f000 812c 	beq.w	8001e48 <parseGeneratorCmd+0x290>
 8001bf0:	d84c      	bhi.n	8001c8c <parseGeneratorCmd+0xd4>
 8001bf2:	4aba      	ldr	r2, [pc, #744]	; (8001edc <parseGeneratorCmd+0x324>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	f000 813c 	beq.w	8001e72 <parseGeneratorCmd+0x2ba>
 8001bfa:	f240 818b 	bls.w	8001f14 <parseGeneratorCmd+0x35c>
 8001bfe:	4ab8      	ldr	r2, [pc, #736]	; (8001ee0 <parseGeneratorCmd+0x328>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	f000 80b4 	beq.w	8001d6e <parseGeneratorCmd+0x1b6>
 8001c06:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
 8001c0a:	f202 22fb 	addw	r2, r2, #763	; 0x2fb
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	f040 81e6 	bne.w	8001fe0 <parseGeneratorCmd+0x428>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001c14:	2105      	movs	r1, #5
 8001c16:	4628      	mov	r0, r5
 8001c18:	f000 fb5e 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001c1c:	2803      	cmp	r0, #3
 8001c1e:	f240 812e 	bls.w	8001e7e <parseGeneratorCmd+0x2c6>
 8001c22:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001c24:	4caa      	ldr	r4, [pc, #680]	; (8001ed0 <parseGeneratorCmd+0x318>)
		secondHalfOfDouble = commBufferReadUInt32();
 8001c26:	f000 fbaf 	bl	8002388 <commBufferReadUInt32>
	makeArray[0] = word1;
 8001c2a:	e9cd 0602 	strd	r0, r6, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001c2e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c32:	466b      	mov	r3, sp
 8001c34:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001c38:	42a6      	cmp	r6, r4
	return doubleVal;
 8001c3a:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001c3e:	d021      	beq.n	8001c84 <parseGeneratorCmd+0xcc>
 8001c40:	4ba8      	ldr	r3, [pc, #672]	; (8001ee4 <parseGeneratorCmd+0x32c>)
 8001c42:	429e      	cmp	r6, r3
 8001c44:	d01e      	beq.n	8001c84 <parseGeneratorCmd+0xcc>
			genPwmSetFrequency(freq, 1);
 8001c46:	2001      	movs	r0, #1
 8001c48:	f002 f8f2 	bl	8003e30 <genPwmSetFrequency>
		cmdIn=CMD_END;
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	e7c2      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
	switch(cmdIn){
 8001c50:	4aa5      	ldr	r2, [pc, #660]	; (8001ee8 <parseGeneratorCmd+0x330>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d06f      	beq.n	8001d36 <parseGeneratorCmd+0x17e>
 8001c56:	f200 809f 	bhi.w	8001d98 <parseGeneratorCmd+0x1e0>
 8001c5a:	f1a2 7241 	sub.w	r2, r2, #50593792	; 0x3040000
 8001c5e:	f6a2 2203 	subw	r2, r2, #2563	; 0xa03
 8001c62:	4293      	cmp	r3, r2
 8001c64:	f000 80d0 	beq.w	8001e08 <parseGeneratorCmd+0x250>
 8001c68:	f240 8172 	bls.w	8001f50 <parseGeneratorCmd+0x398>
 8001c6c:	4a9f      	ldr	r2, [pc, #636]	; (8001eec <parseGeneratorCmd+0x334>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d079      	beq.n	8001d66 <parseGeneratorCmd+0x1ae>
 8001c72:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
 8001c76:	f6a2 22ef 	subw	r2, r2, #2799	; 0xaef
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	f040 81b0 	bne.w	8001fe0 <parseGeneratorCmd+0x428>
		genStop();
 8001c80:	f002 fb00 	bl	8004284 <genStop>
		cmdIn=CMD_END;
 8001c84:	4892      	ldr	r0, [pc, #584]	; (8001ed0 <parseGeneratorCmd+0x318>)
}
 8001c86:	b004      	add	sp, #16
 8001c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch(cmdIn){
 8001c8c:	4a98      	ldr	r2, [pc, #608]	; (8001ef0 <parseGeneratorCmd+0x338>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	f000 80eb 	beq.w	8001e6a <parseGeneratorCmd+0x2b2>
 8001c94:	f240 8167 	bls.w	8001f66 <parseGeneratorCmd+0x3ae>
 8001c98:	4a96      	ldr	r2, [pc, #600]	; (8001ef4 <parseGeneratorCmd+0x33c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d019      	beq.n	8001cd2 <parseGeneratorCmd+0x11a>
 8001c9e:	f102 727c 	add.w	r2, r2, #66060288	; 0x3f00000
 8001ca2:	f602 6209 	addw	r2, r2, #3593	; 0xe09
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	f040 819a 	bne.w	8001fe0 <parseGeneratorCmd+0x428>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001cac:	4628      	mov	r0, r5
 8001cae:	2105      	movs	r1, #5
 8001cb0:	f000 fb12 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001cb4:	2803      	cmp	r0, #3
 8001cb6:	d9e5      	bls.n	8001c84 <parseGeneratorCmd+0xcc>
 8001cb8:	9b02      	ldr	r3, [sp, #8]
		if(isGeneratorMode(cmdIn)){
 8001cba:	4a8f      	ldr	r2, [pc, #572]	; (8001ef8 <parseGeneratorCmd+0x340>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	f000 8177 	beq.w	8001fb0 <parseGeneratorCmd+0x3f8>
 8001cc2:	4a8e      	ldr	r2, [pc, #568]	; (8001efc <parseGeneratorCmd+0x344>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d1dd      	bne.n	8001c84 <parseGeneratorCmd+0xcc>
				genSetMode(GEN_DAC);
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f002 f87d 	bl	8003dc8 <genSetMode>
		cmdIn=CMD_END;
 8001cce:	4880      	ldr	r0, [pc, #512]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001cd0:	e781      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001cd2:	2105      	movs	r1, #5
 8001cd4:	4628      	mov	r0, r5
 8001cd6:	f000 faff 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001cda:	2803      	cmp	r0, #3
 8001cdc:	f200 80d6 	bhi.w	8001e8c <parseGeneratorCmd+0x2d4>
	}else if(bytesRead == 0){
 8001ce0:	2800      	cmp	r0, #0
 8001ce2:	f244 534e 	movw	r3, #17742	; 0x454e
 8001ce6:	f244 5752 	movw	r7, #17746	; 0x4552
 8001cea:	bf13      	iteet	ne
 8001cec:	f04f 0852 	movne.w	r8, #82	; 0x52
 8001cf0:	461f      	moveq	r7, r3
 8001cf2:	f04f 0844 	moveq.w	r8, #68	; 0x44
 8001cf6:	26a4      	movne	r6, #164	; 0xa4
 8001cf8:	bf08      	it	eq
 8001cfa:	2688      	moveq	r6, #136	; 0x88
 8001cfc:	235f      	movs	r3, #95	; 0x5f
		chan=cmdIn>>24;
 8001cfe:	f88d 3008 	strb.w	r3, [sp, #8]
 8001d02:	f241 3488 	movw	r4, #5000	; 0x1388
 8001d06:	e004      	b.n	8001d12 <parseGeneratorCmd+0x15a>
 8001d08:	3c01      	subs	r4, #1
 8001d0a:	b2a4      	uxth	r4, r4
			osDelay(1);
 8001d0c:	f00a fab4 	bl	800c278 <osDelay>
		while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001d10:	b12c      	cbz	r4, 8001d1e <parseGeneratorCmd+0x166>
 8001d12:	f000 fc23 	bl	800255c <getBytesAvailable>
 8001d16:	42b0      	cmp	r0, r6
			osDelay(1);
 8001d18:	f04f 0001 	mov.w	r0, #1
		while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001d1c:	ddf4      	ble.n	8001d08 <parseGeneratorCmd+0x150>
		if(getBytesAvailable()<length*2+1){
 8001d1e:	f000 fc1d 	bl	800255c <getBytesAvailable>
 8001d22:	42b0      	cmp	r0, r6
 8001d24:	f300 812a 	bgt.w	8001f7c <parseGeneratorCmd+0x3c4>
			while(commBufferReadByte(&chan)==0);
 8001d28:	4628      	mov	r0, r5
 8001d2a:	f000 faa9 	bl	8002280 <commBufferReadByte>
 8001d2e:	2800      	cmp	r0, #0
 8001d30:	d0fa      	beq.n	8001d28 <parseGeneratorCmd+0x170>
 8001d32:	2068      	movs	r0, #104	; 0x68
 8001d34:	e74f      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d36:	4628      	mov	r0, r5
 8001d38:	2105      	movs	r1, #5
 8001d3a:	f000 facd 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d3e:	2803      	cmp	r0, #3
 8001d40:	d9a0      	bls.n	8001c84 <parseGeneratorCmd+0xcc>
 8001d42:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001d44:	4b62      	ldr	r3, [pc, #392]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001d46:	4298      	cmp	r0, r3
 8001d48:	d09c      	beq.n	8001c84 <parseGeneratorCmd+0xcc>
 8001d4a:	4b66      	ldr	r3, [pc, #408]	; (8001ee4 <parseGeneratorCmd+0x32c>)
 8001d4c:	4298      	cmp	r0, r3
 8001d4e:	d099      	beq.n	8001c84 <parseGeneratorCmd+0xcc>
			error=genSetFrequency(((cmdIn)&0xffffff00)>>8,(uint8_t)(cmdIn));
 8001d50:	b2c1      	uxtb	r1, r0
 8001d52:	0a00      	lsrs	r0, r0, #8
 8001d54:	f002 f8da 	bl	8003f0c <genSetFrequency>
 8001d58:	4604      	mov	r4, r0
	if(error>0){
 8001d5a:	2c00      	cmp	r4, #0
 8001d5c:	d092      	beq.n	8001c84 <parseGeneratorCmd+0xcc>
 8001d5e:	4620      	mov	r0, r4
}
 8001d60:	b004      	add	sp, #16
 8001d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		genSetOutputBuffer();
 8001d66:	f002 f9af 	bl	80040c8 <genSetOutputBuffer>
		cmdIn=CMD_END;
 8001d6a:	4859      	ldr	r0, [pc, #356]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001d6c:	e733      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d6e:	4628      	mov	r0, r5
 8001d70:	2105      	movs	r1, #5
 8001d72:	f000 fab1 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d76:	2803      	cmp	r0, #3
 8001d78:	d984      	bls.n	8001c84 <parseGeneratorCmd+0xcc>
 8001d7a:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001d7c:	4b54      	ldr	r3, [pc, #336]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001d7e:	4298      	cmp	r0, r3
 8001d80:	d080      	beq.n	8001c84 <parseGeneratorCmd+0xcc>
 8001d82:	4b58      	ldr	r3, [pc, #352]	; (8001ee4 <parseGeneratorCmd+0x32c>)
 8001d84:	4298      	cmp	r0, r3
 8001d86:	f43f af7d 	beq.w	8001c84 <parseGeneratorCmd+0xcc>
			error=genSetLength(cmdIn, 2);
 8001d8a:	2102      	movs	r1, #2
 8001d8c:	f002 f924 	bl	8003fd8 <genSetLength>
 8001d90:	4604      	mov	r4, r0
	if(error>0){
 8001d92:	2c00      	cmp	r4, #0
 8001d94:	d1e3      	bne.n	8001d5e <parseGeneratorCmd+0x1a6>
 8001d96:	e775      	b.n	8001c84 <parseGeneratorCmd+0xcc>
	switch(cmdIn){
 8001d98:	4a58      	ldr	r2, [pc, #352]	; (8001efc <parseGeneratorCmd+0x344>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d01a      	beq.n	8001dd4 <parseGeneratorCmd+0x21c>
 8001d9e:	f200 8114 	bhi.w	8001fca <parseGeneratorCmd+0x412>
 8001da2:	f102 4275 	add.w	r2, r2, #4110417920	; 0xf5000000
 8001da6:	f502 3204 	add.w	r2, r2, #135168	; 0x21000
 8001daa:	f202 220e 	addw	r2, r2, #526	; 0x20e
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d00c      	beq.n	8001dcc <parseGeneratorCmd+0x214>
 8001db2:	f502 2250 	add.w	r2, r2, #851968	; 0xd0000
 8001db6:	f202 1201 	addw	r2, r2, #257	; 0x101
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	f040 8110 	bne.w	8001fe0 <parseGeneratorCmd+0x428>
		genStart();
 8001dc0:	f002 fa4e 	bl	8004260 <genStart>
		genStatusOK();
 8001dc4:	f002 f8ee 	bl	8003fa4 <genStatusOK>
		cmdIn=CMD_END;
 8001dc8:	4841      	ldr	r0, [pc, #260]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001dca:	e704      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
		genReset();
 8001dcc:	f002 fa6c 	bl	80042a8 <genReset>
		cmdIn=CMD_END;
 8001dd0:	483f      	ldr	r0, [pc, #252]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001dd2:	e700      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001dd4:	4628      	mov	r0, r5
 8001dd6:	2105      	movs	r1, #5
 8001dd8:	f000 fa7e 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001ddc:	2803      	cmp	r0, #3
 8001dde:	d851      	bhi.n	8001e84 <parseGeneratorCmd+0x2cc>
	}else if(bytesRead == 0){
 8001de0:	2800      	cmp	r0, #0
 8001de2:	f645 7244 	movw	r2, #24388	; 0x5f44
 8001de6:	f644 6345 	movw	r3, #20037	; 0x4e45
 8001dea:	f645 7152 	movw	r1, #24402	; 0x5f52
 8001dee:	f245 2045 	movw	r0, #21061	; 0x5245
 8001df2:	bf04      	itt	eq
 8001df4:	4611      	moveq	r1, r2
 8001df6:	4618      	moveq	r0, r3
		error=genSetDAC((uint16_t)(cmdIn),(uint16_t)(cmdIn>>16));
 8001df8:	f002 f96a 	bl	80040d0 <genSetDAC>
 8001dfc:	4604      	mov	r4, r0
		genStatusOK();
 8001dfe:	f002 f8d1 	bl	8003fa4 <genStatusOK>
	if(error>0){
 8001e02:	2c00      	cmp	r4, #0
 8001e04:	d1ab      	bne.n	8001d5e <parseGeneratorCmd+0x1a6>
 8001e06:	e73d      	b.n	8001c84 <parseGeneratorCmd+0xcc>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001e08:	4628      	mov	r0, r5
 8001e0a:	2105      	movs	r1, #5
 8001e0c:	f000 fa64 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001e10:	2803      	cmp	r0, #3
 8001e12:	f67f af37 	bls.w	8001c84 <parseGeneratorCmd+0xcc>
 8001e16:	9a02      	ldr	r2, [sp, #8]
		if(isChannel(cmdIn)){
 8001e18:	4b39      	ldr	r3, [pc, #228]	; (8001f00 <parseGeneratorCmd+0x348>)
 8001e1a:	4413      	add	r3, r2
 8001e1c:	2b03      	cmp	r3, #3
 8001e1e:	f63f af31 	bhi.w	8001c84 <parseGeneratorCmd+0xcc>
			if(cmdIn == CMD_CHANNELS_1){
 8001e22:	4b38      	ldr	r3, [pc, #224]	; (8001f04 <parseGeneratorCmd+0x34c>)
 8001e24:	429a      	cmp	r2, r3
 8001e26:	f000 80c8 	beq.w	8001fba <parseGeneratorCmd+0x402>
			}else if(cmdIn == CMD_CHANNELS_2){
 8001e2a:	4b37      	ldr	r3, [pc, #220]	; (8001f08 <parseGeneratorCmd+0x350>)
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	f000 80d9 	beq.w	8001fe4 <parseGeneratorCmd+0x42c>
			}else if(cmdIn == CMD_CHANNELS_3){
 8001e32:	4b36      	ldr	r3, [pc, #216]	; (8001f0c <parseGeneratorCmd+0x354>)
 8001e34:	429a      	cmp	r2, r3
 8001e36:	f040 80b3 	bne.w	8001fa0 <parseGeneratorCmd+0x3e8>
				error=genSetNumOfChannels(3);
 8001e3a:	2003      	movs	r0, #3
 8001e3c:	f002 f900 	bl	8004040 <genSetNumOfChannels>
 8001e40:	4604      	mov	r4, r0
	if(error>0){
 8001e42:	2c00      	cmp	r4, #0
 8001e44:	d18b      	bne.n	8001d5e <parseGeneratorCmd+0x1a6>
 8001e46:	e71d      	b.n	8001c84 <parseGeneratorCmd+0xcc>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001e48:	4b31      	ldr	r3, [pc, #196]	; (8001f10 <parseGeneratorCmd+0x358>)
 8001e4a:	6818      	ldr	r0, [r3, #0]
 8001e4c:	4629      	mov	r1, r5
		passMsg = MSG_GEN_PWM_CONFIG;
 8001e4e:	2420      	movs	r4, #32
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001e50:	2300      	movs	r3, #0
 8001e52:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_GEN_PWM_CONFIG;
 8001e56:	f8ad 4008 	strh.w	r4, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001e5a:	f00a faa7 	bl	800c3ac <xQueueGenericSend>
		cmdIn=CMD_END;
 8001e5e:	481c      	ldr	r0, [pc, #112]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001e60:	e711      	b.n	8001c86 <parseGeneratorCmd+0xce>
		genUnsetOutputBuffer();
 8001e62:	f002 f933 	bl	80040cc <genUnsetOutputBuffer>
		cmdIn=CMD_END;
 8001e66:	481a      	ldr	r0, [pc, #104]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001e68:	e6b5      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
		genSendRealSamplingFreq();
 8001e6a:	f002 f86d 	bl	8003f48 <genSendRealSamplingFreq>
		cmdIn=CMD_END;
 8001e6e:	4818      	ldr	r0, [pc, #96]	; (8001ed0 <parseGeneratorCmd+0x318>)
 8001e70:	e6b1      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001e72:	2105      	movs	r1, #5
 8001e74:	4628      	mov	r0, r5
 8001e76:	f000 fa2f 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001e7a:	2803      	cmp	r0, #3
 8001e7c:	d80f      	bhi.n	8001e9e <parseGeneratorCmd+0x2e6>
		secondHalfOfDouble = commBufferReadUInt32();
 8001e7e:	f000 fa83 	bl	8002388 <commBufferReadUInt32>
 8001e82:	e6ff      	b.n	8001c84 <parseGeneratorCmd+0xcc>
 8001e84:	9902      	ldr	r1, [sp, #8]
 8001e86:	b288      	uxth	r0, r1
 8001e88:	0c09      	lsrs	r1, r1, #16
 8001e8a:	e7b5      	b.n	8001df8 <parseGeneratorCmd+0x240>
 8001e8c:	9b02      	ldr	r3, [sp, #8]
 8001e8e:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8001e92:	ba5f      	rev16	r7, r3
 8001e94:	004e      	lsls	r6, r1, #1
 8001e96:	4688      	mov	r8, r1
 8001e98:	b2bf      	uxth	r7, r7
 8001e9a:	0e1b      	lsrs	r3, r3, #24
 8001e9c:	e72f      	b.n	8001cfe <parseGeneratorCmd+0x146>
 8001e9e:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001ea0:	4c0b      	ldr	r4, [pc, #44]	; (8001ed0 <parseGeneratorCmd+0x318>)
		secondHalfOfDouble = commBufferReadUInt32();
 8001ea2:	f000 fa71 	bl	8002388 <commBufferReadUInt32>
	makeArray[0] = word1;
 8001ea6:	e9cd 0602 	strd	r0, r6, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001eaa:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001eae:	466b      	mov	r3, sp
 8001eb0:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001eb4:	42a6      	cmp	r6, r4
	return doubleVal;
 8001eb6:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001eba:	f43f aee3 	beq.w	8001c84 <parseGeneratorCmd+0xcc>
 8001ebe:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <parseGeneratorCmd+0x32c>)
 8001ec0:	429e      	cmp	r6, r3
 8001ec2:	f43f aedf 	beq.w	8001c84 <parseGeneratorCmd+0xcc>
			genPwmSetFrequency(freq, 0);
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	f001 ffb2 	bl	8003e30 <genPwmSetFrequency>
		cmdIn=CMD_END;
 8001ecc:	4620      	mov	r0, r4
 8001ece:	e682      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
 8001ed0:	5f444e45 	.word	0x5f444e45
 8001ed4:	464f5f42 	.word	0x464f5f42
 8001ed8:	3f464350 	.word	0x3f464350
 8001edc:	31524647 	.word	0x31524647
 8001ee0:	3248434c 	.word	0x3248434c
 8001ee4:	5f525245 	.word	0x5f525245
 8001ee8:	51455246 	.word	0x51455246
 8001eec:	4e4f5f42 	.word	0x4e4f5f42
 8001ef0:	3f515246 	.word	0x3f515246
 8001ef4:	41544144 	.word	0x41544144
 8001ef8:	5f4d5750 	.word	0x5f4d5750
 8001efc:	5f434144 	.word	0x5f434144
 8001f00:	a0b7bccf 	.word	0xa0b7bccf
 8001f04:	5f484331 	.word	0x5f484331
 8001f08:	5f484332 	.word	0x5f484332
 8001f0c:	5f484333 	.word	0x5f484333
 8001f10:	20004cb4 	.word	0x20004cb4
	switch(cmdIn){
 8001f14:	f5a2 2220 	sub.w	r2, r2, #655360	; 0xa0000
 8001f18:	f2a2 22fb 	subw	r2, r2, #763	; 0x2fb
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d15f      	bne.n	8001fe0 <parseGeneratorCmd+0x428>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001f20:	4628      	mov	r0, r5
 8001f22:	2105      	movs	r1, #5
 8001f24:	f000 f9d8 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001f28:	2803      	cmp	r0, #3
 8001f2a:	f67f aeab 	bls.w	8001c84 <parseGeneratorCmd+0xcc>
 8001f2e:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001f30:	4b32      	ldr	r3, [pc, #200]	; (8001ffc <parseGeneratorCmd+0x444>)
 8001f32:	4298      	cmp	r0, r3
 8001f34:	f43f aea6 	beq.w	8001c84 <parseGeneratorCmd+0xcc>
 8001f38:	4b31      	ldr	r3, [pc, #196]	; (8002000 <parseGeneratorCmd+0x448>)
 8001f3a:	4298      	cmp	r0, r3
 8001f3c:	f43f aea2 	beq.w	8001c84 <parseGeneratorCmd+0xcc>
			error=genSetLength(cmdIn, 1);
 8001f40:	2101      	movs	r1, #1
 8001f42:	f002 f849 	bl	8003fd8 <genSetLength>
 8001f46:	4604      	mov	r4, r0
	if(error>0){
 8001f48:	2c00      	cmp	r4, #0
 8001f4a:	f47f af08 	bne.w	8001d5e <parseGeneratorCmd+0x1a6>
 8001f4e:	e699      	b.n	8001c84 <parseGeneratorCmd+0xcc>
	switch(cmdIn){
 8001f50:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8001f54:	f502 3242 	add.w	r2, r2, #198656	; 0x30800
 8001f58:	3204      	adds	r2, #4
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d140      	bne.n	8001fe0 <parseGeneratorCmd+0x428>
		generator_deinit();
 8001f5e:	f001 ff57 	bl	8003e10 <generator_deinit>
		cmdIn=CMD_END;
 8001f62:	4826      	ldr	r0, [pc, #152]	; (8001ffc <parseGeneratorCmd+0x444>)
 8001f64:	e637      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
	switch(cmdIn){
 8001f66:	f5a2 2220 	sub.w	r2, r2, #655360	; 0xa0000
 8001f6a:	f6a2 4203 	subw	r2, r2, #3075	; 0xc03
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d136      	bne.n	8001fe0 <parseGeneratorCmd+0x428>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001f72:	4b24      	ldr	r3, [pc, #144]	; (8002004 <parseGeneratorCmd+0x44c>)
 8001f74:	4629      	mov	r1, r5
 8001f76:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_GEN_CONFIG;
 8001f78:	241f      	movs	r4, #31
 8001f7a:	e769      	b.n	8001e50 <parseGeneratorCmd+0x298>
			error=genSetData(index,length*2,chan);
 8001f7c:	ea4f 0148 	mov.w	r1, r8, lsl #1
 8001f80:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8001f84:	4638      	mov	r0, r7
 8001f86:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8001f8a:	f001 ff77 	bl	8003e7c <genSetData>
			if (error){
 8001f8e:	4604      	mov	r4, r0
 8001f90:	b380      	cbz	r0, 8001ff4 <parseGeneratorCmd+0x43c>
				while(commBufferReadByte(&chan)==0);
 8001f92:	4628      	mov	r0, r5
 8001f94:	f000 f974 	bl	8002280 <commBufferReadByte>
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	d0fa      	beq.n	8001f92 <parseGeneratorCmd+0x3da>
 8001f9c:	4620      	mov	r0, r4
 8001f9e:	e6df      	b.n	8001d60 <parseGeneratorCmd+0x1a8>
				error=genSetNumOfChannels(4);
 8001fa0:	2004      	movs	r0, #4
 8001fa2:	f002 f84d 	bl	8004040 <genSetNumOfChannels>
 8001fa6:	4604      	mov	r4, r0
	if(error>0){
 8001fa8:	2c00      	cmp	r4, #0
 8001faa:	f47f aed8 	bne.w	8001d5e <parseGeneratorCmd+0x1a6>
 8001fae:	e669      	b.n	8001c84 <parseGeneratorCmd+0xcc>
				genSetMode(GEN_PWM);
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	f001 ff09 	bl	8003dc8 <genSetMode>
		cmdIn=CMD_END;
 8001fb6:	4811      	ldr	r0, [pc, #68]	; (8001ffc <parseGeneratorCmd+0x444>)
 8001fb8:	e60d      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
				error=genSetNumOfChannels(1);
 8001fba:	2001      	movs	r0, #1
 8001fbc:	f002 f840 	bl	8004040 <genSetNumOfChannels>
 8001fc0:	4604      	mov	r4, r0
	if(error>0){
 8001fc2:	2c00      	cmp	r4, #0
 8001fc4:	f47f aecb 	bne.w	8001d5e <parseGeneratorCmd+0x1a6>
 8001fc8:	e65c      	b.n	8001c84 <parseGeneratorCmd+0xcc>
	switch(cmdIn){
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <parseGeneratorCmd+0x444>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	f43f ae59 	beq.w	8001c84 <parseGeneratorCmd+0xcc>
 8001fd2:	f502 221f 	add.w	r2, r2, #651264	; 0x9f000
 8001fd6:	f202 7202 	addw	r2, r2, #1794	; 0x702
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	f43f ae52 	beq.w	8001c84 <parseGeneratorCmd+0xcc>
 8001fe0:	2064      	movs	r0, #100	; 0x64
 8001fe2:	e5f8      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
				error=genSetNumOfChannels(2);
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f002 f82b 	bl	8004040 <genSetNumOfChannels>
 8001fea:	4604      	mov	r4, r0
	if(error>0){
 8001fec:	2c00      	cmp	r4, #0
 8001fee:	f47f aeb6 	bne.w	8001d5e <parseGeneratorCmd+0x1a6>
 8001ff2:	e647      	b.n	8001c84 <parseGeneratorCmd+0xcc>
				genDataOKSendNext();
 8001ff4:	f001 ffc4 	bl	8003f80 <genDataOKSendNext>
		cmdIn=CMD_END;
 8001ff8:	4800      	ldr	r0, [pc, #0]	; (8001ffc <parseGeneratorCmd+0x444>)
 8001ffa:	e5ec      	b.n	8001bd6 <parseGeneratorCmd+0x1e>
 8001ffc:	5f444e45 	.word	0x5f444e45
 8002000:	5f525245 	.word	0x5f525245
 8002004:	20004cb4 	.word	0x20004cb4

08002008 <CmdParserTask>:
void CmdParserTask(void const *argument){
 8002008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800200c:	b085      	sub	sp, #20
	uint16_t message = 0xFFFF;
 800200e:	f10d 0910 	add.w	r9, sp, #16
 8002012:	f64f 73ff 	movw	r3, #65535	; 0xffff
	cmdParserMessageQueue = xQueueCreate(32, sizeof(message)/sizeof(uint8_t));
 8002016:	2200      	movs	r2, #0
 8002018:	2102      	movs	r1, #2
 800201a:	2020      	movs	r0, #32
	uint16_t message = 0xFFFF;
 800201c:	f829 3d0a 	strh.w	r3, [r9, #-10]!
	cmdParserMessageQueue = xQueueCreate(32, sizeof(message)/sizeof(uint8_t));
 8002020:	f00a f980 	bl	800c324 <xQueueGenericCreate>
 8002024:	f8df a250 	ldr.w	sl, [pc, #592]	; 8002278 <CmdParserTask+0x270>
				switch (BUILD_CMD(cmdIn)){
 8002028:	f8df b250 	ldr.w	fp, [pc, #592]	; 800227c <CmdParserTask+0x274>
	cmdParserMessageQueue = xQueueCreate(32, sizeof(message)/sizeof(uint8_t));
 800202c:	f8ca 0000 	str.w	r0, [sl]
 8002030:	e001      	b.n	8002036 <CmdParserTask+0x2e>
 8002032:	f8da 0000 	ldr.w	r0, [sl]
		xQueueReceive(cmdParserMessageQueue, &message, portMAX_DELAY);
 8002036:	2300      	movs	r3, #0
 8002038:	f04f 32ff 	mov.w	r2, #4294967295
 800203c:	4649      	mov	r1, r9
 800203e:	f00a fc5d 	bl	800c8fc <xQueueGenericReceive>
		if(message == MSG_COMMS_TRY_PARSE){//parsing of command
 8002042:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002046:	2b32      	cmp	r3, #50	; 0x32
 8002048:	d1f3      	bne.n	8002032 <CmdParserTask+0x2a>
 800204a:	46a0      	mov	r8, r4
 800204c:	462c      	mov	r4, r5
 800204e:	4635      	mov	r5, r6
 8002050:	f89d 6005 	ldrb.w	r6, [sp, #5]
 8002054:	e003      	b.n	800205e <CmdParserTask+0x56>
 8002056:	46a0      	mov	r8, r4
 8002058:	462c      	mov	r4, r5
 800205a:	4635      	mov	r5, r6
 800205c:	461e      	mov	r6, r3
				byteRead = commBufferReadByte(&chr);
 800205e:	f10d 0005 	add.w	r0, sp, #5
 8002062:	f000 f90d 	bl	8002280 <commBufferReadByte>
			}while(byteRead==0 && chr != ':' && chr != ';');
 8002066:	2800      	cmp	r0, #0
 8002068:	d1e3      	bne.n	8002032 <CmdParserTask+0x2a>
 800206a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800206e:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
 8002072:	2a01      	cmp	r2, #1
 8002074:	d8ef      	bhi.n	8002056 <CmdParserTask+0x4e>
				switch (BUILD_CMD(cmdIn)){
 8002076:	042b      	lsls	r3, r5, #16
 8002078:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800207c:	ea43 0808 	orr.w	r8, r3, r8
 8002080:	ea48 2804 	orr.w	r8, r8, r4, lsl #8
 8002084:	45d8      	cmp	r8, fp
 8002086:	4607      	mov	r7, r0
 8002088:	d06c      	beq.n	8002164 <CmdParserTask+0x15c>
 800208a:	dc16      	bgt.n	80020ba <CmdParserTask+0xb2>
 800208c:	4b70      	ldr	r3, [pc, #448]	; (8002250 <CmdParserTask+0x248>)
 800208e:	4598      	cmp	r8, r3
 8002090:	f000 80a6 	beq.w	80021e0 <CmdParserTask+0x1d8>
 8002094:	dc3a      	bgt.n	800210c <CmdParserTask+0x104>
 8002096:	4b6f      	ldr	r3, [pc, #444]	; (8002254 <CmdParserTask+0x24c>)
 8002098:	4598      	cmp	r8, r3
 800209a:	f000 80a4 	beq.w	80021e6 <CmdParserTask+0x1de>
 800209e:	4b6e      	ldr	r3, [pc, #440]	; (8002258 <CmdParserTask+0x250>)
 80020a0:	4598      	cmp	r8, r3
 80020a2:	d175      	bne.n	8002190 <CmdParserTask+0x188>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80020a4:	463b      	mov	r3, r7
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80020a6:	486d      	ldr	r0, [pc, #436]	; (800225c <CmdParserTask+0x254>)
 80020a8:	f04f 32ff 	mov.w	r2, #4294967295
 80020ac:	a902      	add	r1, sp, #8
 80020ae:	6800      	ldr	r0, [r0, #0]
					passMsg = MSG_SYSTEM_VERSION;
 80020b0:	f8ad 7008 	strh.w	r7, [sp, #8]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80020b4:	f00a f97a 	bl	800c3ac <xQueueGenericSend>
					break;
 80020b8:	e7bb      	b.n	8002032 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 80020ba:	4b69      	ldr	r3, [pc, #420]	; (8002260 <CmdParserTask+0x258>)
 80020bc:	4598      	cmp	r8, r3
 80020be:	d059      	beq.n	8002174 <CmdParserTask+0x16c>
 80020c0:	dc40      	bgt.n	8002144 <CmdParserTask+0x13c>
 80020c2:	f103 437b 	add.w	r3, r3, #4211081216	; 0xfb000000
 80020c6:	f503 037b 	add.w	r3, r3, #16449536	; 0xfb0000
 80020ca:	4598      	cmp	r8, r3
 80020cc:	d075      	beq.n	80021ba <CmdParserTask+0x1b2>
 80020ce:	f103 733f 	add.w	r3, r3, #50069504	; 0x2fc0000
 80020d2:	f503 333d 	add.w	r3, r3, #193536	; 0x2f400
 80020d6:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80020da:	4598      	cmp	r8, r3
 80020dc:	d158      	bne.n	8002190 <CmdParserTask+0x188>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80020de:	2105      	movs	r1, #5
 80020e0:	a802      	add	r0, sp, #8
 80020e2:	f000 f8f9 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80020e6:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80020e8:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 80020ea:	f200 809d 	bhi.w	8002228 <CmdParserTask+0x220>
 80020ee:	4a5b      	ldr	r2, [pc, #364]	; (800225c <CmdParserTask+0x254>)
 80020f0:	6810      	ldr	r0, [r2, #0]
	}else if(bytesRead == 0){
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 8083 	bne.w	80021fe <CmdParserTask+0x1f6>
		uint16_t passMsg = MSG_ACK;
 80020f8:	2735      	movs	r7, #53	; 0x35
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80020fa:	2300      	movs	r3, #0
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002100:	a902      	add	r1, sp, #8
		err[0]=ERROR_PREFIX;
 8002102:	f8ad 7008 	strh.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002106:	f00a f951 	bl	800c3ac <xQueueGenericSend>
 800210a:	e792      	b.n	8002032 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 800210c:	4b55      	ldr	r3, [pc, #340]	; (8002264 <CmdParserTask+0x25c>)
 800210e:	4598      	cmp	r8, r3
 8002110:	d05b      	beq.n	80021ca <CmdParserTask+0x1c2>
 8002112:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002116:	f203 63f9 	addw	r3, r3, #1785	; 0x6f9
 800211a:	4598      	cmp	r8, r3
 800211c:	d138      	bne.n	8002190 <CmdParserTask+0x188>
					tempCmd = parseLogAnlysCmd();
 800211e:	f7ff fbc7 	bl	80018b0 <parseLogAnlysCmd>
	if(cmd == CMD_END){
 8002122:	4b51      	ldr	r3, [pc, #324]	; (8002268 <CmdParserTask+0x260>)
 8002124:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002126:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 8002128:	d01a      	beq.n	8002160 <CmdParserTask+0x158>
		err[1]=cmd;
 800212a:	f88d 0009 	strb.w	r0, [sp, #9]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 800212e:	484b      	ldr	r0, [pc, #300]	; (800225c <CmdParserTask+0x254>)
		err[0]=ERROR_PREFIX;
 8002130:	2745      	movs	r7, #69	; 0x45
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002132:	f04f 32ff 	mov.w	r2, #4294967295
 8002136:	a902      	add	r1, sp, #8
 8002138:	6800      	ldr	r0, [r0, #0]
		err[0]=ERROR_PREFIX;
 800213a:	f88d 7008 	strb.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 800213e:	f00a f935 	bl	800c3ac <xQueueGenericSend>
 8002142:	e776      	b.n	8002032 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 8002144:	4b49      	ldr	r3, [pc, #292]	; (800226c <CmdParserTask+0x264>)
 8002146:	4598      	cmp	r8, r3
 8002148:	d042      	beq.n	80021d0 <CmdParserTask+0x1c8>
 800214a:	f503 23c1 	add.w	r3, r3, #395264	; 0x60800
 800214e:	33fc      	adds	r3, #252	; 0xfc
 8002150:	4598      	cmp	r8, r3
 8002152:	d11d      	bne.n	8002190 <CmdParserTask+0x188>
					tempCmd = parseCounterCmd();
 8002154:	f7fe fd50 	bl	8000bf8 <parseCounterCmd>
	if(cmd == CMD_END){
 8002158:	4b43      	ldr	r3, [pc, #268]	; (8002268 <CmdParserTask+0x260>)
 800215a:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800215c:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 800215e:	d1e4      	bne.n	800212a <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 8002160:	2735      	movs	r7, #53	; 0x35
 8002162:	e7a0      	b.n	80020a6 <CmdParserTask+0x9e>
					tempCmd = parseScopeCmd();
 8002164:	f7fe ff92 	bl	800108c <parseScopeCmd>
	if(cmd == CMD_END){
 8002168:	4b3f      	ldr	r3, [pc, #252]	; (8002268 <CmdParserTask+0x260>)
 800216a:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800216c:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 800216e:	d1dc      	bne.n	800212a <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 8002170:	2735      	movs	r7, #53	; 0x35
 8002172:	e798      	b.n	80020a6 <CmdParserTask+0x9e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8002174:	2105      	movs	r1, #5
 8002176:	a802      	add	r0, sp, #8
 8002178:	f000 f8ae 	bl	80022d8 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800217c:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800217e:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 8002180:	d840      	bhi.n	8002204 <CmdParserTask+0x1fc>
 8002182:	4a36      	ldr	r2, [pc, #216]	; (800225c <CmdParserTask+0x254>)
 8002184:	6810      	ldr	r0, [r2, #0]
	}else if(bytesRead == 0){
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0b6      	beq.n	80020f8 <CmdParserTask+0xf0>
		err[0]=ERROR_PREFIX;
 800218a:	f240 1745 	movw	r7, #325	; 0x145
 800218e:	e7b4      	b.n	80020fa <CmdParserTask+0xf2>
					xQueueSendToBack(messageQueue, UNSUPORTED_FUNCTION_ERR_STR, portMAX_DELAY);
 8002190:	4832      	ldr	r0, [pc, #200]	; (800225c <CmdParserTask+0x254>)
 8002192:	4937      	ldr	r1, [pc, #220]	; (8002270 <CmdParserTask+0x268>)
 8002194:	6800      	ldr	r0, [r0, #0]
 8002196:	2300      	movs	r3, #0
 8002198:	f04f 32ff 	mov.w	r2, #4294967295
 800219c:	f00a f906 	bl	800c3ac <xQueueGenericSend>
					while(commBufferReadByte(&chr)==0 && chr!=';');
 80021a0:	e004      	b.n	80021ac <CmdParserTask+0x1a4>
 80021a2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80021a6:	2b3b      	cmp	r3, #59	; 0x3b
 80021a8:	f43f af43 	beq.w	8002032 <CmdParserTask+0x2a>
 80021ac:	f10d 0005 	add.w	r0, sp, #5
 80021b0:	f000 f866 	bl	8002280 <commBufferReadByte>
 80021b4:	2800      	cmp	r0, #0
 80021b6:	d0f4      	beq.n	80021a2 <CmdParserTask+0x19a>
 80021b8:	e73b      	b.n	8002032 <CmdParserTask+0x2a>
					tempCmd = parseSyncPwmCmd();
 80021ba:	f7ff fa77 	bl	80016ac <parseSyncPwmCmd>
	if(cmd == CMD_END){
 80021be:	4b2a      	ldr	r3, [pc, #168]	; (8002268 <CmdParserTask+0x260>)
 80021c0:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021c2:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 80021c4:	d1b1      	bne.n	800212a <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 80021c6:	2735      	movs	r7, #53	; 0x35
 80021c8:	e76d      	b.n	80020a6 <CmdParserTask+0x9e>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021ca:	463b      	mov	r3, r7
					passMsg = MSG_SHIELD_AVAIL;
 80021cc:	2704      	movs	r7, #4
 80021ce:	e76a      	b.n	80020a6 <CmdParserTask+0x9e>
					tempCmd = parseGeneratorCmd();
 80021d0:	f7ff fcf2 	bl	8001bb8 <parseGeneratorCmd>
	if(cmd == CMD_END){
 80021d4:	4b24      	ldr	r3, [pc, #144]	; (8002268 <CmdParserTask+0x260>)
 80021d6:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021d8:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 80021da:	d1a6      	bne.n	800212a <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 80021dc:	2735      	movs	r7, #53	; 0x35
 80021de:	e762      	b.n	80020a6 <CmdParserTask+0x9e>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021e0:	463b      	mov	r3, r7
					passMsg = MSG_SYSTEM_VERSION;
 80021e2:	2701      	movs	r7, #1
 80021e4:	e75f      	b.n	80020a6 <CmdParserTask+0x9e>
					resetDevice();
 80021e6:	f00c fcd1 	bl	800eb8c <resetDevice>
					break;
 80021ea:	e722      	b.n	8002032 <CmdParserTask+0x2a>
	switch(cmdIn){
 80021ec:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 80021f0:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 80021f4:	f602 0202 	addw	r2, r2, #2050	; 0x802
 80021f8:	4293      	cmp	r3, r2
 80021fa:	f43f af7d 	beq.w	80020f8 <CmdParserTask+0xf0>
		err[0]=ERROR_PREFIX;
 80021fe:	f240 2745 	movw	r7, #581	; 0x245
 8002202:	e77a      	b.n	80020fa <CmdParserTask+0xf2>
 8002204:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 8002206:	4a1b      	ldr	r2, [pc, #108]	; (8002274 <CmdParserTask+0x26c>)
 8002208:	4914      	ldr	r1, [pc, #80]	; (800225c <CmdParserTask+0x254>)
 800220a:	4293      	cmp	r3, r2
 800220c:	6808      	ldr	r0, [r1, #0]
 800220e:	d114      	bne.n	800223a <CmdParserTask+0x232>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002210:	463b      	mov	r3, r7
		passMsg = MSG_SYSTEM_CONFIG;
 8002212:	2702      	movs	r7, #2
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002214:	f04f 32ff 	mov.w	r2, #4294967295
 8002218:	a902      	add	r1, sp, #8
		passMsg = MSG_COMMS_CONFIG;
 800221a:	f8ad 7008 	strh.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800221e:	f00a f8c5 	bl	800c3ac <xQueueGenericSend>
 8002222:	4b0e      	ldr	r3, [pc, #56]	; (800225c <CmdParserTask+0x254>)
 8002224:	6818      	ldr	r0, [r3, #0]
 8002226:	e767      	b.n	80020f8 <CmdParserTask+0xf0>
 8002228:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 800222a:	4a12      	ldr	r2, [pc, #72]	; (8002274 <CmdParserTask+0x26c>)
 800222c:	490b      	ldr	r1, [pc, #44]	; (800225c <CmdParserTask+0x254>)
 800222e:	4293      	cmp	r3, r2
 8002230:	6808      	ldr	r0, [r1, #0]
 8002232:	d1db      	bne.n	80021ec <CmdParserTask+0x1e4>
		passMsg = MSG_COMMS_CONFIG;
 8002234:	2703      	movs	r7, #3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002236:	2300      	movs	r3, #0
 8002238:	e7ec      	b.n	8002214 <CmdParserTask+0x20c>
	switch(cmdIn){
 800223a:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 800223e:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 8002242:	f602 0202 	addw	r2, r2, #2050	; 0x802
 8002246:	4293      	cmp	r3, r2
 8002248:	f43f af56 	beq.w	80020f8 <CmdParserTask+0xf0>
 800224c:	e79d      	b.n	800218a <CmdParserTask+0x182>
 800224e:	bf00      	nop
 8002250:	3f524556 	.word	0x3f524556
 8002254:	21534552 	.word	0x21534552
 8002258:	3f4e4449 	.word	0x3f4e4449
 800225c:	20004cb4 	.word	0x20004cb4
 8002260:	54535953 	.word	0x54535953
 8002264:	3f5f4853 	.word	0x3f5f4853
 8002268:	5f444e45 	.word	0x5f444e45
 800226c:	5f4e4547 	.word	0x5f4e4547
 8002270:	08014c70 	.word	0x08014c70
 8002274:	3f474643 	.word	0x3f474643
 8002278:	20004cb0 	.word	0x20004cb0
 800227c:	5043534f 	.word	0x5043534f

08002280 <commBufferReadByte>:
 * @brief  Read byte from coms buffer
 * @param  pointer where byte will be written
 * @retval 0 success, 1 error - buffer empty
 */
uint8_t commBufferReadByte(uint8_t *ret){
	if(comm.state == BUFF_EMPTY){
 8002280:	4a13      	ldr	r2, [pc, #76]	; (80022d0 <commBufferReadByte+0x50>)
 8002282:	7a91      	ldrb	r1, [r2, #10]
 8002284:	b1b1      	cbz	r1, 80022b4 <commBufferReadByte+0x34>
uint8_t commBufferReadByte(uint8_t *ret){
 8002286:	b4f0      	push	{r4, r5, r6, r7}
		return 1;
	}else{
		*ret = *(comm.memory + comm.readPointer);
 8002288:	8915      	ldrh	r5, [r2, #8]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800228a:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <commBufferReadByte+0x54>)
		*ret = *(comm.memory + comm.readPointer);
 800228c:	6814      	ldr	r4, [r2, #0]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800228e:	1c6e      	adds	r6, r5, #1
 8002290:	fba3 7306 	umull	r7, r3, r3, r6
 8002294:	095b      	lsrs	r3, r3, #5
 8002296:	f240 57dc 	movw	r7, #1500	; 0x5dc
 800229a:	fb07 6313 	mls	r3, r7, r3, r6
 800229e:	b29b      	uxth	r3, r3
		*ret = *(comm.memory + comm.readPointer);
 80022a0:	5d64      	ldrb	r4, [r4, r5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80022a2:	8113      	strh	r3, [r2, #8]
		if(comm.state == BUFF_FULL){
 80022a4:	2902      	cmp	r1, #2
		*ret = *(comm.memory + comm.readPointer);
 80022a6:	7004      	strb	r4, [r0, #0]
		if(comm.state == BUFF_FULL){
 80022a8:	d006      	beq.n	80022b8 <commBufferReadByte+0x38>
			comm.state = BUFF_DATA;
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80022aa:	2901      	cmp	r1, #1
 80022ac:	d009      	beq.n	80022c2 <commBufferReadByte+0x42>
			comm.state = BUFF_EMPTY;
		}
		return 0;
 80022ae:	2000      	movs	r0, #0
	}
}
 80022b0:	bcf0      	pop	{r4, r5, r6, r7}
 80022b2:	4770      	bx	lr
		return 1;
 80022b4:	2001      	movs	r0, #1
}
 80022b6:	4770      	bx	lr
			comm.state = BUFF_DATA;
 80022b8:	2301      	movs	r3, #1
		return 0;
 80022ba:	2000      	movs	r0, #0
			comm.state = BUFF_DATA;
 80022bc:	7293      	strb	r3, [r2, #10]
}
 80022be:	bcf0      	pop	{r4, r5, r6, r7}
 80022c0:	4770      	bx	lr
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80022c2:	88d1      	ldrh	r1, [r2, #6]
 80022c4:	4299      	cmp	r1, r3
			comm.state = BUFF_EMPTY;
 80022c6:	f04f 0000 	mov.w	r0, #0
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80022ca:	d1f1      	bne.n	80022b0 <commBufferReadByte+0x30>
			comm.state = BUFF_EMPTY;
 80022cc:	7290      	strb	r0, [r2, #10]
 80022ce:	e7ef      	b.n	80022b0 <commBufferReadByte+0x30>
 80022d0:	2000020c 	.word	0x2000020c
 80022d4:	057619f1 	.word	0x057619f1

080022d8 <commBufferReadNBytes>:
 * @brief  Read N bytes from coms buffer
 * @param  pointer where bytes will be written and number of bytes to read
 * @retval Number of bytes read
 */
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
	for(uint16_t i = 0; i < count; i++){
 80022d8:	2900      	cmp	r1, #0
 80022da:	d049      	beq.n	8002370 <commBufferReadNBytes+0x98>
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
 80022dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(comm.state == BUFF_EMPTY){
 80022e0:	4e27      	ldr	r6, [pc, #156]	; (8002380 <commBufferReadNBytes+0xa8>)
 80022e2:	7ab4      	ldrb	r4, [r6, #10]
 80022e4:	b34c      	cbz	r4, 800233a <commBufferReadNBytes+0x62>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80022e6:	f04f 0800 	mov.w	r8, #0
		*ret = *(comm.memory + comm.readPointer);
 80022ea:	f8d6 e000 	ldr.w	lr, [r6]
 80022ee:	8935      	ldrh	r5, [r6, #8]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80022f0:	f8b6 9006 	ldrh.w	r9, [r6, #6]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80022f4:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8002384 <commBufferReadNBytes+0xac>
 80022f8:	3801      	subs	r0, #1
	for(uint16_t i = 0; i < count; i++){
 80022fa:	4643      	mov	r3, r8
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80022fc:	f240 57dc 	movw	r7, #1500	; 0x5dc
 8002300:	f105 0a01 	add.w	sl, r5, #1
 8002304:	fbac b20a 	umull	fp, r2, ip, sl
 8002308:	0952      	lsrs	r2, r2, #5
		*ret = *(comm.memory + comm.readPointer);
 800230a:	f81e 5005 	ldrb.w	r5, [lr, r5]
 800230e:	f800 5f01 	strb.w	r5, [r0, #1]!
 8002312:	3301      	adds	r3, #1
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002314:	fb07 a212 	mls	r2, r7, r2, sl
		if(comm.state == BUFF_FULL){
 8002318:	2c02      	cmp	r4, #2
 800231a:	b29b      	uxth	r3, r3
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800231c:	b295      	uxth	r5, r2
		if(comm.state == BUFF_FULL){
 800231e:	d00f      	beq.n	8002340 <commBufferReadNBytes+0x68>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002320:	2c01      	cmp	r4, #1
 8002322:	d013      	beq.n	800234c <commBufferReadNBytes+0x74>
	for(uint16_t i = 0; i < count; i++){
 8002324:	4299      	cmp	r1, r3
 8002326:	d915      	bls.n	8002354 <commBufferReadNBytes+0x7c>
	if(comm.state == BUFF_EMPTY){
 8002328:	2c00      	cmp	r4, #0
 800232a:	d1e9      	bne.n	8002300 <commBufferReadNBytes+0x28>
 800232c:	8135      	strh	r5, [r6, #8]
 800232e:	f1b8 0f00 	cmp.w	r8, #0
 8002332:	d11f      	bne.n	8002374 <commBufferReadNBytes+0x9c>
 8002334:	b2d8      	uxtb	r0, r3
		if(commBufferReadByte(mem++) == 1){
			return i;
		}
	}
	return count;
}
 8002336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(comm.state == BUFF_EMPTY){
 800233a:	4620      	mov	r0, r4
}
 800233c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for(uint16_t i = 0; i < count; i++){
 8002340:	4299      	cmp	r1, r3
 8002342:	d919      	bls.n	8002378 <commBufferReadNBytes+0xa0>
 8002344:	f04f 0801 	mov.w	r8, #1
	if(comm.state == BUFF_EMPTY){
 8002348:	4644      	mov	r4, r8
 800234a:	e7d9      	b.n	8002300 <commBufferReadNBytes+0x28>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800234c:	454d      	cmp	r5, r9
 800234e:	d008      	beq.n	8002362 <commBufferReadNBytes+0x8a>
	for(uint16_t i = 0; i < count; i++){
 8002350:	4299      	cmp	r1, r3
 8002352:	d8d5      	bhi.n	8002300 <commBufferReadNBytes+0x28>
 8002354:	8135      	strh	r5, [r6, #8]
 8002356:	f1b8 0f00 	cmp.w	r8, #0
 800235a:	d000      	beq.n	800235e <commBufferReadNBytes+0x86>
 800235c:	72b4      	strb	r4, [r6, #10]
	return count;
 800235e:	b2c8      	uxtb	r0, r1
 8002360:	e7ec      	b.n	800233c <commBufferReadNBytes+0x64>
			comm.state = BUFF_EMPTY;
 8002362:	2200      	movs	r2, #0
	for(uint16_t i = 0; i < count; i++){
 8002364:	4299      	cmp	r1, r3
 8002366:	8135      	strh	r5, [r6, #8]
			comm.state = BUFF_EMPTY;
 8002368:	72b2      	strb	r2, [r6, #10]
	for(uint16_t i = 0; i < count; i++){
 800236a:	d9f8      	bls.n	800235e <commBufferReadNBytes+0x86>
 800236c:	b2d8      	uxtb	r0, r3
 800236e:	e7e2      	b.n	8002336 <commBufferReadNBytes+0x5e>
	return count;
 8002370:	b2c8      	uxtb	r0, r1
}
 8002372:	4770      	bx	lr
 8002374:	72b4      	strb	r4, [r6, #10]
 8002376:	e7dd      	b.n	8002334 <commBufferReadNBytes+0x5c>
 8002378:	2301      	movs	r3, #1
 800237a:	8135      	strh	r5, [r6, #8]
 800237c:	72b3      	strb	r3, [r6, #10]
 800237e:	e7ee      	b.n	800235e <commBufferReadNBytes+0x86>
 8002380:	2000020c 	.word	0x2000020c
 8002384:	057619f1 	.word	0x057619f1

08002388 <commBufferReadUInt32>:

uint32_t commBufferReadUInt32(void){
 8002388:	b5f0      	push	{r4, r5, r6, r7, lr}
		*ret = *(comm.memory + comm.readPointer);
 800238a:	4940      	ldr	r1, [pc, #256]	; (800248c <commBufferReadUInt32+0x104>)
 800238c:	7a8a      	ldrb	r2, [r1, #10]
 800238e:	6808      	ldr	r0, [r1, #0]
 8002390:	890d      	ldrh	r5, [r1, #8]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002392:	88cc      	ldrh	r4, [r1, #6]
uint32_t commBufferReadUInt32(void){
 8002394:	b083      	sub	sp, #12
	if(comm.state == BUFF_EMPTY){
 8002396:	b1e2      	cbz	r2, 80023d2 <commBufferReadUInt32+0x4a>
		*ret = *(comm.memory + comm.readPointer);
 8002398:	5d46      	ldrb	r6, [r0, r5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800239a:	4b3d      	ldr	r3, [pc, #244]	; (8002490 <commBufferReadUInt32+0x108>)
		*ret = *(comm.memory + comm.readPointer);
 800239c:	f88d 6004 	strb.w	r6, [sp, #4]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023a0:	1c6e      	adds	r6, r5, #1
 80023a2:	fba3 7506 	umull	r7, r5, r3, r6
 80023a6:	096d      	lsrs	r5, r5, #5
 80023a8:	f240 57dc 	movw	r7, #1500	; 0x5dc
 80023ac:	fb07 6515 	mls	r5, r7, r5, r6
		if(comm.state == BUFF_FULL){
 80023b0:	2a02      	cmp	r2, #2
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023b2:	b2ae      	uxth	r6, r5
		if(comm.state == BUFF_FULL){
 80023b4:	d045      	beq.n	8002442 <commBufferReadUInt32+0xba>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023b6:	2a01      	cmp	r2, #1
 80023b8:	d052      	beq.n	8002460 <commBufferReadUInt32+0xd8>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023ba:	1c6e      	adds	r6, r5, #1
 80023bc:	fba3 c306 	umull	ip, r3, r3, r6
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	fb07 6313 	mls	r3, r7, r3, r6
		*ret = *(comm.memory + comm.readPointer);
 80023c6:	5d45      	ldrb	r5, [r0, r5]
 80023c8:	f88d 5005 	strb.w	r5, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023cc:	b29b      	uxth	r3, r3
	if(comm.state == BUFF_EMPTY){
 80023ce:	b91a      	cbnz	r2, 80023d8 <commBufferReadUInt32+0x50>
 80023d0:	810b      	strh	r3, [r1, #8]
	uint8_t array[4];
	commBufferReadNBytes(array, sizeof(array)/sizeof(array[0]));
	uint32_t finalVal = array[0] & 0xFF;
	finalVal |= (0xFF & array[1]) << 8;
	finalVal |= (0xFF & array[2]) << 16;
	finalVal |= (0xFF & array[3]) << 24;
 80023d2:	9801      	ldr	r0, [sp, #4]
	return finalVal;
}
 80023d4:	b003      	add	sp, #12
 80023d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(comm.state == BUFF_EMPTY){
 80023d8:	2600      	movs	r6, #0
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023da:	4d2d      	ldr	r5, [pc, #180]	; (8002490 <commBufferReadUInt32+0x108>)
		*ret = *(comm.memory + comm.readPointer);
 80023dc:	5cc7      	ldrb	r7, [r0, r3]
 80023de:	f88d 7006 	strb.w	r7, [sp, #6]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023e2:	3301      	adds	r3, #1
 80023e4:	fba5 c703 	umull	ip, r7, r5, r3
 80023e8:	097f      	lsrs	r7, r7, #5
 80023ea:	f240 5cdc 	movw	ip, #1500	; 0x5dc
 80023ee:	fb0c 3717 	mls	r7, ip, r7, r3
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023f2:	2a01      	cmp	r2, #1
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023f4:	b2bb      	uxth	r3, r7
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023f6:	d00f      	beq.n	8002418 <commBufferReadUInt32+0x90>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023f8:	1c7c      	adds	r4, r7, #1
 80023fa:	fba5 5304 	umull	r5, r3, r5, r4
 80023fe:	095b      	lsrs	r3, r3, #5
		*ret = *(comm.memory + comm.readPointer);
 8002400:	5dc0      	ldrb	r0, [r0, r7]
 8002402:	f88d 0007 	strb.w	r0, [sp, #7]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002406:	fb0c 4313 	mls	r3, ip, r3, r4
		if(comm.state == BUFF_FULL){
 800240a:	2a02      	cmp	r2, #2
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800240c:	b29b      	uxth	r3, r3
		if(comm.state == BUFF_FULL){
 800240e:	d112      	bne.n	8002436 <commBufferReadUInt32+0xae>
 8002410:	810b      	strh	r3, [r1, #8]
			comm.state = BUFF_DATA;
 8002412:	2201      	movs	r2, #1
 8002414:	728a      	strb	r2, [r1, #10]
 8002416:	e7dc      	b.n	80023d2 <commBufferReadUInt32+0x4a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002418:	429c      	cmp	r4, r3
 800241a:	d02f      	beq.n	800247c <commBufferReadUInt32+0xf4>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800241c:	f107 0e01 	add.w	lr, r7, #1
 8002420:	fba5 350e 	umull	r3, r5, r5, lr
 8002424:	096b      	lsrs	r3, r5, #5
 8002426:	fb0c e313 	mls	r3, ip, r3, lr
 800242a:	b29b      	uxth	r3, r3
		*ret = *(comm.memory + comm.readPointer);
 800242c:	5dc0      	ldrb	r0, [r0, r7]
 800242e:	f88d 0007 	strb.w	r0, [sp, #7]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002432:	429c      	cmp	r4, r3
 8002434:	d026      	beq.n	8002484 <commBufferReadUInt32+0xfc>
 8002436:	810b      	strh	r3, [r1, #8]
 8002438:	2e00      	cmp	r6, #0
 800243a:	d1eb      	bne.n	8002414 <commBufferReadUInt32+0x8c>
	finalVal |= (0xFF & array[3]) << 24;
 800243c:	9801      	ldr	r0, [sp, #4]
}
 800243e:	b003      	add	sp, #12
 8002440:	bdf0      	pop	{r4, r5, r6, r7, pc}
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002442:	1c6e      	adds	r6, r5, #1
 8002444:	fba3 3206 	umull	r3, r2, r3, r6
 8002448:	0952      	lsrs	r2, r2, #5
 800244a:	fb07 6312 	mls	r3, r7, r2, r6
		*ret = *(comm.memory + comm.readPointer);
 800244e:	5d42      	ldrb	r2, [r0, r5]
 8002450:	f88d 2005 	strb.w	r2, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002454:	b29b      	uxth	r3, r3
 8002456:	2601      	movs	r6, #1
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002458:	429c      	cmp	r4, r3
 800245a:	d00f      	beq.n	800247c <commBufferReadUInt32+0xf4>
 800245c:	2201      	movs	r2, #1
 800245e:	e7bc      	b.n	80023da <commBufferReadUInt32+0x52>
 8002460:	42b4      	cmp	r4, r6
 8002462:	d00b      	beq.n	800247c <commBufferReadUInt32+0xf4>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002464:	1c6e      	adds	r6, r5, #1
 8002466:	fba3 3206 	umull	r3, r2, r3, r6
 800246a:	0952      	lsrs	r2, r2, #5
 800246c:	fb07 6312 	mls	r3, r7, r2, r6
		*ret = *(comm.memory + comm.readPointer);
 8002470:	5d42      	ldrb	r2, [r0, r5]
 8002472:	f88d 2005 	strb.w	r2, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002476:	b29b      	uxth	r3, r3
 8002478:	2600      	movs	r6, #0
 800247a:	e7ed      	b.n	8002458 <commBufferReadUInt32+0xd0>
 800247c:	2300      	movs	r3, #0
 800247e:	810c      	strh	r4, [r1, #8]
 8002480:	728b      	strb	r3, [r1, #10]
 8002482:	e7a6      	b.n	80023d2 <commBufferReadUInt32+0x4a>
 8002484:	810c      	strh	r4, [r1, #8]
			comm.state = BUFF_EMPTY;
 8002486:	2200      	movs	r2, #0
 8002488:	e7c4      	b.n	8002414 <commBufferReadUInt32+0x8c>
 800248a:	bf00      	nop
 800248c:	2000020c 	.word	0x2000020c
 8002490:	057619f1 	.word	0x057619f1

08002494 <commInputByte>:
/**
 * @brief  Processing of incoming byte
 * @param  incomming byte
 * @retval 0 success, 1 error - buffer full
 */
uint8_t commInputByte(uint8_t chr){
 8002494:	b570      	push	{r4, r5, r6, lr}
 8002496:	492e      	ldr	r1, [pc, #184]	; (8002550 <commInputByte+0xbc>)
	portBASE_TYPE xHigherPriorityTaskWoken;
	uint8_t result=0;	
	if (chr==';'){
 8002498:	283b      	cmp	r0, #59	; 0x3b
uint8_t commInputByte(uint8_t chr){
 800249a:	b082      	sub	sp, #8
 800249c:	7a8b      	ldrb	r3, [r1, #10]
	if (chr==';'){
 800249e:	d01a      	beq.n	80024d6 <commInputByte+0x42>
	if(comm.state == BUFF_FULL){
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d014      	beq.n	80024ce <commInputByte+0x3a>
		*(comm.memory + comm.writePointer) = chr;
 80024a4:	88ce      	ldrh	r6, [r1, #6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024a6:	4a2b      	ldr	r2, [pc, #172]	; (8002554 <commInputByte+0xc0>)
		*(comm.memory + comm.writePointer) = chr;
 80024a8:	680d      	ldr	r5, [r1, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024aa:	1c74      	adds	r4, r6, #1
 80024ac:	fba2 c204 	umull	ip, r2, r2, r4
 80024b0:	0952      	lsrs	r2, r2, #5
		*(comm.memory + comm.writePointer) = chr;
 80024b2:	55a8      	strb	r0, [r5, r6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024b4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80024b8:	fb00 4212 	mls	r2, r0, r2, r4
 80024bc:	b292      	uxth	r2, r2
 80024be:	80ca      	strh	r2, [r1, #6]
		if(comm.state == BUFF_EMPTY){
 80024c0:	b35b      	cbz	r3, 800251a <commInputByte+0x86>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d02f      	beq.n	8002526 <commInputByte+0x92>
		return 0;
 80024c6:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
		return result;
	}else{
		return commBufferStoreByte(chr);
	}
}
 80024c8:	4620      	mov	r0, r4
 80024ca:	b002      	add	sp, #8
 80024cc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
 80024ce:	2401      	movs	r4, #1
}
 80024d0:	4620      	mov	r0, r4
 80024d2:	b002      	add	sp, #8
 80024d4:	bd70      	pop	{r4, r5, r6, pc}
	if(comm.state == BUFF_FULL){
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d030      	beq.n	800253c <commInputByte+0xa8>
		*(comm.memory + comm.writePointer) = chr;
 80024da:	88ce      	ldrh	r6, [r1, #6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024dc:	4a1d      	ldr	r2, [pc, #116]	; (8002554 <commInputByte+0xc0>)
		*(comm.memory + comm.writePointer) = chr;
 80024de:	680d      	ldr	r5, [r1, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024e0:	1c74      	adds	r4, r6, #1
 80024e2:	fba2 c204 	umull	ip, r2, r2, r4
 80024e6:	0952      	lsrs	r2, r2, #5
		*(comm.memory + comm.writePointer) = chr;
 80024e8:	55a8      	strb	r0, [r5, r6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024ea:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80024ee:	fb00 4212 	mls	r2, r0, r2, r4
 80024f2:	b292      	uxth	r2, r2
 80024f4:	80ca      	strh	r2, [r1, #6]
		if(comm.state == BUFF_EMPTY){
 80024f6:	b1eb      	cbz	r3, 8002534 <commInputByte+0xa0>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d021      	beq.n	8002540 <commInputByte+0xac>
		return 0;
 80024fc:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80024fe:	4a16      	ldr	r2, [pc, #88]	; (8002558 <commInputByte+0xc4>)
		uint16_t passMsg = MSG_COMMS_TRY_PARSE;
 8002500:	2332      	movs	r3, #50	; 0x32
 8002502:	f8ad 3002 	strh.w	r3, [sp, #2]
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8002506:	6810      	ldr	r0, [r2, #0]
 8002508:	2300      	movs	r3, #0
 800250a:	aa01      	add	r2, sp, #4
 800250c:	f10d 0102 	add.w	r1, sp, #2
 8002510:	f00a f95e 	bl	800c7d0 <xQueueGenericSendFromISR>
}
 8002514:	4620      	mov	r0, r4
 8002516:	b002      	add	sp, #8
 8002518:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 800251a:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 800251c:	2201      	movs	r2, #1
}
 800251e:	4620      	mov	r0, r4
			comm.state = BUFF_DATA;
 8002520:	728a      	strb	r2, [r1, #10]
}
 8002522:	b002      	add	sp, #8
 8002524:	bd70      	pop	{r4, r5, r6, pc}
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002526:	890b      	ldrh	r3, [r1, #8]
 8002528:	4293      	cmp	r3, r2
 800252a:	d1cc      	bne.n	80024c6 <commInputByte+0x32>
			comm.state = BUFF_FULL;
 800252c:	2302      	movs	r3, #2
 800252e:	728b      	strb	r3, [r1, #10]
		return 0;
 8002530:	2400      	movs	r4, #0
 8002532:	e7cd      	b.n	80024d0 <commInputByte+0x3c>
			comm.state = BUFF_DATA;
 8002534:	2201      	movs	r2, #1
		return 0;
 8002536:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 8002538:	728a      	strb	r2, [r1, #10]
 800253a:	e7e0      	b.n	80024fe <commInputByte+0x6a>
		return 1;
 800253c:	2401      	movs	r4, #1
 800253e:	e7de      	b.n	80024fe <commInputByte+0x6a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002540:	890b      	ldrh	r3, [r1, #8]
 8002542:	4293      	cmp	r3, r2
 8002544:	d1da      	bne.n	80024fc <commInputByte+0x68>
			comm.state = BUFF_FULL;
 8002546:	2302      	movs	r3, #2
 8002548:	728b      	strb	r3, [r1, #10]
		return 0;
 800254a:	2400      	movs	r4, #0
 800254c:	e7d7      	b.n	80024fe <commInputByte+0x6a>
 800254e:	bf00      	nop
 8002550:	2000020c 	.word	0x2000020c
 8002554:	057619f1 	.word	0x057619f1
 8002558:	20004cb0 	.word	0x20004cb0

0800255c <getBytesAvailable>:

uint16_t getBytesAvailable(){
	uint16_t result; 
	if(comm.state==BUFF_FULL){
 800255c:	4a0c      	ldr	r2, [pc, #48]	; (8002590 <getBytesAvailable+0x34>)
 800255e:	7a90      	ldrb	r0, [r2, #10]
 8002560:	2802      	cmp	r0, #2
 8002562:	d011      	beq.n	8002588 <getBytesAvailable+0x2c>
		return COMM_BUFFER_SIZE;
	}else if(comm.state==BUFF_EMPTY){
 8002564:	b190      	cbz	r0, 800258c <getBytesAvailable+0x30>
		return 0;
	}else{
		result = (comm.writePointer+COMM_BUFFER_SIZE-comm.readPointer)%COMM_BUFFER_SIZE;
 8002566:	88d3      	ldrh	r3, [r2, #6]
 8002568:	8911      	ldrh	r1, [r2, #8]
 800256a:	4a0a      	ldr	r2, [pc, #40]	; (8002594 <getBytesAvailable+0x38>)
 800256c:	f203 50dc 	addw	r0, r3, #1500	; 0x5dc
 8002570:	1a43      	subs	r3, r0, r1
 8002572:	fb82 1203 	smull	r1, r2, r2, r3
 8002576:	17d8      	asrs	r0, r3, #31
 8002578:	ebc0 1062 	rsb	r0, r0, r2, asr #5
 800257c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002580:	fb02 3010 	mls	r0, r2, r0, r3
 8002584:	b280      	uxth	r0, r0
		return result;
 8002586:	4770      	bx	lr
		return COMM_BUFFER_SIZE;
 8002588:	f240 50dc 	movw	r0, #1500	; 0x5dc
	}
}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	2000020c 	.word	0x2000020c
 8002594:	057619f1 	.word	0x057619f1

08002598 <sendSystConf>:
/**
 * @brief  Send System configuration.
 * @param  None
 * @retval None
 */
void sendSystConf(){ //this is where you want to look - CFG parameters are send with ":" separator
 8002598:	b510      	push	{r4, lr}
	commsSendString(STR_SYSTEM);
 800259a:	483e      	ldr	r0, [pc, #248]	; (8002694 <sendSystConf+0xfc>)
	commsSendString(STR_CONFIG);
	commsSendString(IDN_STRING);
	commsSendString(":");
 800259c:	4c3e      	ldr	r4, [pc, #248]	; (8002698 <sendSystConf+0x100>)
	commsSendString(STR_SYSTEM);
 800259e:	f00c fb21 	bl	800ebe4 <commsSendString>
	commsSendString(STR_CONFIG);
 80025a2:	483e      	ldr	r0, [pc, #248]	; (800269c <sendSystConf+0x104>)
 80025a4:	f00c fb1e 	bl	800ebe4 <commsSendString>
	commsSendString(IDN_STRING);
 80025a8:	483d      	ldr	r0, [pc, #244]	; (80026a0 <sendSystConf+0x108>)
 80025aa:	f00c fb1b 	bl	800ebe4 <commsSendString>
	commsSendString(":");
 80025ae:	4620      	mov	r0, r4
 80025b0:	f00c fb18 	bl	800ebe4 <commsSendString>
		commsSendString(SHIELD_STRING);
	}else if(isScopeShieldConnected()==2){
		commsSendString(SHIELD_STRING_2);
	}
#else
	commsSendString(STR_NACK);
 80025b4:	483b      	ldr	r0, [pc, #236]	; (80026a4 <sendSystConf+0x10c>)
 80025b6:	f00c fb15 	bl	800ebe4 <commsSendString>
#endif
	commsSendString(":");
 80025ba:	4620      	mov	r0, r4
 80025bc:	f00c fb12 	bl	800ebe4 <commsSendString>
	commsSendString(MCU);
 80025c0:	4839      	ldr	r0, [pc, #228]	; (80026a8 <sendSystConf+0x110>)
 80025c2:	f00c fb0f 	bl	800ebe4 <commsSendString>
	commsSendString(":");
 80025c6:	4620      	mov	r0, r4
 80025c8:	f00c fb0c 	bl	800ebe4 <commsSendString>
	commsSendUint32(HAL_RCC_GetHCLKFreq());  //CCLK
 80025cc:	f006 f844 	bl	8008658 <HAL_RCC_GetHCLKFreq>
 80025d0:	f00c fae6 	bl	800eba0 <commsSendUint32>
	commsSendString(":");
 80025d4:	4620      	mov	r0, r4
 80025d6:	f00c fb05 	bl	800ebe4 <commsSendString>
	commsSendBuff(MCU_UID,12);
 80025da:	4b34      	ldr	r3, [pc, #208]	; (80026ac <sendSystConf+0x114>)
 80025dc:	210c      	movs	r1, #12
 80025de:	7818      	ldrb	r0, [r3, #0]
 80025e0:	f00c faf6 	bl	800ebd0 <commsSendBuff>
	commsSendString(":");
 80025e4:	4620      	mov	r0, r4
 80025e6:	f00c fafd 	bl	800ebe4 <commsSendString>
	commsSendString("LEO FW:"); 	//12
 80025ea:	4831      	ldr	r0, [pc, #196]	; (80026b0 <sendSystConf+0x118>)
 80025ec:	f00c fafa 	bl	800ebe4 <commsSendString>
	commsSendString(FW_VERSION); 			//4
 80025f0:	4830      	ldr	r0, [pc, #192]	; (80026b4 <sendSystConf+0x11c>)
 80025f2:	f00c faf7 	bl	800ebe4 <commsSendString>
	commsSendString(":");						//4
 80025f6:	4620      	mov	r0, r4
 80025f8:	f00c faf4 	bl	800ebe4 <commsSendString>
	commsSendString("FreeRTOS:");//8
 80025fc:	482e      	ldr	r0, [pc, #184]	; (80026b8 <sendSystConf+0x120>)
 80025fe:	f00c faf1 	bl	800ebe4 <commsSendString>
	commsSendString(tskKERNEL_VERSION_NUMBER);//6
 8002602:	482e      	ldr	r0, [pc, #184]	; (80026bc <sendSystConf+0x124>)
 8002604:	f00c faee 	bl	800ebe4 <commsSendString>
	commsSendString(":");
 8002608:	4620      	mov	r0, r4
 800260a:	f00c faeb 	bl	800ebe4 <commsSendString>
	commsSendString("ST HAL:");				//6
 800260e:	482c      	ldr	r0, [pc, #176]	; (80026c0 <sendSystConf+0x128>)
 8002610:	f00c fae8 	bl	800ebe4 <commsSendString>
	commsSend('V');
 8002614:	2056      	movs	r0, #86	; 0x56
 8002616:	f00c fac1 	bl	800eb9c <commsSend>
	commsSend((HAL_GetHalVersion()>>24)+48);
 800261a:	f002 ffcf 	bl	80055bc <HAL_GetHalVersion>
 800261e:	0e00      	lsrs	r0, r0, #24
 8002620:	3030      	adds	r0, #48	; 0x30
 8002622:	b2c0      	uxtb	r0, r0
 8002624:	f00c faba 	bl	800eb9c <commsSend>
	commsSend('.');
 8002628:	202e      	movs	r0, #46	; 0x2e
 800262a:	f00c fab7 	bl	800eb9c <commsSend>
	commsSend((HAL_GetHalVersion()>>16)+48);
 800262e:	f002 ffc5 	bl	80055bc <HAL_GetHalVersion>
 8002632:	0c00      	lsrs	r0, r0, #16
 8002634:	3030      	adds	r0, #48	; 0x30
 8002636:	b2c0      	uxtb	r0, r0
 8002638:	f00c fab0 	bl	800eb9c <commsSend>
	commsSend('.');
 800263c:	202e      	movs	r0, #46	; 0x2e
 800263e:	f00c faad 	bl	800eb9c <commsSend>
	commsSend((HAL_GetHalVersion()>>8)+48); //6
 8002642:	f002 ffbb 	bl	80055bc <HAL_GetHalVersion>
 8002646:	0a00      	lsrs	r0, r0, #8
 8002648:	3030      	adds	r0, #48	; 0x30
 800264a:	b2c0      	uxtb	r0, r0
 800264c:	f00c faa6 	bl	800eb9c <commsSend>
	commsSendString(":");
 8002650:	4620      	mov	r0, r4
 8002652:	f00c fac7 	bl	800ebe4 <commsSendString>
	commsSendString("COMM:");
 8002656:	481b      	ldr	r0, [pc, #108]	; (80026c4 <sendSystConf+0x12c>)
 8002658:	f00c fac4 	bl	800ebe4 <commsSendString>
	commsSendUint32(COMM_BUFFER_SIZE);
 800265c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002660:	f00c fa9e 	bl	800eba0 <commsSendUint32>
	commsSendString(":");
 8002664:	4620      	mov	r0, r4
 8002666:	f00c fabd 	bl	800ebe4 <commsSendString>
	commsSendUint32(UART_SPEED);
 800266a:	f44f 2061 	mov.w	r0, #921600	; 0xe1000
 800266e:	f00c fa97 	bl	800eba0 <commsSendUint32>
	commsSendString(":");
 8002672:	4620      	mov	r0, r4
 8002674:	f00c fab6 	bl	800ebe4 <commsSendString>
	commsSendString(USART_TX_PIN_STR);
 8002678:	4813      	ldr	r0, [pc, #76]	; (80026c8 <sendSystConf+0x130>)
 800267a:	f00c fab3 	bl	800ebe4 <commsSendString>
	commsSendString(":");
 800267e:	4620      	mov	r0, r4
 8002680:	f00c fab0 	bl	800ebe4 <commsSendString>
	commsSendString(USART_RX_PIN_STR);
 8002684:	4811      	ldr	r0, [pc, #68]	; (80026cc <sendSystConf+0x134>)
 8002686:	f00c faad 	bl	800ebe4 <commsSendString>
	commsSendString(":");
 800268a:	4620      	mov	r0, r4
	commsSendString(":");
	commsSendString(USB_DM_PIN_STR);
	commsSendString(":");
#endif

}
 800268c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	commsSendString(":");
 8002690:	f00c baa8 	b.w	800ebe4 <commsSendString>
 8002694:	08014ecc 	.word	0x08014ecc
 8002698:	08014f30 	.word	0x08014f30
 800269c:	08014ed4 	.word	0x08014ed4
 80026a0:	08014edc 	.word	0x08014edc
 80026a4:	08014eec 	.word	0x08014eec
 80026a8:	08014ef4 	.word	0x08014ef4
 80026ac:	1ffff7ac 	.word	0x1ffff7ac
 80026b0:	08014f00 	.word	0x08014f00
 80026b4:	08014f08 	.word	0x08014f08
 80026b8:	08014f10 	.word	0x08014f10
 80026bc:	08014f1c 	.word	0x08014f1c
 80026c0:	08014f24 	.word	0x08014f24
 80026c4:	08014f2c 	.word	0x08014f2c
 80026c8:	08014f34 	.word	0x08014f34
 80026cc:	08014f3c 	.word	0x08014f3c

080026d0 <sendScopeConf>:
/**
 * @brief  Send Scope configuration.
 * @param  None
 * @retval None
 */
void sendScopeConf(){
 80026d0:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	commsSendString(STR_CONFIG);
 80026d2:	4821      	ldr	r0, [pc, #132]	; (8002758 <sendScopeConf+0x88>)
			break;
		case 1:
			commsSendString(SCOPE_CH2_PIN_STR);
			break;
		case 2:
			commsSendString(SCOPE_CH3_PIN_STR);
 80026d4:	4e21      	ldr	r6, [pc, #132]	; (800275c <sendScopeConf+0x8c>)
			break;
		case 3:
			commsSendString(SCOPE_CH4_PIN_STR);
 80026d6:	4d22      	ldr	r5, [pc, #136]	; (8002760 <sendScopeConf+0x90>)
			commsSendString(SCOPE_CH2_PIN_STR);
 80026d8:	4c22      	ldr	r4, [pc, #136]	; (8002764 <sendScopeConf+0x94>)
void sendScopeConf(){
 80026da:	b082      	sub	sp, #8
	commsSendString(STR_CONFIG);
 80026dc:	f00c fa82 	bl	800ebe4 <commsSendString>
	commsSendUint32(MAX_SAMPLING_FREQ_12B);
 80026e0:	4821      	ldr	r0, [pc, #132]	; (8002768 <sendScopeConf+0x98>)
 80026e2:	f00c fa5d 	bl	800eba0 <commsSendUint32>
	commsSendUint32(MAX_SCOPE_BUFF_SIZE);
 80026e6:	f247 5030 	movw	r0, #30000	; 0x7530
 80026ea:	f00c fa59 	bl	800eba0 <commsSendUint32>
	commsSendUint32(MAX_ADC_CHANNELS);
 80026ee:	2004      	movs	r0, #4
 80026f0:	f00c fa56 	bl	800eba0 <commsSendUint32>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 80026f4:	2300      	movs	r3, #0
 80026f6:	f88d 3007 	strb.w	r3, [sp, #7]
 80026fa:	e00e      	b.n	800271a <sendScopeConf+0x4a>
		switch(i){
 80026fc:	2b03      	cmp	r3, #3
			commsSendString(SCOPE_CH1_PIN_STR);
 80026fe:	481b      	ldr	r0, [pc, #108]	; (800276c <sendScopeConf+0x9c>)
		switch(i){
 8002700:	d015      	beq.n	800272e <sendScopeConf+0x5e>
 8002702:	2b01      	cmp	r3, #1
 8002704:	d00f      	beq.n	8002726 <sendScopeConf+0x56>
			commsSendString(SCOPE_CH4_PIN_STR);
 8002706:	f00c fa6d 	bl	800ebe4 <commsSendString>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 800270a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800270e:	3301      	adds	r3, #1
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b03      	cmp	r3, #3
 8002714:	f88d 3007 	strb.w	r3, [sp, #7]
 8002718:	d80b      	bhi.n	8002732 <sendScopeConf+0x62>
		switch(i){
 800271a:	2b02      	cmp	r3, #2
 800271c:	d1ee      	bne.n	80026fc <sendScopeConf+0x2c>
			commsSendString(SCOPE_CH3_PIN_STR);
 800271e:	4630      	mov	r0, r6
 8002720:	f00c fa60 	bl	800ebe4 <commsSendString>
			break;
 8002724:	e7f1      	b.n	800270a <sendScopeConf+0x3a>
			commsSendString(SCOPE_CH2_PIN_STR);
 8002726:	4620      	mov	r0, r4
 8002728:	f00c fa5c 	bl	800ebe4 <commsSendString>
			break;
 800272c:	e7ed      	b.n	800270a <sendScopeConf+0x3a>
			commsSendString(SCOPE_CH4_PIN_STR);
 800272e:	4628      	mov	r0, r5
 8002730:	e7e9      	b.n	8002706 <sendScopeConf+0x36>
			break;
		}
	}
	commsSendUint32(SCOPE_VREF);
 8002732:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002736:	f00c fa33 	bl	800eba0 <commsSendUint32>
	commsSendUint32(SCOPE_VREF_INT);
 800273a:	4b0d      	ldr	r3, [pc, #52]	; (8002770 <sendScopeConf+0xa0>)
 800273c:	8818      	ldrh	r0, [r3, #0]
 800273e:	f00c fa2f 	bl	800eba0 <commsSendUint32>
	commsSendBuff((uint8_t*)scopeGetRanges(&i),i);
 8002742:	f10d 0007 	add.w	r0, sp, #7
 8002746:	f002 fdf3 	bl	8005330 <scopeGetRanges>
 800274a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800274e:	f00c fa3f 	bl	800ebd0 <commsSendBuff>
}
 8002752:	b002      	add	sp, #8
 8002754:	bd70      	pop	{r4, r5, r6, pc}
 8002756:	bf00      	nop
 8002758:	08014ed4 	.word	0x08014ed4
 800275c:	08014e84 	.word	0x08014e84
 8002760:	08014e8c 	.word	0x08014e8c
 8002764:	08014e7c 	.word	0x08014e7c
 8002768:	003d0900 	.word	0x003d0900
 800276c:	08014e74 	.word	0x08014e74
 8002770:	1ffff7ba 	.word	0x1ffff7ba

08002774 <sendScopeInputs>:
/**
 * @brief  Send Scope input channels.
 * @param  None
 * @retval None
 */
void sendScopeInputs(){
 8002774:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t i,j;
	commsSendString("INP_");
 8002778:	482b      	ldr	r0, [pc, #172]	; (8002828 <sendScopeInputs+0xb4>)
 800277a:	4f2c      	ldr	r7, [pc, #176]	; (800282c <sendScopeInputs+0xb8>)
	if(MAX_ADC_CHANNELS>=4){
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
	}

	for (i=0;i<MAX_ADC_CHANNELS;i++){
		commsSendString("/");
 800277c:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 8002838 <sendScopeInputs+0xc4>
				break;
			case 1:
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
				break;
			case 2:
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 8002780:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002840 <sendScopeInputs+0xcc>
				break;
			case 3:
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 8002784:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8002844 <sendScopeInputs+0xd0>
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 8002788:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8002848 <sendScopeInputs+0xd4>
	commsSendString("INP_");
 800278c:	f00c fa2a 	bl	800ebe4 <commsSendString>
		commsSend(ANALOG_DEFAULT_INPUTS[0]);
 8002790:	2002      	movs	r0, #2
 8002792:	f00c fa03 	bl	800eb9c <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[1]);
 8002796:	2004      	movs	r0, #4
 8002798:	f00c fa00 	bl	800eb9c <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[2]);
 800279c:	2002      	movs	r0, #2
 800279e:	f00c f9fd 	bl	800eb9c <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
 80027a2:	2001      	movs	r0, #1
 80027a4:	f00c f9fa 	bl	800eb9c <commsSend>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 80027a8:	2500      	movs	r5, #0
		commsSendString("/");
 80027aa:	4658      	mov	r0, fp
 80027ac:	f00c fa1a 	bl	800ebe4 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 80027b0:	f817 6b01 	ldrb.w	r6, [r7], #1
 80027b4:	b316      	cbz	r6, 80027fc <sendScopeInputs+0x88>
 80027b6:	2400      	movs	r4, #0
 80027b8:	1c63      	adds	r3, r4, #1
			switch(i){
 80027ba:	2d02      	cmp	r5, #2
 80027bc:	4622      	mov	r2, r4
 80027be:	b2dc      	uxtb	r4, r3
 80027c0:	d016      	beq.n	80027f0 <sendScopeInputs+0x7c>
 80027c2:	2d03      	cmp	r5, #3
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 80027c4:	4b1a      	ldr	r3, [pc, #104]	; (8002830 <sendScopeInputs+0xbc>)
			switch(i){
 80027c6:	d025      	beq.n	8002814 <sendScopeInputs+0xa0>
 80027c8:	2d01      	cmp	r5, #1
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 80027ca:	bf14      	ite	ne
 80027cc:	f853 0022 	ldrne.w	r0, [r3, r2, lsl #2]
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 80027d0:	f858 0022 	ldreq.w	r0, [r8, r2, lsl #2]
 80027d4:	f00c fa06 	bl	800ebe4 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 80027d8:	42a6      	cmp	r6, r4
 80027da:	d90f      	bls.n	80027fc <sendScopeInputs+0x88>
			if(j>0){
 80027dc:	2c00      	cmp	r4, #0
 80027de:	d0eb      	beq.n	80027b8 <sendScopeInputs+0x44>
				commsSendString(":");
 80027e0:	4814      	ldr	r0, [pc, #80]	; (8002834 <sendScopeInputs+0xc0>)
 80027e2:	f00c f9ff 	bl	800ebe4 <commsSendString>
 80027e6:	1c63      	adds	r3, r4, #1
			switch(i){
 80027e8:	2d02      	cmp	r5, #2
 80027ea:	4622      	mov	r2, r4
 80027ec:	b2dc      	uxtb	r4, r3
 80027ee:	d1e8      	bne.n	80027c2 <sendScopeInputs+0x4e>
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 80027f0:	f85a 0022 	ldr.w	r0, [sl, r2, lsl #2]
 80027f4:	f00c f9f6 	bl	800ebe4 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 80027f8:	42a6      	cmp	r6, r4
 80027fa:	d8ef      	bhi.n	80027dc <sendScopeInputs+0x68>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 80027fc:	3501      	adds	r5, #1
 80027fe:	b2ed      	uxtb	r5, r5
 8002800:	2d04      	cmp	r5, #4
 8002802:	d1d2      	bne.n	80027aa <sendScopeInputs+0x36>
				break;
			}
		}
	}
	commsSendString("/");
 8002804:	480c      	ldr	r0, [pc, #48]	; (8002838 <sendScopeInputs+0xc4>)
 8002806:	f00c f9ed 	bl	800ebe4 <commsSendString>
	commsSendString(";");
 800280a:	480c      	ldr	r0, [pc, #48]	; (800283c <sendScopeInputs+0xc8>)
}
 800280c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	commsSendString(";");
 8002810:	f00c b9e8 	b.w	800ebe4 <commsSendString>
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 8002814:	f859 0022 	ldr.w	r0, [r9, r2, lsl #2]
 8002818:	f00c f9e4 	bl	800ebe4 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 800281c:	42a6      	cmp	r6, r4
 800281e:	d9f1      	bls.n	8002804 <sendScopeInputs+0x90>
			if(j>0){
 8002820:	2c00      	cmp	r4, #0
 8002822:	d0c9      	beq.n	80027b8 <sendScopeInputs+0x44>
 8002824:	e7dc      	b.n	80027e0 <sendScopeInputs+0x6c>
 8002826:	bf00      	nop
 8002828:	08014e94 	.word	0x08014e94
 800282c:	08014db8 	.word	0x08014db8
 8002830:	08014c74 	.word	0x08014c74
 8002834:	08014f30 	.word	0x08014f30
 8002838:	08014e9c 	.word	0x08014e9c
 800283c:	08014ea0 	.word	0x08014ea0
 8002840:	08014cc0 	.word	0x08014cc0
 8002844:	08014cd0 	.word	0x08014cd0
 8002848:	08014c98 	.word	0x08014c98

0800284c <sendLogAnlysConf>:
}
#endif //USE_SYNC_PWM

#ifdef USE_LOG_ANLYS
void sendLogAnlysConf(void)
{
 800284c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t i;
	commsSendString("LOGA");
 8002850:	4823      	ldr	r0, [pc, #140]	; (80028e0 <sendLogAnlysConf+0x94>)
			break;
		case 5:
			commsSendString(LOG_ANLYS_PIN_CH6);
			break;
		case 6:
			commsSendString(LOG_ANLYS_PIN_CH7);
 8002852:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800290c <sendLogAnlysConf+0xc0>
			commsSendString(LOG_ANLYS_PIN_CH6);
 8002856:	4f23      	ldr	r7, [pc, #140]	; (80028e4 <sendLogAnlysConf+0x98>)
			commsSendString(LOG_ANLYS_PIN_CH5);
 8002858:	4e23      	ldr	r6, [pc, #140]	; (80028e8 <sendLogAnlysConf+0x9c>)
	commsSendString("LOGA");
 800285a:	f00c f9c3 	bl	800ebe4 <commsSendString>
	commsSendUint32(LOG_ANLYS_POSTTRIG_PERIPH_CLOCK);
 800285e:	4823      	ldr	r0, [pc, #140]	; (80028ec <sendLogAnlysConf+0xa0>)
 8002860:	f00c f99e 	bl	800eba0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_TIMEBASE_PERIPH_CLOCK);
 8002864:	4822      	ldr	r0, [pc, #136]	; (80028f0 <sendLogAnlysConf+0xa4>)
 8002866:	f00c f99b 	bl	800eba0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_SAMPLING_FREQ);
 800286a:	4822      	ldr	r0, [pc, #136]	; (80028f4 <sendLogAnlysConf+0xa8>)
 800286c:	f00c f998 	bl	800eba0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_BUFFER_LENGTH);
 8002870:	f644 6020 	movw	r0, #20000	; 0x4e20
 8002874:	f00c f994 	bl	800eba0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_CHANNELS_NUM);
 8002878:	2008      	movs	r0, #8
 800287a:	f00c f991 	bl	800eba0 <commsSendUint32>
 800287e:	2400      	movs	r4, #0
 8002880:	b2e5      	uxtb	r5, r4
		switch(i){
 8002882:	1e6b      	subs	r3, r5, #1
 8002884:	2b06      	cmp	r3, #6
 8002886:	d805      	bhi.n	8002894 <sendLogAnlysConf+0x48>
 8002888:	e8df f003 	tbb	[pc, r3]
 800288c:	13171b1f 	.word	0x13171b1f
 8002890:	0b0f      	.short	0x0b0f
 8002892:	23          	.byte	0x23
 8002893:	00          	.byte	0x00
			commsSendString(LOG_ANLYS_PIN_CH1);
 8002894:	4818      	ldr	r0, [pc, #96]	; (80028f8 <sendLogAnlysConf+0xac>)
 8002896:	f00c f9a5 	bl	800ebe4 <commsSendString>
	for (i=0;i<LOG_ANLYS_CHANNELS_NUM;i++){
 800289a:	2d07      	cmp	r5, #7
 800289c:	d01e      	beq.n	80028dc <sendLogAnlysConf+0x90>
 800289e:	3401      	adds	r4, #1
 80028a0:	e7ee      	b.n	8002880 <sendLogAnlysConf+0x34>
			commsSendString(LOG_ANLYS_PIN_CH7);
 80028a2:	4640      	mov	r0, r8
 80028a4:	f00c f99e 	bl	800ebe4 <commsSendString>
			break;
 80028a8:	e7f9      	b.n	800289e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH6);
 80028aa:	4638      	mov	r0, r7
 80028ac:	f00c f99a 	bl	800ebe4 <commsSendString>
			break;
 80028b0:	e7f5      	b.n	800289e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH5);
 80028b2:	4630      	mov	r0, r6
 80028b4:	f00c f996 	bl	800ebe4 <commsSendString>
			break;
 80028b8:	e7f1      	b.n	800289e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH4);
 80028ba:	4810      	ldr	r0, [pc, #64]	; (80028fc <sendLogAnlysConf+0xb0>)
 80028bc:	f00c f992 	bl	800ebe4 <commsSendString>
			break;
 80028c0:	e7ed      	b.n	800289e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH3);
 80028c2:	480f      	ldr	r0, [pc, #60]	; (8002900 <sendLogAnlysConf+0xb4>)
 80028c4:	f00c f98e 	bl	800ebe4 <commsSendString>
			break;
 80028c8:	e7e9      	b.n	800289e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH2);
 80028ca:	480e      	ldr	r0, [pc, #56]	; (8002904 <sendLogAnlysConf+0xb8>)
 80028cc:	f00c f98a 	bl	800ebe4 <commsSendString>
			break;
 80028d0:	e7e5      	b.n	800289e <sendLogAnlysConf+0x52>
		case 7:
			commsSendString(LOG_ANLYS_PIN_CH8);
 80028d2:	480d      	ldr	r0, [pc, #52]	; (8002908 <sendLogAnlysConf+0xbc>)
			break;
		}
	}	
}
 80028d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			commsSendString(LOG_ANLYS_PIN_CH8);
 80028d8:	f00c b984 	b.w	800ebe4 <commsSendString>
}
 80028dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028e0:	08014e2c 	.word	0x08014e2c
 80028e4:	08014e5c 	.word	0x08014e5c
 80028e8:	08014e54 	.word	0x08014e54
 80028ec:	044aa200 	.word	0x044aa200
 80028f0:	08954400 	.word	0x08954400
 80028f4:	02255100 	.word	0x02255100
 80028f8:	08014e34 	.word	0x08014e34
 80028fc:	08014e4c 	.word	0x08014e4c
 8002900:	08014e44 	.word	0x08014e44
 8002904:	08014e3c 	.word	0x08014e3c
 8002908:	08014e6c 	.word	0x08014e6c
 800290c:	08014e64 	.word	0x08014e64

08002910 <CommTask>:
void CommTask(void const *argument){
 8002910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002914:	b08d      	sub	sp, #52	; 0x34
	uint16_t message = 0xFFFF;
 8002916:	f64f 73ff 	movw	r3, #65535	; 0xffff
	messageQueue = xQueueCreate(50, sizeof(message)/sizeof(uint8_t));
 800291a:	2200      	movs	r2, #0
 800291c:	2102      	movs	r1, #2
 800291e:	2032      	movs	r0, #50	; 0x32
	uint16_t message = 0xFFFF;
 8002920:	f8ad 301c 	strh.w	r3, [sp, #28]
	messageQueue = xQueueCreate(50, sizeof(message)/sizeof(uint8_t));
 8002924:	f009 fcfe 	bl	800c324 <xQueueGenericCreate>
 8002928:	4ead      	ldr	r6, [pc, #692]	; (8002be0 <CommTask+0x2d0>)
	commsMutex = xSemaphoreCreateRecursiveMutex();
 800292a:	4fae      	ldr	r7, [pc, #696]	; (8002be4 <CommTask+0x2d4>)
	messageQueue = xQueueCreate(50, sizeof(message)/sizeof(uint8_t));
 800292c:	6030      	str	r0, [r6, #0]
	commsMutex = xSemaphoreCreateRecursiveMutex();
 800292e:	2004      	movs	r0, #4
 8002930:	f009 fefa 	bl	800c728 <xQueueCreateMutex>
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 8002934:	f04f 31ff 	mov.w	r1, #4294967295
	commsMutex = xSemaphoreCreateRecursiveMutex();
 8002938:	6038      	str	r0, [r7, #0]
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 800293a:	f00a f967 	bl	800cc0c <xQueueTakeMutexRecursive>
	MX_UART_Init();
 800293e:	f00f fa31 	bl	8011da4 <MX_UART_Init>
	comm.memory = commBuffMem;
 8002942:	4ba9      	ldr	r3, [pc, #676]	; (8002be8 <CommTask+0x2d8>)
 8002944:	4aa9      	ldr	r2, [pc, #676]	; (8002bec <CommTask+0x2dc>)
 8002946:	601a      	str	r2, [r3, #0]
	comm.bufferSize = COMM_BUFFER_SIZE;
 8002948:	f240 51dc 	movw	r1, #1500	; 0x5dc
	comm.readPointer = 0;
 800294c:	2200      	movs	r2, #0
	comm.bufferSize = COMM_BUFFER_SIZE;
 800294e:	6059      	str	r1, [r3, #4]
	xSemaphoreGiveRecursive(commsMutex);
 8002950:	6838      	ldr	r0, [r7, #0]
	comm.readPointer = 0;
 8002952:	811a      	strh	r2, [r3, #8]
	comm.state = BUFF_EMPTY;
 8002954:	729a      	strb	r2, [r3, #10]
	xSemaphoreGiveRecursive(commsMutex);
 8002956:	f009 ff1b 	bl	800c790 <xQueueGiveMutexRecursive>
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 800295a:	4ba5      	ldr	r3, [pc, #660]	; (8002bf0 <CommTask+0x2e0>)
 800295c:	f8df a31c 	ldr.w	sl, [pc, #796]	; 8002c7c <CommTask+0x36c>
 8002960:	f8df 831c 	ldr.w	r8, [pc, #796]	; 8002c80 <CommTask+0x370>
		commsSendUint32(STR_DELIMITER);
 8002964:	f8df b31c 	ldr.w	fp, [pc, #796]	; 8002c84 <CommTask+0x374>
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 8002968:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800296a:	ac08      	add	r4, sp, #32
 800296c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		xQueueReceive (messageQueue, &message, portMAX_DELAY);
 8002970:	2300      	movs	r3, #0
 8002972:	f04f 32ff 	mov.w	r2, #4294967295
 8002976:	a907      	add	r1, sp, #28
 8002978:	6830      	ldr	r0, [r6, #0]
 800297a:	f009 ffbf 	bl	800c8fc <xQueueGenericReceive>
		xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 800297e:	f04f 31ff 	mov.w	r1, #4294967295
 8002982:	6838      	ldr	r0, [r7, #0]
 8002984:	f00a f942 	bl	800cc0c <xQueueTakeMutexRecursive>
		switch(message){
 8002988:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800298c:	2b35      	cmp	r3, #53	; 0x35
 800298e:	f200 8302 	bhi.w	8002f96 <CommTask+0x686>
 8002992:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002996:	02f9      	.short	0x02f9
 8002998:	02bf02c2 	.word	0x02bf02c2
 800299c:	030002aa 	.word	0x030002aa
 80029a0:	03000282 	.word	0x03000282
 80029a4:	03000300 	.word	0x03000300
 80029a8:	03000300 	.word	0x03000300
 80029ac:	03000300 	.word	0x03000300
 80029b0:	02580300 	.word	0x02580300
 80029b4:	024c0252 	.word	0x024c0252
 80029b8:	03000300 	.word	0x03000300
 80029bc:	03000300 	.word	0x03000300
 80029c0:	011e0179 	.word	0x011e0179
 80029c4:	01110117 	.word	0x01110117
 80029c8:	03000300 	.word	0x03000300
 80029cc:	03000300 	.word	0x03000300
 80029d0:	00e80300 	.word	0x00e80300
 80029d4:	00a900bf 	.word	0x00a900bf
 80029d8:	03000300 	.word	0x03000300
 80029dc:	0091009d 	.word	0x0091009d
 80029e0:	03000300 	.word	0x03000300
 80029e4:	00850300 	.word	0x00850300
 80029e8:	00720079 	.word	0x00720079
 80029ec:	004f006b 	.word	0x004f006b
 80029f0:	03000300 	.word	0x03000300
 80029f4:	03000300 	.word	0x03000300
 80029f8:	03000043 	.word	0x03000043
 80029fc:	03000300 	.word	0x03000300
 8002a00:	0036      	.short	0x0036
			commsSendString(STR_SYSTEM);
 8002a02:	487c      	ldr	r0, [pc, #496]	; (8002bf4 <CommTask+0x2e4>)
 8002a04:	f00c f8ee 	bl	800ebe4 <commsSendString>
			commsSendString(STR_ACK);
 8002a08:	487b      	ldr	r0, [pc, #492]	; (8002bf8 <CommTask+0x2e8>)
 8002a0a:	f00c f8eb 	bl	800ebe4 <commsSendString>
		commsSendUint32(STR_DELIMITER);
 8002a0e:	4658      	mov	r0, fp
 8002a10:	f00c f8c6 	bl	800eba0 <commsSendUint32>
		xSemaphoreGiveRecursive(commsMutex);
 8002a14:	6838      	ldr	r0, [r7, #0]
 8002a16:	f009 febb 	bl	800c790 <xQueueGiveMutexRecursive>
		xQueueReceive (messageQueue, &message, portMAX_DELAY);
 8002a1a:	e7a9      	b.n	8002970 <CommTask+0x60>
			commsSendString(STR_SYNC_PWM);
 8002a1c:	4877      	ldr	r0, [pc, #476]	; (8002bfc <CommTask+0x2ec>)
 8002a1e:	f00c f8e1 	bl	800ebe4 <commsSendString>
			commsSendString(STR_SYNC_PWM_REAL_FREQ);
 8002a22:	4877      	ldr	r0, [pc, #476]	; (8002c00 <CommTask+0x2f0>)
 8002a24:	f00c f8de 	bl	800ebe4 <commsSendString>
			commsSendDouble(syncPwm.realPwmFreq);
 8002a28:	4b76      	ldr	r3, [pc, #472]	; (8002c04 <CommTask+0x2f4>)
 8002a2a:	ed93 0b06 	vldr	d0, [r3, #24]
 8002a2e:	f00c f8f3 	bl	800ec18 <commsSendDouble>
			break;
 8002a32:	e7ec      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SYNC_PWM);
 8002a34:	4871      	ldr	r0, [pc, #452]	; (8002bfc <CommTask+0x2ec>)
 8002a36:	f00c f8d5 	bl	800ebe4 <commsSendString>
	commsSendString("SYNP");		
 8002a3a:	4873      	ldr	r0, [pc, #460]	; (8002c08 <CommTask+0x2f8>)
 8002a3c:	f00c f8d2 	bl	800ebe4 <commsSendString>
	commsSendUint32(SYNC_PWM_TIM_PERIPH_CLOCK);
 8002a40:	4872      	ldr	r0, [pc, #456]	; (8002c0c <CommTask+0x2fc>)
 8002a42:	f00c f8ad 	bl	800eba0 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_FREQ);
 8002a46:	4872      	ldr	r0, [pc, #456]	; (8002c10 <CommTask+0x300>)
 8002a48:	f00c f8aa 	bl	800eba0 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_CHANNELS);
 8002a4c:	2004      	movs	r0, #4
 8002a4e:	f00c f8a7 	bl	800eba0 <commsSendUint32>
			commsSendString(SYNC_PWM_CH1_PIN);
 8002a52:	4870      	ldr	r0, [pc, #448]	; (8002c14 <CommTask+0x304>)
 8002a54:	f00c f8c6 	bl	800ebe4 <commsSendString>
			commsSendString(SYNC_PWM_CH2_PIN);
 8002a58:	486f      	ldr	r0, [pc, #444]	; (8002c18 <CommTask+0x308>)
 8002a5a:	f00c f8c3 	bl	800ebe4 <commsSendString>
			commsSendString(SYNC_PWM_CH3_PIN);
 8002a5e:	486f      	ldr	r0, [pc, #444]	; (8002c1c <CommTask+0x30c>)
 8002a60:	f00c f8c0 	bl	800ebe4 <commsSendString>
			commsSendString(SYNC_PWM_CH4_PIN);
 8002a64:	486e      	ldr	r0, [pc, #440]	; (8002c20 <CommTask+0x310>)
 8002a66:	f00c f8bd 	bl	800ebe4 <commsSendString>
 8002a6a:	e7d0      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002a6c:	486d      	ldr	r0, [pc, #436]	; (8002c24 <CommTask+0x314>)
 8002a6e:	f00c f8b9 	bl	800ebe4 <commsSendString>
			commsSendString(STR_GEN_OK);
 8002a72:	486d      	ldr	r0, [pc, #436]	; (8002c28 <CommTask+0x318>)
 8002a74:	f00c f8b6 	bl	800ebe4 <commsSendString>
			break;
 8002a78:	e7c9      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002a7a:	486a      	ldr	r0, [pc, #424]	; (8002c24 <CommTask+0x314>)
 8002a7c:	f00c f8b2 	bl	800ebe4 <commsSendString>
			commsSendString(STR_GEN_NEXT);
 8002a80:	486a      	ldr	r0, [pc, #424]	; (8002c2c <CommTask+0x31c>)
 8002a82:	f00c f8af 	bl	800ebe4 <commsSendString>
			break;
 8002a86:	e7c2      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002a88:	4866      	ldr	r0, [pc, #408]	; (8002c24 <CommTask+0x314>)
 8002a8a:	f00c f8ab 	bl	800ebe4 <commsSendString>
			commsSendString(STR_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2);
 8002a8e:	4868      	ldr	r0, [pc, #416]	; (8002c30 <CommTask+0x320>)
 8002a90:	f00c f8a8 	bl	800ebe4 <commsSendString>
			commsSendUint32(genGetRealSmplFreq(2));
 8002a94:	2002      	movs	r0, #2
 8002a96:	f001 fa97 	bl	8003fc8 <genGetRealSmplFreq>
 8002a9a:	f00c f881 	bl	800eba0 <commsSendUint32>
			break;
 8002a9e:	e7b6      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002aa0:	4860      	ldr	r0, [pc, #384]	; (8002c24 <CommTask+0x314>)
 8002aa2:	f00c f89f 	bl	800ebe4 <commsSendString>
			commsSendString(STR_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH1);
 8002aa6:	4863      	ldr	r0, [pc, #396]	; (8002c34 <CommTask+0x324>)
 8002aa8:	f00c f89c 	bl	800ebe4 <commsSendString>
			commsSendUint32(genGetRealSmplFreq(1));
 8002aac:	2001      	movs	r0, #1
 8002aae:	f001 fa8b 	bl	8003fc8 <genGetRealSmplFreq>
 8002ab2:	f00c f875 	bl	800eba0 <commsSendUint32>
			break;
 8002ab6:	e7aa      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002ab8:	485a      	ldr	r0, [pc, #360]	; (8002c24 <CommTask+0x314>)
 8002aba:	f00c f893 	bl	800ebe4 <commsSendString>
			commsSendString(STR_GEN_PWM_REAL_FREQ_CH2);
 8002abe:	485e      	ldr	r0, [pc, #376]	; (8002c38 <CommTask+0x328>)
 8002ac0:	f00c f890 	bl	800ebe4 <commsSendString>
			commsSendDouble(generator.realPwmFreqCh2);
 8002ac4:	4b5d      	ldr	r3, [pc, #372]	; (8002c3c <CommTask+0x32c>)
 8002ac6:	ed93 0b08 	vldr	d0, [r3, #32]
 8002aca:	f00c f8a5 	bl	800ec18 <commsSendDouble>
			break;
 8002ace:	e79e      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002ad0:	4854      	ldr	r0, [pc, #336]	; (8002c24 <CommTask+0x314>)
 8002ad2:	f00c f887 	bl	800ebe4 <commsSendString>
			commsSendString(STR_GEN_PWM_REAL_FREQ_CH1);
 8002ad6:	485a      	ldr	r0, [pc, #360]	; (8002c40 <CommTask+0x330>)
 8002ad8:	f00c f884 	bl	800ebe4 <commsSendString>
			commsSendDouble(generator.realPwmFreqCh1);
 8002adc:	4b57      	ldr	r3, [pc, #348]	; (8002c3c <CommTask+0x32c>)
 8002ade:	ed93 0b06 	vldr	d0, [r3, #24]
 8002ae2:	f00c f899 	bl	800ec18 <commsSendDouble>
			break;
 8002ae6:	e792      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002ae8:	484e      	ldr	r0, [pc, #312]	; (8002c24 <CommTask+0x314>)
 8002aea:	f00c f87b 	bl	800ebe4 <commsSendString>
	commsSendString("GENP");		
 8002aee:	4855      	ldr	r0, [pc, #340]	; (8002c44 <CommTask+0x334>)
 8002af0:	f00c f878 	bl	800ebe4 <commsSendString>
	commsSendUint32(MAX_GEN_PWM_CHANNELS);
 8002af4:	2002      	movs	r0, #2
 8002af6:	f00c f853 	bl	800eba0 <commsSendUint32>
	commsSendUint32(GEN_PWM_CH1_TIM_PERIPH_CLOCK);
 8002afa:	4853      	ldr	r0, [pc, #332]	; (8002c48 <CommTask+0x338>)
 8002afc:	f00c f850 	bl	800eba0 <commsSendUint32>
	commsSendUint32(GEN_PWM_CH2_TIM_PERIPH_CLOCK);
 8002b00:	4842      	ldr	r0, [pc, #264]	; (8002c0c <CommTask+0x2fc>)
 8002b02:	f00c f84d 	bl	800eba0 <commsSendUint32>
			commsSendString(GEN_PWM_CH1_PIN);
 8002b06:	4851      	ldr	r0, [pc, #324]	; (8002c4c <CommTask+0x33c>)
 8002b08:	f00c f86c 	bl	800ebe4 <commsSendString>
			commsSendString(GEN_PWM_CH2_PIN);
 8002b0c:	4850      	ldr	r0, [pc, #320]	; (8002c50 <CommTask+0x340>)
 8002b0e:	f00c f869 	bl	800ebe4 <commsSendString>
 8002b12:	e77c      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_GENERATOR);
 8002b14:	4843      	ldr	r0, [pc, #268]	; (8002c24 <CommTask+0x314>)
 8002b16:	f00c f865 	bl	800ebe4 <commsSendString>
	commsSendString("GEN_");
 8002b1a:	4842      	ldr	r0, [pc, #264]	; (8002c24 <CommTask+0x314>)
 8002b1c:	f00c f862 	bl	800ebe4 <commsSendString>
	commsSendUint32(MAX_GENERATING_FREQ);
 8002b20:	484c      	ldr	r0, [pc, #304]	; (8002c54 <CommTask+0x344>)
 8002b22:	f00c f83d 	bl	800eba0 <commsSendUint32>
	commsSendUint32(MAX_GENERATOR_BUFF_SIZE);
 8002b26:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8002b2a:	f00c f839 	bl	800eba0 <commsSendUint32>
	commsSendUint32(DAC_DATA_DEPTH);
 8002b2e:	200c      	movs	r0, #12
 8002b30:	f00c f836 	bl	800eba0 <commsSendUint32>
	commsSendUint32(MAX_DAC_CHANNELS);
 8002b34:	2002      	movs	r0, #2
 8002b36:	f00c f833 	bl	800eba0 <commsSendUint32>
			commsSendString(GEN_CH1_PIN_STR);
 8002b3a:	4847      	ldr	r0, [pc, #284]	; (8002c58 <CommTask+0x348>)
 8002b3c:	f00c f852 	bl	800ebe4 <commsSendString>
			commsSendString(GEN_CH2_PIN_STR);
 8002b40:	4846      	ldr	r0, [pc, #280]	; (8002c5c <CommTask+0x34c>)
 8002b42:	f00c f84f 	bl	800ebe4 <commsSendString>
	commsSendUint32(0);
 8002b46:	2000      	movs	r0, #0
 8002b48:	f00c f82a 	bl	800eba0 <commsSendUint32>
	commsSendUint32(GEN_VREF);
 8002b4c:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002b50:	f00c f826 	bl	800eba0 <commsSendUint32>
	commsSendUint32(GEN_VDDA);
 8002b54:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002b58:	f00c f822 	bl	800eba0 <commsSendUint32>
	commsSendUint32(GEN_VREF_INT);
 8002b5c:	f240 40ba 	movw	r0, #1210	; 0x4ba
 8002b60:	f00c f81e 	bl	800eba0 <commsSendUint32>
 8002b64:	e753      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_LOGIC_ANLYS);
 8002b66:	483e      	ldr	r0, [pc, #248]	; (8002c60 <CommTask+0x350>)
 8002b68:	f00c f83c 	bl	800ebe4 <commsSendString>
			logAnlys.state = LOGA_DATA_SENDING;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	f888 3012 	strb.w	r3, [r8, #18]
			if(logAnlys.trigOccur == TRIG_OCCURRED){
 8002b72:	f898 3017 	ldrb.w	r3, [r8, #23]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 8215 	beq.w	8002fa6 <CommTask+0x696>
			commsSendString(STR_LOG_ANLYS_DATA_LENGTH);				
 8002b7c:	4839      	ldr	r0, [pc, #228]	; (8002c64 <CommTask+0x354>)
 8002b7e:	f00c f831 	bl	800ebe4 <commsSendString>
			commsSendUint32(logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2);				
 8002b82:	f8b8 0010 	ldrh.w	r0, [r8, #16]
 8002b86:	f500 70c8 	add.w	r0, r0, #400	; 0x190
 8002b8a:	0040      	lsls	r0, r0, #1
 8002b8c:	f00c f808 	bl	800eba0 <commsSendUint32>
			commsSendString(STR_LOG_ANLYS_DATA);
 8002b90:	4835      	ldr	r0, [pc, #212]	; (8002c68 <CommTask+0x358>)
 8002b92:	f00c f827 	bl	800ebe4 <commsSendString>
			HAL_UART_Transmit(&huart2, (uint8_t *)logAnlys.bufferMemory, logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2, 10000);			
 8002b96:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8002b9a:	f8b8 2010 	ldrh.w	r2, [r8, #16]
 8002b9e:	4833      	ldr	r0, [pc, #204]	; (8002c6c <CommTask+0x35c>)
 8002ba0:	f502 72c8 	add.w	r2, r2, #400	; 0x190
 8002ba4:	0052      	lsls	r2, r2, #1
 8002ba6:	f242 7310 	movw	r3, #10000	; 0x2710
 8002baa:	b292      	uxth	r2, r2
 8002bac:	f008 ffd6 	bl	800bb5c <HAL_UART_Transmit>
			logAnlys.state = LOGA_DATA_SENT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	f888 3012 	strb.w	r3, [r8, #18]
			break;
 8002bb6:	e72a      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_LOGIC_ANLYS);
 8002bb8:	4829      	ldr	r0, [pc, #164]	; (8002c60 <CommTask+0x350>)
 8002bba:	f00c f813 	bl	800ebe4 <commsSendString>
			sendLogAnlysConf();
 8002bbe:	f7ff fe45 	bl	800284c <sendLogAnlysConf>
			break;
 8002bc2:	e724      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SCOPE);
 8002bc4:	482a      	ldr	r0, [pc, #168]	; (8002c70 <CommTask+0x360>)
 8002bc6:	f00c f80d 	bl	800ebe4 <commsSendString>
			commsSendString(STR_SCOPE_SMPL);
 8002bca:	482a      	ldr	r0, [pc, #168]	; (8002c74 <CommTask+0x364>)
 8002bcc:	f00c f80a 	bl	800ebe4 <commsSendString>
			break;
 8002bd0:	e71d      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SCOPE);
 8002bd2:	4827      	ldr	r0, [pc, #156]	; (8002c70 <CommTask+0x360>)
 8002bd4:	f00c f806 	bl	800ebe4 <commsSendString>
			commsSendString(STR_SCOPE_TRIG);
 8002bd8:	4827      	ldr	r0, [pc, #156]	; (8002c78 <CommTask+0x368>)
 8002bda:	f00c f803 	bl	800ebe4 <commsSendString>
			break;
 8002bde:	e716      	b.n	8002a0e <CommTask+0xfe>
 8002be0:	20004cb4 	.word	0x20004cb4
 8002be4:	200007f4 	.word	0x200007f4
 8002be8:	2000020c 	.word	0x2000020c
 8002bec:	20000218 	.word	0x20000218
 8002bf0:	08014b88 	.word	0x08014b88
 8002bf4:	08014ecc 	.word	0x08014ecc
 8002bf8:	08014da0 	.word	0x08014da0
 8002bfc:	08014d60 	.word	0x08014d60
 8002c00:	08014d68 	.word	0x08014d68
 8002c04:	2000e710 	.word	0x2000e710
 8002c08:	08014ea4 	.word	0x08014ea4
 8002c0c:	044aa200 	.word	0x044aa200
 8002c10:	000186a0 	.word	0x000186a0
 8002c14:	08014eac 	.word	0x08014eac
 8002c18:	08014eb4 	.word	0x08014eb4
 8002c1c:	08014ebc 	.word	0x08014ebc
 8002c20:	08014ec4 	.word	0x08014ec4
 8002c24:	08014dfc 	.word	0x08014dfc
 8002c28:	08014d98 	.word	0x08014d98
 8002c2c:	08014d90 	.word	0x08014d90
 8002c30:	08014cf8 	.word	0x08014cf8
 8002c34:	08014cf0 	.word	0x08014cf0
 8002c38:	08014d08 	.word	0x08014d08
 8002c3c:	200050a0 	.word	0x200050a0
 8002c40:	08014d00 	.word	0x08014d00
 8002c44:	08014e14 	.word	0x08014e14
 8002c48:	08954400 	.word	0x08954400
 8002c4c:	08014e1c 	.word	0x08014e1c
 8002c50:	08014e24 	.word	0x08014e24
 8002c54:	001e8480 	.word	0x001e8480
 8002c58:	08014e04 	.word	0x08014e04
 8002c5c:	08014e0c 	.word	0x08014e0c
 8002c60:	08014d70 	.word	0x08014d70
 8002c64:	08014d80 	.word	0x08014d80
 8002c68:	08014d88 	.word	0x08014d88
 8002c6c:	2000efb4 	.word	0x2000efb4
 8002c70:	08014ce0 	.word	0x08014ce0
 8002c74:	08014db0 	.word	0x08014db0
 8002c78:	08014da8 	.word	0x08014da8
 8002c7c:	20004cc8 	.word	0x20004cc8
 8002c80:	20007028 	.word	0x20007028
 8002c84:	cafefade 	.word	0xcafefade
			if(getScopeState() == SCOPE_DATA_SENDING){
 8002c88:	f002 f88c 	bl	8004da4 <getScopeState>
 8002c8c:	2804      	cmp	r0, #4
 8002c8e:	f47f aebe 	bne.w	8002a0e <CommTask+0xfe>
				commsSendString(STR_SCOPE);
 8002c92:	48ca      	ldr	r0, [pc, #808]	; (8002fbc <CommTask+0x6ac>)
 8002c94:	f00b ffa6 	bl	800ebe4 <commsSendString>
				oneChanMemSize=getOneChanMemSize();
 8002c98:	f002 f866 	bl	8004d68 <getOneChanMemSize>
 8002c9c:	4605      	mov	r5, r0
				dataLength = getSamples();
 8002c9e:	f002 f86f 	bl	8004d80 <getSamples>
 8002ca2:	9001      	str	r0, [sp, #4]
				adcRes = getADCRes();
 8002ca4:	f002 f872 	bl	8004d8c <getADCRes>
 8002ca8:	4604      	mov	r4, r0
				channels=GetNumOfChannels();
 8002caa:	f002 f84f 	bl	8004d4c <GetNumOfChannels>
 8002cae:	9003      	str	r0, [sp, #12]
				j=scopeGetRealSmplFreq();
 8002cb0:	f002 fa74 	bl	800519c <scopeGetRealSmplFreq>
				if(adcRes>8){
 8002cb4:	2c08      	cmp	r4, #8
				header[4]=(uint8_t)(j>>24);
 8002cb6:	ea4f 6210 	mov.w	r2, r0, lsr #24
				header[5]=(uint8_t)(j>>16);
 8002cba:	ea4f 4310 	mov.w	r3, r0, lsr #16
				header[7]=(uint8_t)(j);
 8002cbe:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
				header[6]=(uint8_t)(j>>8);
 8002cc2:	ea4f 2010 	mov.w	r0, r0, lsr #8
				header[4]=(uint8_t)(j>>24);
 8002cc6:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
				header[5]=(uint8_t)(j>>16);
 8002cca:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
				header[6]=(uint8_t)(j>>8);
 8002cce:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
				if(adcRes>8){
 8002cd2:	f240 81fd 	bls.w	80030d0 <CommTask+0x7c0>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002cd6:	f002 f84d 	bl	8004d74 <getTriggerIndex>
 8002cda:	4681      	mov	r9, r0
 8002cdc:	f002 f850 	bl	8004d80 <getSamples>
 8002ce0:	9000      	str	r0, [sp, #0]
 8002ce2:	f002 f859 	bl	8004d98 <getPretrigger>
 8002ce6:	9b00      	ldr	r3, [sp, #0]
					dataLength*=2;
 8002ce8:	9a01      	ldr	r2, [sp, #4]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002cea:	fb03 f300 	mul.w	r3, r3, r0
 8002cee:	eba9 4313 	sub.w	r3, r9, r3, lsr #16
 8002cf2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
					dataLength*=2;
 8002cf6:	0052      	lsls	r2, r2, #1
 8002cf8:	9201      	str	r2, [sp, #4]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002cfa:	fbb3 f2f5 	udiv	r2, r3, r5
 8002cfe:	fb05 3312 	mls	r3, r5, r2, r3
 8002d02:	9300      	str	r3, [sp, #0]
				header[9]=(uint8_t)(dataLength >> 24);
 8002d04:	9901      	ldr	r1, [sp, #4]
				header[15]=channels;
 8002d06:	9803      	ldr	r0, [sp, #12]
 8002d08:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
				if(j+dataLength>oneChanMemSize){
 8002d0c:	9800      	ldr	r0, [sp, #0]
				header[8]=(uint8_t)adcRes;	
 8002d0e:	f88d 4028 	strb.w	r4, [sp, #40]	; 0x28
				header[10]=(uint8_t)(dataLength >> 16);
 8002d12:	0c0b      	lsrs	r3, r1, #16
				header[9]=(uint8_t)(dataLength >> 24);
 8002d14:	0e0a      	lsrs	r2, r1, #24
				header[10]=(uint8_t)(dataLength >> 16);
 8002d16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
				if(j+dataLength>oneChanMemSize){
 8002d1a:	180b      	adds	r3, r1, r0
				header[9]=(uint8_t)(dataLength >> 24);
 8002d1c:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
				if(j+dataLength>oneChanMemSize){
 8002d20:	42ab      	cmp	r3, r5
				header[11]=(uint8_t)(dataLength >> 8);
 8002d22:	ea4f 2211 	mov.w	r2, r1, lsr #8
				header[12]=(uint8_t)dataLength;
 8002d26:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
				header[11]=(uint8_t)(dataLength >> 8);
 8002d2a:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
				if(j+dataLength>oneChanMemSize){
 8002d2e:	f240 81cc 	bls.w	80030ca <CommTask+0x7ba>
					dataLenFirst=oneChanMemSize-j;
 8002d32:	1a2d      	subs	r5, r5, r0
					dataLenSecond=dataLength-dataLenFirst;
 8002d34:	1b4b      	subs	r3, r1, r5
					dataLenFirst=oneChanMemSize-j;
 8002d36:	e9cd 5301 	strd	r5, r3, [sp, #4]
				for(i=0;i<channels;i++){
 8002d3a:	9b03      	ldr	r3, [sp, #12]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d066      	beq.n	8002e0e <CommTask+0x4fe>
						commsSendBuff(pointer + j, dataLenFirst);
 8002d40:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8002d44:	9305      	str	r3, [sp, #20]
				for(i=0;i<channels;i++){
 8002d46:	2400      	movs	r4, #0
 8002d48:	e00b      	b.n	8002d62 <CommTask+0x452>
					}else if(dataLenFirst>0){
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f040 81a4 	bne.w	8003098 <CommTask+0x788>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 8002d50:	9b02      	ldr	r3, [sp, #8]
 8002d52:	2bc8      	cmp	r3, #200	; 0xc8
 8002d54:	d839      	bhi.n	8002dca <CommTask+0x4ba>
					}else if(dataLenSecond>0){
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f040 8198 	bne.w	800308c <CommTask+0x77c>
				for(i=0;i<channels;i++){
 8002d5c:	9b03      	ldr	r3, [sp, #12]
 8002d5e:	42a3      	cmp	r3, r4
 8002d60:	d055      	beq.n	8002e0e <CommTask+0x4fe>
					pointer = (uint8_t*)getDataPointer(i);
 8002d62:	4620      	mov	r0, r4
 8002d64:	f001 fff8 	bl	8004d58 <getDataPointer>
					header[14]=(i+1);
 8002d68:	3401      	adds	r4, #1
					pointer = (uint8_t*)getDataPointer(i);
 8002d6a:	4605      	mov	r5, r0
					header[14]=(i+1);
 8002d6c:	b2e4      	uxtb	r4, r4
					commsSendBuff(header,16);
 8002d6e:	2110      	movs	r1, #16
 8002d70:	a808      	add	r0, sp, #32
					header[14]=(i+1);
 8002d72:	f88d 402e 	strb.w	r4, [sp, #46]	; 0x2e
					commsSendBuff(header,16);
 8002d76:	f00b ff2b 	bl	800ebd0 <commsSendBuff>
					if(dataLenFirst>COMMS_BULK_SIZE ){
 8002d7a:	9b01      	ldr	r3, [sp, #4]
 8002d7c:	2bc8      	cmp	r3, #200	; 0xc8
 8002d7e:	d9e4      	bls.n	8002d4a <CommTask+0x43a>
 8002d80:	4699      	mov	r9, r3
						k=0;
 8002d82:	2300      	movs	r3, #0
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d84:	9404      	str	r4, [sp, #16]
 8002d86:	464c      	mov	r4, r9
 8002d88:	4699      	mov	r9, r3
 8002d8a:	23c8      	movs	r3, #200	; 0xc8
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	9b00      	ldr	r3, [sp, #0]
 8002d90:	fb12 3009 	smlabb	r0, r2, r9, r3
 8002d94:	21c8      	movs	r1, #200	; 0xc8
 8002d96:	4428      	add	r0, r5
							tmpToSend-=COMMS_BULK_SIZE;
 8002d98:	3cc8      	subs	r4, #200	; 0xc8
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d9a:	f00b ff19 	bl	800ebd0 <commsSendBuff>
							k++;
 8002d9e:	f109 0301 	add.w	r3, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002da2:	2cc8      	cmp	r4, #200	; 0xc8
							k++;
 8002da4:	fa5f f983 	uxtb.w	r9, r3
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002da8:	f04f 01c8 	mov.w	r1, #200	; 0xc8
						while(tmpToSend>COMMS_BULK_SIZE){
 8002dac:	d8ed      	bhi.n	8002d8a <CommTask+0x47a>
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, tmpToSend);
 8002dae:	9a00      	ldr	r2, [sp, #0]
 8002db0:	464b      	mov	r3, r9
 8002db2:	fb11 2303 	smlabb	r3, r1, r3, r2
 8002db6:	46a1      	mov	r9, r4
 8002db8:	18e8      	adds	r0, r5, r3
 8002dba:	fa1f f189 	uxth.w	r1, r9
 8002dbe:	9c04      	ldr	r4, [sp, #16]
 8002dc0:	f00b ff06 	bl	800ebd0 <commsSendBuff>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 8002dc4:	9b02      	ldr	r3, [sp, #8]
 8002dc6:	2bc8      	cmp	r3, #200	; 0xc8
 8002dc8:	d9c5      	bls.n	8002d56 <CommTask+0x446>
						k=0;
 8002dca:	9404      	str	r4, [sp, #16]
 8002dcc:	f04f 0900 	mov.w	r9, #0
 8002dd0:	461c      	mov	r4, r3
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002dd2:	eb09 0089 	add.w	r0, r9, r9, lsl #2
 8002dd6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dda:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8002dde:	21c8      	movs	r1, #200	; 0xc8
							tmpToSend-=COMMS_BULK_SIZE;
 8002de0:	3cc8      	subs	r4, #200	; 0xc8
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002de2:	f00b fef5 	bl	800ebd0 <commsSendBuff>
							k++;
 8002de6:	f109 0901 	add.w	r9, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002dea:	2cc8      	cmp	r4, #200	; 0xc8
							k++;
 8002dec:	fa5f f989 	uxtb.w	r9, r9
						while(tmpToSend>COMMS_BULK_SIZE){
 8002df0:	d8ef      	bhi.n	8002dd2 <CommTask+0x4c2>
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, tmpToSend);
 8002df2:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002df6:	4623      	mov	r3, r4
 8002df8:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002dfc:	b299      	uxth	r1, r3
 8002dfe:	eb05 00c9 	add.w	r0, r5, r9, lsl #3
 8002e02:	9c04      	ldr	r4, [sp, #16]
 8002e04:	f00b fee4 	bl	800ebd0 <commsSendBuff>
				for(i=0;i<channels;i++){
 8002e08:	9b03      	ldr	r3, [sp, #12]
 8002e0a:	42a3      	cmp	r3, r4
 8002e0c:	d1a9      	bne.n	8002d62 <CommTask+0x452>
				commsSendString(STR_SCOPE_OK);
 8002e0e:	486c      	ldr	r0, [pc, #432]	; (8002fc0 <CommTask+0x6b0>)
 8002e10:	f00b fee8 	bl	800ebe4 <commsSendString>
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002e14:	486b      	ldr	r0, [pc, #428]	; (8002fc4 <CommTask+0x6b4>)
				uint16_t passMsg = MSG_SCOPE_DATA_SENT;
 8002e16:	2414      	movs	r4, #20
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002e18:	2300      	movs	r3, #0
 8002e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e1e:	f10d 011e 	add.w	r1, sp, #30
 8002e22:	6800      	ldr	r0, [r0, #0]
				uint16_t passMsg = MSG_SCOPE_DATA_SENT;
 8002e24:	f8ad 401e 	strh.w	r4, [sp, #30]
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002e28:	f009 fac0 	bl	800c3ac <xQueueGenericSend>
 8002e2c:	e5ef      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SCOPE);
 8002e2e:	4863      	ldr	r0, [pc, #396]	; (8002fbc <CommTask+0x6ac>)
 8002e30:	f00b fed8 	bl	800ebe4 <commsSendString>
			sendScopeInputs();
 8002e34:	f7ff fc9e 	bl	8002774 <sendScopeInputs>
			break;
 8002e38:	e5e9      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SCOPE);
 8002e3a:	4860      	ldr	r0, [pc, #384]	; (8002fbc <CommTask+0x6ac>)
 8002e3c:	f00b fed2 	bl	800ebe4 <commsSendString>
			sendScopeConf();
 8002e40:	f7ff fc46 	bl	80026d0 <sendScopeConf>
			break;
 8002e44:	e5e3      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_COUNTER);
 8002e46:	4860      	ldr	r0, [pc, #384]	; (8002fc8 <CommTask+0x6b8>)
 8002e48:	f00b fecc 	bl	800ebe4 <commsSendString>
			if(counter.state==COUNTER_ETR){
 8002e4c:	f89a 33b8 	ldrb.w	r3, [sl, #952]	; 0x3b8
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	f000 80f3 	beq.w	800303c <CommTask+0x72c>
			}else if(counter.state==COUNTER_REF){
 8002e56:	f89a 33b8 	ldrb.w	r3, [sl, #952]	; 0x3b8
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	f000 80e2 	beq.w	8003024 <CommTask+0x714>
			}else if(counter.state==COUNTER_IC){
 8002e60:	f89a 33b8 	ldrb.w	r3, [sl, #952]	; 0x3b8
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	f000 80f1 	beq.w	800304c <CommTask+0x73c>
			}else if(counter.state==COUNTER_TI){						
 8002e6a:	f89a 33b8 	ldrb.w	r3, [sl, #952]	; 0x3b8
 8002e6e:	2b03      	cmp	r3, #3
 8002e70:	f47f adcd 	bne.w	8002a0e <CommTask+0xfe>
				switch(counter.tiState){
 8002e74:	f89a 33c9 	ldrb.w	r3, [sl, #969]	; 0x3c9
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	f000 813d 	beq.w	80030fa <CommTask+0x7ea>
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d106      	bne.n	8002e92 <CommTask+0x582>
					commsSendString(STR_CNT_TI_DATA);
 8002e84:	4851      	ldr	r0, [pc, #324]	; (8002fcc <CommTask+0x6bc>)
 8002e86:	f00b fead 	bl	800ebe4 <commsSendString>
					commsSendDouble(counter.counterIc.ic1freq);
 8002e8a:	ed9a 0be0 	vldr	d0, [sl, #896]	; 0x380
 8002e8e:	f00b fec3 	bl	800ec18 <commsSendDouble>
				counter.tiState = CLEAR;
 8002e92:	2300      	movs	r3, #0
 8002e94:	f88a 33c9 	strb.w	r3, [sl, #969]	; 0x3c9
 8002e98:	e5b9      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_COUNTER);
 8002e9a:	484b      	ldr	r0, [pc, #300]	; (8002fc8 <CommTask+0x6b8>)
 8002e9c:	f00b fea2 	bl	800ebe4 <commsSendString>
	commsSendString(STR_CONFIG);
 8002ea0:	484b      	ldr	r0, [pc, #300]	; (8002fd0 <CommTask+0x6c0>)
 8002ea2:	f00b fe9f 	bl	800ebe4 <commsSendString>
	commsSendString(COUNTER_MODE_HF);
 8002ea6:	484b      	ldr	r0, [pc, #300]	; (8002fd4 <CommTask+0x6c4>)
 8002ea8:	f00b fe9c 	bl	800ebe4 <commsSendString>
	commsSendString(COUNTER_MODE_LF);
 8002eac:	484a      	ldr	r0, [pc, #296]	; (8002fd8 <CommTask+0x6c8>)
 8002eae:	f00b fe99 	bl	800ebe4 <commsSendString>
	commsSendString(COUNTER_MODE_FR);
 8002eb2:	484a      	ldr	r0, [pc, #296]	; (8002fdc <CommTask+0x6cc>)
 8002eb4:	f00b fe96 	bl	800ebe4 <commsSendString>
	commsSendString(COUNTER_MODE_TI);
 8002eb8:	4849      	ldr	r0, [pc, #292]	; (8002fe0 <CommTask+0x6d0>)
 8002eba:	f00b fe93 	bl	800ebe4 <commsSendString>
	commsSendString(CNT_ETR_PIN);
 8002ebe:	4849      	ldr	r0, [pc, #292]	; (8002fe4 <CommTask+0x6d4>)
 8002ec0:	f00b fe90 	bl	800ebe4 <commsSendString>
	commsSendString(CNT_IC_CH1_PIN);
 8002ec4:	4847      	ldr	r0, [pc, #284]	; (8002fe4 <CommTask+0x6d4>)
 8002ec6:	f00b fe8d 	bl	800ebe4 <commsSendString>
	commsSendString(CNT_IC_CH2_PIN);
 8002eca:	4847      	ldr	r0, [pc, #284]	; (8002fe8 <CommTask+0x6d8>)
 8002ecc:	f00b fe8a 	bl	800ebe4 <commsSendString>
	commsSendString(CNT_REF1_PIN);
 8002ed0:	4846      	ldr	r0, [pc, #280]	; (8002fec <CommTask+0x6dc>)
 8002ed2:	f00b fe87 	bl	800ebe4 <commsSendString>
	commsSendString(CNT_REF2_PIN);
 8002ed6:	4843      	ldr	r0, [pc, #268]	; (8002fe4 <CommTask+0x6d4>)
 8002ed8:	f00b fe84 	bl	800ebe4 <commsSendString>
	commsSendString(CNT_TI_CH1_PIN);
 8002edc:	4841      	ldr	r0, [pc, #260]	; (8002fe4 <CommTask+0x6d4>)
 8002ede:	f00b fe81 	bl	800ebe4 <commsSendString>
	commsSendString(CNT_TI_CH2_PIN);
 8002ee2:	4841      	ldr	r0, [pc, #260]	; (8002fe8 <CommTask+0x6d8>)
 8002ee4:	f00b fe7e 	bl	800ebe4 <commsSendString>
 8002ee8:	e591      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SYSTEM);
 8002eea:	4841      	ldr	r0, [pc, #260]	; (8002ff0 <CommTask+0x6e0>)
 8002eec:	f00b fe7a 	bl	800ebe4 <commsSendString>
	commsSendString("COMM");
 8002ef0:	4840      	ldr	r0, [pc, #256]	; (8002ff4 <CommTask+0x6e4>)
 8002ef2:	f00b fe77 	bl	800ebe4 <commsSendString>
	commsSendUint32(COMM_BUFFER_SIZE);
 8002ef6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002efa:	f00b fe51 	bl	800eba0 <commsSendUint32>
	commsSendUint32(UART_SPEED);
 8002efe:	f44f 2061 	mov.w	r0, #921600	; 0xe1000
 8002f02:	f00b fe4d 	bl	800eba0 <commsSendUint32>
	commsSendString(USART_TX_PIN_STR);
 8002f06:	483c      	ldr	r0, [pc, #240]	; (8002ff8 <CommTask+0x6e8>)
 8002f08:	f00b fe6c 	bl	800ebe4 <commsSendString>
	commsSendString(USART_RX_PIN_STR);
 8002f0c:	483b      	ldr	r0, [pc, #236]	; (8002ffc <CommTask+0x6ec>)
 8002f0e:	f00b fe69 	bl	800ebe4 <commsSendString>
 8002f12:	e57c      	b.n	8002a0e <CommTask+0xfe>
			sendSystConf();
 8002f14:	f7ff fb40 	bl	8002598 <sendSystConf>
			break;
 8002f18:	e579      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SYSTEM);
 8002f1a:	4835      	ldr	r0, [pc, #212]	; (8002ff0 <CommTask+0x6e0>)
 8002f1c:	f00b fe62 	bl	800ebe4 <commsSendString>
	commsSendString("VER_");
 8002f20:	4837      	ldr	r0, [pc, #220]	; (8003000 <CommTask+0x6f0>)
 8002f22:	f00b fe5f 	bl	800ebe4 <commsSendString>
	commsSendString("LEO FW"); 	//12
 8002f26:	4837      	ldr	r0, [pc, #220]	; (8003004 <CommTask+0x6f4>)
 8002f28:	f00b fe5c 	bl	800ebe4 <commsSendString>
	commsSendString(FW_VERSION); 			//4
 8002f2c:	4836      	ldr	r0, [pc, #216]	; (8003008 <CommTask+0x6f8>)
 8002f2e:	f00b fe59 	bl	800ebe4 <commsSendString>
	commsSendString(BUILD);						//4
 8002f32:	4836      	ldr	r0, [pc, #216]	; (800300c <CommTask+0x6fc>)
 8002f34:	f00b fe56 	bl	800ebe4 <commsSendString>
	commsSendString("FreeRTOS");			//8	
 8002f38:	4835      	ldr	r0, [pc, #212]	; (8003010 <CommTask+0x700>)
 8002f3a:	f00b fe53 	bl	800ebe4 <commsSendString>
	commsSendString(tskKERNEL_VERSION_NUMBER);//6
 8002f3e:	4835      	ldr	r0, [pc, #212]	; (8003014 <CommTask+0x704>)
 8002f40:	f00b fe50 	bl	800ebe4 <commsSendString>
	commsSendString("ST HAL");				//6
 8002f44:	4834      	ldr	r0, [pc, #208]	; (8003018 <CommTask+0x708>)
 8002f46:	f00b fe4d 	bl	800ebe4 <commsSendString>
	commsSend('V');
 8002f4a:	2056      	movs	r0, #86	; 0x56
 8002f4c:	f00b fe26 	bl	800eb9c <commsSend>
	commsSend((HAL_GetHalVersion()>>24)+48);
 8002f50:	f002 fb34 	bl	80055bc <HAL_GetHalVersion>
 8002f54:	0e00      	lsrs	r0, r0, #24
 8002f56:	3030      	adds	r0, #48	; 0x30
 8002f58:	b2c0      	uxtb	r0, r0
 8002f5a:	f00b fe1f 	bl	800eb9c <commsSend>
	commsSend('.');
 8002f5e:	202e      	movs	r0, #46	; 0x2e
 8002f60:	f00b fe1c 	bl	800eb9c <commsSend>
	commsSend((HAL_GetHalVersion()>>16)+48);
 8002f64:	f002 fb2a 	bl	80055bc <HAL_GetHalVersion>
 8002f68:	0c00      	lsrs	r0, r0, #16
 8002f6a:	3030      	adds	r0, #48	; 0x30
 8002f6c:	b2c0      	uxtb	r0, r0
 8002f6e:	f00b fe15 	bl	800eb9c <commsSend>
	commsSend('.');
 8002f72:	202e      	movs	r0, #46	; 0x2e
 8002f74:	f00b fe12 	bl	800eb9c <commsSend>
	commsSend((HAL_GetHalVersion()>>8)+48); //6
 8002f78:	f002 fb20 	bl	80055bc <HAL_GetHalVersion>
 8002f7c:	0a00      	lsrs	r0, r0, #8
 8002f7e:	3030      	adds	r0, #48	; 0x30
 8002f80:	b2c0      	uxtb	r0, r0
 8002f82:	f00b fe0b 	bl	800eb9c <commsSend>
 8002f86:	e542      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SYSTEM);
 8002f88:	4819      	ldr	r0, [pc, #100]	; (8002ff0 <CommTask+0x6e0>)
 8002f8a:	f00b fe2b 	bl	800ebe4 <commsSendString>
			commsSendString(IDN_STRING);
 8002f8e:	4823      	ldr	r0, [pc, #140]	; (800301c <CommTask+0x70c>)
 8002f90:	f00b fe28 	bl	800ebe4 <commsSendString>
			break;
 8002f94:	e53b      	b.n	8002a0e <CommTask+0xfe>
			commsSendString(STR_SYSTEM);
 8002f96:	4816      	ldr	r0, [pc, #88]	; (8002ff0 <CommTask+0x6e0>)
 8002f98:	f00b fe24 	bl	800ebe4 <commsSendString>
			commsSendUint32(message);
 8002f9c:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 8002fa0:	f00b fdfe 	bl	800eba0 <commsSendUint32>
 8002fa4:	e533      	b.n	8002a0e <CommTask+0xfe>
				commsSendString(STR_LOG_ANLYS_TRIGGER_POINTER);	
 8002fa6:	481e      	ldr	r0, [pc, #120]	; (8003020 <CommTask+0x710>)
 8002fa8:	f00b fe1c 	bl	800ebe4 <commsSendString>
				commsSendUint32(logAnlys.triggerPointer);
 8002fac:	f8d8 0000 	ldr.w	r0, [r8]
 8002fb0:	f00b fdf6 	bl	800eba0 <commsSendUint32>
				logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	f888 3017 	strb.w	r3, [r8, #23]
 8002fba:	e5df      	b.n	8002b7c <CommTask+0x26c>
 8002fbc:	08014ce0 	.word	0x08014ce0
 8002fc0:	08014ce8 	.word	0x08014ce8
 8002fc4:	20007048 	.word	0x20007048
 8002fc8:	08014d10 	.word	0x08014d10
 8002fcc:	08014d58 	.word	0x08014d58
 8002fd0:	08014ed4 	.word	0x08014ed4
 8002fd4:	08014dc4 	.word	0x08014dc4
 8002fd8:	08014dcc 	.word	0x08014dcc
 8002fdc:	08014dd4 	.word	0x08014dd4
 8002fe0:	08014ddc 	.word	0x08014ddc
 8002fe4:	08014de4 	.word	0x08014de4
 8002fe8:	08014dec 	.word	0x08014dec
 8002fec:	08014df4 	.word	0x08014df4
 8002ff0:	08014ecc 	.word	0x08014ecc
 8002ff4:	08014dbc 	.word	0x08014dbc
 8002ff8:	08014f34 	.word	0x08014f34
 8002ffc:	08014f3c 	.word	0x08014f3c
 8003000:	08014f44 	.word	0x08014f44
 8003004:	08014f4c 	.word	0x08014f4c
 8003008:	08014f08 	.word	0x08014f08
 800300c:	08014f54 	.word	0x08014f54
 8003010:	08014f5c 	.word	0x08014f5c
 8003014:	08014f1c 	.word	0x08014f1c
 8003018:	08014f68 	.word	0x08014f68
 800301c:	08014edc 	.word	0x08014edc
 8003020:	08014d78 	.word	0x08014d78
				if(counter.refWarning == COUNTER_REF_SEND_DATA){
 8003024:	f89a 33c5 	ldrb.w	r3, [sl, #965]	; 0x3c5
 8003028:	2b00      	cmp	r3, #0
 800302a:	d13b      	bne.n	80030a4 <CommTask+0x794>
					commsSendString(STR_CNT_REF_DATA);
 800302c:	4835      	ldr	r0, [pc, #212]	; (8003104 <CommTask+0x7f4>)
 800302e:	f00b fdd9 	bl	800ebe4 <commsSendString>
					commsSendDouble(counter.counterEtr.freq);
 8003032:	ed9a 0bec 	vldr	d0, [sl, #944]	; 0x3b0
 8003036:	f00b fdef 	bl	800ec18 <commsSendDouble>
 800303a:	e4e8      	b.n	8002a0e <CommTask+0xfe>
				commsSendString(STR_CNT_ETR_DATA);
 800303c:	4832      	ldr	r0, [pc, #200]	; (8003108 <CommTask+0x7f8>)
 800303e:	f00b fdd1 	bl	800ebe4 <commsSendString>
				commsSendDouble(counter.counterEtr.freq);
 8003042:	ed9a 0bec 	vldr	d0, [sl, #944]	; 0x3b0
 8003046:	f00b fde7 	bl	800ec18 <commsSendDouble>
 800304a:	e4e0      	b.n	8002a0e <CommTask+0xfe>
				if(counter.icDutyCycle==DUTY_CYCLE_DISABLED){
 800304c:	f89a 33c8 	ldrb.w	r3, [sl, #968]	; 0x3c8
 8003050:	bb63      	cbnz	r3, 80030ac <CommTask+0x79c>
					if(counter.icChannel1==COUNTER_IRQ_IC){												
 8003052:	f89a 33c6 	ldrb.w	r3, [sl, #966]	; 0x3c6
 8003056:	b94b      	cbnz	r3, 800306c <CommTask+0x75c>
						commsSendString(STR_CNT_IC1_DATA);
 8003058:	482c      	ldr	r0, [pc, #176]	; (800310c <CommTask+0x7fc>)
 800305a:	f00b fdc3 	bl	800ebe4 <commsSendString>
						commsSendDouble(counter.counterIc.ic1freq);
 800305e:	ed9a 0be0 	vldr	d0, [sl, #896]	; 0x380
 8003062:	f00b fdd9 	bl	800ec18 <commsSendDouble>
						counter.icChannel1=COUNTER_IRQ_IC_PASS;
 8003066:	2301      	movs	r3, #1
 8003068:	f88a 33c6 	strb.w	r3, [sl, #966]	; 0x3c6
					if(counter.icChannel2==COUNTER_IRQ_IC){							
 800306c:	f89a 33c7 	ldrb.w	r3, [sl, #967]	; 0x3c7
 8003070:	2b00      	cmp	r3, #0
 8003072:	f47f accc 	bne.w	8002a0e <CommTask+0xfe>
						commsSendString(STR_CNT_IC2_DATA);	
 8003076:	4826      	ldr	r0, [pc, #152]	; (8003110 <CommTask+0x800>)
 8003078:	f00b fdb4 	bl	800ebe4 <commsSendString>
						commsSendDouble(counter.counterIc.ic2freq);
 800307c:	ed9a 0be2 	vldr	d0, [sl, #904]	; 0x388
 8003080:	f00b fdca 	bl	800ec18 <commsSendDouble>
						counter.icChannel2=COUNTER_IRQ_IC_PASS;
 8003084:	2301      	movs	r3, #1
 8003086:	f88a 33c7 	strb.w	r3, [sl, #967]	; 0x3c7
 800308a:	e4c0      	b.n	8002a0e <CommTask+0xfe>
						commsSendBuff(pointer, dataLenSecond);
 800308c:	4628      	mov	r0, r5
 800308e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 8003092:	f00b fd9d 	bl	800ebd0 <commsSendBuff>
 8003096:	e661      	b.n	8002d5c <CommTask+0x44c>
						commsSendBuff(pointer + j, dataLenFirst);
 8003098:	9b00      	ldr	r3, [sp, #0]
 800309a:	9905      	ldr	r1, [sp, #20]
 800309c:	18e8      	adds	r0, r5, r3
 800309e:	f00b fd97 	bl	800ebd0 <commsSendBuff>
 80030a2:	e655      	b.n	8002d50 <CommTask+0x440>
					commsSendString(STR_CNT_REF_WARN);
 80030a4:	481b      	ldr	r0, [pc, #108]	; (8003114 <CommTask+0x804>)
 80030a6:	f00b fd9d 	bl	800ebe4 <commsSendString>
 80030aa:	e4b0      	b.n	8002a0e <CommTask+0xfe>
					commsSendString(STR_CNT_DUTY_CYCLE);
 80030ac:	481a      	ldr	r0, [pc, #104]	; (8003118 <CommTask+0x808>)
 80030ae:	f00b fd99 	bl	800ebe4 <commsSendString>
					commsSendDouble(counter.counterIc.ic1freq);
 80030b2:	ed9a 0be0 	vldr	d0, [sl, #896]	; 0x380
 80030b6:	f00b fdaf 	bl	800ec18 <commsSendDouble>
					commsSendString(STR_CNT_PULSE_WIDTH);
 80030ba:	4818      	ldr	r0, [pc, #96]	; (800311c <CommTask+0x80c>)
 80030bc:	f00b fd92 	bl	800ebe4 <commsSendString>
					commsSendDouble(counter.counterIc.ic2freq);
 80030c0:	ed9a 0be2 	vldr	d0, [sl, #904]	; 0x388
 80030c4:	f00b fda8 	bl	800ec18 <commsSendDouble>
 80030c8:	e4a1      	b.n	8002a0e <CommTask+0xfe>
					dataLenSecond=0;
 80030ca:	2300      	movs	r3, #0
 80030cc:	9302      	str	r3, [sp, #8]
 80030ce:	e634      	b.n	8002d3a <CommTask+0x42a>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))+oneChanMemSize)%oneChanMemSize;
 80030d0:	f001 fe50 	bl	8004d74 <getTriggerIndex>
 80030d4:	4681      	mov	r9, r0
 80030d6:	f001 fe53 	bl	8004d80 <getSamples>
 80030da:	9000      	str	r0, [sp, #0]
 80030dc:	f001 fe5c 	bl	8004d98 <getPretrigger>
 80030e0:	9a00      	ldr	r2, [sp, #0]
 80030e2:	eb09 0305 	add.w	r3, r9, r5
 80030e6:	fb02 f200 	mul.w	r2, r2, r0
 80030ea:	eba3 4312 	sub.w	r3, r3, r2, lsr #16
 80030ee:	fbb3 f2f5 	udiv	r2, r3, r5
 80030f2:	fb05 3312 	mls	r3, r5, r2, r3
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	e604      	b.n	8002d04 <CommTask+0x3f4>
					commsSendString(STR_CNT_TI_TIMEOUT);
 80030fa:	4809      	ldr	r0, [pc, #36]	; (8003120 <CommTask+0x810>)
 80030fc:	f00b fd72 	bl	800ebe4 <commsSendString>
					break;
 8003100:	e6c7      	b.n	8002e92 <CommTask+0x582>
 8003102:	bf00      	nop
 8003104:	08014d20 	.word	0x08014d20
 8003108:	08014d18 	.word	0x08014d18
 800310c:	08014d30 	.word	0x08014d30
 8003110:	08014d38 	.word	0x08014d38
 8003114:	08014d28 	.word	0x08014d28
 8003118:	08014d40 	.word	0x08014d40
 800311c:	08014d48 	.word	0x08014d48
 8003120:	08014d50 	.word	0x08014d50

08003124 <counterSetMode>:
 *					Sends the request to the queue of Counter task.
 *					Called from parser (cmd_parser.c).
 * @param  mode:	ETR - direct method, IC - reciprocal, TI - time interval, REF - measuring with reference
 * @retval None
 */
void counterSetMode(uint8_t mode){
 8003124:	b570      	push	{r4, r5, r6, lr}
 8003126:	b082      	sub	sp, #8
 *					Called from parser (cmd_parser.c).
 * @param  None
 * @retval None
 */
void counterSendStop(void){	
	uint16_t passMsg = MSG_CNT_STOP;
 8003128:	ac02      	add	r4, sp, #8
 800312a:	230b      	movs	r3, #11
 800312c:	f824 3d02 	strh.w	r3, [r4, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003130:	4d18      	ldr	r5, [pc, #96]	; (8003194 <counterSetMode+0x70>)
void counterSetMode(uint8_t mode){
 8003132:	4606      	mov	r6, r0
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003134:	2300      	movs	r3, #0
 8003136:	4621      	mov	r1, r4
 8003138:	6828      	ldr	r0, [r5, #0]
 800313a:	f04f 32ff 	mov.w	r2, #4294967295
 800313e:	f009 f935 	bl	800c3ac <xQueueGenericSend>
	switch(mode){
 8003142:	2e03      	cmp	r6, #3
 8003144:	d80d      	bhi.n	8003162 <counterSetMode+0x3e>
 8003146:	e8df f006 	tbb	[pc, r6]
 800314a:	1f22      	.short	0x1f22
 800314c:	021c      	.short	0x021c
		passMsg = MSG_CNT_SET_REFERENCE_MODE;
 800314e:	a902      	add	r1, sp, #8
 8003150:	2308      	movs	r3, #8
		passMsg = MSG_CNT_SET_INTERVAL_MODE;
 8003152:	f821 3d04 	strh.w	r3, [r1, #-4]!
		xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003156:	f04f 32ff 	mov.w	r2, #4294967295
 800315a:	2300      	movs	r3, #0
 800315c:	6828      	ldr	r0, [r5, #0]
 800315e:	f009 f925 	bl	800c3ac <xQueueGenericSend>
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003162:	4e0d      	ldr	r6, [pc, #52]	; (8003198 <counterSetMode+0x74>)
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003164:	6828      	ldr	r0, [r5, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003166:	2200      	movs	r2, #0
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003168:	4621      	mov	r1, r4
 800316a:	4613      	mov	r3, r2
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800316c:	f886 23c4 	strb.w	r2, [r6, #964]	; 0x3c4
	uint16_t passMsg = MSG_CNT_START;
 8003170:	240a      	movs	r4, #10
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003172:	f04f 32ff 	mov.w	r2, #4294967295
	uint16_t passMsg = MSG_CNT_START;
 8003176:	f8ad 4006 	strh.w	r4, [sp, #6]
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 800317a:	f009 f917 	bl	800c3ac <xQueueGenericSend>
}
 800317e:	b002      	add	sp, #8
 8003180:	bd70      	pop	{r4, r5, r6, pc}
		passMsg = MSG_CNT_SET_INTERVAL_MODE;
 8003182:	a902      	add	r1, sp, #8
 8003184:	2309      	movs	r3, #9
 8003186:	e7e4      	b.n	8003152 <counterSetMode+0x2e>
		passMsg = MSG_CNT_SET_RECIPROCAL_MODE;
 8003188:	a902      	add	r1, sp, #8
 800318a:	2307      	movs	r3, #7
 800318c:	e7e1      	b.n	8003152 <counterSetMode+0x2e>
		passMsg = MSG_CNT_SET_DIRECT_MODE;
 800318e:	a902      	add	r1, sp, #8
 8003190:	2306      	movs	r3, #6
 8003192:	e7de      	b.n	8003152 <counterSetMode+0x2e>
 8003194:	20004cc4 	.word	0x20004cc4
 8003198:	20004cc8 	.word	0x20004cc8

0800319c <counterSendStart>:
void counterSendStart(void){	
 800319c:	b530      	push	{r4, r5, lr}
 800319e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_START;
 80031a0:	a902      	add	r1, sp, #8
 80031a2:	230a      	movs	r3, #10
 80031a4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80031a8:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <counterSendStart+0x28>)
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80031aa:	4d07      	ldr	r5, [pc, #28]	; (80031c8 <counterSendStart+0x2c>)
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80031ac:	6818      	ldr	r0, [r3, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80031ae:	2400      	movs	r4, #0
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80031b0:	4623      	mov	r3, r4
 80031b2:	f04f 32ff 	mov.w	r2, #4294967295
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80031b6:	f885 43c4 	strb.w	r4, [r5, #964]	; 0x3c4
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80031ba:	f009 f8f7 	bl	800c3ac <xQueueGenericSend>
}
 80031be:	b003      	add	sp, #12
 80031c0:	bd30      	pop	{r4, r5, pc}
 80031c2:	bf00      	nop
 80031c4:	20004cc4 	.word	0x20004cc4
 80031c8:	20004cc8 	.word	0x20004cc8

080031cc <counterSendStop>:
void counterSendStop(void){	
 80031cc:	b500      	push	{lr}
 80031ce:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_STOP;
 80031d0:	a902      	add	r1, sp, #8
 80031d2:	230b      	movs	r3, #11
 80031d4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80031d8:	4b04      	ldr	r3, [pc, #16]	; (80031ec <counterSendStop+0x20>)
 80031da:	f04f 32ff 	mov.w	r2, #4294967295
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	2300      	movs	r3, #0
 80031e2:	f009 f8e3 	bl	800c3ac <xQueueGenericSend>
}
 80031e6:	b003      	add	sp, #12
 80031e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80031ec:	20004cc4 	.word	0x20004cc4

080031f0 <counterDeinit>:
 *					Sends the request to the queue of Counter task.
 *					Called from parser (cmd_parser.c).
 * @param  None
 * @retval None
 */
void counterDeinit(void){
 80031f0:	b500      	push	{lr}
 80031f2:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_DEINIT;
 80031f4:	a902      	add	r1, sp, #8
 80031f6:	230c      	movs	r3, #12
 80031f8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80031fc:	4b04      	ldr	r3, [pc, #16]	; (8003210 <counterDeinit+0x20>)
 80031fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003202:	6818      	ldr	r0, [r3, #0]
 8003204:	2300      	movs	r3, #0
 8003206:	f009 f8d1 	bl	800c3ac <xQueueGenericSend>
}
 800320a:	b003      	add	sp, #12
 800320c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003210:	20004cc4 	.word	0x20004cc4

08003214 <counter_deinit>:
 * @brief  Counter deinitialization function.
 * @param  None
 * @retval None
 */
void counter_deinit(void){
	switch(counter.state){
 8003214:	4b09      	ldr	r3, [pc, #36]	; (800323c <counter_deinit+0x28>)
 8003216:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800321a:	3b01      	subs	r3, #1
 800321c:	2b03      	cmp	r3, #3
 800321e:	d80b      	bhi.n	8003238 <counter_deinit+0x24>
 8003220:	e8df f003 	tbb	[pc, r3]
 8003224:	08020406 	.word	0x08020406
		break;
	case COUNTER_REF:
		TIM_ref_deinit();
		break;
	case COUNTER_TI:
		TIM_ti_deinit();
 8003228:	f00c bf16 	b.w	8010058 <TIM_ti_deinit>
		TIM_ic_deinit();
 800322c:	f00c bf06 	b.w	801003c <TIM_ic_deinit>
		TIM_etr_deinit();
 8003230:	f00c bee8 	b.w	8010004 <TIM_etr_deinit>
		TIM_ref_deinit();
 8003234:	f00c bef4 	b.w	8010020 <TIM_ref_deinit>
		break;
	case COUNTER_IDLE:
		/* no hacer nada */
		break;
	}
}
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	20004cc8 	.word	0x20004cc8

08003240 <CounterTask>:
{
 8003240:	b500      	push	{lr}
 8003242:	b083      	sub	sp, #12
	uint16_t message = 0xFFFF;
 8003244:	f64f 73ff 	movw	r3, #65535	; 0xffff
	counterMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003248:	2200      	movs	r2, #0
 800324a:	2102      	movs	r1, #2
 800324c:	201e      	movs	r0, #30
	uint16_t message = 0xFFFF;
 800324e:	f8ad 3006 	strh.w	r3, [sp, #6]
	counterMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003252:	f009 f867 	bl	800c324 <xQueueGenericCreate>
 8003256:	4e94      	ldr	r6, [pc, #592]	; (80034a8 <CounterTask+0x268>)
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8003258:	4c94      	ldr	r4, [pc, #592]	; (80034ac <CounterTask+0x26c>)
	counterMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 800325a:	6030      	str	r0, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 800325c:	2004      	movs	r0, #4
 800325e:	f009 fa63 	bl	800c728 <xQueueCreateMutex>
	if(counterMessageQueue == 0){
 8003262:	6833      	ldr	r3, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8003264:	6020      	str	r0, [r4, #0]
	if(counterMessageQueue == 0){
 8003266:	b34b      	cbz	r3, 80032bc <CounterTask+0x7c>
	counter.state = COUNTER_ETR;
 8003268:	4d91      	ldr	r5, [pc, #580]	; (80034b0 <CounterTask+0x270>)
	counter_deinit();
 800326a:	f7ff ffd3 	bl	8003214 <counter_deinit>
	counter.state = COUNTER_ETR;
 800326e:	2301      	movs	r3, #1
 8003270:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
		break;
	case 500: 													/* ----	gate time 00.50 second */
		TIM_ARR_PSC_Config(0.5);
		break;
	case 1000: 													/* ----	gate time 01.00 second */
		TIM_ARR_PSC_Config(1);
 8003274:	ed9f cb82 	vldr	d12, [pc, #520]	; 8003480 <CounterTask+0x240>
	TIM_counter_etr_init();
 8003278:	f00c fcc2 	bl	800fc00 <TIM_counter_etr_init>
		break;
	case 5000: 													/* ----	gate time 05.00 second */
		TIM_ARR_PSC_Config(5);
 800327c:	ed9f bb82 	vldr	d11, [pc, #520]	; 8003488 <CounterTask+0x248>
		break;
	case 10000: 												/* max. gate time 10.00 second */
		TIM_ARR_PSC_Config(10);
 8003280:	ed9f ab83 	vldr	d10, [pc, #524]	; 8003490 <CounterTask+0x250>
		TIM_ARR_PSC_Config(0.1);
 8003284:	ed9f 9b84 	vldr	d9, [pc, #528]	; 8003498 <CounterTask+0x258>
		TIM_ARR_PSC_Config(0.5);
 8003288:	ed9f 8b85 	vldr	d8, [pc, #532]	; 80034a0 <CounterTask+0x260>
		xQueueReceive(counterMessageQueue, &message, portMAX_DELAY);
 800328c:	2300      	movs	r3, #0
 800328e:	f04f 32ff 	mov.w	r2, #4294967295
 8003292:	f10d 0106 	add.w	r1, sp, #6
 8003296:	6830      	ldr	r0, [r6, #0]
 8003298:	f009 fb30 	bl	800c8fc <xQueueGenericReceive>
		xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800329c:	f04f 31ff 	mov.w	r1, #4294967295
 80032a0:	6820      	ldr	r0, [r4, #0]
 80032a2:	f009 fcb3 	bl	800cc0c <xQueueTakeMutexRecursive>
		switch(message){
 80032a6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80032aa:	3b06      	subs	r3, #6
 80032ac:	2b07      	cmp	r3, #7
 80032ae:	d81b      	bhi.n	80032e8 <CounterTask+0xa8>
 80032b0:	e8df f003 	tbb	[pc, r3]
 80032b4:	3942544b 	.word	0x3942544b
 80032b8:	051e2730 	.word	0x051e2730
 80032bc:	e7fe      	b.n	80032bc <CounterTask+0x7c>
			counterGateConfig(counter.counterEtr.gateTime);
 80032be:	f8b5 33ac 	ldrh.w	r3, [r5, #940]	; 0x3ac
 80032c2:	b29b      	uxth	r3, r3
	switch(gateTime){
 80032c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032c8:	f000 80ca 	beq.w	8003460 <CounterTask+0x220>
 80032cc:	f200 80b1 	bhi.w	8003432 <CounterTask+0x1f2>
 80032d0:	2b64      	cmp	r3, #100	; 0x64
 80032d2:	f000 80be 	beq.w	8003452 <CounterTask+0x212>
 80032d6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80032da:	d105      	bne.n	80032e8 <CounterTask+0xa8>
		TIM_ARR_PSC_Config(0.5);
 80032dc:	eeb0 0a48 	vmov.f32	s0, s16
 80032e0:	eef0 0a68 	vmov.f32	s1, s17
 80032e4:	f00d fade 	bl	80108a4 <TIM_ARR_PSC_Config>
		xSemaphoreGiveRecursive(counterMutex);
 80032e8:	6820      	ldr	r0, [r4, #0]
 80032ea:	f009 fa51 	bl	800c790 <xQueueGiveMutexRecursive>
		xQueueReceive(counterMessageQueue, &message, portMAX_DELAY);
 80032ee:	e7cd      	b.n	800328c <CounterTask+0x4c>
	switch(counter.state){
 80032f0:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80032f4:	3b01      	subs	r3, #1
 80032f6:	2b03      	cmp	r3, #3
 80032f8:	d8f6      	bhi.n	80032e8 <CounterTask+0xa8>
 80032fa:	e8df f003 	tbb	[pc, r3]
 80032fe:	7477      	.short	0x7477
 8003300:	7a71      	.short	0x7a71
	switch(counter.state){
 8003302:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003306:	3b01      	subs	r3, #1
 8003308:	2b03      	cmp	r3, #3
 800330a:	d8ed      	bhi.n	80032e8 <CounterTask+0xa8>
 800330c:	e8df f003 	tbb	[pc, r3]
 8003310:	2f7d382f 	.word	0x2f7d382f
	switch(counter.state){
 8003314:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003318:	3b01      	subs	r3, #1
 800331a:	2b03      	cmp	r3, #3
 800331c:	d8e4      	bhi.n	80032e8 <CounterTask+0xa8>
 800331e:	e8df f003 	tbb	[pc, r3]
 8003322:	3229      	.short	0x3229
 8003324:	292c      	.short	0x292c
	switch(counter.state){
 8003326:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800332a:	3b01      	subs	r3, #1
 800332c:	2b03      	cmp	r3, #3
 800332e:	d840      	bhi.n	80033b2 <CounterTask+0x172>
 8003330:	e8df f003 	tbb	[pc, r3]
 8003334:	653d6268 	.word	0x653d6268
 8003338:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800333c:	3b01      	subs	r3, #1
 800333e:	2b03      	cmp	r3, #3
 8003340:	d826      	bhi.n	8003390 <CounterTask+0x150>
 8003342:	e8df f003 	tbb	[pc, r3]
 8003346:	232e      	.short	0x232e
 8003348:	2b31      	.short	0x2b31
 800334a:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800334e:	3b01      	subs	r3, #1
 8003350:	2b03      	cmp	r3, #3
 8003352:	d836      	bhi.n	80033c2 <CounterTask+0x182>
 8003354:	e8df f003 	tbb	[pc, r3]
 8003358:	3e333b41 	.word	0x3e333b41
 800335c:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003360:	3b01      	subs	r3, #1
 8003362:	2b03      	cmp	r3, #3
 8003364:	d856      	bhi.n	8003414 <CounterTask+0x1d4>
 8003366:	e8df f003 	tbb	[pc, r3]
 800336a:	5b61      	.short	0x5b61
 800336c:	5e53      	.short	0x5e53
		TIM_ETR_Stop();
 800336e:	f00c fec7 	bl	8010100 <TIM_ETR_Stop>
 8003372:	e7b9      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ETR_Start();
 8003374:	f00c fe98 	bl	80100a8 <TIM_ETR_Start>
 8003378:	e7b6      	b.n	80032e8 <CounterTask+0xa8>
		TIM_TI_Start();
 800337a:	f00c ff31 	bl	80101e0 <TIM_TI_Start>
 800337e:	e7b3      	b.n	80032e8 <CounterTask+0xa8>
		TIM_IC_Stop();
 8003380:	f00c ff08 	bl	8010194 <TIM_IC_Stop>
 8003384:	e7b0      	b.n	80032e8 <CounterTask+0xa8>
		TIM_IC_Start();
 8003386:	f00c fed3 	bl	8010130 <TIM_IC_Start>
 800338a:	e7ad      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ic_deinit();
 800338c:	f00c fe56 	bl	801003c <TIM_ic_deinit>
	counter.state = COUNTER_REF;
 8003390:	2304      	movs	r3, #4
 8003392:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ref_init();
 8003396:	f00c fc9f 	bl	800fcd8 <TIM_counter_ref_init>
 800339a:	e7a5      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ref_deinit();
 800339c:	f00c fe40 	bl	8010020 <TIM_ref_deinit>
 80033a0:	e7f6      	b.n	8003390 <CounterTask+0x150>
		TIM_etr_deinit();
 80033a2:	f00c fe2f 	bl	8010004 <TIM_etr_deinit>
 80033a6:	e7f3      	b.n	8003390 <CounterTask+0x150>
		TIM_ti_deinit();
 80033a8:	f00c fe56 	bl	8010058 <TIM_ti_deinit>
 80033ac:	e7f0      	b.n	8003390 <CounterTask+0x150>
 80033ae:	f00c fe53 	bl	8010058 <TIM_ti_deinit>
	counter.state = COUNTER_TI;
 80033b2:	2303      	movs	r3, #3
 80033b4:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ti_init();
 80033b8:	f00c fd46 	bl	800fe48 <TIM_counter_ti_init>
 80033bc:	e794      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ti_deinit();
 80033be:	f00c fe4b 	bl	8010058 <TIM_ti_deinit>
	counter.state = COUNTER_ETR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_etr_init();
 80033c8:	f00c fc1a 	bl	800fc00 <TIM_counter_etr_init>
 80033cc:	e78c      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ic_deinit();
 80033ce:	f00c fe35 	bl	801003c <TIM_ic_deinit>
 80033d2:	e7f6      	b.n	80033c2 <CounterTask+0x182>
		TIM_ref_deinit();
 80033d4:	f00c fe24 	bl	8010020 <TIM_ref_deinit>
 80033d8:	e7f3      	b.n	80033c2 <CounterTask+0x182>
		TIM_etr_deinit();
 80033da:	f00c fe13 	bl	8010004 <TIM_etr_deinit>
 80033de:	e7f0      	b.n	80033c2 <CounterTask+0x182>
		TIM_ti_deinit();
 80033e0:	f00c fe3a 	bl	8010058 <TIM_ti_deinit>
 80033e4:	e780      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ic_deinit();
 80033e6:	f00c fe29 	bl	801003c <TIM_ic_deinit>
 80033ea:	e77d      	b.n	80032e8 <CounterTask+0xa8>
		TIM_etr_deinit();
 80033ec:	f00c fe0a 	bl	8010004 <TIM_etr_deinit>
 80033f0:	e77a      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ref_deinit();
 80033f2:	f00c fe15 	bl	8010020 <TIM_ref_deinit>
 80033f6:	e777      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ic_deinit();
 80033f8:	f00c fe20 	bl	801003c <TIM_ic_deinit>
 80033fc:	e7d9      	b.n	80033b2 <CounterTask+0x172>
		TIM_ref_deinit();
 80033fe:	f00c fe0f 	bl	8010020 <TIM_ref_deinit>
 8003402:	e7d6      	b.n	80033b2 <CounterTask+0x172>
		TIM_etr_deinit();
 8003404:	f00c fdfe 	bl	8010004 <TIM_etr_deinit>
 8003408:	e7d3      	b.n	80033b2 <CounterTask+0x172>
		TIM_TI_Stop();
 800340a:	f00c ffad 	bl	8010368 <TIM_TI_Stop>
 800340e:	e76b      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ti_deinit();
 8003410:	f00c fe22 	bl	8010058 <TIM_ti_deinit>
	counter.state = COUNTER_IC;
 8003414:	2302      	movs	r3, #2
 8003416:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ic_init();
 800341a:	f00c fcb3 	bl	800fd84 <TIM_counter_ic_init>
 800341e:	e763      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ic_deinit();
 8003420:	f00c fe0c 	bl	801003c <TIM_ic_deinit>
 8003424:	e7f6      	b.n	8003414 <CounterTask+0x1d4>
		TIM_ref_deinit();
 8003426:	f00c fdfb 	bl	8010020 <TIM_ref_deinit>
 800342a:	e7f3      	b.n	8003414 <CounterTask+0x1d4>
		TIM_etr_deinit();
 800342c:	f00c fdea 	bl	8010004 <TIM_etr_deinit>
 8003430:	e7f0      	b.n	8003414 <CounterTask+0x1d4>
	switch(gateTime){
 8003432:	f241 3288 	movw	r2, #5000	; 0x1388
 8003436:	4293      	cmp	r3, r2
 8003438:	d019      	beq.n	800346e <CounterTask+0x22e>
 800343a:	f242 7210 	movw	r2, #10000	; 0x2710
 800343e:	4293      	cmp	r3, r2
 8003440:	f47f af52 	bne.w	80032e8 <CounterTask+0xa8>
		TIM_ARR_PSC_Config(10);
 8003444:	eeb0 0a4a 	vmov.f32	s0, s20
 8003448:	eef0 0a6a 	vmov.f32	s1, s21
 800344c:	f00d fa2a 	bl	80108a4 <TIM_ARR_PSC_Config>
 8003450:	e74a      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ARR_PSC_Config(0.1);
 8003452:	eeb0 0a49 	vmov.f32	s0, s18
 8003456:	eef0 0a69 	vmov.f32	s1, s19
 800345a:	f00d fa23 	bl	80108a4 <TIM_ARR_PSC_Config>
 800345e:	e743      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ARR_PSC_Config(1);
 8003460:	eeb0 0a4c 	vmov.f32	s0, s24
 8003464:	eef0 0a6c 	vmov.f32	s1, s25
 8003468:	f00d fa1c 	bl	80108a4 <TIM_ARR_PSC_Config>
 800346c:	e73c      	b.n	80032e8 <CounterTask+0xa8>
		TIM_ARR_PSC_Config(5);
 800346e:	eeb0 0a4b 	vmov.f32	s0, s22
 8003472:	eef0 0a6b 	vmov.f32	s1, s23
 8003476:	f00d fa15 	bl	80108a4 <TIM_ARR_PSC_Config>
 800347a:	e735      	b.n	80032e8 <CounterTask+0xa8>
 800347c:	f3af 8000 	nop.w
 8003480:	00000000 	.word	0x00000000
 8003484:	3ff00000 	.word	0x3ff00000
 8003488:	00000000 	.word	0x00000000
 800348c:	40140000 	.word	0x40140000
 8003490:	00000000 	.word	0x00000000
 8003494:	40240000 	.word	0x40240000
 8003498:	9999999a 	.word	0x9999999a
 800349c:	3fb99999 	.word	0x3fb99999
 80034a0:	00000000 	.word	0x00000000
 80034a4:	3fe00000 	.word	0x3fe00000
 80034a8:	20004cc4 	.word	0x20004cc4
 80034ac:	20005098 	.word	0x20005098
 80034b0:	20004cc8 	.word	0x20004cc8

080034b4 <counterSetEtrGate>:
void counterSetEtrGate(uint16_t gateTime){
 80034b4:	b510      	push	{r4, lr}
 80034b6:	b082      	sub	sp, #8
	uint16_t passMsg = MSG_CNT_SET_GATE_TIME;
 80034b8:	a902      	add	r1, sp, #8
 80034ba:	230d      	movs	r3, #13
 80034bc:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80034c0:	4c06      	ldr	r4, [pc, #24]	; (80034dc <counterSetEtrGate+0x28>)
	counter.counterEtr.gateTime = gateTime;
 80034c2:	4b07      	ldr	r3, [pc, #28]	; (80034e0 <counterSetEtrGate+0x2c>)
void counterSetEtrGate(uint16_t gateTime){
 80034c4:	4602      	mov	r2, r0
	counter.counterEtr.gateTime = gateTime;
 80034c6:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80034ca:	6820      	ldr	r0, [r4, #0]
 80034cc:	2300      	movs	r3, #0
 80034ce:	f04f 32ff 	mov.w	r2, #4294967295
 80034d2:	f008 ff6b 	bl	800c3ac <xQueueGenericSend>
}
 80034d6:	b002      	add	sp, #8
 80034d8:	bd10      	pop	{r4, pc}
 80034da:	bf00      	nop
 80034dc:	20004cc4 	.word	0x20004cc4
 80034e0:	20004cc8 	.word	0x20004cc8

080034e4 <counterSetRefSampleCount>:
void counterSetRefSampleCount(uint32_t sampleCount){
 80034e4:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 80034e6:	4d09      	ldr	r5, [pc, #36]	; (800350c <counterSetRefSampleCount+0x28>)
void counterSetRefSampleCount(uint32_t sampleCount){
 80034e8:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 80034ea:	f04f 31ff 	mov.w	r1, #4294967295
 80034ee:	6828      	ldr	r0, [r5, #0]
 80034f0:	f009 fb8c 	bl	800cc0c <xQueueTakeMutexRecursive>
	counter.counterEtr.refBuffer = sampleCount;
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <counterSetRefSampleCount+0x2c>)
	xSemaphoreGiveRecursive(counterMutex);
 80034f6:	6828      	ldr	r0, [r5, #0]
	counter.counterEtr.refBuffer = sampleCount;
 80034f8:	f8c3 43a8 	str.w	r4, [r3, #936]	; 0x3a8
	xSemaphoreGiveRecursive(counterMutex);
 80034fc:	f009 f948 	bl	800c790 <xQueueGiveMutexRecursive>
	TIM_REF_Reconfig_cnt(sampleCount);
 8003500:	4620      	mov	r0, r4
}
 8003502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TIM_REF_Reconfig_cnt(sampleCount);
 8003506:	f00d ba1f 	b.w	8010948 <TIM_REF_Reconfig_cnt>
 800350a:	bf00      	nop
 800350c:	20005098 	.word	0x20005098
 8003510:	20004cc8 	.word	0x20004cc8

08003514 <counterSetIc1SampleCount>:
void counterSetIc1SampleCount(uint16_t buffer){
 8003514:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003516:	4d0b      	ldr	r5, [pc, #44]	; (8003544 <counterSetIc1SampleCount+0x30>)
void counterSetIc1SampleCount(uint16_t buffer){
 8003518:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800351a:	f04f 31ff 	mov.w	r1, #4294967295
 800351e:	6828      	ldr	r0, [r5, #0]
 8003520:	f009 fb74 	bl	800cc0c <xQueueTakeMutexRecursive>
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 8003524:	3401      	adds	r4, #1
 8003526:	4b08      	ldr	r3, [pc, #32]	; (8003548 <counterSetIc1SampleCount+0x34>)
	DMA_Restart(&hdma_tim2_ch1);	
 8003528:	4808      	ldr	r0, [pc, #32]	; (800354c <counterSetIc1SampleCount+0x38>)
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 800352a:	b2a4      	uxth	r4, r4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800352c:	2200      	movs	r2, #0
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 800352e:	80dc      	strh	r4, [r3, #6]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003530:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	DMA_Restart(&hdma_tim2_ch1);	
 8003534:	f00d fa74 	bl	8010a20 <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 8003538:	6828      	ldr	r0, [r5, #0]
}
 800353a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 800353e:	f009 b927 	b.w	800c790 <xQueueGiveMutexRecursive>
 8003542:	bf00      	nop
 8003544:	20005098 	.word	0x20005098
 8003548:	20004cc8 	.word	0x20004cc8
 800354c:	2000ea40 	.word	0x2000ea40

08003550 <counterSetIc2SampleCount>:
void counterSetIc2SampleCount(uint16_t buffer){
 8003550:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003552:	4d0b      	ldr	r5, [pc, #44]	; (8003580 <counterSetIc2SampleCount+0x30>)
void counterSetIc2SampleCount(uint16_t buffer){
 8003554:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003556:	f04f 31ff 	mov.w	r1, #4294967295
 800355a:	6828      	ldr	r0, [r5, #0]
 800355c:	f009 fb56 	bl	800cc0c <xQueueTakeMutexRecursive>
	counter.counterIc.ic2BufferSize = buffer + 1;	
 8003560:	3401      	adds	r4, #1
 8003562:	4b08      	ldr	r3, [pc, #32]	; (8003584 <counterSetIc2SampleCount+0x34>)
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003564:	4808      	ldr	r0, [pc, #32]	; (8003588 <counterSetIc2SampleCount+0x38>)
	counter.counterIc.ic2BufferSize = buffer + 1;	
 8003566:	b2a4      	uxth	r4, r4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003568:	2200      	movs	r2, #0
	counter.counterIc.ic2BufferSize = buffer + 1;	
 800356a:	811c      	strh	r4, [r3, #8]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800356c:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003570:	f00d fa56 	bl	8010a20 <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 8003574:	6828      	ldr	r0, [r5, #0]
}
 8003576:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 800357a:	f009 b909 	b.w	800c790 <xQueueGiveMutexRecursive>
 800357e:	bf00      	nop
 8003580:	20005098 	.word	0x20005098
 8003584:	20004cc8 	.word	0x20004cc8
 8003588:	2000eb08 	.word	0x2000eb08

0800358c <counterSetIc1Prescaler>:
void counterSetIc1Prescaler(uint16_t presc){
 800358c:	b508      	push	{r3, lr}
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800358e:	4b06      	ldr	r3, [pc, #24]	; (80035a8 <counterSetIc1Prescaler+0x1c>)
	TIM_IC1_PSC_Config(presc);
 8003590:	b2c0      	uxtb	r0, r0
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003592:	2200      	movs	r2, #0
 8003594:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	TIM_IC1_PSC_Config(presc);
 8003598:	f00d f8c4 	bl	8010724 <TIM_IC1_PSC_Config>
	DMA_Restart(&hdma_tim2_ch1);
 800359c:	4803      	ldr	r0, [pc, #12]	; (80035ac <counterSetIc1Prescaler+0x20>)
}
 800359e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 80035a2:	f00d ba3d 	b.w	8010a20 <DMA_Restart>
 80035a6:	bf00      	nop
 80035a8:	20004cc8 	.word	0x20004cc8
 80035ac:	2000ea40 	.word	0x2000ea40

080035b0 <counterSetIc2Prescaler>:
void counterSetIc2Prescaler(uint16_t presc){		
 80035b0:	b508      	push	{r3, lr}
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80035b2:	4b06      	ldr	r3, [pc, #24]	; (80035cc <counterSetIc2Prescaler+0x1c>)
	TIM_IC2_PSC_Config(presc);	
 80035b4:	b2c0      	uxtb	r0, r0
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	TIM_IC2_PSC_Config(presc);	
 80035bc:	f00d f8d2 	bl	8010764 <TIM_IC2_PSC_Config>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80035c0:	4803      	ldr	r0, [pc, #12]	; (80035d0 <counterSetIc2Prescaler+0x20>)
}
 80035c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80035c6:	f00d ba2b 	b.w	8010a20 <DMA_Restart>
 80035ca:	bf00      	nop
 80035cc:	20004cc8 	.word	0x20004cc8
 80035d0:	2000eb08 	.word	0x2000eb08

080035d4 <counterIc1DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH1_ENABLED;
 80035d4:	4b02      	ldr	r3, [pc, #8]	; (80035e0 <counterIc1DutyCycleInit+0xc>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
	TIM_IC_DutyCycle_Init();	
 80035dc:	f00c bf12 	b.w	8010404 <TIM_IC_DutyCycle_Init>
 80035e0:	20004cc8 	.word	0x20004cc8

080035e4 <counterIc1DutyCycleDeinit>:
void counterIc1DutyCycleDeinit(void){	
 80035e4:	b508      	push	{r3, lr}
	TIM_IC_DutyCycle_Deinit();		
 80035e6:	f00c ff81 	bl	80104ec <TIM_IC_DutyCycle_Deinit>
	counter.icDutyCycle = DUTY_CYCLE_DISABLED;
 80035ea:	4b02      	ldr	r3, [pc, #8]	; (80035f4 <counterIc1DutyCycleDeinit+0x10>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
}
 80035f2:	bd08      	pop	{r3, pc}
 80035f4:	20004cc8 	.word	0x20004cc8

080035f8 <counterIc2DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH2_ENABLED;
 80035f8:	4b02      	ldr	r3, [pc, #8]	; (8003604 <counterIc2DutyCycleInit+0xc>)
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
	TIM_IC_DutyCycle_Init();	
 8003600:	f00c bf00 	b.w	8010404 <TIM_IC_DutyCycle_Init>
 8003604:	20004cc8 	.word	0x20004cc8

08003608 <counterIc2DutyCycleDeinit>:
 8003608:	b508      	push	{r3, lr}
 800360a:	f00c ff6f 	bl	80104ec <TIM_IC_DutyCycle_Deinit>
 800360e:	4b02      	ldr	r3, [pc, #8]	; (8003618 <counterIc2DutyCycleDeinit+0x10>)
 8003610:	2200      	movs	r2, #0
 8003612:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8003616:	bd08      	pop	{r3, pc}
 8003618:	20004cc8 	.word	0x20004cc8

0800361c <counterIcDutyCycleEnable>:
	TIM_IC_DutyCycle_Start();
 800361c:	f00c bfbc 	b.w	8010598 <TIM_IC_DutyCycle_Start>

08003620 <counterIcDutyCycleDisable>:
	TIM_IC_DutyCycle_Stop();
 8003620:	f00c bff2 	b.w	8010608 <TIM_IC_DutyCycle_Stop>

08003624 <counterSetIcTi1_RisingFalling>:
void counterSetIcTi1_RisingFalling(void){	
 8003624:	b508      	push	{r3, lr}
	TIM_IC1_RisingFalling();	
 8003626:	f00d f8bd 	bl	80107a4 <TIM_IC1_RisingFalling>
	DMA_Restart(&hdma_tim2_ch1);
 800362a:	4802      	ldr	r0, [pc, #8]	; (8003634 <counterSetIcTi1_RisingFalling+0x10>)
}	
 800362c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 8003630:	f00d b9f6 	b.w	8010a20 <DMA_Restart>
 8003634:	2000ea40 	.word	0x2000ea40

08003638 <counterSetIcTi1_Rising>:
	counter.eventChan1 = EVENT_RISING;
 8003638:	4b02      	ldr	r3, [pc, #8]	; (8003644 <counterSetIcTi1_Rising+0xc>)
 800363a:	2200      	movs	r2, #0
 800363c:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
	TIM_IC1_RisingOnly();	
 8003640:	f00d b8ba 	b.w	80107b8 <TIM_IC1_RisingOnly>
 8003644:	20004cc8 	.word	0x20004cc8

08003648 <counterSetIcTi1_Falling>:
	counter.eventChan1 = EVENT_FALLING;
 8003648:	4b02      	ldr	r3, [pc, #8]	; (8003654 <counterSetIcTi1_Falling+0xc>)
 800364a:	2201      	movs	r2, #1
 800364c:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
	TIM_IC1_FallingOnly();	
 8003650:	f00d b8bc 	b.w	80107cc <TIM_IC1_FallingOnly>
 8003654:	20004cc8 	.word	0x20004cc8

08003658 <counterSetIcTi2_RisingFalling>:
void counterSetIcTi2_RisingFalling(void){
 8003658:	b508      	push	{r3, lr}
	TIM_IC2_RisingFalling();
 800365a:	f00d f8c5 	bl	80107e8 <TIM_IC2_RisingFalling>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 800365e:	4802      	ldr	r0, [pc, #8]	; (8003668 <counterSetIcTi2_RisingFalling+0x10>)
}	
 8003660:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003664:	f00d b9dc 	b.w	8010a20 <DMA_Restart>
 8003668:	2000eb08 	.word	0x2000eb08

0800366c <counterSetIcTi2_Rising>:
	counter.eventChan2 = EVENT_RISING;
 800366c:	4b02      	ldr	r3, [pc, #8]	; (8003678 <counterSetIcTi2_Rising+0xc>)
 800366e:	2200      	movs	r2, #0
 8003670:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
	TIM_IC2_RisingOnly();	
 8003674:	f00d b8c2 	b.w	80107fc <TIM_IC2_RisingOnly>
 8003678:	20004cc8 	.word	0x20004cc8

0800367c <counterSetIcTi2_Falling>:
	counter.eventChan2 = EVENT_FALLING;
 800367c:	4b02      	ldr	r3, [pc, #8]	; (8003688 <counterSetIcTi2_Falling+0xc>)
 800367e:	2201      	movs	r2, #1
 8003680:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
	TIM_IC2_FallingOnly();	
 8003684:	f00d b8c4 	b.w	8010810 <TIM_IC2_FallingOnly>
 8003688:	20004cc8 	.word	0x20004cc8

0800368c <counterSetTiSequence_AB>:
	TIM_TI_Sequence_AB();
 800368c:	f00d b8ce 	b.w	801082c <TIM_TI_Sequence_AB>

08003690 <counterSetTiSequence_BA>:
	TIM_TI_Sequence_BA();
 8003690:	f00d b8ea 	b.w	8010868 <TIM_TI_Sequence_BA>

08003694 <counterSetTiMode_Independent>:
	counter.tiMode = TI_MODE_EVENT_SEQUENCE_INDEP;
 8003694:	4b02      	ldr	r3, [pc, #8]	; (80036a0 <counterSetTiMode_Independent+0xc>)
 8003696:	2200      	movs	r2, #0
 8003698:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
}
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	20004cc8 	.word	0x20004cc8

080036a4 <counterSetTiMode_Dependent>:
	counter.tiMode = TI_MODE_FAST_EVENT_SEQUENCE_DEP;
 80036a4:	4b02      	ldr	r3, [pc, #8]	; (80036b0 <counterSetTiMode_Dependent+0xc>)
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
} 
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	20004cc8 	.word	0x20004cc8

080036b4 <counterSetTiTimeout>:
	counter.counterIc.tiTimeout = timeout;				
 80036b4:	4b01      	ldr	r3, [pc, #4]	; (80036bc <counterSetTiTimeout+0x8>)
 80036b6:	f8c3 0394 	str.w	r0, [r3, #916]	; 0x394
}
 80036ba:	4770      	bx	lr
 80036bc:	20004cc8 	.word	0x20004cc8

080036c0 <COUNTER_ETR_DMA_CpltCallback>:
{			
 80036c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.state == COUNTER_ETR){
 80036c4:	4c54      	ldr	r4, [pc, #336]	; (8003818 <COUNTER_ETR_DMA_CpltCallback+0x158>)
 80036c6:	f894 53b8 	ldrb.w	r5, [r4, #952]	; 0x3b8
{			
 80036ca:	b083      	sub	sp, #12
	if(counter.state == COUNTER_ETR){
 80036cc:	b2ed      	uxtb	r5, r5
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 80036ce:	230e      	movs	r3, #14
	if(counter.state == COUNTER_ETR){
 80036d0:	2d01      	cmp	r5, #1
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 80036d2:	f8ad 3002 	strh.w	r3, [sp, #2]
	if(counter.state == COUNTER_ETR){
 80036d6:	d017      	beq.n	8003708 <COUNTER_ETR_DMA_CpltCallback+0x48>
	}else if(counter.state == COUNTER_REF){		
 80036d8:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80036dc:	2b04      	cmp	r3, #4
 80036de:	d002      	beq.n	80036e6 <COUNTER_ETR_DMA_CpltCallback+0x26>
}
 80036e0:	b003      	add	sp, #12
 80036e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 80036e6:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d160      	bne.n	80037b0 <COUNTER_ETR_DMA_CpltCallback+0xf0>
		}else if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED && counter.counterEtr.buffer!=0){
 80036ee:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 80036f2:	b11b      	cbz	r3, 80036fc <COUNTER_ETR_DMA_CpltCallback+0x3c>
 80036f4:	f8d4 33a4 	ldr.w	r3, [r4, #932]	; 0x3a4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d16e      	bne.n	80037da <COUNTER_ETR_DMA_CpltCallback+0x11a>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 80036fc:	2301      	movs	r3, #1
 80036fe:	f884 33c4 	strb.w	r3, [r4, #964]	; 0x3c4
}
 8003702:	b003      	add	sp, #12
 8003704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.counterEtr.etrp = TIM_ETPS_GetPrescaler();
 8003708:	f00d f944 	bl	8010994 <TIM_ETPS_GetPrescaler>
 800370c:	f884 03a0 	strb.w	r0, [r4, #928]	; 0x3a0
		float gateFreq = ((double)counter.tim4PrphClk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003710:	f8d4 03bc 	ldr.w	r0, [r4, #956]	; 0x3bc
 8003714:	f8b4 b398 	ldrh.w	fp, [r4, #920]	; 0x398
 8003718:	f8b4 a39a 	ldrh.w	sl, [r4, #922]	; 0x39a
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 800371c:	f8d4 73a4 	ldr.w	r7, [r4, #932]	; 0x3a4
 8003720:	f894 63a0 	ldrb.w	r6, [r4, #928]	; 0x3a0
		float gateFreq = ((double)counter.tim4PrphClk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003724:	f7fc fea6 	bl	8000474 <__aeabi_ui2d>
 8003728:	fa1f fa8a 	uxth.w	sl, sl
 800372c:	4680      	mov	r8, r0
 800372e:	fa1f fb8b 	uxth.w	fp, fp
 8003732:	f10a 0001 	add.w	r0, sl, #1
 8003736:	fb0b 0000 	mla	r0, fp, r0, r0
 800373a:	4689      	mov	r9, r1
 800373c:	f7fc feaa 	bl	8000494 <__aeabi_i2d>
 8003740:	4602      	mov	r2, r0
 8003742:	460b      	mov	r3, r1
 8003744:	4640      	mov	r0, r8
 8003746:	4649      	mov	r1, r9
 8003748:	f7fd f838 	bl	80007bc <__aeabi_ddiv>
 800374c:	f7fd fa04 	bl	8000b58 <__aeabi_d2f>
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 8003750:	f7fc feb2 	bl	80004b8 <__aeabi_f2d>
 8003754:	4680      	mov	r8, r0
 8003756:	4638      	mov	r0, r7
 8003758:	4689      	mov	r9, r1
 800375a:	f7fc fe8b 	bl	8000474 <__aeabi_ui2d>
 800375e:	4602      	mov	r2, r0
 8003760:	460b      	mov	r3, r1
 8003762:	4640      	mov	r0, r8
 8003764:	4649      	mov	r1, r9
 8003766:	f7fc feff 	bl	8000568 <__aeabi_dmul>
 800376a:	b2f6      	uxtb	r6, r6
 800376c:	4680      	mov	r8, r0
 800376e:	4630      	mov	r0, r6
 8003770:	4689      	mov	r9, r1
 8003772:	f7fc fe8f 	bl	8000494 <__aeabi_i2d>
 8003776:	460b      	mov	r3, r1
 8003778:	4602      	mov	r2, r0
 800377a:	4649      	mov	r1, r9
 800377c:	4640      	mov	r0, r8
 800377e:	f7fc fef3 	bl	8000568 <__aeabi_dmul>
 8003782:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
		TIM_ETRP_Config(counter.counterEtr.freq);	
 8003786:	ed94 0bec 	vldr	d0, [r4, #944]	; 0x3b0
 800378a:	f00c ff5d 	bl	8010648 <TIM_ETRP_Config>
		if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED){
 800378e:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 8003792:	b923      	cbnz	r3, 800379e <COUNTER_ETR_DMA_CpltCallback+0xde>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 8003794:	f884 53c4 	strb.w	r5, [r4, #964]	; 0x3c4
}
 8003798:	b003      	add	sp, #12
 800379a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800379e:	4a1f      	ldr	r2, [pc, #124]	; (800381c <COUNTER_ETR_DMA_CpltCallback+0x15c>)
 80037a0:	2300      	movs	r3, #0
 80037a2:	6810      	ldr	r0, [r2, #0]
 80037a4:	f10d 0102 	add.w	r1, sp, #2
 80037a8:	aa01      	add	r2, sp, #4
 80037aa:	f009 f811 	bl	800c7d0 <xQueueGenericSendFromISR>
 80037ae:	e797      	b.n	80036e0 <COUNTER_ETR_DMA_CpltCallback+0x20>
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 80037b0:	f009 fcea 	bl	800d188 <xTaskGetTickCount>
 80037b4:	4b1a      	ldr	r3, [pc, #104]	; (8003820 <COUNTER_ETR_DMA_CpltCallback+0x160>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	1ac0      	subs	r0, r0, r3
 80037ba:	2863      	cmp	r0, #99	; 0x63
 80037bc:	d897      	bhi.n	80036ee <COUNTER_ETR_DMA_CpltCallback+0x2e>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80037be:	4a17      	ldr	r2, [pc, #92]	; (800381c <COUNTER_ETR_DMA_CpltCallback+0x15c>)
 80037c0:	2300      	movs	r3, #0
 80037c2:	6810      	ldr	r0, [r2, #0]
 80037c4:	f10d 0102 	add.w	r1, sp, #2
 80037c8:	aa01      	add	r2, sp, #4
 80037ca:	f009 f801 	bl	800c7d0 <xQueueGenericSendFromISR>
			TIM_REF_SecondInputDisable();
 80037ce:	f00d f8a7 	bl	8010920 <TIM_REF_SecondInputDisable>
			counter.refWarning = COUNTER_WARNING_FIRED;
 80037d2:	2301      	movs	r3, #1
 80037d4:	f884 33c5 	strb.w	r3, [r4, #965]	; 0x3c5
 80037d8:	e782      	b.n	80036e0 <COUNTER_ETR_DMA_CpltCallback+0x20>
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 80037da:	f8d4 03a8 	ldr.w	r0, [r4, #936]	; 0x3a8
 80037de:	f8d4 53a4 	ldr.w	r5, [r4, #932]	; 0x3a4
 80037e2:	f7fc fe47 	bl	8000474 <__aeabi_ui2d>
 80037e6:	4606      	mov	r6, r0
 80037e8:	4628      	mov	r0, r5
 80037ea:	460f      	mov	r7, r1
 80037ec:	f7fc fe42 	bl	8000474 <__aeabi_ui2d>
 80037f0:	4602      	mov	r2, r0
 80037f2:	460b      	mov	r3, r1
 80037f4:	4630      	mov	r0, r6
 80037f6:	4639      	mov	r1, r7
 80037f8:	f7fc ffe0 	bl	80007bc <__aeabi_ddiv>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80037fc:	4a07      	ldr	r2, [pc, #28]	; (800381c <COUNTER_ETR_DMA_CpltCallback+0x15c>)
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 80037fe:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003802:	2300      	movs	r3, #0
 8003804:	6810      	ldr	r0, [r2, #0]
 8003806:	f10d 0102 	add.w	r1, sp, #2
 800380a:	aa01      	add	r2, sp, #4
 800380c:	f008 ffe0 	bl	800c7d0 <xQueueGenericSendFromISR>
			counter.refWarning = COUNTER_REF_SEND_DATA;
 8003810:	2300      	movs	r3, #0
 8003812:	f884 33c5 	strb.w	r3, [r4, #965]	; 0x3c5
 8003816:	e763      	b.n	80036e0 <COUNTER_ETR_DMA_CpltCallback+0x20>
 8003818:	20004cc8 	.word	0x20004cc8
 800381c:	20004cb4 	.word	0x20004cb4
 8003820:	20004cc0 	.word	0x20004cc0

08003824 <counterIcProcess>:
{	
 8003824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.bin != BIN0){
 8003828:	4c4f      	ldr	r4, [pc, #316]	; (8003968 <counterIcProcess+0x144>)
{	
 800382a:	b085      	sub	sp, #20
	if(counter.bin != BIN0){
 800382c:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003830:	220e      	movs	r2, #14
 8003832:	f8ad 200a 	strh.w	r2, [sp, #10]
	if(counter.bin != BIN0){
 8003836:	b983      	cbnz	r3, 800385a <counterIcProcess+0x36>
 8003838:	f003 05ff 	and.w	r5, r3, #255	; 0xff
	}else if(counter.bin != BIN1){
 800383c:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003840:	2b01      	cmp	r3, #1
 8003842:	d007      	beq.n	8003854 <counterIcProcess+0x30>
		counter.bin = BIN1;
 8003844:	2301      	movs	r3, #1
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 8003846:	4849      	ldr	r0, [pc, #292]	; (800396c <counterIcProcess+0x148>)
		counter.bin = BIN1;
 8003848:	f884 33cd 	strb.w	r3, [r4, #973]	; 0x3cd
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 800384c:	f00d f8de 	bl	8010a0c <DMA_TransferComplete>
 8003850:	2800      	cmp	r0, #0
 8003852:	d145      	bne.n	80038e0 <counterIcProcess+0xbc>
}
 8003854:	b005      	add	sp, #20
 8003856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.bin = BIN0;
 800385a:	2500      	movs	r5, #0
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 800385c:	4844      	ldr	r0, [pc, #272]	; (8003970 <counterIcProcess+0x14c>)
		counter.bin = BIN0;
 800385e:	f884 53cd 	strb.w	r5, [r4, #973]	; 0x3cd
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 8003862:	f00d f8d3 	bl	8010a0c <DMA_TransferComplete>
 8003866:	2800      	cmp	r0, #0
 8003868:	d0f4      	beq.n	8003854 <counterIcProcess+0x30>
			counter.counterIc.ic1psc = TIM_IC1PSC_GetPrescaler();			
 800386a:	f00d f8a7 	bl	80109bc <TIM_IC1PSC_GetPrescaler>
 800386e:	f884 0390 	strb.w	r0, [r4, #912]	; 0x390
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 8003872:	88e3      	ldrh	r3, [r4, #6]
 8003874:	3303      	adds	r3, #3
 8003876:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800387a:	f8d4 b010 	ldr.w	fp, [r4, #16]
			counter.counterIc.ic1freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 800387e:	f8d4 63c0 	ldr.w	r6, [r4, #960]	; 0x3c0
 8003882:	88a7      	ldrh	r7, [r4, #4]
 8003884:	f894 a390 	ldrb.w	sl, [r4, #912]	; 0x390
 8003888:	88e0      	ldrh	r0, [r4, #6]
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 800388a:	9301      	str	r3, [sp, #4]
			counter.counterIc.ic1freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 800388c:	3801      	subs	r0, #1
 800388e:	f7fc fe01 	bl	8000494 <__aeabi_i2d>
 8003892:	9b01      	ldr	r3, [sp, #4]
 8003894:	4680      	mov	r8, r0
 8003896:	eba3 000b 	sub.w	r0, r3, fp
 800389a:	4689      	mov	r9, r1
 800389c:	f7fc fdea 	bl	8000474 <__aeabi_ui2d>
 80038a0:	4602      	mov	r2, r0
 80038a2:	460b      	mov	r3, r1
 80038a4:	4640      	mov	r0, r8
 80038a6:	4649      	mov	r1, r9
 80038a8:	f7fc ff88 	bl	80007bc <__aeabi_ddiv>
 80038ac:	fa5f fa8a 	uxtb.w	sl, sl
 80038b0:	4680      	mov	r8, r0
 80038b2:	b2bf      	uxth	r7, r7
 80038b4:	fb06 f00a 	mul.w	r0, r6, sl
 80038b8:	fb07 0000 	mla	r0, r7, r0, r0
 80038bc:	4689      	mov	r9, r1
 80038be:	f7fc fdd9 	bl	8000474 <__aeabi_ui2d>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4640      	mov	r0, r8
 80038c8:	4649      	mov	r1, r9
 80038ca:	f7fc fe4d 	bl	8000568 <__aeabi_dmul>
 80038ce:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			DMA_Restart(&hdma_tim2_ch1);
 80038d2:	4827      	ldr	r0, [pc, #156]	; (8003970 <counterIcProcess+0x14c>)
 80038d4:	f00d f8a4 	bl	8010a20 <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80038d8:	4a26      	ldr	r2, [pc, #152]	; (8003974 <counterIcProcess+0x150>)
			counter.icChannel1 = COUNTER_IRQ_IC;
 80038da:	f884 53c6 	strb.w	r5, [r4, #966]	; 0x3c6
 80038de:	e039      	b.n	8003954 <counterIcProcess+0x130>
			counter.counterIc.ic2psc = TIM_IC2PSC_GetPrescaler();				
 80038e0:	f00d f880 	bl	80109e4 <TIM_IC2PSC_GetPrescaler>
 80038e4:	f884 0391 	strb.w	r0, [r4, #913]	; 0x391
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 80038e8:	8923      	ldrh	r3, [r4, #8]
 80038ea:	3371      	adds	r3, #113	; 0x71
 80038ec:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80038f0:	f8d4 b1c8 	ldr.w	fp, [r4, #456]	; 0x1c8
			counter.counterIc.ic2freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 80038f4:	f8d4 63c0 	ldr.w	r6, [r4, #960]	; 0x3c0
 80038f8:	88a7      	ldrh	r7, [r4, #4]
 80038fa:	f894 a391 	ldrb.w	sl, [r4, #913]	; 0x391
 80038fe:	8920      	ldrh	r0, [r4, #8]
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 8003900:	9301      	str	r3, [sp, #4]
			counter.counterIc.ic2freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 8003902:	3801      	subs	r0, #1
 8003904:	f7fc fdc6 	bl	8000494 <__aeabi_i2d>
 8003908:	9b01      	ldr	r3, [sp, #4]
 800390a:	4680      	mov	r8, r0
 800390c:	eba3 000b 	sub.w	r0, r3, fp
 8003910:	4689      	mov	r9, r1
 8003912:	f7fc fdaf 	bl	8000474 <__aeabi_ui2d>
 8003916:	4602      	mov	r2, r0
 8003918:	460b      	mov	r3, r1
 800391a:	4640      	mov	r0, r8
 800391c:	4649      	mov	r1, r9
 800391e:	f7fc ff4d 	bl	80007bc <__aeabi_ddiv>
 8003922:	fa5f fa8a 	uxtb.w	sl, sl
 8003926:	4680      	mov	r8, r0
 8003928:	b2bf      	uxth	r7, r7
 800392a:	fb06 f00a 	mul.w	r0, r6, sl
 800392e:	fb07 0000 	mla	r0, r7, r0, r0
 8003932:	4689      	mov	r9, r1
 8003934:	f7fc fd9e 	bl	8000474 <__aeabi_ui2d>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4640      	mov	r0, r8
 800393e:	4649      	mov	r1, r9
 8003940:	f7fc fe12 	bl	8000568 <__aeabi_dmul>
 8003944:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			DMA_Restart(&hdma_tim2_ch2_ch4);		
 8003948:	4808      	ldr	r0, [pc, #32]	; (800396c <counterIcProcess+0x148>)
 800394a:	f00d f869 	bl	8010a20 <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800394e:	4a09      	ldr	r2, [pc, #36]	; (8003974 <counterIcProcess+0x150>)
			counter.icChannel2 = COUNTER_IRQ_IC;
 8003950:	f884 53c7 	strb.w	r5, [r4, #967]	; 0x3c7
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003954:	462b      	mov	r3, r5
 8003956:	6810      	ldr	r0, [r2, #0]
 8003958:	f10d 010a 	add.w	r1, sp, #10
 800395c:	aa03      	add	r2, sp, #12
 800395e:	f008 ff37 	bl	800c7d0 <xQueueGenericSendFromISR>
}
 8003962:	b005      	add	sp, #20
 8003964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003968:	20004cc8 	.word	0x20004cc8
 800396c:	2000eb08 	.word	0x2000eb08
 8003970:	2000ea40 	.word	0x2000ea40
 8003974:	20004cb4 	.word	0x20004cb4

08003978 <counterPeriodElapsedCallback>:
{
 8003978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 800397c:	4c7b      	ldr	r4, [pc, #492]	; (8003b6c <counterPeriodElapsedCallback+0x1f4>)
 800397e:	f894 33c8 	ldrb.w	r3, [r4, #968]	; 0x3c8
{
 8003982:	b083      	sub	sp, #12
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 8003984:	2b00      	cmp	r3, #0
 8003986:	d142      	bne.n	8003a0e <counterPeriodElapsedCallback+0x96>
 8003988:	f003 05ff 	and.w	r5, r3, #255	; 0xff
		if(counter.state == COUNTER_IC){
 800398c:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8003990:	2b02      	cmp	r3, #2
 8003992:	d037      	beq.n	8003a04 <counterPeriodElapsedCallback+0x8c>
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003994:	230e      	movs	r3, #14
 8003996:	f8ad 3002 	strh.w	r3, [sp, #2]
	if((xTaskGetTickCountFromISR() - xStartTime) <= counter.counterIc.tiTimeout){
 800399a:	f009 fbfb 	bl	800d194 <xTaskGetTickCountFromISR>
 800399e:	4b74      	ldr	r3, [pc, #464]	; (8003b70 <counterPeriodElapsedCallback+0x1f8>)
 80039a0:	f8d4 2394 	ldr.w	r2, [r4, #916]	; 0x394
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	1ac0      	subs	r0, r0, r3
 80039a8:	4290      	cmp	r0, r2
 80039aa:	f200 808f 	bhi.w	8003acc <counterPeriodElapsedCallback+0x154>
		if(counter.abba == BIN0){			
 80039ae:	f894 33ce 	ldrb.w	r3, [r4, #974]	; 0x3ce
 80039b2:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d16c      	bne.n	8003a94 <counterPeriodElapsedCallback+0x11c>
			if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){					
 80039ba:	486e      	ldr	r0, [pc, #440]	; (8003b74 <counterPeriodElapsedCallback+0x1fc>)
 80039bc:	f00d f826 	bl	8010a0c <DMA_TransferComplete>
 80039c0:	b310      	cbz	r0, 8003a08 <counterPeriodElapsedCallback+0x90>
				counter.counterIc.ic1freq = counter.counterIc.ic2buffer[0] / (double)counter.tim2PrphClk;
 80039c2:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 80039c6:	f8d4 53c0 	ldr.w	r5, [r4, #960]	; 0x3c0
 80039ca:	f7fc fd53 	bl	8000474 <__aeabi_ui2d>
 80039ce:	4680      	mov	r8, r0
 80039d0:	4628      	mov	r0, r5
 80039d2:	4689      	mov	r9, r1
 80039d4:	f7fc fd4e 	bl	8000474 <__aeabi_ui2d>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4640      	mov	r0, r8
 80039de:	4649      	mov	r1, r9
 80039e0:	f7fc feec 	bl	80007bc <__aeabi_ddiv>
 80039e4:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();		
 80039e8:	f00c fcbe 	bl	8010368 <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80039ec:	4a62      	ldr	r2, [pc, #392]	; (8003b78 <counterPeriodElapsedCallback+0x200>)
 80039ee:	4633      	mov	r3, r6
				counter.tiState = SEND_TI_DATA;						
 80039f0:	2502      	movs	r5, #2
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80039f2:	6810      	ldr	r0, [r2, #0]
				counter.tiState = SEND_TI_DATA;						
 80039f4:	f884 53c9 	strb.w	r5, [r4, #969]	; 0x3c9
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80039f8:	aa01      	add	r2, sp, #4
 80039fa:	eb0d 0105 	add.w	r1, sp, r5
 80039fe:	f008 fee7 	bl	800c7d0 <xQueueGenericSendFromISR>
 8003a02:	e001      	b.n	8003a08 <counterPeriodElapsedCallback+0x90>
			counterIcProcess();
 8003a04:	f7ff ff0e 	bl	8003824 <counterIcProcess>
}
 8003a08:	b003      	add	sp, #12
 8003a0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 8003a0e:	f894 53c8 	ldrb.w	r5, [r4, #968]	; 0x3c8
 8003a12:	b2ed      	uxtb	r5, r5
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003a14:	230e      	movs	r3, #14
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 8003a16:	2d01      	cmp	r5, #1
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003a18:	f8ad 3002 	strh.w	r3, [sp, #2]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 8003a1c:	d066      	beq.n	8003aec <counterPeriodElapsedCallback+0x174>
	}else if(counter.icDutyCycle == DUTY_CYCLE_CH2_ENABLED){
 8003a1e:	f894 33c8 	ldrb.w	r3, [r4, #968]	; 0x3c8
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d1f0      	bne.n	8003a08 <counterPeriodElapsedCallback+0x90>
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){			
 8003a26:	4853      	ldr	r0, [pc, #332]	; (8003b74 <counterPeriodElapsedCallback+0x1fc>)
 8003a28:	f00c fff0 	bl	8010a0c <DMA_TransferComplete>
 8003a2c:	2800      	cmp	r0, #0
 8003a2e:	d0eb      	beq.n	8003a08 <counterPeriodElapsedCallback+0x90>
			counter.counterIc.ic1freq = (counter.counterIc.ic1buffer[0] / (double)counter.counterIc.ic2buffer[0]) * 100;
 8003a30:	6920      	ldr	r0, [r4, #16]
 8003a32:	f8d4 51c8 	ldr.w	r5, [r4, #456]	; 0x1c8
 8003a36:	f7fc fd1d 	bl	8000474 <__aeabi_ui2d>
 8003a3a:	4606      	mov	r6, r0
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	460f      	mov	r7, r1
 8003a40:	f7fc fd18 	bl	8000474 <__aeabi_ui2d>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4630      	mov	r0, r6
 8003a4a:	4639      	mov	r1, r7
 8003a4c:	f7fc feb6 	bl	80007bc <__aeabi_ddiv>
 8003a50:	2200      	movs	r2, #0
 8003a52:	4b4a      	ldr	r3, [pc, #296]	; (8003b7c <counterPeriodElapsedCallback+0x204>)
 8003a54:	f7fc fd88 	bl	8000568 <__aeabi_dmul>
 8003a58:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic1buffer[0] / (double)counter.tim2PrphClk;
 8003a5c:	6920      	ldr	r0, [r4, #16]
 8003a5e:	f8d4 53c0 	ldr.w	r5, [r4, #960]	; 0x3c0
 8003a62:	f7fc fd07 	bl	8000474 <__aeabi_ui2d>
 8003a66:	4606      	mov	r6, r0
 8003a68:	4628      	mov	r0, r5
 8003a6a:	460f      	mov	r7, r1
 8003a6c:	f7fc fd02 	bl	8000474 <__aeabi_ui2d>
 8003a70:	460b      	mov	r3, r1
 8003a72:	4602      	mov	r2, r0
 8003a74:	4639      	mov	r1, r7
 8003a76:	4630      	mov	r0, r6
 8003a78:	f7fc fea0 	bl	80007bc <__aeabi_ddiv>
 8003a7c:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();			
 8003a80:	f00c fc9a 	bl	80103b8 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 8003a84:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d166      	bne.n	8003b5a <counterPeriodElapsedCallback+0x1e2>
				counter.bin = BIN1;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	f884 33cd 	strb.w	r3, [r4, #973]	; 0x3cd
 8003a92:	e7b9      	b.n	8003a08 <counterPeriodElapsedCallback+0x90>
			if(DMA_TransferComplete(&hdma_tim2_ch1)){					
 8003a94:	483a      	ldr	r0, [pc, #232]	; (8003b80 <counterPeriodElapsedCallback+0x208>)
 8003a96:	f00c ffb9 	bl	8010a0c <DMA_TransferComplete>
 8003a9a:	2800      	cmp	r0, #0
 8003a9c:	d0b4      	beq.n	8003a08 <counterPeriodElapsedCallback+0x90>
				counter.counterIc.ic1freq = counter.counterIc.ic1buffer[0] / (double)counter.tim2PrphClk;
 8003a9e:	6920      	ldr	r0, [r4, #16]
 8003aa0:	f8d4 83c0 	ldr.w	r8, [r4, #960]	; 0x3c0
 8003aa4:	f7fc fce6 	bl	8000474 <__aeabi_ui2d>
 8003aa8:	4606      	mov	r6, r0
 8003aaa:	4640      	mov	r0, r8
 8003aac:	460f      	mov	r7, r1
 8003aae:	f7fc fce1 	bl	8000474 <__aeabi_ui2d>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	4639      	mov	r1, r7
 8003aba:	f7fc fe7f 	bl	80007bc <__aeabi_ddiv>
 8003abe:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();					
 8003ac2:	f00c fc51 	bl	8010368 <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003ac6:	4a2c      	ldr	r2, [pc, #176]	; (8003b78 <counterPeriodElapsedCallback+0x200>)
 8003ac8:	462b      	mov	r3, r5
 8003aca:	e791      	b.n	80039f0 <counterPeriodElapsedCallback+0x78>
		TIM_TI_Stop();					
 8003acc:	f00c fc4c 	bl	8010368 <TIM_TI_Stop>
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003ad0:	4a29      	ldr	r2, [pc, #164]	; (8003b78 <counterPeriodElapsedCallback+0x200>)
 8003ad2:	462b      	mov	r3, r5
 8003ad4:	6810      	ldr	r0, [r2, #0]
		counter.tiState = TIMEOUT;	
 8003ad6:	2501      	movs	r5, #1
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003ad8:	aa01      	add	r2, sp, #4
 8003ada:	f10d 0102 	add.w	r1, sp, #2
		counter.tiState = TIMEOUT;	
 8003ade:	f884 53c9 	strb.w	r5, [r4, #969]	; 0x3c9
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003ae2:	f008 fe75 	bl	800c7d0 <xQueueGenericSendFromISR>
}
 8003ae6:	b003      	add	sp, #12
 8003ae8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if(DMA_TransferComplete(&hdma_tim2_ch1)){
 8003aec:	4824      	ldr	r0, [pc, #144]	; (8003b80 <counterPeriodElapsedCallback+0x208>)
 8003aee:	f00c ff8d 	bl	8010a0c <DMA_TransferComplete>
 8003af2:	2800      	cmp	r0, #0
 8003af4:	d088      	beq.n	8003a08 <counterPeriodElapsedCallback+0x90>
			counter.counterIc.ic1freq = (counter.counterIc.ic2buffer[0] / (double)counter.counterIc.ic1buffer[0]) * 100;
 8003af6:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 8003afa:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8003afe:	f7fc fcb9 	bl	8000474 <__aeabi_ui2d>
 8003b02:	4606      	mov	r6, r0
 8003b04:	4640      	mov	r0, r8
 8003b06:	460f      	mov	r7, r1
 8003b08:	f7fc fcb4 	bl	8000474 <__aeabi_ui2d>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4630      	mov	r0, r6
 8003b12:	4639      	mov	r1, r7
 8003b14:	f7fc fe52 	bl	80007bc <__aeabi_ddiv>
 8003b18:	2200      	movs	r2, #0
 8003b1a:	4b18      	ldr	r3, [pc, #96]	; (8003b7c <counterPeriodElapsedCallback+0x204>)
 8003b1c:	f7fc fd24 	bl	8000568 <__aeabi_dmul>
 8003b20:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic2buffer[0] / (double)counter.tim2PrphClk;
 8003b24:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 8003b28:	f8d4 83c0 	ldr.w	r8, [r4, #960]	; 0x3c0
 8003b2c:	f7fc fca2 	bl	8000474 <__aeabi_ui2d>
 8003b30:	4606      	mov	r6, r0
 8003b32:	4640      	mov	r0, r8
 8003b34:	460f      	mov	r7, r1
 8003b36:	f7fc fc9d 	bl	8000474 <__aeabi_ui2d>
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	4639      	mov	r1, r7
 8003b40:	4630      	mov	r0, r6
 8003b42:	f7fc fe3b 	bl	80007bc <__aeabi_ddiv>
 8003b46:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();		
 8003b4a:	f00c fc35 	bl	80103b8 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 8003b4e:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003b52:	b913      	cbnz	r3, 8003b5a <counterPeriodElapsedCallback+0x1e2>
				counter.bin = BIN1;
 8003b54:	f884 53cd 	strb.w	r5, [r4, #973]	; 0x3cd
 8003b58:	e756      	b.n	8003a08 <counterPeriodElapsedCallback+0x90>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003b5a:	4a07      	ldr	r2, [pc, #28]	; (8003b78 <counterPeriodElapsedCallback+0x200>)
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	6810      	ldr	r0, [r2, #0]
 8003b60:	f10d 0102 	add.w	r1, sp, #2
 8003b64:	aa01      	add	r2, sp, #4
 8003b66:	f008 fe33 	bl	800c7d0 <xQueueGenericSendFromISR>
}
 8003b6a:	e74d      	b.n	8003a08 <counterPeriodElapsedCallback+0x90>
 8003b6c:	20004cc8 	.word	0x20004cc8
 8003b70:	20004cc0 	.word	0x20004cc0
 8003b74:	2000eb08 	.word	0x2000eb08
 8003b78:	20004cb4 	.word	0x20004cb4
 8003b7c:	40590000 	.word	0x40590000
 8003b80:	2000ea40 	.word	0x2000ea40

08003b84 <counterEtrRefSetDefault>:
 * @retval None
 * @state 	USED
 */
void counterEtrRefSetDefault(void)
{
	if(counter.state==COUNTER_ETR){
 8003b84:	4b14      	ldr	r3, [pc, #80]	; (8003bd8 <counterEtrRefSetDefault+0x54>)
 8003b86:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 8003b8a:	2a01      	cmp	r2, #1
 8003b8c:	d017      	beq.n	8003bbe <counterEtrRefSetDefault+0x3a>
		counter.counterEtr.psc = TIM4_PSC;	
		counter.counterEtr.arr = TIM4_ARR;
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
	}else{
		counter.counterEtr.psc = 59999;	
 8003b8e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8003b92:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a
		counter.counterEtr.arr = 59999;
 8003b96:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
		counter.counterEtr.refBuffer = (counter.counterEtr.psc+1) * (counter.counterEtr.arr+1);
 8003b9a:	f8b3 139a 	ldrh.w	r1, [r3, #922]	; 0x39a
 8003b9e:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 8003ba2:	3201      	adds	r2, #1
 8003ba4:	fb02 2201 	mla	r2, r2, r1, r2
 8003ba8:	f8c3 23a8 	str.w	r2, [r3, #936]	; 0x3a8
	}
	counter.counterEtr.etrp = 1;
	counter.counterEtr.buffer = 0;
 8003bac:	2200      	movs	r2, #0
	counter.counterEtr.etrp = 1;
 8003bae:	2101      	movs	r1, #1
 8003bb0:	f883 13a0 	strb.w	r1, [r3, #928]	; 0x3a0
	counter.counterEtr.buffer = 0;
 8003bb4:	f8c3 23a4 	str.w	r2, [r3, #932]	; 0x3a4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;			
 8003bb8:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
}
 8003bbc:	4770      	bx	lr
		counter.counterEtr.psc = TIM4_PSC;	
 8003bbe:	f641 401f 	movw	r0, #7199	; 0x1c1f
		counter.counterEtr.arr = TIM4_ARR;
 8003bc2:	f240 31e7 	movw	r1, #999	; 0x3e7
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 8003bc6:	2264      	movs	r2, #100	; 0x64
		counter.counterEtr.psc = TIM4_PSC;	
 8003bc8:	f8a3 039a 	strh.w	r0, [r3, #922]	; 0x39a
		counter.counterEtr.arr = TIM4_ARR;
 8003bcc:	f8a3 1398 	strh.w	r1, [r3, #920]	; 0x398
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 8003bd0:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
 8003bd4:	e7ea      	b.n	8003bac <counterEtrRefSetDefault+0x28>
 8003bd6:	bf00      	nop
 8003bd8:	20004cc8 	.word	0x20004cc8

08003bdc <counterIcTiSetDefault>:

void counterIcTiSetDefault(void)
{
 8003bdc:	b538      	push	{r3, r4, r5, lr}
	if(counter.state == COUNTER_IC){
 8003bde:	4c15      	ldr	r4, [pc, #84]	; (8003c34 <counterIcTiSetDefault+0x58>)
 8003be0:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b02      	cmp	r3, #2
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
		counter.counterIc.ic2BufferSize = 2;
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 8003be8:	f04f 0201 	mov.w	r2, #1
	if(counter.state == COUNTER_IC){
 8003bec:	d01b      	beq.n	8003c26 <counterIcTiSetDefault+0x4a>
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
	}else{
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
		counter.counterIc.ic2BufferSize = 1;
		counter.counterIc.tiTimeout = 10000;
		counter.eventChan1 = EVENT_RISING;
 8003bee:	2300      	movs	r3, #0
		counter.counterIc.tiTimeout = 10000;
 8003bf0:	f242 7110 	movw	r1, #10000	; 0x2710
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
 8003bf4:	80e2      	strh	r2, [r4, #6]
		counter.counterIc.ic2BufferSize = 1;
 8003bf6:	8122      	strh	r2, [r4, #8]
		counter.counterIc.tiTimeout = 10000;
 8003bf8:	f8c4 1394 	str.w	r1, [r4, #916]	; 0x394
		counter.eventChan1 = EVENT_RISING;
 8003bfc:	f884 33cb 	strb.w	r3, [r4, #971]	; 0x3cb
		counter.eventChan2 = EVENT_RISING;
 8003c00:	f884 33cc 	strb.w	r3, [r4, #972]	; 0x3cc
	}
	counter.counterIc.ic1psc = 1;
 8003c04:	2501      	movs	r5, #1
	counter.counterIc.ic2psc = 1;
	TIM_IC1_PSC_Config(1);
 8003c06:	4628      	mov	r0, r5
	counter.counterIc.ic1psc = 1;
 8003c08:	f884 5390 	strb.w	r5, [r4, #912]	; 0x390
	counter.counterIc.ic2psc = 1;
 8003c0c:	f884 5391 	strb.w	r5, [r4, #913]	; 0x391
	TIM_IC1_PSC_Config(1);
 8003c10:	f00c fd88 	bl	8010724 <TIM_IC1_PSC_Config>
	TIM_IC2_PSC_Config(1);	
 8003c14:	4628      	mov	r0, r5
 8003c16:	f00c fda5 	bl	8010764 <TIM_IC2_PSC_Config>
	counter.counterIc.psc = 0;		
 8003c1a:	2200      	movs	r2, #0
	counter.counterIc.arr = 0xFFFFFFFF;
 8003c1c:	f04f 33ff 	mov.w	r3, #4294967295
	counter.counterIc.psc = 0;		
 8003c20:	80a2      	strh	r2, [r4, #4]
	counter.counterIc.arr = 0xFFFFFFFF;
 8003c22:	6023      	str	r3, [r4, #0]
}
 8003c24:	bd38      	pop	{r3, r4, r5, pc}
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
 8003c26:	80e3      	strh	r3, [r4, #6]
		counter.counterIc.ic2BufferSize = 2;
 8003c28:	8123      	strh	r3, [r4, #8]
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 8003c2a:	f884 23c6 	strb.w	r2, [r4, #966]	; 0x3c6
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
 8003c2e:	f884 23c7 	strb.w	r2, [r4, #967]	; 0x3c7
 8003c32:	e7e7      	b.n	8003c04 <counterIcTiSetDefault+0x28>
 8003c34:	20004cc8 	.word	0x20004cc8

08003c38 <GeneratorTask>:
 * task is getting messages from other tasks and takes care about generator functions
 * @param  Task handler, parameters pointer
 * @retval None
 */
//portTASK_FUNCTION(vScopeTask, pvParameters){	
void GeneratorTask(void const *argument){
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8

	//Build error on lines below? Lenght of Pin strings must be 4 chars long!!!
	CASSERT(sizeof(GEN_CH1_PIN_STR)==5);
	CASSERT(sizeof(GEN_CH2_PIN_STR)==5);

	uint16_t message = 0xFFFF;
 8003c3c:	ae02      	add	r6, sp, #8
 * @param  None
 * @retval None
 */
void generatorSetDefault(void)
{
	generator.bufferMemory=generatorBuffer;
 8003c3e:	4c5f      	ldr	r4, [pc, #380]	; (8003dbc <GeneratorTask+0x184>)
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003c40:	4d5f      	ldr	r5, [pc, #380]	; (8003dc0 <GeneratorTask+0x188>)
	uint16_t message = 0xFFFF;
 8003c42:	f64f 73ff 	movw	r3, #65535	; 0xffff
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003c46:	2200      	movs	r2, #0
 8003c48:	2102      	movs	r1, #2
 8003c4a:	201e      	movs	r0, #30
	uint16_t message = 0xFFFF;
 8003c4c:	f826 3d02 	strh.w	r3, [r6, #-2]!
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003c50:	f008 fb68 	bl	800c324 <xQueueGenericCreate>
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003c54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	generator.bufferMemory=generatorBuffer;
 8003c58:	4a5a      	ldr	r2, [pc, #360]	; (8003dc4 <GeneratorTask+0x18c>)
 8003c5a:	6022      	str	r2, [r4, #0]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
	}

	generator.numOfChannles=1;
 8003c5c:	2701      	movs	r7, #1
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003c5e:	6063      	str	r3, [r4, #4]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003c60:	60e3      	str	r3, [r4, #12]
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003c62:	60a3      	str	r3, [r4, #8]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003c64:	6123      	str	r3, [r4, #16]
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
 8003c66:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
	generator.numOfChannles=1;
 8003c6a:	f884 702a 	strb.w	r7, [r4, #42]	; 0x2a
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
	generator.pChanMem[0]=generatorBuffer;
	generator.state=GENERATOR_IDLE;
 8003c6e:	f04f 0800 	mov.w	r8, #0
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
 8003c72:	63a3      	str	r3, [r4, #56]	; 0x38
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
 8003c74:	86a3      	strh	r3, [r4, #52]	; 0x34
	generator.DAC_res=DAC_DATA_DEPTH;
 8003c76:	230c      	movs	r3, #12
	generator.pChanMem[0]=generatorBuffer;
 8003c78:	62e2      	str	r2, [r4, #44]	; 0x2c
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003c7a:	6028      	str	r0, [r5, #0]
	generator.state=GENERATOR_IDLE;
 8003c7c:	f884 8028 	strb.w	r8, [r4, #40]	; 0x28
	generator.DAC_res=DAC_DATA_DEPTH;
 8003c80:	87a3      	strh	r3, [r4, #60]	; 0x3c
		xQueueReceive(generatorMessageQueue, &message, portMAX_DELAY);
 8003c82:	2300      	movs	r3, #0
 8003c84:	f04f 32ff 	mov.w	r2, #4294967295
 8003c88:	4631      	mov	r1, r6
 8003c8a:	f008 fe37 	bl	800c8fc <xQueueGenericReceive>
		switch(message){
 8003c8e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003c92:	3b21      	subs	r3, #33	; 0x21
 8003c94:	2b13      	cmp	r3, #19
 8003c96:	d80d      	bhi.n	8003cb4 <GeneratorTask+0x7c>
 8003c98:	e8df f003 	tbb	[pc, r3]
 8003c9c:	0c0c3f3a 	.word	0x0c0c3f3a
 8003ca0:	0c0e1928 	.word	0x0c0e1928
 8003ca4:	0c0c0c0c 	.word	0x0c0c0c0c
 8003ca8:	0c0c0c0c 	.word	0x0c0c0c0c
 8003cac:	0a0c0c0c 	.word	0x0a0c0c0c
			if(generator.state==GENERATOR_IDLE){}
 8003cb0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003cb4:	6828      	ldr	r0, [r5, #0]
 8003cb6:	e7e4      	b.n	8003c82 <GeneratorTask+0x4a>
			if(generator.modeState==GENERATOR_DAC){				
 8003cb8:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d058      	beq.n	8003d72 <GeneratorTask+0x13a>
			}else if(generator.modeState==GENERATOR_PWM){
 8003cc0:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d1f5      	bne.n	8003cb4 <GeneratorTask+0x7c>
				TIMGenPwmDeinit();
 8003cc8:	f00d fa88 	bl	80111dc <TIMGenPwmDeinit>
 8003ccc:	e7f2      	b.n	8003cb4 <GeneratorTask+0x7c>
			if(generator.state==GENERATOR_RUN){
 8003cce:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d1ee      	bne.n	8003cb4 <GeneratorTask+0x7c>
				if(generator.modeState==GENERATOR_DAC){
 8003cd6:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d04c      	beq.n	8003d78 <GeneratorTask+0x140>
				}else if(generator.modeState==GENERATOR_PWM){
 8003cde:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d05f      	beq.n	8003da6 <GeneratorTask+0x16e>
				generator.state=GENERATOR_IDLE;
 8003ce6:	f884 8028 	strb.w	r8, [r4, #40]	; 0x28
 8003cea:	e7e3      	b.n	8003cb4 <GeneratorTask+0x7c>
			if(generator.state==GENERATOR_IDLE){
 8003cec:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003cf0:	f003 0aff 	and.w	sl, r3, #255	; 0xff
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1dd      	bne.n	8003cb4 <GeneratorTask+0x7c>
				if(generator.modeState==GENERATOR_DAC){
 8003cf8:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003cfc:	f003 09ff 	and.w	r9, r3, #255	; 0xff
 8003d00:	b193      	cbz	r3, 8003d28 <GeneratorTask+0xf0>
				}else if(generator.modeState==GENERATOR_PWM){
 8003d02:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d039      	beq.n	8003d7e <GeneratorTask+0x146>
				generator.state=GENERATOR_RUN;
 8003d0a:	f884 7028 	strb.w	r7, [r4, #40]	; 0x28
 8003d0e:	e7d1      	b.n	8003cb4 <GeneratorTask+0x7c>
	generator.modeState = GENERATOR_DAC;
 8003d10:	f884 8029 	strb.w	r8, [r4, #41]	; 0x29
			TIMGenInit();
 8003d14:	f00d f860 	bl	8010dd8 <TIMGenInit>
			break;
 8003d18:	e7cc      	b.n	8003cb4 <GeneratorTask+0x7c>
	generator.modeState = GENERATOR_PWM;
 8003d1a:	f884 7029 	strb.w	r7, [r4, #41]	; 0x29
			TIMGenPwmInit();
 8003d1e:	f00d f947 	bl	8010fb0 <TIMGenPwmInit>
			break;
 8003d22:	e7c7      	b.n	8003cb4 <GeneratorTask+0x7c>
 * @param  None
 * @retval None
 */
void genInit(void)
{	
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003d24:	f04f 0901 	mov.w	r9, #1
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003d28:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 8003d2c:	fa5f fa89 	uxtb.w	sl, r9
 8003d30:	6858      	ldr	r0, [r3, #4]
 8003d32:	4651      	mov	r1, sl
 8003d34:	2200      	movs	r2, #0
 8003d36:	f00c ffd5 	bl	8010ce4 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003d3a:	f894 102a 	ldrb.w	r1, [r4, #42]	; 0x2a
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003d3e:	f109 020a 	add.w	r2, r9, #10
 8003d42:	f109 0318 	add.w	r3, r9, #24
 8003d46:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 8003d4a:	eb04 0343 	add.w	r3, r4, r3, lsl #1
		if(generator.numOfChannles>i){
 8003d4e:	458a      	cmp	sl, r1
		}else{
			DAC_DMA_Reconfig(i,NULL,0);
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	4611      	mov	r1, r2
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003d56:	4650      	mov	r0, sl
 8003d58:	bf3a      	itte	cc
 8003d5a:	f8dc 1004 	ldrcc.w	r1, [ip, #4]
 8003d5e:	889a      	ldrhcc	r2, [r3, #4]
			DAC_DMA_Reconfig(i,NULL,0);
 8003d60:	4650      	movcs	r0, sl
 8003d62:	f00b f827 	bl	800edb4 <DAC_DMA_Reconfig>
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003d66:	f1b9 0f00 	cmp.w	r9, #0
 8003d6a:	d0db      	beq.n	8003d24 <GeneratorTask+0xec>
					GeneratingEnable();
 8003d6c:	f00b f848 	bl	800ee00 <GeneratingEnable>
 8003d70:	e7cb      	b.n	8003d0a <GeneratorTask+0xd2>
				TIMGenDacDeinit();
 8003d72:	f00d f867 	bl	8010e44 <TIMGenDacDeinit>
 8003d76:	e79d      	b.n	8003cb4 <GeneratorTask+0x7c>
					GeneratingDisable();
 8003d78:	f00b f870 	bl	800ee5c <GeneratingDisable>
 8003d7c:	e7b3      	b.n	8003ce6 <GeneratorTask+0xae>
 * @retval None
 */
void genPwmInit(void)
{	
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003d7e:	6860      	ldr	r0, [r4, #4]
 8003d80:	4652      	mov	r2, sl
 8003d82:	4651      	mov	r1, sl
 8003d84:	f00c ffae 	bl	8010ce4 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003d88:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003d8c:	b993      	cbnz	r3, 8003db4 <GeneratorTask+0x17c>
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003d8e:	68a0      	ldr	r0, [r4, #8]
 8003d90:	2200      	movs	r2, #0
 8003d92:	2101      	movs	r1, #1
 8003d94:	f00c ffa6 	bl	8010ce4 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003d98:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d805      	bhi.n	8003dac <GeneratorTask+0x174>
					PWMGeneratingEnable();
 8003da0:	f00d f898 	bl	8010ed4 <PWMGeneratingEnable>
 8003da4:	e7b1      	b.n	8003d0a <GeneratorTask+0xd2>
					PWMGeneratingDisable();
 8003da6:	f00d f8d5 	bl	8010f54 <PWMGeneratingDisable>
 8003daa:	e79c      	b.n	8003ce6 <GeneratorTask+0xae>
			TIM_DMA_Reconfig(i);			
 8003dac:	2001      	movs	r0, #1
 8003dae:	f00d f865 	bl	8010e7c <TIM_DMA_Reconfig>
 8003db2:	e7f5      	b.n	8003da0 <GeneratorTask+0x168>
 8003db4:	4650      	mov	r0, sl
 8003db6:	f00d f861 	bl	8010e7c <TIM_DMA_Reconfig>
 8003dba:	e7e8      	b.n	8003d8e <GeneratorTask+0x156>
 8003dbc:	200050a0 	.word	0x200050a0
 8003dc0:	200050e0 	.word	0x200050e0
 8003dc4:	200050e4 	.word	0x200050e4

08003dc8 <genSetMode>:
{
 8003dc8:	b500      	push	{lr}
 8003dca:	b083      	sub	sp, #12
	switch(mode){
 8003dcc:	b178      	cbz	r0, 8003dee <genSetMode+0x26>
 8003dce:	2801      	cmp	r0, #1
 8003dd0:	d10a      	bne.n	8003de8 <genSetMode+0x20>
		passMsg = MSG_GEN_PWM_MODE;
 8003dd2:	a902      	add	r1, sp, #8
 8003dd4:	2322      	movs	r3, #34	; 0x22
 8003dd6:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003dda:	4b0c      	ldr	r3, [pc, #48]	; (8003e0c <genSetMode+0x44>)
 8003ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	2300      	movs	r3, #0
 8003de4:	f008 fae2 	bl	800c3ac <xQueueGenericSend>
}
 8003de8:	b003      	add	sp, #12
 8003dea:	f85d fb04 	ldr.w	pc, [sp], #4
		passMsg = MSG_GEN_DAC_MODE;
 8003dee:	a902      	add	r1, sp, #8
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003df0:	4a06      	ldr	r2, [pc, #24]	; (8003e0c <genSetMode+0x44>)
		passMsg = MSG_GEN_DAC_MODE;
 8003df2:	2321      	movs	r3, #33	; 0x21
 8003df4:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003df8:	4603      	mov	r3, r0
 8003dfa:	6810      	ldr	r0, [r2, #0]
 8003dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8003e00:	f008 fad4 	bl	800c3ac <xQueueGenericSend>
}
 8003e04:	b003      	add	sp, #12
 8003e06:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e0a:	bf00      	nop
 8003e0c:	200050e0 	.word	0x200050e0

08003e10 <generator_deinit>:
	switch(generator.modeState){
 8003e10:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <generator_deinit+0x1c>)
 8003e12:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003e16:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003e1a:	b123      	cbz	r3, 8003e26 <generator_deinit+0x16>
 8003e1c:	2a01      	cmp	r2, #1
 8003e1e:	d101      	bne.n	8003e24 <generator_deinit+0x14>
		TIMGenPwmDeinit();
 8003e20:	f00d b9dc 	b.w	80111dc <TIMGenPwmDeinit>
}
 8003e24:	4770      	bx	lr
		TIMGenDacDeinit();
 8003e26:	f00d b80d 	b.w	8010e44 <TIMGenDacDeinit>
 8003e2a:	bf00      	nop
 8003e2c:	200050a0 	.word	0x200050a0

08003e30 <genPwmSetFrequency>:
		}
	}
}

void genPwmSetFrequency(double freq, uint8_t channel){
 8003e30:	b510      	push	{r4, lr}
 8003e32:	4604      	mov	r4, r0
 8003e34:	b082      	sub	sp, #8
	double realPwmFrq;
	realPwmFrq = TIM_Reconfig_GenPwm(freq, channel);
 8003e36:	f00c ff7b 	bl	8010d30 <TIM_Reconfig_GenPwm>

	uint16_t passMsg;
	if(channel == 0){
 8003e3a:	b19c      	cbz	r4, 8003e64 <genPwmSetFrequency+0x34>
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
		generator.realPwmFreqCh1 = realPwmFrq;
	}else if(channel == 1){
 8003e3c:	2c01      	cmp	r4, #1
 8003e3e:	d00a      	beq.n	8003e56 <genPwmSetFrequency+0x26>
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH2;
		generator.realPwmFreqCh2 = realPwmFrq;
	}
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003e40:	4a0c      	ldr	r2, [pc, #48]	; (8003e74 <genPwmSetFrequency+0x44>)
 8003e42:	2300      	movs	r3, #0
 8003e44:	6810      	ldr	r0, [r2, #0]
 8003e46:	f10d 0106 	add.w	r1, sp, #6
 8003e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e4e:	f008 faad 	bl	800c3ac <xQueueGenericSend>
}
 8003e52:	b002      	add	sp, #8
 8003e54:	bd10      	pop	{r4, pc}
		generator.realPwmFreqCh2 = realPwmFrq;
 8003e56:	4b08      	ldr	r3, [pc, #32]	; (8003e78 <genPwmSetFrequency+0x48>)
 8003e58:	ed83 0b08 	vstr	d0, [r3, #32]
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH2;
 8003e5c:	2324      	movs	r3, #36	; 0x24
 8003e5e:	f8ad 3006 	strh.w	r3, [sp, #6]
 8003e62:	e7ed      	b.n	8003e40 <genPwmSetFrequency+0x10>
		generator.realPwmFreqCh1 = realPwmFrq;
 8003e64:	4a04      	ldr	r2, [pc, #16]	; (8003e78 <genPwmSetFrequency+0x48>)
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
 8003e66:	2323      	movs	r3, #35	; 0x23
		generator.realPwmFreqCh1 = realPwmFrq;
 8003e68:	ed82 0b06 	vstr	d0, [r2, #24]
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
 8003e6c:	f8ad 3006 	strh.w	r3, [sp, #6]
 8003e70:	e7e6      	b.n	8003e40 <genPwmSetFrequency+0x10>
 8003e72:	bf00      	nop
 8003e74:	20004cb4 	.word	0x20004cb4
 8003e78:	200050a0 	.word	0x200050a0

08003e7c <genSetData>:
/**
 * @brief  Common Generator set data length function.
 * @param
 * @retval None
 */
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003e7c:	b530      	push	{r4, r5, lr}
	uint8_t result = GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE ){
 8003e7e:	4c21      	ldr	r4, [pc, #132]	; (8003f04 <genSetData+0x88>)
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003e80:	b083      	sub	sp, #12
	if(generator.state==GENERATOR_IDLE ){
 8003e82:	f894 5028 	ldrb.w	r5, [r4, #40]	; 0x28
	uint8_t result = GEN_INVALID_STATE;
 8003e86:	2365      	movs	r3, #101	; 0x65
 8003e88:	f88d 3005 	strb.w	r3, [sp, #5]
	if(generator.state==GENERATOR_IDLE ){
 8003e8c:	b9e5      	cbnz	r5, 8003ec8 <genSetData+0x4c>
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003e8e:	f102 0317 	add.w	r3, r2, #23
 8003e92:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8003e96:	0040      	lsls	r0, r0, #1
 8003e98:	889b      	ldrh	r3, [r3, #4]
 8003e9a:	180d      	adds	r5, r1, r0
 8003e9c:	ebb3 0f55 	cmp.w	r3, r5, lsr #1
 8003ea0:	da02      	bge.n	8003ea8 <genSetData+0x2c>
 8003ea2:	2066      	movs	r0, #102	; 0x66
		}else{
			result = GEN_OUT_OF_MEMORY;
		}
	}
	return result;
}
 8003ea4:	b003      	add	sp, #12
 8003ea6:	bd30      	pop	{r4, r5, pc}
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003ea8:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d3f8      	bcc.n	8003ea2 <genSetData+0x26>
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003eb0:	3209      	adds	r2, #9
 8003eb2:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8003eb6:	460d      	mov	r5, r1
 8003eb8:	6863      	ldr	r3, [r4, #4]
 8003eba:	4418      	add	r0, r3
 8003ebc:	f7fe fa0c 	bl	80022d8 <commBufferReadNBytes>
 8003ec0:	42a8      	cmp	r0, r5
 8003ec2:	d004      	beq.n	8003ece <genSetData+0x52>
 8003ec4:	206d      	movs	r0, #109	; 0x6d
 8003ec6:	e7ed      	b.n	8003ea4 <genSetData+0x28>
 8003ec8:	4618      	mov	r0, r3
}
 8003eca:	b003      	add	sp, #12
 8003ecc:	bd30      	pop	{r4, r5, pc}
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003ece:	f10d 0005 	add.w	r0, sp, #5
 8003ed2:	f7fe f9d5 	bl	8002280 <commBufferReadByte>
 8003ed6:	2800      	cmp	r0, #0
 8003ed8:	d1f4      	bne.n	8003ec4 <genSetData+0x48>
 8003eda:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003ede:	2b3b      	cmp	r3, #59	; 0x3b
 8003ee0:	d1f0      	bne.n	8003ec4 <genSetData+0x48>
				uint16_t passMsg = MSG_INVALIDATE;
 8003ee2:	a902      	add	r1, sp, #8
				xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003ee4:	4a08      	ldr	r2, [pc, #32]	; (8003f08 <genSetData+0x8c>)
				result = 0;
 8003ee6:	f88d 0005 	strb.w	r0, [sp, #5]
				uint16_t passMsg = MSG_INVALIDATE;
 8003eea:	2334      	movs	r3, #52	; 0x34
 8003eec:	f821 3d02 	strh.w	r3, [r1, #-2]!
				xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	6810      	ldr	r0, [r2, #0]
 8003ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef8:	f008 fa58 	bl	800c3ac <xQueueGenericSend>
 8003efc:	f89d 0005 	ldrb.w	r0, [sp, #5]
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003f00:	e7d0      	b.n	8003ea4 <genSetData+0x28>
 8003f02:	bf00      	nop
 8003f04:	200050a0 	.word	0x200050a0
 8003f08:	200050e0 	.word	0x200050e0

08003f0c <genSetFrequency>:
 * @retval None
 */
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
	uint8_t result = GEN_TO_HIGH_FREQ;
	uint32_t realFreq;
	if(freq<=MAX_GENERATING_FREQ){
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	; (8003f40 <genSetFrequency+0x34>)
 8003f0e:	4298      	cmp	r0, r3
 8003f10:	d813      	bhi.n	8003f3a <genSetFrequency+0x2e>
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003f12:	b530      	push	{r4, r5, lr}
		generator.generatingFrequency[chan-1] = freq;
 8003f14:	4d0b      	ldr	r5, [pc, #44]	; (8003f44 <genSetFrequency+0x38>)
 8003f16:	460c      	mov	r4, r1
 8003f18:	3901      	subs	r1, #1
 8003f1a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003f1e:	b083      	sub	sp, #12
		generator.generatingFrequency[chan-1] = freq;
 8003f20:	6058      	str	r0, [r3, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003f22:	b2c9      	uxtb	r1, r1
 8003f24:	6858      	ldr	r0, [r3, #4]
 8003f26:	aa01      	add	r2, sp, #4
 8003f28:	f00c fedc 	bl	8010ce4 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 8003f2c:	3401      	adds	r4, #1
 8003f2e:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8003f32:	9b01      	ldr	r3, [sp, #4]
 8003f34:	6063      	str	r3, [r4, #4]
	}
	return result;
}
 8003f36:	b003      	add	sp, #12
 8003f38:	bd30      	pop	{r4, r5, pc}
	uint8_t result = GEN_TO_HIGH_FREQ;
 8003f3a:	2069      	movs	r0, #105	; 0x69
}
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	001e8480 	.word	0x001e8480
 8003f44:	200050a0 	.word	0x200050a0

08003f48 <genSendRealSamplingFreq>:
/**
 * @brief  Common function for sending real sampling frequency.
 * @param  None
 * @retval None
 */
void genSendRealSamplingFreq(void){
 8003f48:	b530      	push	{r4, r5, lr}
 8003f4a:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH1;
 8003f4c:	ac02      	add	r4, sp, #8
 8003f4e:	2328      	movs	r3, #40	; 0x28
 8003f50:	f824 3d02 	strh.w	r3, [r4, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003f54:	4d09      	ldr	r5, [pc, #36]	; (8003f7c <genSendRealSamplingFreq+0x34>)
 8003f56:	4621      	mov	r1, r4
 8003f58:	6828      	ldr	r0, [r5, #0]
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f60:	f008 fa24 	bl	800c3ac <xQueueGenericSend>
	passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2;
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003f64:	4621      	mov	r1, r4
 8003f66:	6828      	ldr	r0, [r5, #0]
	passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2;
 8003f68:	2429      	movs	r4, #41	; 0x29
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	f04f 32ff 	mov.w	r2, #4294967295
	passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2;
 8003f70:	f8ad 4006 	strh.w	r4, [sp, #6]
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003f74:	f008 fa1a 	bl	800c3ac <xQueueGenericSend>
}
 8003f78:	b003      	add	sp, #12
 8003f7a:	bd30      	pop	{r4, r5, pc}
 8003f7c:	20004cb4 	.word	0x20004cb4

08003f80 <genDataOKSendNext>:

void genDataOKSendNext(void){
 8003f80:	b500      	push	{lr}
 8003f82:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_NEXT;
 8003f84:	a902      	add	r1, sp, #8
 8003f86:	232a      	movs	r3, #42	; 0x2a
 8003f88:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003f8c:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <genDataOKSendNext+0x20>)
 8003f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f92:	6818      	ldr	r0, [r3, #0]
 8003f94:	2300      	movs	r3, #0
 8003f96:	f008 fa09 	bl	800c3ac <xQueueGenericSend>
}
 8003f9a:	b003      	add	sp, #12
 8003f9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fa0:	20004cb4 	.word	0x20004cb4

08003fa4 <genStatusOK>:

void genStatusOK(void){
 8003fa4:	b500      	push	{lr}
 8003fa6:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_OK;
 8003fa8:	a902      	add	r1, sp, #8
 8003faa:	232b      	movs	r3, #43	; 0x2b
 8003fac:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003fb0:	4b04      	ldr	r3, [pc, #16]	; (8003fc4 <genStatusOK+0x20>)
 8003fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fb6:	6818      	ldr	r0, [r3, #0]
 8003fb8:	2300      	movs	r3, #0
 8003fba:	f008 f9f7 	bl	800c3ac <xQueueGenericSend>
}
 8003fbe:	b003      	add	sp, #12
 8003fc0:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fc4:	20004cb4 	.word	0x20004cb4

08003fc8 <genGetRealSmplFreq>:

uint32_t genGetRealSmplFreq(uint8_t chan){
	return generator.realGenFrequency[chan-1];
 8003fc8:	4b02      	ldr	r3, [pc, #8]	; (8003fd4 <genGetRealSmplFreq+0xc>)
 8003fca:	3001      	adds	r0, #1
 8003fcc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003fd0:	6858      	ldr	r0, [r3, #4]
}
 8003fd2:	4770      	bx	lr
 8003fd4:	200050a0 	.word	0x200050a0

08003fd8 <genSetLength>:

uint8_t genSetLength(uint32_t length,uint8_t chan){
 8003fd8:	b530      	push	{r4, r5, lr}
	uint8_t result=GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE){
 8003fda:	4b16      	ldr	r3, [pc, #88]	; (8004034 <genSetLength+0x5c>)
 8003fdc:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
uint8_t genSetLength(uint32_t length,uint8_t chan){
 8003fe0:	b083      	sub	sp, #12
	if(generator.state==GENERATOR_IDLE){
 8003fe2:	bb12      	cbnz	r2, 800402a <genSetLength+0x52>
 8003fe4:	f002 05ff 	and.w	r5, r2, #255	; 0xff
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003fe8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 8003fea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fec:	4290      	cmp	r0, r2
 8003fee:	d90e      	bls.n	800400e <genSetLength+0x36>
			generator.oneChanSamples[chan-1]=length;
			clearGenBuffer();
			result=0;
		}else{
			result = GEN_BUFFER_SIZE_ERR;
 8003ff0:	2467      	movs	r4, #103	; 0x67
		}
		uint16_t passMsg = MSG_INVALIDATE;
 8003ff2:	a902      	add	r1, sp, #8
 8003ff4:	2334      	movs	r3, #52	; 0x34
 8003ff6:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003ffa:	4b0f      	ldr	r3, [pc, #60]	; (8004038 <genSetLength+0x60>)
 8003ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	2300      	movs	r3, #0
 8004004:	f008 f9d2 	bl	800c3ac <xQueueGenericSend>
	}
	return result;
}
 8004008:	4620      	mov	r0, r4
 800400a:	b003      	add	sp, #12
 800400c:	bd30      	pop	{r4, r5, pc}
			generator.oneChanSamples[chan-1]=length;
 800400e:	f101 0217 	add.w	r2, r1, #23
 8004012:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8004016:	b284      	uxth	r4, r0
 8004018:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800401c:	4629      	mov	r1, r5
 800401e:	4807      	ldr	r0, [pc, #28]	; (800403c <genSetLength+0x64>)
 8004020:	809c      	strh	r4, [r3, #4]
			result=0;
 8004022:	462c      	mov	r4, r5
 8004024:	f00d ff71 	bl	8011f0a <memset>
 8004028:	e7e3      	b.n	8003ff2 <genSetLength+0x1a>
	uint8_t result=GEN_INVALID_STATE;
 800402a:	2465      	movs	r4, #101	; 0x65
}
 800402c:	4620      	mov	r0, r4
 800402e:	b003      	add	sp, #12
 8004030:	bd30      	pop	{r4, r5, pc}
 8004032:	bf00      	nop
 8004034:	200050a0 	.word	0x200050a0
 8004038:	200050e0 	.word	0x200050e0
 800403c:	200050e4 	.word	0x200050e4

08004040 <genSetNumOfChannels>:



uint8_t genSetNumOfChannels(uint8_t chan){
	uint8_t result=GEN_INVALID_STATE;
	uint8_t chanTmp=generator.numOfChannles;
 8004040:	491e      	ldr	r1, [pc, #120]	; (80040bc <genSetNumOfChannels+0x7c>)
 8004042:	f891 302a 	ldrb.w	r3, [r1, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 8004046:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 800404a:	b9ca      	cbnz	r2, 8004080 <genSetNumOfChannels+0x40>
		if(chan<=MAX_DAC_CHANNELS){
 800404c:	2802      	cmp	r0, #2
 800404e:	d817      	bhi.n	8004080 <genSetNumOfChannels+0x40>
uint8_t genSetNumOfChannels(uint8_t chan){
 8004050:	b510      	push	{r4, lr}
 8004052:	b2db      	uxtb	r3, r3
 8004054:	f44f 647a 	mov.w	r4, #4000	; 0xfa0
 8004058:	b082      	sub	sp, #8
 800405a:	fb94 f4f0 	sdiv	r4, r4, r0
			while(chanTmp>0){
 800405e:	b18b      	cbz	r3, 8004084 <genSetNumOfChannels+0x44>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8004060:	3b01      	subs	r3, #1
 8004062:	b2db      	uxtb	r3, r3
 8004064:	e002      	b.n	800406c <genSetNumOfChannels+0x2c>
 8004066:	1e5a      	subs	r2, r3, #1
			while(chanTmp>0){
 8004068:	b163      	cbz	r3, 8004084 <genSetNumOfChannels+0x44>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 800406a:	b2d3      	uxtb	r3, r2
 800406c:	f103 0218 	add.w	r2, r3, #24
 8004070:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8004074:	8892      	ldrh	r2, [r2, #4]
 8004076:	4294      	cmp	r4, r2
 8004078:	daf5      	bge.n	8004066 <genSetNumOfChannels+0x26>
					return GEN_BUFFER_SIZE_ERR;
 800407a:	2067      	movs	r0, #103	; 0x67
			uint16_t passMsg = MSG_INVALIDATE;
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
		}
	}
	return result;
}
 800407c:	b002      	add	sp, #8
 800407e:	bd10      	pop	{r4, pc}
	uint8_t result=GEN_INVALID_STATE;
 8004080:	2065      	movs	r0, #101	; 0x65
}
 8004082:	4770      	bx	lr
			generator.numOfChannles=chan;
 8004084:	f881 002a 	strb.w	r0, [r1, #42]	; 0x2a
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8004088:	638c      	str	r4, [r1, #56]	; 0x38
			for(uint8_t i=0;i<chan;i++){
 800408a:	b140      	cbz	r0, 800409e <genSetNumOfChannels+0x5e>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <genSetNumOfChannels+0x80>)
 800408e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8004090:	62cb      	str	r3, [r1, #44]	; 0x2c
			for(uint8_t i=0;i<chan;i++){
 8004092:	2802      	cmp	r0, #2
 8004094:	d103      	bne.n	800409e <genSetNumOfChannels+0x5e>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8004096:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8004098:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800409c:	630b      	str	r3, [r1, #48]	; 0x30
			uint16_t passMsg = MSG_INVALIDATE;
 800409e:	a902      	add	r1, sp, #8
 80040a0:	2334      	movs	r3, #52	; 0x34
 80040a2:	f821 3d02 	strh.w	r3, [r1, #-2]!
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80040a6:	4b07      	ldr	r3, [pc, #28]	; (80040c4 <genSetNumOfChannels+0x84>)
 80040a8:	f04f 32ff 	mov.w	r2, #4294967295
 80040ac:	6818      	ldr	r0, [r3, #0]
 80040ae:	2300      	movs	r3, #0
 80040b0:	f008 f97c 	bl	800c3ac <xQueueGenericSend>
 80040b4:	2000      	movs	r0, #0
}
 80040b6:	b002      	add	sp, #8
 80040b8:	bd10      	pop	{r4, pc}
 80040ba:	bf00      	nop
 80040bc:	200050a0 	.word	0x200050a0
 80040c0:	200050e4 	.word	0x200050e4
 80040c4:	200050e0 	.word	0x200050e0

080040c8 <genSetOutputBuffer>:
		generatorBuffer[i]=0;
	}
}

void genSetOutputBuffer(void){
	DACSetOutputBuffer();
 80040c8:	f00a be8e 	b.w	800ede8 <DACSetOutputBuffer>

080040cc <genUnsetOutputBuffer>:
}

void genUnsetOutputBuffer(void){
	DACUnsetOutputBuffer();
 80040cc:	f00a be92 	b.w	800edf4 <DACUnsetOutputBuffer>

080040d0 <genSetDAC>:
}

uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 80040d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t result=0;
	if(generator.state==GENERATOR_IDLE){
 80040d4:	4c5f      	ldr	r4, [pc, #380]	; (8004254 <genSetDAC+0x184>)
 80040d6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 80040da:	b082      	sub	sp, #8
 80040dc:	4681      	mov	r9, r0
 80040de:	4688      	mov	r8, r1
	if(generator.state==GENERATOR_IDLE){
 80040e0:	bb5b      	cbnz	r3, 800413a <genSetDAC+0x6a>
	if(generator.state==GENERATOR_IDLE){
 80040e2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80040e6:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d055      	beq.n	800419a <genSetDAC+0xca>
 80040ee:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80040f2:	4f59      	ldr	r7, [pc, #356]	; (8004258 <genSetDAC+0x188>)
 80040f4:	2565      	movs	r5, #101	; 0x65
 80040f6:	ae01      	add	r6, sp, #4
 80040f8:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d063      	beq.n	80041c8 <genSetDAC+0xf8>
	uint8_t chanTmp=generator.numOfChannles;
 8004100:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 8004104:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8004108:	3565      	adds	r5, #101	; 0x65
 800410a:	b2ed      	uxtb	r5, r5
	uint8_t chanTmp=generator.numOfChannles;
 800410c:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 800410e:	2a00      	cmp	r2, #0
 8004110:	d177      	bne.n	8004202 <genSetDAC+0x132>
			while(chanTmp>0){
 8004112:	2b00      	cmp	r3, #0
 8004114:	d078      	beq.n	8004208 <genSetDAC+0x138>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8004116:	3b01      	subs	r3, #1
 8004118:	b2db      	uxtb	r3, r3
 800411a:	e003      	b.n	8004124 <genSetDAC+0x54>
 800411c:	1e5a      	subs	r2, r3, #1
			while(chanTmp>0){
 800411e:	2b00      	cmp	r3, #0
 8004120:	d072      	beq.n	8004208 <genSetDAC+0x138>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8004122:	b2d3      	uxtb	r3, r2
 8004124:	f103 0218 	add.w	r2, r3, #24
 8004128:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800412c:	8892      	ldrh	r2, [r2, #4]
 800412e:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
 8004132:	d9f3      	bls.n	800411c <genSetDAC+0x4c>
 8004134:	3567      	adds	r5, #103	; 0x67
 8004136:	b2ed      	uxtb	r5, r5
 8004138:	e002      	b.n	8004140 <genSetDAC+0x70>
 800413a:	4f47      	ldr	r7, [pc, #284]	; (8004258 <genSetDAC+0x188>)
	uint8_t result=0;
 800413c:	2500      	movs	r5, #0
 800413e:	ae01      	add	r6, sp, #4
			result+=genSetLength(1,i+1);
		}
		result+=genSetNumOfChannels(MAX_DAC_CHANNELS);
	}
	if(MAX_DAC_CHANNELS>0){
		*generator.pChanMem[0]=chann1;
 8004140:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		generator.generatingFrequency[chan-1] = freq;
 8004142:	f04f 0a64 	mov.w	sl, #100	; 0x64
		*generator.pChanMem[0]=chann1;
 8004146:	f8a3 9000 	strh.w	r9, [r3]
		generator.generatingFrequency[chan-1] = freq;
 800414a:	f8c4 a004 	str.w	sl, [r4, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 800414e:	4632      	mov	r2, r6
 8004150:	6860      	ldr	r0, [r4, #4]
 8004152:	2100      	movs	r1, #0
 8004154:	f00c fdc6 	bl	8010ce4 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 8004158:	9b01      	ldr	r3, [sp, #4]
 800415a:	60e3      	str	r3, [r4, #12]
		result+=genSetFrequency(100,1);
	}
	if(MAX_DAC_CHANNELS>1){
		*generator.pChanMem[1]=chann2;
 800415c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800415e:	f8a3 8000 	strh.w	r8, [r3]
		generator.generatingFrequency[chan-1] = freq;
 8004162:	f8c4 a008 	str.w	sl, [r4, #8]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8004166:	68a3      	ldr	r3, [r4, #8]
 8004168:	4632      	mov	r2, r6
		result+=genSetFrequency(100,1);
 800416a:	4405      	add	r5, r0
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 800416c:	2101      	movs	r1, #1
 800416e:	4618      	mov	r0, r3
 8004170:	f00c fdb8 	bl	8010ce4 <TIM_Reconfig_gen>
		result+=genSetFrequency(100,1);
 8004174:	b2ed      	uxtb	r5, r5
		generator.realGenFrequency[chan-1] = realFreq;
 8004176:	9b01      	ldr	r3, [sp, #4]
 8004178:	6123      	str	r3, [r4, #16]
		result+=genSetFrequency(100,2);
 800417a:	4405      	add	r5, r0
 * @param  None
 * @retval None
 */
void genStart(void){
	uint16_t passMsg = MSG_GEN_START;
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 800417c:	4631      	mov	r1, r6
 800417e:	6838      	ldr	r0, [r7, #0]
	uint16_t passMsg = MSG_GEN_START;
 8004180:	2425      	movs	r4, #37	; 0x25
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004182:	2300      	movs	r3, #0
 8004184:	f04f 32ff 	mov.w	r2, #4294967295
	uint16_t passMsg = MSG_GEN_START;
 8004188:	f8ad 4004 	strh.w	r4, [sp, #4]
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 800418c:	f008 f90e 	bl	800c3ac <xQueueGenericSend>
		result+=genSetFrequency(100,2);
 8004190:	b2ed      	uxtb	r5, r5
}
 8004192:	4628      	mov	r0, r5
 8004194:	b002      	add	sp, #8
 8004196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t smpTmp=generator.maxOneChanSamples;
 800419a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 800419c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d14b      	bne.n	800423a <genSetDAC+0x16a>
 80041a2:	2567      	movs	r5, #103	; 0x67
		uint16_t passMsg = MSG_INVALIDATE;
 80041a4:	ae02      	add	r6, sp, #8
 80041a6:	2334      	movs	r3, #52	; 0x34
 80041a8:	f826 3d04 	strh.w	r3, [r6, #-4]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80041ac:	4f2a      	ldr	r7, [pc, #168]	; (8004258 <genSetDAC+0x188>)
 80041ae:	4631      	mov	r1, r6
 80041b0:	2300      	movs	r3, #0
 80041b2:	6838      	ldr	r0, [r7, #0]
 80041b4:	f04f 32ff 	mov.w	r2, #4294967295
 80041b8:	f008 f8f8 	bl	800c3ac <xQueueGenericSend>
	if(generator.state==GENERATOR_IDLE){
 80041bc:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80041c0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d19b      	bne.n	8004100 <genSetDAC+0x30>
		uint32_t smpTmp=generator.maxOneChanSamples;
 80041c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 80041ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d03d      	beq.n	800424c <genSetDAC+0x17c>
			generator.oneChanSamples[chan-1]=length;
 80041d0:	2301      	movs	r3, #1
 80041d2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80041d6:	4821      	ldr	r0, [pc, #132]	; (800425c <genSetDAC+0x18c>)
 80041d8:	86e3      	strh	r3, [r4, #54]	; 0x36
 80041da:	f00d fe96 	bl	8011f0a <memset>
		uint16_t passMsg = MSG_INVALIDATE;
 80041de:	f04f 0c34 	mov.w	ip, #52	; 0x34
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80041e2:	2300      	movs	r3, #0
 80041e4:	f04f 32ff 	mov.w	r2, #4294967295
 80041e8:	4631      	mov	r1, r6
 80041ea:	6838      	ldr	r0, [r7, #0]
		uint16_t passMsg = MSG_INVALIDATE;
 80041ec:	f8ad c004 	strh.w	ip, [sp, #4]
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80041f0:	f008 f8dc 	bl	800c3ac <xQueueGenericSend>
	uint8_t chanTmp=generator.numOfChannles;
 80041f4:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 80041f8:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
	uint8_t chanTmp=generator.numOfChannles;
 80041fc:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 80041fe:	2a00      	cmp	r2, #0
 8004200:	d087      	beq.n	8004112 <genSetDAC+0x42>
 8004202:	3565      	adds	r5, #101	; 0x65
 8004204:	b2ed      	uxtb	r5, r5
 8004206:	e79b      	b.n	8004140 <genSetDAC+0x70>
			generator.numOfChannles=chan;
 8004208:	2302      	movs	r3, #2
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 800420a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
			generator.numOfChannles=chan;
 800420e:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8004212:	63a2      	str	r2, [r4, #56]	; 0x38
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8004214:	4b11      	ldr	r3, [pc, #68]	; (800425c <genSetDAC+0x18c>)
 8004216:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004218:	62e3      	str	r3, [r4, #44]	; 0x2c
 800421a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 800421c:	6838      	ldr	r0, [r7, #0]
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 800421e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
			uint16_t passMsg = MSG_INVALIDATE;
 8004222:	f04f 0c34 	mov.w	ip, #52	; 0x34
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8004226:	6321      	str	r1, [r4, #48]	; 0x30
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004228:	2300      	movs	r3, #0
 800422a:	f04f 32ff 	mov.w	r2, #4294967295
 800422e:	4631      	mov	r1, r6
			uint16_t passMsg = MSG_INVALIDATE;
 8004230:	f8ad c004 	strh.w	ip, [sp, #4]
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004234:	f008 f8ba 	bl	800c3ac <xQueueGenericSend>
 8004238:	e782      	b.n	8004140 <genSetDAC+0x70>
			generator.oneChanSamples[chan-1]=length;
 800423a:	2301      	movs	r3, #1
 800423c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004240:	4806      	ldr	r0, [pc, #24]	; (800425c <genSetDAC+0x18c>)
 8004242:	86a3      	strh	r3, [r4, #52]	; 0x34
	uint8_t result=0;
 8004244:	460d      	mov	r5, r1
 8004246:	f00d fe60 	bl	8011f0a <memset>
 800424a:	e7ab      	b.n	80041a4 <genSetDAC+0xd4>
 800424c:	3567      	adds	r5, #103	; 0x67
 800424e:	b2ed      	uxtb	r5, r5
 8004250:	e7c5      	b.n	80041de <genSetDAC+0x10e>
 8004252:	bf00      	nop
 8004254:	200050a0 	.word	0x200050a0
 8004258:	200050e0 	.word	0x200050e0
 800425c:	200050e4 	.word	0x200050e4

08004260 <genStart>:
void genStart(void){
 8004260:	b500      	push	{lr}
 8004262:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_START;
 8004264:	a902      	add	r1, sp, #8
 8004266:	2325      	movs	r3, #37	; 0x25
 8004268:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 800426c:	4b04      	ldr	r3, [pc, #16]	; (8004280 <genStart+0x20>)
 800426e:	f04f 32ff 	mov.w	r2, #4294967295
 8004272:	6818      	ldr	r0, [r3, #0]
 8004274:	2300      	movs	r3, #0
 8004276:	f008 f899 	bl	800c3ac <xQueueGenericSend>
}
 800427a:	b003      	add	sp, #12
 800427c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004280:	200050e0 	.word	0x200050e0

08004284 <genStop>:
/**
 * @brief  Stop generator
 * @param  None
 * @retval None
 */
void genStop(void){
 8004284:	b500      	push	{lr}
 8004286:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_STOP;
 8004288:	a902      	add	r1, sp, #8
 800428a:	2326      	movs	r3, #38	; 0x26
 800428c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004290:	4b04      	ldr	r3, [pc, #16]	; (80042a4 <genStop+0x20>)
 8004292:	f04f 32ff 	mov.w	r2, #4294967295
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	2300      	movs	r3, #0
 800429a:	f008 f887 	bl	800c3ac <xQueueGenericSend>
}
 800429e:	b003      	add	sp, #12
 80042a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80042a4:	200050e0 	.word	0x200050e0

080042a8 <genReset>:
/**
 * @brief  Disable peripheral by reseting it.
 * @param  None
 * @retval None
 */
void genReset(void){
 80042a8:	b500      	push	{lr}
 80042aa:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_DEINIT;
 80042ac:	a902      	add	r1, sp, #8
 80042ae:	2327      	movs	r3, #39	; 0x27
 80042b0:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80042b4:	4b04      	ldr	r3, [pc, #16]	; (80042c8 <genReset+0x20>)
 80042b6:	f04f 32ff 	mov.w	r2, #4294967295
 80042ba:	6818      	ldr	r0, [r3, #0]
 80042bc:	2300      	movs	r3, #0
 80042be:	f008 f875 	bl	800c3ac <xQueueGenericSend>
}
 80042c2:	b003      	add	sp, #12
 80042c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80042c8:	200050e0 	.word	0x200050e0

080042cc <LogAnlysTask>:
 *					to communication (comms) and takes care of logic analyzer functions.
 * @param  Task handler, parameters pointer
 * @retval None
 */
void LogAnlysTask(void const *argument)
{	
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
	uint16_t message = 0xFFFF;
 80042d0:	ae02      	add	r6, sp, #8
 80042d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 80042d6:	2200      	movs	r2, #0
 80042d8:	2104      	movs	r1, #4
 80042da:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 80042dc:	f826 3d04 	strh.w	r3, [r6, #-4]!
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 80042e0:	f008 f820 	bl	800c324 <xQueueGenericCreate>
 80042e4:	4f33      	ldr	r7, [pc, #204]	; (80043b4 <LogAnlysTask+0xe8>)
 */
void logAnlysSetDefault(void){
	/* By default: dataLength = 1 Ksamples, samplingFreq = 10 Ksmpls / s, trigger = 50 %
	 Therefore, 100 ms * 50 % = 50 ms. It applies that postTrigger is set with period 
	 50 ms as well as in One Pulse mode. */
	logAnlys.preTriggerTime = 50;
 80042e6:	4d34      	ldr	r5, [pc, #208]	; (80043b8 <LogAnlysTask+0xec>)
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 80042e8:	6038      	str	r0, [r7, #0]
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 80042ea:	2004      	movs	r0, #4
 80042ec:	f008 fa1c 	bl	800c728 <xQueueCreateMutex>
 80042f0:	4c32      	ldr	r4, [pc, #200]	; (80043bc <LogAnlysTask+0xf0>)
	logAnlys.samplesNumber = 1000;
	logAnlys.trigConfig = TRIG_CHAN1;
	logAnlys.trigEdge = TRIG_EDGE_RISING;
	logAnlys.triggerMode = LOGA_MODE_AUTO;
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 80042f2:	4b33      	ldr	r3, [pc, #204]	; (80043c0 <LogAnlysTask+0xf4>)
 80042f4:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 80043c4 <LogAnlysTask+0xf8>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);  // mask for sampled loganlys PB pins
 80042f8:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 80043c8 <LogAnlysTask+0xfc>
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 80042fc:	6020      	str	r0, [r4, #0]
	logAnlys.samplesNumber = 1000;
 80042fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	logAnlys.preTriggerTime = 50;
 8004302:	2132      	movs	r1, #50	; 0x32
 8004304:	8129      	strh	r1, [r5, #8]
	logAnlys.trigConfig = TRIG_CHAN1;
 8004306:	f04f 0800 	mov.w	r8, #0
	logAnlys.samplesNumber = 1000;
 800430a:	822a      	strh	r2, [r5, #16]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800430c:	2201      	movs	r2, #1
	logAnlys.trigConfig = TRIG_CHAN1;
 800430e:	f885 8015 	strb.w	r8, [r5, #21]
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 8004312:	f885 8016 	strb.w	r8, [r5, #22]
	logAnlys.triggerMode = LOGA_MODE_AUTO;
 8004316:	f885 8014 	strb.w	r8, [r5, #20]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800431a:	75ea      	strb	r2, [r5, #23]
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 800431c:	60eb      	str	r3, [r5, #12]
		xQueueReceive(logAnlysMessageQueue, &message, portMAX_DELAY);
 800431e:	2300      	movs	r3, #0
 8004320:	f04f 32ff 	mov.w	r2, #4294967295
 8004324:	4631      	mov	r1, r6
 8004326:	6838      	ldr	r0, [r7, #0]
 8004328:	f008 fae8 	bl	800c8fc <xQueueGenericReceive>
		xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 800432c:	f04f 31ff 	mov.w	r1, #4294967295
 8004330:	6820      	ldr	r0, [r4, #0]
 8004332:	f008 fc6b 	bl	800cc0c <xQueueTakeMutexRecursive>
		switch(message){
 8004336:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800433a:	3b19      	subs	r3, #25
 800433c:	2b04      	cmp	r3, #4
 800433e:	d811      	bhi.n	8004364 <LogAnlysTask+0x98>
 8004340:	e8df f003 	tbb	[pc, r3]
 8004344:	1419322d 	.word	0x1419322d
 8004348:	03          	.byte	0x03
 8004349:	00          	.byte	0x00
			passMsg = MSG_LOGAN_SEND_DATA;
 800434a:	f04f 0c1e 	mov.w	ip, #30
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800434e:	2300      	movs	r3, #0
 8004350:	f04f 32ff 	mov.w	r2, #4294967295
 8004354:	f10d 0106 	add.w	r1, sp, #6
 8004358:	f8da 0000 	ldr.w	r0, [sl]
			passMsg = MSG_LOGAN_SEND_DATA;
 800435c:	f8ad c006 	strh.w	ip, [sp, #6]
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004360:	f008 f824 	bl	800c3ac <xQueueGenericSend>
		xSemaphoreGiveRecursive(logAnlysMutex);
 8004364:	6820      	ldr	r0, [r4, #0]
 8004366:	f008 fa13 	bl	800c790 <xQueueGiveMutexRecursive>
		xQueueReceive(logAnlysMessageQueue, &message, portMAX_DELAY);
 800436a:	e7d8      	b.n	800431e <LogAnlysTask+0x52>
	TIM_LogAnlys_Stop();
 800436c:	f00d f8d2 	bl	8011514 <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 8004370:	2304      	movs	r3, #4
 8004372:	74ab      	strb	r3, [r5, #18]
 8004374:	e7f6      	b.n	8004364 <LogAnlysTask+0x98>
	TIM_LogAnlys_Start();		
 8004376:	f00d f8b5 	bl	80114e4 <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 800437a:	2301      	movs	r3, #1
 800437c:	74ab      	strb	r3, [r5, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 800437e:	8928      	ldrh	r0, [r5, #8]
 8004380:	f009 f846 	bl	800d410 <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);  // mask for sampled loganlys PB pins
 8004384:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 8004388:	f8c9 3014 	str.w	r3, [r9, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 800438c:	7d2b      	ldrb	r3, [r5, #20]
 800438e:	b91b      	cbnz	r3, 8004398 <LogAnlysTask+0xcc>
		LOG_ANLYS_TriggerEventOccured();		
 8004390:	f00d f80a 	bl	80113a8 <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 8004394:	f00d f922 	bl	80115dc <TIM_PostTrigger_SoftwareStart>
	GPIO_EnableTrigger();	
 8004398:	f00d f92c 	bl	80115f4 <GPIO_EnableTrigger>
 800439c:	e7e2      	b.n	8004364 <LogAnlysTask+0x98>
	logAnlys.enable = LOGA_ENABLED;
 800439e:	2301      	movs	r3, #1
 80043a0:	74eb      	strb	r3, [r5, #19]
	TIM_LogAnlys_Init();
 80043a2:	f00d f80d 	bl	80113c0 <TIM_LogAnlys_Init>
 80043a6:	e7dd      	b.n	8004364 <LogAnlysTask+0x98>
	TIM_LogAnlys_Deinit();
 80043a8:	f00d f876 	bl	8011498 <TIM_LogAnlys_Deinit>
	logAnlys.enable = LOGA_DISABLED;
 80043ac:	f885 8013 	strb.w	r8, [r5, #19]
 80043b0:	e7d8      	b.n	8004364 <LogAnlysTask+0x98>
 80043b2:	bf00      	nop
 80043b4:	20007024 	.word	0x20007024
 80043b8:	20007028 	.word	0x20007028
 80043bc:	20007040 	.word	0x20007040
 80043c0:	2000704c 	.word	0x2000704c
 80043c4:	20004cb4 	.word	0x20004cb4
 80043c8:	40010400 	.word	0x40010400

080043cc <logAnlysSendInit>:
void logAnlysSendInit(void){
 80043cc:	b500      	push	{lr}
 80043ce:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_INIT;
 80043d0:	a902      	add	r1, sp, #8
 80043d2:	2319      	movs	r3, #25
 80043d4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg , portMAX_DELAY);
 80043d8:	4b04      	ldr	r3, [pc, #16]	; (80043ec <logAnlysSendInit+0x20>)
 80043da:	f04f 32ff 	mov.w	r2, #4294967295
 80043de:	6818      	ldr	r0, [r3, #0]
 80043e0:	2300      	movs	r3, #0
 80043e2:	f007 ffe3 	bl	800c3ac <xQueueGenericSend>
}
 80043e6:	b003      	add	sp, #12
 80043e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80043ec:	20007024 	.word	0x20007024

080043f0 <logAnlysSendDeinit>:
void logAnlysSendDeinit(void){
 80043f0:	b500      	push	{lr}
 80043f2:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_DEINIT;
 80043f4:	a902      	add	r1, sp, #8
 80043f6:	231a      	movs	r3, #26
 80043f8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 80043fc:	4b04      	ldr	r3, [pc, #16]	; (8004410 <logAnlysSendDeinit+0x20>)
 80043fe:	f04f 32ff 	mov.w	r2, #4294967295
 8004402:	6818      	ldr	r0, [r3, #0]
 8004404:	2300      	movs	r3, #0
 8004406:	f007 ffd1 	bl	800c3ac <xQueueGenericSend>
}
 800440a:	b003      	add	sp, #12
 800440c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004410:	20007024 	.word	0x20007024

08004414 <logAnlysSendStart>:
void logAnlysSendStart(void){
 8004414:	b500      	push	{lr}
 8004416:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_START;
 8004418:	a902      	add	r1, sp, #8
 800441a:	231b      	movs	r3, #27
 800441c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 8004420:	4b04      	ldr	r3, [pc, #16]	; (8004434 <logAnlysSendStart+0x20>)
 8004422:	f04f 32ff 	mov.w	r2, #4294967295
 8004426:	6818      	ldr	r0, [r3, #0]
 8004428:	2300      	movs	r3, #0
 800442a:	f007 ffbf 	bl	800c3ac <xQueueGenericSend>
}
 800442e:	b003      	add	sp, #12
 8004430:	f85d fb04 	ldr.w	pc, [sp], #4
 8004434:	20007024 	.word	0x20007024

08004438 <logAnlysSendStop>:
void logAnlysSendStop(void){
 8004438:	b500      	push	{lr}
 800443a:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_STOP;
 800443c:	a902      	add	r1, sp, #8
 800443e:	231c      	movs	r3, #28
 8004440:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 8004444:	4b04      	ldr	r3, [pc, #16]	; (8004458 <logAnlysSendStop+0x20>)
 8004446:	f04f 32ff 	mov.w	r2, #4294967295
 800444a:	6818      	ldr	r0, [r3, #0]
 800444c:	2300      	movs	r3, #0
 800444e:	f007 ffad 	bl	800c3ac <xQueueGenericSend>
}
 8004452:	b003      	add	sp, #12
 8004454:	f85d fb04 	ldr.w	pc, [sp], #4
 8004458:	20007024 	.word	0x20007024

0800445c <logAnlysPeriodElapsedCallback>:
void logAnlysPeriodElapsedCallback(void){
 800445c:	b500      	push	{lr}
	xQueueSendToBackFromISR(logAnlysMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800445e:	4a07      	ldr	r2, [pc, #28]	; (800447c <logAnlysPeriodElapsedCallback+0x20>)
void logAnlysPeriodElapsedCallback(void){
 8004460:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_SAMPLING_END;
 8004462:	231d      	movs	r3, #29
 8004464:	f8ad 3002 	strh.w	r3, [sp, #2]
	xQueueSendToBackFromISR(logAnlysMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8004468:	6810      	ldr	r0, [r2, #0]
 800446a:	2300      	movs	r3, #0
 800446c:	aa01      	add	r2, sp, #4
 800446e:	f10d 0102 	add.w	r1, sp, #2
 8004472:	f008 f9ad 	bl	800c7d0 <xQueueGenericSendFromISR>
}
 8004476:	b003      	add	sp, #12
 8004478:	f85d fb04 	ldr.w	pc, [sp], #4
 800447c:	20007024 	.word	0x20007024

08004480 <logAnlysStart>:
void logAnlysStart(void){
 8004480:	b510      	push	{r4, lr}
	logAnlys.state = LOGA_SAMPLING;			
 8004482:	4c0b      	ldr	r4, [pc, #44]	; (80044b0 <logAnlysStart+0x30>)
	TIM_LogAnlys_Start();		
 8004484:	f00d f82e 	bl	80114e4 <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 8004488:	2301      	movs	r3, #1
 800448a:	74a3      	strb	r3, [r4, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 800448c:	8920      	ldrh	r0, [r4, #8]
 800448e:	f008 ffbf 	bl	800d410 <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);  // mask for sampled loganlys PB pins
 8004492:	4b08      	ldr	r3, [pc, #32]	; (80044b4 <logAnlysStart+0x34>)
 8004494:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 8004498:	615a      	str	r2, [r3, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 800449a:	7d23      	ldrb	r3, [r4, #20]
 800449c:	b91b      	cbnz	r3, 80044a6 <logAnlysStart+0x26>
		LOG_ANLYS_TriggerEventOccured();		
 800449e:	f00c ff83 	bl	80113a8 <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 80044a2:	f00d f89b 	bl	80115dc <TIM_PostTrigger_SoftwareStart>
}	
 80044a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GPIO_EnableTrigger();	
 80044aa:	f00d b8a3 	b.w	80115f4 <GPIO_EnableTrigger>
 80044ae:	bf00      	nop
 80044b0:	20007028 	.word	0x20007028
 80044b4:	40010400 	.word	0x40010400

080044b8 <logAnlysStop>:
void logAnlysStop(void){
 80044b8:	b508      	push	{r3, lr}
	TIM_LogAnlys_Stop();
 80044ba:	f00d f82b 	bl	8011514 <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 80044be:	4b02      	ldr	r3, [pc, #8]	; (80044c8 <logAnlysStop+0x10>)
 80044c0:	2204      	movs	r2, #4
 80044c2:	749a      	strb	r2, [r3, #18]
}
 80044c4:	bd08      	pop	{r3, pc}
 80044c6:	bf00      	nop
 80044c8:	20007028 	.word	0x20007028

080044cc <logAnlysSetSamplingFreq>:
	TIM_LogAnlys_SamplingFreq_Reconfig(samplingFrequency);
 80044cc:	f00d b86a 	b.w	80115a4 <TIM_LogAnlys_SamplingFreq_Reconfig>

080044d0 <logAnlysSetSamplesNum>:
void logAnlysSetSamplesNum(uint16_t samplesNum){
 80044d0:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80044d2:	4c07      	ldr	r4, [pc, #28]	; (80044f0 <logAnlysSetSamplesNum+0x20>)
void logAnlysSetSamplesNum(uint16_t samplesNum){
 80044d4:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80044d6:	f04f 31ff 	mov.w	r1, #4294967295
 80044da:	6820      	ldr	r0, [r4, #0]
 80044dc:	f008 fb96 	bl	800cc0c <xQueueTakeMutexRecursive>
	logAnlys.samplesNumber = samplesNum;
 80044e0:	4b04      	ldr	r3, [pc, #16]	; (80044f4 <logAnlysSetSamplesNum+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 80044e2:	6820      	ldr	r0, [r4, #0]
	logAnlys.samplesNumber = samplesNum;
 80044e4:	821d      	strh	r5, [r3, #16]
}
 80044e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 80044ea:	f008 b951 	b.w	800c790 <xQueueGiveMutexRecursive>
 80044ee:	bf00      	nop
 80044f0:	20007040 	.word	0x20007040
 80044f4:	20007028 	.word	0x20007028

080044f8 <logAnlysSetPretrigger>:
void logAnlysSetPretrigger(uint32_t pretrigMillisec){
 80044f8:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80044fa:	4d07      	ldr	r5, [pc, #28]	; (8004518 <logAnlysSetPretrigger+0x20>)
void logAnlysSetPretrigger(uint32_t pretrigMillisec){
 80044fc:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80044fe:	f04f 31ff 	mov.w	r1, #4294967295
 8004502:	6828      	ldr	r0, [r5, #0]
 8004504:	f008 fb82 	bl	800cc0c <xQueueTakeMutexRecursive>
	logAnlys.preTriggerTime = pretrigMillisec;
 8004508:	4b04      	ldr	r3, [pc, #16]	; (800451c <logAnlysSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 800450a:	6828      	ldr	r0, [r5, #0]
	logAnlys.preTriggerTime = pretrigMillisec;
 800450c:	b2a4      	uxth	r4, r4
 800450e:	811c      	strh	r4, [r3, #8]
}
 8004510:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 8004514:	f008 b93c 	b.w	800c790 <xQueueGiveMutexRecursive>
 8004518:	20007040 	.word	0x20007040
 800451c:	20007028 	.word	0x20007028

08004520 <logAnlysSetPosttrigger>:
	TIM_LogAnlys_PostTrigger_Reconfig(posttrigInSec);
 8004520:	f00d b81e 	b.w	8011560 <TIM_LogAnlys_PostTrigger_Reconfig>

08004524 <logAnlysSetTriggerRising>:
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 8004524:	4b01      	ldr	r3, [pc, #4]	; (800452c <logAnlysSetTriggerRising+0x8>)
 8004526:	2200      	movs	r2, #0
 8004528:	759a      	strb	r2, [r3, #22]
}
 800452a:	4770      	bx	lr
 800452c:	20007028 	.word	0x20007028

08004530 <logAnlysSetTriggerFalling>:
	logAnlys.trigEdge = TRIG_EDGE_FALLING;
 8004530:	4b01      	ldr	r3, [pc, #4]	; (8004538 <logAnlysSetTriggerFalling+0x8>)
 8004532:	2201      	movs	r2, #1
 8004534:	759a      	strb	r2, [r3, #22]
}
 8004536:	4770      	bx	lr
 8004538:	20007028 	.word	0x20007028

0800453c <logAnlysSetTriggerChannel>:
	switch(chan){
 800453c:	3801      	subs	r0, #1
 800453e:	2807      	cmp	r0, #7
 8004540:	d808      	bhi.n	8004554 <logAnlysSetTriggerChannel+0x18>
 8004542:	e8df f000 	tbb	[pc, r0]
 8004546:	0c08      	.short	0x0c08
 8004548:	1c181410 	.word	0x1c181410
 800454c:	0420      	.short	0x0420
		logAnlys.trigConfig = TRIG_CHAN8;
 800454e:	4b10      	ldr	r3, [pc, #64]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004550:	2207      	movs	r2, #7
 8004552:	755a      	strb	r2, [r3, #21]
}
 8004554:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN1;
 8004556:	4b0e      	ldr	r3, [pc, #56]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004558:	2200      	movs	r2, #0
 800455a:	755a      	strb	r2, [r3, #21]
		break;
 800455c:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN2;
 800455e:	4b0c      	ldr	r3, [pc, #48]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004560:	2201      	movs	r2, #1
 8004562:	755a      	strb	r2, [r3, #21]
		break;
 8004564:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN3;
 8004566:	4b0a      	ldr	r3, [pc, #40]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004568:	2202      	movs	r2, #2
 800456a:	755a      	strb	r2, [r3, #21]
		break;
 800456c:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN4;
 800456e:	4b08      	ldr	r3, [pc, #32]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004570:	2203      	movs	r2, #3
 8004572:	755a      	strb	r2, [r3, #21]
		break;
 8004574:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN5;
 8004576:	4b06      	ldr	r3, [pc, #24]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004578:	2204      	movs	r2, #4
 800457a:	755a      	strb	r2, [r3, #21]
		break;
 800457c:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN6;
 800457e:	4b04      	ldr	r3, [pc, #16]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004580:	2205      	movs	r2, #5
 8004582:	755a      	strb	r2, [r3, #21]
		break;
 8004584:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN7;
 8004586:	4b02      	ldr	r3, [pc, #8]	; (8004590 <logAnlysSetTriggerChannel+0x54>)
 8004588:	2206      	movs	r2, #6
 800458a:	755a      	strb	r2, [r3, #21]
		break;
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	20007028 	.word	0x20007028

08004594 <ScopeTriggerTask>:
 * 				Task is finding trigger edge when oscilloscope is sampling.
 * @param  Task handler, parameters pointer
 * @retval None
 */
//portTASK_FUNCTION(vScopeTriggerTask, pvParameters) {
void ScopeTriggerTask(void const *argument) {
 8004594:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004598:	4cc2      	ldr	r4, [pc, #776]	; (80048a4 <ScopeTriggerTask+0x310>)
 800459a:	4ec3      	ldr	r6, [pc, #780]	; (80048a8 <ScopeTriggerTask+0x314>)
 800459c:	4dc3      	ldr	r5, [pc, #780]	; (80048ac <ScopeTriggerTask+0x318>)
 800459e:	f8df 9334 	ldr.w	r9, [pc, #820]	; 80048d4 <ScopeTriggerTask+0x340>
 80045a2:	f8df b334 	ldr.w	fp, [pc, #820]	; 80048d8 <ScopeTriggerTask+0x344>
 80045a6:	f8df 8334 	ldr.w	r8, [pc, #820]	; 80048dc <ScopeTriggerTask+0x348>
 80045aa:	b083      	sub	sp, #12

	while(1){
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 80045ac:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d013      	beq.n	80045dc <ScopeTriggerTask+0x48>
 80045b4:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d00f      	beq.n	80045dc <ScopeTriggerTask+0x48>
 80045bc:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d00b      	beq.n	80045dc <ScopeTriggerTask+0x48>
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
				}
			}
			xSemaphoreGiveRecursive(scopeMutex);
		}else{
			taskYIELD();
 80045c4:	4aba      	ldr	r2, [pc, #744]	; (80048b0 <ScopeTriggerTask+0x31c>)
 80045c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	f3bf 8f4f 	dsb	sy
 80045d0:	f3bf 8f6f 	isb	sy
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 80045d4:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d1eb      	bne.n	80045b4 <ScopeTriggerTask+0x20>
			xSemaphoreTakeRecursive ( scopeMutex , portMAX_DELAY );
 80045dc:	f04f 31ff 	mov.w	r1, #4294967295
 80045e0:	6830      	ldr	r0, [r6, #0]
 80045e2:	f008 fb13 	bl	800cc0c <xQueueTakeMutexRecursive>
			lastWritingIndex = writingIndex;
 80045e6:	4ab3      	ldr	r2, [pc, #716]	; (80048b4 <ScopeTriggerTask+0x320>)
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80045e8:	f8d4 a044 	ldr.w	sl, [r4, #68]	; 0x44
			lastWritingIndex = writingIndex;
 80045ec:	682b      	ldr	r3, [r5, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80045ee:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
			lastWritingIndex = writingIndex;
 80045f2:	6013      	str	r3, [r2, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80045f4:	f00a f806 	bl	800e604 <DMA_GetCurrDataCounter>
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80045f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80045fa:	6c62      	ldr	r2, [r4, #68]	; 0x44
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 80045fc:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 8004600:	ebaa 0000 	sub.w	r0, sl, r0
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 8004604:	3b01      	subs	r3, #1
 8004606:	4403      	add	r3, r0
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 8004608:	2901      	cmp	r1, #1
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 800460a:	fbb3 fcf2 	udiv	ip, r3, r2
 800460e:	fb02 321c 	mls	r2, r2, ip, r3
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 8004612:	6028      	str	r0, [r5, #0]
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 8004614:	f8c9 2000 	str.w	r2, [r9]
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 8004618:	d00c      	beq.n	8004634 <ScopeTriggerTask+0xa0>
			}else if(scope.state == SCOPE_SAMPLING_TRIGGER_WAIT){
 800461a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800461e:	2b02      	cmp	r3, #2
 8004620:	d068      	beq.n	80046f4 <ScopeTriggerTask+0x160>
			}else if(scope.state == SCOPE_SAMPLING){
 8004622:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8004626:	2b03      	cmp	r3, #3
 8004628:	f000 80e6 	beq.w	80047f8 <ScopeTriggerTask+0x264>
			xSemaphoreGiveRecursive(scopeMutex);
 800462c:	6830      	ldr	r0, [r6, #0]
 800462e:	f008 f8af 	bl	800c790 <xQueueGiveMutexRecursive>
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 8004632:	e7bb      	b.n	80045ac <ScopeTriggerTask+0x18>
				if(scope.settings.adcRes<=8){
 8004634:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 8004636:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004638:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800463c:	f103 0309 	add.w	r3, r3, #9
 8004640:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 8004644:	f200 80a8 	bhi.w	8004798 <ScopeTriggerTask+0x204>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004648:	f022 0201 	bic.w	r2, r2, #1
 800464c:	685b      	ldr	r3, [r3, #4]
					data = data & 0x00ff;
 800464e:	f813 c002 	ldrb.w	ip, [r3, r2]
 *					Ccan be changed on the fly
 * @param  None
 * @retval None
 */
void updateTrigger(void){
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004652:	8b61      	ldrh	r1, [r4, #26]
 8004654:	f8b4 a024 	ldrh.w	sl, [r4, #36]	; 0x24
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004658:	6962      	ldr	r2, [r4, #20]
 800465a:	8ba3      	ldrh	r3, [r4, #28]
 800465c:	4f96      	ldr	r7, [pc, #600]	; (80048b8 <ScopeTriggerTask+0x324>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800465e:	f8d4 e014 	ldr.w	lr, [r4, #20]
 8004662:	f8a7 c000 	strh.w	ip, [r7]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004666:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800466a:	33ff      	adds	r3, #255	; 0xff
 800466c:	fb02 f303 	mul.w	r3, r2, r3
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004670:	4f90      	ldr	r7, [pc, #576]	; (80048b4 <ScopeTriggerTask+0x320>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004672:	8ba2      	ldrh	r2, [r4, #28]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004674:	fb0a f101 	mul.w	r1, sl, r1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004678:	fb0e f202 	mul.w	r2, lr, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 800467c:	f8b7 a000 	ldrh.w	sl, [r7]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004680:	4f8e      	ldr	r7, [pc, #568]	; (80048bc <ScopeTriggerTask+0x328>)
 8004682:	0c12      	lsrs	r2, r2, #16
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004684:	0c1b      	lsrs	r3, r3, #16
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004686:	b280      	uxth	r0, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004688:	3301      	adds	r3, #1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800468a:	603a      	str	r2, [r7, #0]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800468c:	4f8c      	ldr	r7, [pc, #560]	; (80048c0 <ScopeTriggerTask+0x32c>)
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800468e:	f8cb 3000 	str.w	r3, [fp]
	if(index < lastIndex){
 8004692:	4550      	cmp	r0, sl
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004694:	ea4f 4321 	mov.w	r3, r1, asr #16
 8004698:	803b      	strh	r3, [r7, #0]
		result = index + scope.oneChanSamples - lastIndex;
 800469a:	bf3d      	ittte	cc
 800469c:	6c63      	ldrcc	r3, [r4, #68]	; 0x44
 800469e:	eba3 030a 	subcc.w	r3, r3, sl
 80046a2:	18c0      	addcc	r0, r0, r3
		result = index - lastIndex;
 80046a4:	eba0 000a 	subcs.w	r0, r0, sl
 80046a8:	b283      	uxth	r3, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80046aa:	f8d8 0000 	ldr.w	r0, [r8]
 80046ae:	4403      	add	r3, r0
				if (samplesTaken > samplesToStart){
 80046b0:	4293      	cmp	r3, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80046b2:	f8c8 3000 	str.w	r3, [r8]
				if (samplesTaken > samplesToStart){
 80046b6:	d9b9      	bls.n	800462c <ScopeTriggerTask+0x98>
					if((scope.settings.triggerEdge == EDGE_RISING && data + NOISE_REDUCTION < triggerLevel) 
 80046b8:	7e22      	ldrb	r2, [r4, #24]
 80046ba:	2a00      	cmp	r2, #0
 80046bc:	f040 80d5 	bne.w	800486a <ScopeTriggerTask+0x2d6>
 80046c0:	f10c 0210 	add.w	r2, ip, #16
 80046c4:	ebb2 4f11 	cmp.w	r2, r1, lsr #16
 80046c8:	f280 80cf 	bge.w	800486a <ScopeTriggerTask+0x2d6>
						autoTrigged=0;
 80046cc:	4f7d      	ldr	r7, [pc, #500]	; (80048c4 <ScopeTriggerTask+0x330>)
 80046ce:	2100      	movs	r1, #0
						xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80046d0:	460b      	mov	r3, r1
						scope.state = SCOPE_SAMPLING_TRIGGER_WAIT;
 80046d2:	2002      	movs	r0, #2
						passMsg = MSG_SCOPE_SMPL_STARTED;
 80046d4:	f04f 0c17 	mov.w	ip, #23
						xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80046d8:	f04f 32ff 	mov.w	r2, #4294967295
						autoTrigged=0;
 80046dc:	7039      	strb	r1, [r7, #0]
					scope.state = SCOPE_SAMPLING;
 80046de:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80046e2:	4879      	ldr	r0, [pc, #484]	; (80048c8 <ScopeTriggerTask+0x334>)
					passMsg = MSG_SCOPE_TRIGGER;
 80046e4:	f8ad c006 	strh.w	ip, [sp, #6]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80046e8:	f10d 0106 	add.w	r1, sp, #6
 80046ec:	6800      	ldr	r0, [r0, #0]
 80046ee:	f007 fe5d 	bl	800c3ac <xQueueGenericSend>
 80046f2:	e79b      	b.n	800462c <ScopeTriggerTask+0x98>
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80046f4:	4b6f      	ldr	r3, [pc, #444]	; (80048b4 <ScopeTriggerTask+0x320>)
 80046f6:	881b      	ldrh	r3, [r3, #0]
 80046f8:	b280      	uxth	r0, r0
	if(index < lastIndex){
 80046fa:	4298      	cmp	r0, r3
		result = index + scope.oneChanSamples - lastIndex;
 80046fc:	bf3d      	ittte	cc
 80046fe:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
 8004700:	1acb      	subcc	r3, r1, r3
 8004702:	18c0      	addcc	r0, r0, r3
		result = index - lastIndex;
 8004704:	1ac0      	subcs	r0, r0, r3
				if(scope.settings.adcRes<=8){
 8004706:	8c63      	ldrh	r3, [r4, #34]	; 0x22
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004708:	f8d8 1000 	ldr.w	r1, [r8]
				if(scope.settings.adcRes<=8){
 800470c:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 800470e:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
		result = index - lastIndex;
 8004712:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004714:	eb00 0a01 	add.w	sl, r0, r1
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004718:	f103 0309 	add.w	r3, r3, #9
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 800471c:	f8c8 a000 	str.w	sl, [r8]
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004720:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 8004724:	f200 80b9 	bhi.w	800489a <ScopeTriggerTask+0x306>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004728:	f022 0101 	bic.w	r1, r2, #1
 800472c:	6858      	ldr	r0, [r3, #4]
					data = data & 0x00ff;
 800472e:	f810 c001 	ldrb.w	ip, [r0, r1]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004732:	8b61      	ldrh	r1, [r4, #26]
 8004734:	f8b4 e024 	ldrh.w	lr, [r4, #36]	; 0x24
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004738:	6960      	ldr	r0, [r4, #20]
 800473a:	8ba3      	ldrh	r3, [r4, #28]
 800473c:	4f5e      	ldr	r7, [pc, #376]	; (80048b8 <ScopeTriggerTask+0x324>)
 800473e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004742:	33ff      	adds	r3, #255	; 0xff
 8004744:	fb00 f303 	mul.w	r3, r0, r3
 8004748:	f8a7 c000 	strh.w	ip, [r7]
 800474c:	0c1b      	lsrs	r3, r3, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800474e:	6967      	ldr	r7, [r4, #20]
 8004750:	8ba0      	ldrh	r0, [r4, #28]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004752:	3301      	adds	r3, #1
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004754:	fb0e f101 	mul.w	r1, lr, r1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004758:	fb07 f000 	mul.w	r0, r7, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800475c:	f8cb 3000 	str.w	r3, [fp]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004760:	4f57      	ldr	r7, [pc, #348]	; (80048c0 <ScopeTriggerTask+0x32c>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004762:	4b56      	ldr	r3, [pc, #344]	; (80048bc <ScopeTriggerTask+0x328>)
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 8004764:	f894 e018 	ldrb.w	lr, [r4, #24]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004768:	0c09      	lsrs	r1, r1, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800476a:	0c00      	lsrs	r0, r0, #16
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800476c:	8039      	strh	r1, [r7, #0]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800476e:	6018      	str	r0, [r3, #0]
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 8004770:	f1be 0f00 	cmp.w	lr, #0
 8004774:	d114      	bne.n	80047a0 <ScopeTriggerTask+0x20c>
 8004776:	4561      	cmp	r1, ip
 8004778:	d212      	bcs.n	80047a0 <ScopeTriggerTask+0x20c>
					totalSmpTaken = samplesTaken;
 800477a:	4f54      	ldr	r7, [pc, #336]	; (80048cc <ScopeTriggerTask+0x338>)
 800477c:	f8c7 a000 	str.w	sl, [r7]
					triggerIndex = actualIndex;
 8004780:	4f53      	ldr	r7, [pc, #332]	; (80048d0 <ScopeTriggerTask+0x33c>)
					samplesTaken = 0;
 8004782:	2100      	movs	r1, #0
					triggerIndex = actualIndex;
 8004784:	603a      	str	r2, [r7, #0]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004786:	460b      	mov	r3, r1
					scope.state = SCOPE_SAMPLING;
 8004788:	2003      	movs	r0, #3
					passMsg = MSG_SCOPE_TRIGGER;
 800478a:	f04f 0c16 	mov.w	ip, #22
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800478e:	f04f 32ff 	mov.w	r2, #4294967295
					samplesTaken = 0;
 8004792:	f8c8 1000 	str.w	r1, [r8]
 8004796:	e7a2      	b.n	80046de <ScopeTriggerTask+0x14a>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f833 c012 	ldrh.w	ip, [r3, r2, lsl #1]
 800479e:	e758      	b.n	8004652 <ScopeTriggerTask+0xbe>
						|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel) ){
 80047a0:	7e23      	ldrb	r3, [r4, #24]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	f000 809c 	beq.w	80048e0 <ScopeTriggerTask+0x34c>
				}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80047a8:	7e63      	ldrb	r3, [r4, #25]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	f000 809f 	beq.w	80048ee <ScopeTriggerTask+0x35a>
						|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST)) ){
 80047b0:	7e63      	ldrb	r3, [r4, #25]
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	f47f af3a 	bne.w	800462c <ScopeTriggerTask+0x98>
 80047b8:	6963      	ldr	r3, [r4, #20]
 80047ba:	459a      	cmp	sl, r3
 80047bc:	f67f af36 	bls.w	800462c <ScopeTriggerTask+0x98>
					totalSmpTaken = samplesTaken;
 80047c0:	4f42      	ldr	r7, [pc, #264]	; (80048cc <ScopeTriggerTask+0x338>)
					scope.state = SCOPE_SAMPLING;
 80047c2:	2003      	movs	r0, #3
					totalSmpTaken = samplesTaken;
 80047c4:	f8c7 a000 	str.w	sl, [r7]
					scope.state = SCOPE_SAMPLING;
 80047c8:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
					triggerIndex = actualIndex;
 80047cc:	4f40      	ldr	r7, [pc, #256]	; (80048d0 <ScopeTriggerTask+0x33c>)
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80047ce:	483e      	ldr	r0, [pc, #248]	; (80048c8 <ScopeTriggerTask+0x334>)
					triggerIndex = actualIndex;
 80047d0:	603a      	str	r2, [r7, #0]
					samplesTaken = 0;
 80047d2:	2100      	movs	r1, #0
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80047d4:	460b      	mov	r3, r1
					passMsg = MSG_SCOPE_TRIGGER;
 80047d6:	f04f 0c16 	mov.w	ip, #22
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80047da:	f04f 32ff 	mov.w	r2, #4294967295
					samplesTaken = 0;
 80047de:	f8c8 1000 	str.w	r1, [r8]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80047e2:	6800      	ldr	r0, [r0, #0]
					passMsg = MSG_SCOPE_TRIGGER;
 80047e4:	f8ad c006 	strh.w	ip, [sp, #6]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80047e8:	f10d 0106 	add.w	r1, sp, #6
 80047ec:	f007 fdde 	bl	800c3ac <xQueueGenericSend>
					autoTrigged=1;
 80047f0:	4a34      	ldr	r2, [pc, #208]	; (80048c4 <ScopeTriggerTask+0x330>)
 80047f2:	2301      	movs	r3, #1
 80047f4:	7013      	strb	r3, [r2, #0]
 80047f6:	e719      	b.n	800462c <ScopeTriggerTask+0x98>
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 80047f8:	4b2e      	ldr	r3, [pc, #184]	; (80048b4 <ScopeTriggerTask+0x320>)
 80047fa:	881b      	ldrh	r3, [r3, #0]
 80047fc:	b280      	uxth	r0, r0
	if(index < lastIndex){
 80047fe:	4298      	cmp	r0, r3
		result = index + scope.oneChanSamples - lastIndex;
 8004800:	bf3d      	ittte	cc
 8004802:	6c62      	ldrcc	r2, [r4, #68]	; 0x44
 8004804:	1ad3      	subcc	r3, r2, r3
 8004806:	18c0      	addcc	r0, r0, r3
		result = index - lastIndex;
 8004808:	1ac0      	subcs	r0, r0, r3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 800480a:	f8d8 2000 	ldr.w	r2, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 800480e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
		result = index - lastIndex;
 8004812:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 8004814:	4410      	add	r0, r2
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 8004816:	2b03      	cmp	r3, #3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 8004818:	f8c8 0000 	str.w	r0, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 800481c:	f47f af06 	bne.w	800462c <ScopeTriggerTask+0x98>
 8004820:	f8db 3000 	ldr.w	r3, [fp]
 8004824:	4298      	cmp	r0, r3
 8004826:	f4ff af01 	bcc.w	800462c <ScopeTriggerTask+0x98>
					samplingDisable();
 800482a:	f009 ff71 	bl	800e710 <samplingDisable>
					if (autoTrigged==0){//scope.settings.triggerMode != TRIG_AUTO && scope.settings.triggerMode != TRIG_AUTO_FAST){
 800482e:	4b25      	ldr	r3, [pc, #148]	; (80048c4 <ScopeTriggerTask+0x330>)
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d06f      	beq.n	8004916 <ScopeTriggerTask+0x382>
 8004836:	4b26      	ldr	r3, [pc, #152]	; (80048d0 <ScopeTriggerTask+0x33c>)
 8004838:	6819      	ldr	r1, [r3, #0]
					scope.triggerIndex = triggerIndex;
 800483a:	6061      	str	r1, [r4, #4]
					scope.state = SCOPE_DATA_SENDING;
 800483c:	f04f 0704 	mov.w	r7, #4
 8004840:	f884 7028 	strb.w	r7, [r4, #40]	; 0x28
					totalSmpTaken = 0;
 8004844:	4f21      	ldr	r7, [pc, #132]	; (80048cc <ScopeTriggerTask+0x338>)
					samplesTaken = 0;
 8004846:	2000      	movs	r0, #0
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004848:	4603      	mov	r3, r0
					samplesTaken = 0;
 800484a:	f8c8 0000 	str.w	r0, [r8]
					totalSmpTaken = 0;
 800484e:	6038      	str	r0, [r7, #0]
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004850:	481d      	ldr	r0, [pc, #116]	; (80048c8 <ScopeTriggerTask+0x334>)
					passMsg = MSG_SCOPE_DATA_READY;
 8004852:	f04f 0c15 	mov.w	ip, #21
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004856:	f04f 32ff 	mov.w	r2, #4294967295
 800485a:	f10d 0106 	add.w	r1, sp, #6
 800485e:	6800      	ldr	r0, [r0, #0]
					passMsg = MSG_SCOPE_DATA_READY;
 8004860:	f8ad c006 	strh.w	ip, [sp, #6]
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004864:	f007 fda2 	bl	800c3ac <xQueueGenericSend>
 8004868:	e6e0      	b.n	800462c <ScopeTriggerTask+0x98>
							|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel) ){ //skip waiting for trigger in case of TRIG_AUTO
 800486a:	7e22      	ldrb	r2, [r4, #24]
 800486c:	2a01      	cmp	r2, #1
 800486e:	d044      	beq.n	80048fa <ScopeTriggerTask+0x366>
					}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 8004870:	7e62      	ldrb	r2, [r4, #25]
 8004872:	2a01      	cmp	r2, #1
 8004874:	d04a      	beq.n	800490c <ScopeTriggerTask+0x378>
							|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST))  ){ //skip waiting for trigger in case of TRIG_AUTO
 8004876:	7e62      	ldrb	r2, [r4, #25]
 8004878:	2a02      	cmp	r2, #2
 800487a:	f47f aed7 	bne.w	800462c <ScopeTriggerTask+0x98>
 800487e:	6962      	ldr	r2, [r4, #20]
 8004880:	4293      	cmp	r3, r2
 8004882:	f67f aed3 	bls.w	800462c <ScopeTriggerTask+0x98>
						autoTrigged=1;
 8004886:	4f0f      	ldr	r7, [pc, #60]	; (80048c4 <ScopeTriggerTask+0x330>)
 8004888:	2101      	movs	r1, #1
						scope.state = SCOPE_SAMPLING_TRIGGER_WAIT;
 800488a:	2002      	movs	r0, #2
						passMsg = MSG_SCOPE_SMPL_STARTED;
 800488c:	f04f 0c17 	mov.w	ip, #23
						xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004890:	2300      	movs	r3, #0
 8004892:	f04f 32ff 	mov.w	r2, #4294967295
						autoTrigged=1;
 8004896:	7039      	strb	r1, [r7, #0]
 8004898:	e721      	b.n	80046de <ScopeTriggerTask+0x14a>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f833 c012 	ldrh.w	ip, [r3, r2, lsl #1]
 80048a0:	e747      	b.n	8004732 <ScopeTriggerTask+0x19e>
 80048a2:	bf00      	nop
 80048a4:	20000810 	.word	0x20000810
 80048a8:	2000085c 	.word	0x2000085c
 80048ac:	2000086c 	.word	0x2000086c
 80048b0:	e000ed04 	.word	0xe000ed04
 80048b4:	20000800 	.word	0x20000800
 80048b8:	200007fe 	.word	0x200007fe
 80048bc:	20000808 	.word	0x20000808
 80048c0:	20000868 	.word	0x20000868
 80048c4:	200007fc 	.word	0x200007fc
 80048c8:	20004cb4 	.word	0x20004cb4
 80048cc:	20000860 	.word	0x20000860
 80048d0:	20000864 	.word	0x20000864
 80048d4:	200007f8 	.word	0x200007f8
 80048d8:	2000080c 	.word	0x2000080c
 80048dc:	20000804 	.word	0x20000804
						|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel) ){
 80048e0:	4561      	cmp	r1, ip
 80048e2:	f63f af4a 	bhi.w	800477a <ScopeTriggerTask+0x1e6>
				}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80048e6:	7e63      	ldrb	r3, [r4, #25]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	f47f af61 	bne.w	80047b0 <ScopeTriggerTask+0x21c>
 80048ee:	6963      	ldr	r3, [r4, #20]
 80048f0:	ebba 0f83 	cmp.w	sl, r3, lsl #2
 80048f4:	f63f af64 	bhi.w	80047c0 <ScopeTriggerTask+0x22c>
 80048f8:	e75a      	b.n	80047b0 <ScopeTriggerTask+0x21c>
							|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel) ){ //skip waiting for trigger in case of TRIG_AUTO
 80048fa:	f1ac 0c10 	sub.w	ip, ip, #16
 80048fe:	ebbc 4f11 	cmp.w	ip, r1, lsr #16
 8004902:	f73f aee3 	bgt.w	80046cc <ScopeTriggerTask+0x138>
					}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 8004906:	7e62      	ldrb	r2, [r4, #25]
 8004908:	2a01      	cmp	r2, #1
 800490a:	d1b4      	bne.n	8004876 <ScopeTriggerTask+0x2e2>
 800490c:	6962      	ldr	r2, [r4, #20]
 800490e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004912:	d8b8      	bhi.n	8004886 <ScopeTriggerTask+0x2f2>
 8004914:	e7af      	b.n	8004876 <ScopeTriggerTask+0x2e2>
						if(scope.settings.adcRes>8){
 8004916:	8c62      	ldrh	r2, [r4, #34]	; 0x22
 8004918:	4b3d      	ldr	r3, [pc, #244]	; (8004a10 <ScopeTriggerTask+0x47c>)
 800491a:	493e      	ldr	r1, [pc, #248]	; (8004a14 <ScopeTriggerTask+0x480>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	8809      	ldrh	r1, [r1, #0]
 8004920:	2a08      	cmp	r2, #8
 8004922:	d924      	bls.n	800496e <ScopeTriggerTask+0x3da>
							if(scope.settings.triggerEdge == EDGE_RISING){
 8004924:	7e20      	ldrb	r0, [r4, #24]
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 8004926:	f894 c048 	ldrb.w	ip, [r4, #72]	; 0x48
 800492a:	f10c 0c09 	add.w	ip, ip, #9
 800492e:	005a      	lsls	r2, r3, #1
 8004930:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
							if(scope.settings.triggerEdge == EDGE_RISING){
 8004934:	2800      	cmp	r0, #0
 8004936:	d036      	beq.n	80049a6 <ScopeTriggerTask+0x412>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 8004938:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800493c:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8004940:	4288      	cmp	r0, r1
 8004942:	d210      	bcs.n	8004966 <ScopeTriggerTask+0x3d2>
 8004944:	3b01      	subs	r3, #1
 8004946:	3a02      	subs	r2, #2
 8004948:	e000      	b.n	800494c <ScopeTriggerTask+0x3b8>
 800494a:	4663      	mov	r3, ip
 800494c:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 8004950:	3009      	adds	r0, #9
 8004952:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004956:	f103 3cff 	add.w	ip, r3, #4294967295
 800495a:	6840      	ldr	r0, [r0, #4]
 800495c:	5a80      	ldrh	r0, [r0, r2]
 800495e:	4288      	cmp	r0, r1
 8004960:	f1a2 0202 	sub.w	r2, r2, #2
 8004964:	d3f1      	bcc.n	800494a <ScopeTriggerTask+0x3b6>
						triggerIndex++;
 8004966:	1c59      	adds	r1, r3, #1
 8004968:	4b29      	ldr	r3, [pc, #164]	; (8004a10 <ScopeTriggerTask+0x47c>)
 800496a:	6019      	str	r1, [r3, #0]
 800496c:	e765      	b.n	800483a <ScopeTriggerTask+0x2a6>
							if(scope.settings.triggerEdge == EDGE_RISING){
 800496e:	7e22      	ldrb	r2, [r4, #24]
 8004970:	b3a2      	cbz	r2, 80049dc <ScopeTriggerTask+0x448>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 8004972:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 8004976:	3209      	adds	r2, #9
 8004978:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800497c:	6852      	ldr	r2, [r2, #4]
 800497e:	5cd2      	ldrb	r2, [r2, r3]
 8004980:	428a      	cmp	r2, r1
 8004982:	d2f0      	bcs.n	8004966 <ScopeTriggerTask+0x3d2>
 8004984:	3b01      	subs	r3, #1
 8004986:	e000      	b.n	800498a <ScopeTriggerTask+0x3f6>
 8004988:	4603      	mov	r3, r0
 800498a:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 800498e:	3209      	adds	r2, #9
 8004990:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004994:	1e58      	subs	r0, r3, #1
 8004996:	6852      	ldr	r2, [r2, #4]
 8004998:	5cd2      	ldrb	r2, [r2, r3]
 800499a:	428a      	cmp	r2, r1
 800499c:	d3f4      	bcc.n	8004988 <ScopeTriggerTask+0x3f4>
						triggerIndex++;
 800499e:	1c59      	adds	r1, r3, #1
 80049a0:	4b1b      	ldr	r3, [pc, #108]	; (8004a10 <ScopeTriggerTask+0x47c>)
 80049a2:	6019      	str	r1, [r3, #0]
 80049a4:	e749      	b.n	800483a <ScopeTriggerTask+0x2a6>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 80049a6:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80049aa:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80049ae:	4288      	cmp	r0, r1
 80049b0:	d9d9      	bls.n	8004966 <ScopeTriggerTask+0x3d2>
 80049b2:	3b01      	subs	r3, #1
 80049b4:	1e90      	subs	r0, r2, #2
 80049b6:	e000      	b.n	80049ba <ScopeTriggerTask+0x426>
 80049b8:	4663      	mov	r3, ip
 80049ba:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 80049be:	3209      	adds	r2, #9
 80049c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80049c4:	f103 3cff 	add.w	ip, r3, #4294967295
 80049c8:	6852      	ldr	r2, [r2, #4]
 80049ca:	5a12      	ldrh	r2, [r2, r0]
 80049cc:	428a      	cmp	r2, r1
 80049ce:	f1a0 0002 	sub.w	r0, r0, #2
 80049d2:	d8f1      	bhi.n	80049b8 <ScopeTriggerTask+0x424>
						triggerIndex++;
 80049d4:	1c59      	adds	r1, r3, #1
 80049d6:	4b0e      	ldr	r3, [pc, #56]	; (8004a10 <ScopeTriggerTask+0x47c>)
 80049d8:	6019      	str	r1, [r3, #0]
 80049da:	e72e      	b.n	800483a <ScopeTriggerTask+0x2a6>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 80049dc:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 80049e0:	3209      	adds	r2, #9
 80049e2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80049e6:	6852      	ldr	r2, [r2, #4]
 80049e8:	5cd2      	ldrb	r2, [r2, r3]
 80049ea:	428a      	cmp	r2, r1
 80049ec:	d9bb      	bls.n	8004966 <ScopeTriggerTask+0x3d2>
 80049ee:	3b01      	subs	r3, #1
 80049f0:	e000      	b.n	80049f4 <ScopeTriggerTask+0x460>
 80049f2:	4603      	mov	r3, r0
 80049f4:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 80049f8:	3209      	adds	r2, #9
 80049fa:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80049fe:	1e58      	subs	r0, r3, #1
 8004a00:	6852      	ldr	r2, [r2, #4]
 8004a02:	5cd2      	ldrb	r2, [r2, r3]
 8004a04:	428a      	cmp	r2, r1
 8004a06:	d8f4      	bhi.n	80049f2 <ScopeTriggerTask+0x45e>
						triggerIndex++;
 8004a08:	1c59      	adds	r1, r3, #1
 8004a0a:	4b01      	ldr	r3, [pc, #4]	; (8004a10 <ScopeTriggerTask+0x47c>)
 8004a0c:	6019      	str	r1, [r3, #0]
 8004a0e:	e714      	b.n	800483a <ScopeTriggerTask+0x2a6>
 8004a10:	20000864 	.word	0x20000864
 8004a14:	20000868 	.word	0x20000868

08004a18 <scopeInit>:
void scopeInit(void){
 8004a18:	b530      	push	{r4, r5, lr}
	writingIndex = 0;
 8004a1a:	4b4b      	ldr	r3, [pc, #300]	; (8004b48 <scopeInit+0x130>)
	if(scope.settings.AdvMode == SCOPE_INTERLEAVE_MODE){
 8004a1c:	4c4b      	ldr	r4, [pc, #300]	; (8004b4c <scopeInit+0x134>)
void scopeInit(void){
 8004a1e:	b083      	sub	sp, #12
	writingIndex = 0;
 8004a20:	2500      	movs	r5, #0
 8004a22:	601d      	str	r5, [r3, #0]
	uint32_t realfreq=0;
 8004a24:	9501      	str	r5, [sp, #4]
	ADC_DMA_Stop();
 8004a26:	f009 fdd5 	bl	800e5d4 <ADC_DMA_Stop>
	if(scope.settings.AdvMode == SCOPE_INTERLEAVE_MODE){
 8004a2a:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d02c      	beq.n	8004a8c <scopeInit+0x74>
	}else if(scope.settings.AdvMode == SCOPE_MULTI_MODE){
 8004a32:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d024      	beq.n	8004a86 <scopeInit+0x6e>
		scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004a3c:	f884 5020 	strb.w	r5, [r4, #32]
		TIM_Reconfig_scope(scope.settings.samplingFrequency,&realfreq);
 8004a40:	a901      	add	r1, sp, #4
 8004a42:	68a0      	ldr	r0, [r4, #8]
 8004a44:	f00c fe80 	bl	8011748 <TIM_Reconfig_scope>
		ADC_set_sampling_time(realfreq);
 8004a48:	9801      	ldr	r0, [sp, #4]
 8004a4a:	f009 fe11 	bl	800e670 <ADC_set_sampling_time>
		scopeInitADCMode(scope.settings.AdvMode);
 8004a4e:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004a52:	b2db      	uxtb	r3, r3
	return result;
}


uint8_t scopeInitADCMode(scopeMode mode){
	switch (mode){
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d069      	beq.n	8004b2c <scopeInit+0x114>
 8004a58:	d365      	bcc.n	8004b26 <scopeInit+0x10e>
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d039      	beq.n	8004ad2 <scopeInit+0xba>
			if(scope.numOfChannles>i){
 8004a5e:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d13b      	bne.n	8004ade <scopeInit+0xc6>
 8004a66:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d840      	bhi.n	8004af0 <scopeInit+0xd8>
 8004a6e:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d845      	bhi.n	8004b02 <scopeInit+0xea>
 8004a76:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a7a:	2b03      	cmp	r3, #3
 8004a7c:	d84a      	bhi.n	8004b14 <scopeInit+0xfc>
		scope.settings.ADCSamplingFreq=realfreq;
 8004a7e:	9b01      	ldr	r3, [sp, #4]
 8004a80:	60e3      	str	r3, [r4, #12]
}
 8004a82:	b003      	add	sp, #12
 8004a84:	bd30      	pop	{r4, r5, pc}
		scope.settings.ADCmux=2;
 8004a86:	77e3      	strb	r3, [r4, #31]
}
 8004a88:	b003      	add	sp, #12
 8004a8a:	bd30      	pop	{r4, r5, pc}
		scope.settings.interleaved=2;
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	77a3      	strb	r3, [r4, #30]
		TIM_Reconfig_scope(scope.settings.samplingFrequency/2,&realfreq);
 8004a90:	68a0      	ldr	r0, [r4, #8]
 8004a92:	a901      	add	r1, sp, #4
 8004a94:	0840      	lsrs	r0, r0, #1
 8004a96:	f00c fe57 	bl	8011748 <TIM_Reconfig_scope>
		ADC_set_sampling_time(realfreq);
 8004a9a:	9801      	ldr	r0, [sp, #4]
 8004a9c:	f009 fde8 	bl	800e670 <ADC_set_sampling_time>
		scopeInitADCMode(scope.settings.AdvMode);
 8004aa0:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004aa4:	b2db      	uxtb	r3, r3
	switch (mode){
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d03a      	beq.n	8004b20 <scopeInit+0x108>
 8004aaa:	d349      	bcc.n	8004b40 <scopeInit+0x128>
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d101      	bne.n	8004ab4 <scopeInit+0x9c>
		break;
	case SCOPE_INTERLEAVE_MODE:
		ADCInitInterleavedMode();
		break;
	case SCOPE_MULTI_MODE:
		ADCInitMultiMode();
 8004ab0:	f00a f820 	bl	800eaf4 <ADCInitMultiMode>
			if(scope.numOfChannles>i){
 8004ab4:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d13a      	bne.n	8004b32 <scopeInit+0x11a>
 8004abc:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d9dc      	bls.n	8004a7e <scopeInit+0x66>
				ADC_DMA_Reconfig_Interleave(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples/2);
 8004ac4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004ac6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004ac8:	2001      	movs	r0, #1
 8004aca:	0852      	lsrs	r2, r2, #1
 8004acc:	f009 fd4c 	bl	800e568 <ADC_DMA_Reconfig_Interleave>
 8004ad0:	e7d5      	b.n	8004a7e <scopeInit+0x66>
		ADCInitMultiMode();
 8004ad2:	f00a f80f 	bl	800eaf4 <ADCInitMultiMode>
			if(scope.numOfChannles>i){
 8004ad6:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0c3      	beq.n	8004a66 <scopeInit+0x4e>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004ade:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004ae0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	f009 fd0c 	bl	800e500 <ADC_DMA_Reconfig>
			if(scope.numOfChannles>i){
 8004ae8:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d9be      	bls.n	8004a6e <scopeInit+0x56>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004af0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004af2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004af4:	2001      	movs	r0, #1
 8004af6:	f009 fd03 	bl	800e500 <ADC_DMA_Reconfig>
			if(scope.numOfChannles>i){
 8004afa:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d9b9      	bls.n	8004a76 <scopeInit+0x5e>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004b02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b04:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004b06:	2002      	movs	r0, #2
 8004b08:	f009 fcfa 	bl	800e500 <ADC_DMA_Reconfig>
			if(scope.numOfChannles>i){
 8004b0c:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004b10:	2b03      	cmp	r3, #3
 8004b12:	d9b4      	bls.n	8004a7e <scopeInit+0x66>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004b14:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004b16:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004b18:	2003      	movs	r0, #3
 8004b1a:	f009 fcf1 	bl	800e500 <ADC_DMA_Reconfig>
 8004b1e:	e7ae      	b.n	8004a7e <scopeInit+0x66>
		ADCInitInterleavedMode();
 8004b20:	f009 ffc8 	bl	800eab4 <ADCInitInterleavedMode>
 8004b24:	e7c6      	b.n	8004ab4 <scopeInit+0x9c>
		ADCInitNormalMode();
 8004b26:	f009 feb1 	bl	800e88c <ADCInitNormalMode>
 8004b2a:	e798      	b.n	8004a5e <scopeInit+0x46>
		ADCInitInterleavedMode();
 8004b2c:	f009 ffc2 	bl	800eab4 <ADCInitInterleavedMode>
 8004b30:	e795      	b.n	8004a5e <scopeInit+0x46>
				ADC_DMA_Reconfig_Interleave(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples/2);
 8004b32:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004b34:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004b36:	2000      	movs	r0, #0
 8004b38:	0852      	lsrs	r2, r2, #1
 8004b3a:	f009 fd15 	bl	800e568 <ADC_DMA_Reconfig_Interleave>
 8004b3e:	e7bd      	b.n	8004abc <scopeInit+0xa4>
		ADCInitNormalMode();
 8004b40:	f009 fea4 	bl	800e88c <ADCInitNormalMode>
 8004b44:	e7b6      	b.n	8004ab4 <scopeInit+0x9c>
 8004b46:	bf00      	nop
 8004b48:	2000086c 	.word	0x2000086c
 8004b4c:	20000810 	.word	0x20000810

08004b50 <scopeSetDefault>:
void scopeSetDefault(void){
 8004b50:	b5f0      	push	{r4, r5, r6, r7, lr}
	scope.bufferMemory = scopeBuffer;
 8004b52:	4c2c      	ldr	r4, [pc, #176]	; (8004c04 <scopeSetDefault+0xb4>)
 8004b54:	4b2c      	ldr	r3, [pc, #176]	; (8004c08 <scopeSetDefault+0xb8>)
 8004b56:	6023      	str	r3, [r4, #0]
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 8004b58:	f44f 4200 	mov.w	r2, #32768	; 0x8000
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 8004b5c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 8004b60:	2000      	movs	r0, #0
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 8004b62:	2101      	movs	r1, #1
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 8004b64:	60a5      	str	r5, [r4, #8]
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 8004b66:	7620      	strb	r0, [r4, #24]
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 8004b68:	250c      	movs	r5, #12
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 8004b6a:	7661      	strb	r1, [r4, #25]
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 8004b6c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 8004b70:	8362      	strh	r2, [r4, #26]
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 8004b72:	2164      	movs	r1, #100	; 0x64
	scope.settings.pretrigger = SCOPE_DEFAULT_PRETRIGGER;
 8004b74:	83a2      	strh	r2, [r4, #28]
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 8004b76:	f247 5294 	movw	r2, #30100	; 0x7594
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 8004b7a:	8465      	strh	r5, [r4, #34]	; 0x22
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 8004b7c:	84a0      	strh	r0, [r4, #36]	; 0x24
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 8004b7e:	6161      	str	r1, [r4, #20]
	scope.pChanMem[0] = (uint16_t*)scopeBuffer;
 8004b80:	62e3      	str	r3, [r4, #44]	; 0x2c
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 8004b82:	6422      	str	r2, [r4, #64]	; 0x40
	if(scope.settings.adcRes>8){
 8004b84:	8c63      	ldrh	r3, [r4, #34]	; 0x22
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004b86:	4f21      	ldr	r7, [pc, #132]	; (8004c0c <scopeSetDefault+0xbc>)
 8004b88:	4e21      	ldr	r6, [pc, #132]	; (8004c10 <scopeSetDefault+0xc0>)
 8004b8a:	6838      	ldr	r0, [r7, #0]
	if(scope.settings.adcRes>8){
 8004b8c:	2b08      	cmp	r3, #8
		scope.oneChanSamples = scope.oneChanMemSize/2;
 8004b8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b90:	bf88      	it	hi
 8004b92:	085b      	lsrhi	r3, r3, #1
		scope.oneChanSamples = scope.oneChanMemSize;
 8004b94:	6463      	str	r3, [r4, #68]	; 0x44
void scopeSetDefault(void){
 8004b96:	b083      	sub	sp, #12
	scope.numOfChannles = 1;
 8004b98:	2301      	movs	r3, #1
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004b9a:	f04f 31ff 	mov.w	r1, #4294967295
	scope.numOfChannles = 1;
 8004b9e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	scope.triggerChannel = 1;
 8004ba2:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ba6:	f008 f831 	bl	800cc0c <xQueueTakeMutexRecursive>
 8004baa:	2500      	movs	r5, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004bac:	f816 2b01 	ldrb.w	r2, [r6], #1
 8004bb0:	1963      	adds	r3, r4, r5
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004bb2:	4611      	mov	r1, r2
 8004bb4:	b2e8      	uxtb	r0, r5
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004bba:	f009 fdab 	bl	800e714 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 8004bbe:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004bc2:	b2db      	uxtb	r3, r3
	switch (mode){
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d01a      	beq.n	8004bfe <scopeSetDefault+0xae>
 8004bc8:	d316      	bcc.n	8004bf8 <scopeSetDefault+0xa8>
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d101      	bne.n	8004bd2 <scopeSetDefault+0x82>
		ADCInitMultiMode();
 8004bce:	f009 ff91 	bl	800eaf4 <ADCInitMultiMode>
 8004bd2:	3501      	adds	r5, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
 8004bd4:	2d04      	cmp	r5, #4
 8004bd6:	d1e9      	bne.n	8004bac <scopeSetDefault+0x5c>
	xSemaphoreGiveRecursive(scopeMutex);
 8004bd8:	6838      	ldr	r0, [r7, #0]
 8004bda:	f007 fdd9 	bl	800c790 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004bde:	a902      	add	r1, sp, #8
 8004be0:	2334      	movs	r3, #52	; 0x34
 8004be2:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004be6:	4b0b      	ldr	r3, [pc, #44]	; (8004c14 <scopeSetDefault+0xc4>)
 8004be8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bec:	6818      	ldr	r0, [r3, #0]
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f007 fbdc 	bl	800c3ac <xQueueGenericSend>
}
 8004bf4:	b003      	add	sp, #12
 8004bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ADCInitNormalMode();
 8004bf8:	f009 fe48 	bl	800e88c <ADCInitNormalMode>
 8004bfc:	e7e9      	b.n	8004bd2 <scopeSetDefault+0x82>
		ADCInitInterleavedMode();
 8004bfe:	f009 ff59 	bl	800eab4 <ADCInitInterleavedMode>
 8004c02:	e7e6      	b.n	8004bd2 <scopeSetDefault+0x82>
 8004c04:	20000810 	.word	0x20000810
 8004c08:	2000704c 	.word	0x2000704c
 8004c0c:	2000085c 	.word	0x2000085c
 8004c10:	08014fbc 	.word	0x08014fbc
 8004c14:	20007048 	.word	0x20007048

08004c18 <ScopeTask>:
void ScopeTask(void const *argument){
 8004c18:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004c1c:	b083      	sub	sp, #12
	uint16_t message = 0xFFFF;
 8004c1e:	ae02      	add	r6, sp, #8
 8004c20:	f64f 73ff 	movw	r3, #65535	; 0xffff
	scopeMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8004c24:	2200      	movs	r2, #0
 8004c26:	2102      	movs	r1, #2
 8004c28:	201e      	movs	r0, #30
	uint16_t message = 0xFFFF;
 8004c2a:	f826 3d04 	strh.w	r3, [r6, #-4]!
	scopeMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8004c2e:	f007 fb79 	bl	800c324 <xQueueGenericCreate>
 8004c32:	4f41      	ldr	r7, [pc, #260]	; (8004d38 <ScopeTask+0x120>)
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 8004c34:	4c41      	ldr	r4, [pc, #260]	; (8004d3c <ScopeTask+0x124>)
	scopeMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8004c36:	6038      	str	r0, [r7, #0]
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 8004c38:	2004      	movs	r0, #4
 8004c3a:	f007 fd75 	bl	800c728 <xQueueCreateMutex>
 8004c3e:	4d40      	ldr	r5, [pc, #256]	; (8004d40 <ScopeTask+0x128>)
 8004c40:	6020      	str	r0, [r4, #0]
 8004c42:	f8df b100 	ldr.w	fp, [pc, #256]	; 8004d44 <ScopeTask+0x12c>
 8004c46:	f8df a100 	ldr.w	sl, [pc, #256]	; 8004d48 <ScopeTask+0x130>
	scopeSetDefault();
 8004c4a:	f7ff ff81 	bl	8004b50 <scopeSetDefault>
		xQueueReceive(scopeMessageQueue, &message, portMAX_DELAY);
 8004c4e:	f04f 0800 	mov.w	r8, #0
			scope.state=SCOPE_SAMPLING_WAITING;
 8004c52:	f04f 0901 	mov.w	r9, #1
 8004c56:	e029      	b.n	8004cac <ScopeTask+0x94>
		}else if(message == MSG_INVALIDATE){  //Settings has been changed
 8004c58:	2b34      	cmp	r3, #52	; 0x34
 8004c5a:	d03f      	beq.n	8004cdc <ScopeTask+0xc4>
		}else if (message == MSG_SCOPE_START && scope.state != SCOPE_SAMPLING_WAITING && scope.state != SCOPE_SAMPLING_TRIGGER_WAIT && scope.state != SCOPE_SAMPLING && scope.state != SCOPE_DATA_SENDING){ //Enable sampling
 8004c5c:	2b12      	cmp	r3, #18
 8004c5e:	d158      	bne.n	8004d12 <ScopeTask+0xfa>
 8004c60:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d01e      	beq.n	8004ca6 <ScopeTask+0x8e>
 8004c68:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d01a      	beq.n	8004ca6 <ScopeTask+0x8e>
 8004c70:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c74:	2b03      	cmp	r3, #3
 8004c76:	d016      	beq.n	8004ca6 <ScopeTask+0x8e>
 8004c78:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d012      	beq.n	8004ca6 <ScopeTask+0x8e>
			scopeInit();
 8004c80:	f7ff feca 	bl	8004a18 <scopeInit>
			scope.state=SCOPE_SAMPLING_WAITING;
 8004c84:	f885 9028 	strb.w	r9, [r5, #40]	; 0x28
			samplingEnable();
 8004c88:	f009 fd40 	bl	800e70c <samplingEnable>
			uint16_t passMsg = MSG_SCOPE_SMPL_STARTED;
 8004c8c:	f04f 0c17 	mov.w	ip, #23
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004c90:	2300      	movs	r3, #0
 8004c92:	f04f 32ff 	mov.w	r2, #4294967295
 8004c96:	f10d 0106 	add.w	r1, sp, #6
 8004c9a:	f8da 0000 	ldr.w	r0, [sl]
			uint16_t passMsg = MSG_SCOPE_SMPL_STARTED;
 8004c9e:	f8ad c006 	strh.w	ip, [sp, #6]
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004ca2:	f007 fb83 	bl	800c3ac <xQueueGenericSend>
		xSemaphoreGiveRecursive(scopeMutex);
 8004ca6:	6820      	ldr	r0, [r4, #0]
 8004ca8:	f007 fd72 	bl	800c790 <xQueueGiveMutexRecursive>
		xQueueReceive(scopeMessageQueue, &message, portMAX_DELAY);
 8004cac:	2300      	movs	r3, #0
 8004cae:	f04f 32ff 	mov.w	r2, #4294967295
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	6838      	ldr	r0, [r7, #0]
 8004cb6:	f007 fe21 	bl	800c8fc <xQueueGenericReceive>
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004cba:	f04f 31ff 	mov.w	r1, #4294967295
 8004cbe:	6820      	ldr	r0, [r4, #0]
 8004cc0:	f007 ffa4 	bl	800cc0c <xQueueTakeMutexRecursive>
		if(message == MSG_SCOPE_DATA_SENT && scope.state != SCOPE_IDLE){ //Data was sent. Actualisation of scope sxtate and/or rerun
 8004cc4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004cc8:	2b14      	cmp	r3, #20
 8004cca:	d1c5      	bne.n	8004c58 <ScopeTask+0x40>
 8004ccc:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d0e8      	beq.n	8004ca6 <ScopeTask+0x8e>
			scope.state = SCOPE_WAIT_FOR_RESTART;
 8004cd4:	2306      	movs	r3, #6
 8004cd6:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
 8004cda:	e7e4      	b.n	8004ca6 <ScopeTask+0x8e>
			if(scope.state == SCOPE_DONE || scope.state == SCOPE_IDLE){
 8004cdc:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004ce0:	2b05      	cmp	r3, #5
 8004ce2:	d0e0      	beq.n	8004ca6 <ScopeTask+0x8e>
 8004ce4:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d0dc      	beq.n	8004ca6 <ScopeTask+0x8e>
				samplingDisable();
 8004cec:	f009 fd10 	bl	800e710 <samplingDisable>
				scopeInit();
 8004cf0:	f7ff fe92 	bl	8004a18 <scopeInit>
				if(scope.state!=SCOPE_WAIT_FOR_RESTART && scope.state!=SCOPE_DATA_SENDING){
 8004cf4:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004cf8:	2b06      	cmp	r3, #6
 8004cfa:	d0d4      	beq.n	8004ca6 <ScopeTask+0x8e>
 8004cfc:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004d00:	2b04      	cmp	r3, #4
 8004d02:	d0d0      	beq.n	8004ca6 <ScopeTask+0x8e>
					scope.state=SCOPE_SAMPLING_WAITING;
 8004d04:	f885 9028 	strb.w	r9, [r5, #40]	; 0x28
					samplesTaken=0;
 8004d08:	f8cb 8000 	str.w	r8, [fp]
					samplingEnable();
 8004d0c:	f009 fcfe 	bl	800e70c <samplingEnable>
 8004d10:	e7c9      	b.n	8004ca6 <ScopeTask+0x8e>
		}else if (message == MSG_SCOPE_STOP){//Disable sampling
 8004d12:	2b13      	cmp	r3, #19
 8004d14:	d104      	bne.n	8004d20 <ScopeTask+0x108>
			samplingDisable();
 8004d16:	f009 fcfb 	bl	800e710 <samplingDisable>
			scope.state = SCOPE_IDLE;
 8004d1a:	f885 8028 	strb.w	r8, [r5, #40]	; 0x28
 8004d1e:	e7c2      	b.n	8004ca6 <ScopeTask+0x8e>
		}else if (message == MSG_SCOPE_RESTART && scope.state==SCOPE_WAIT_FOR_RESTART ){ //Rerun sampling
 8004d20:	2b11      	cmp	r3, #17
 8004d22:	d1c0      	bne.n	8004ca6 <ScopeTask+0x8e>
 8004d24:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004d28:	2b06      	cmp	r3, #6
 8004d2a:	d1bc      	bne.n	8004ca6 <ScopeTask+0x8e>
			samplingEnable();
 8004d2c:	f009 fcee 	bl	800e70c <samplingEnable>
			scope.state=SCOPE_SAMPLING_WAITING;
 8004d30:	f885 9028 	strb.w	r9, [r5, #40]	; 0x28
 8004d34:	e7b7      	b.n	8004ca6 <ScopeTask+0x8e>
 8004d36:	bf00      	nop
 8004d38:	20007048 	.word	0x20007048
 8004d3c:	2000085c 	.word	0x2000085c
 8004d40:	20000810 	.word	0x20000810
 8004d44:	20000804 	.word	0x20000804
 8004d48:	20004cb4 	.word	0x20004cb4

08004d4c <GetNumOfChannels>:
	return scope.numOfChannles;
 8004d4c:	4b01      	ldr	r3, [pc, #4]	; (8004d54 <GetNumOfChannels+0x8>)
 8004d4e:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
}
 8004d52:	4770      	bx	lr
 8004d54:	20000810 	.word	0x20000810

08004d58 <getDataPointer>:
	return scope.pChanMem[chan];
 8004d58:	4b02      	ldr	r3, [pc, #8]	; (8004d64 <getDataPointer+0xc>)
 8004d5a:	300a      	adds	r0, #10
 8004d5c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004d60:	6858      	ldr	r0, [r3, #4]
}
 8004d62:	4770      	bx	lr
 8004d64:	20000810 	.word	0x20000810

08004d68 <getOneChanMemSize>:
	return scope.oneChanMemSize;
 8004d68:	4b01      	ldr	r3, [pc, #4]	; (8004d70 <getOneChanMemSize+0x8>)
 8004d6a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	20000810 	.word	0x20000810

08004d74 <getTriggerIndex>:
	return triggerIndex;
 8004d74:	4b01      	ldr	r3, [pc, #4]	; (8004d7c <getTriggerIndex+0x8>)
}
 8004d76:	6818      	ldr	r0, [r3, #0]
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	20000864 	.word	0x20000864

08004d80 <getSamples>:
	return scope.settings.samplesToSend;
 8004d80:	4b01      	ldr	r3, [pc, #4]	; (8004d88 <getSamples+0x8>)
 8004d82:	6958      	ldr	r0, [r3, #20]
}
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	20000810 	.word	0x20000810

08004d8c <getADCRes>:
	return scope.settings.adcRes;
 8004d8c:	4b01      	ldr	r3, [pc, #4]	; (8004d94 <getADCRes+0x8>)
 8004d8e:	8c58      	ldrh	r0, [r3, #34]	; 0x22
}
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	20000810 	.word	0x20000810

08004d98 <getPretrigger>:
	return scope.settings.pretrigger;
 8004d98:	4b01      	ldr	r3, [pc, #4]	; (8004da0 <getPretrigger+0x8>)
 8004d9a:	8b98      	ldrh	r0, [r3, #28]
}
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	20000810 	.word	0x20000810

08004da4 <getScopeState>:
	return scope.state;
 8004da4:	4b01      	ldr	r3, [pc, #4]	; (8004dac <getScopeState+0x8>)
 8004da6:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
}
 8004daa:	4770      	bx	lr
 8004dac:	20000810 	.word	0x20000810

08004db0 <scopeSetTriggerMode>:
void scopeSetTriggerMode(scopeTriggerMode mode){
 8004db0:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004db2:	4c07      	ldr	r4, [pc, #28]	; (8004dd0 <scopeSetTriggerMode+0x20>)
void scopeSetTriggerMode(scopeTriggerMode mode){
 8004db4:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004db6:	f04f 31ff 	mov.w	r1, #4294967295
 8004dba:	6820      	ldr	r0, [r4, #0]
 8004dbc:	f007 ff26 	bl	800cc0c <xQueueTakeMutexRecursive>
	scope.settings.triggerMode = mode;
 8004dc0:	4b04      	ldr	r3, [pc, #16]	; (8004dd4 <scopeSetTriggerMode+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004dc2:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerMode = mode;
 8004dc4:	765d      	strb	r5, [r3, #25]
}
 8004dc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004dca:	f007 bce1 	b.w	800c790 <xQueueGiveMutexRecursive>
 8004dce:	bf00      	nop
 8004dd0:	2000085c 	.word	0x2000085c
 8004dd4:	20000810 	.word	0x20000810

08004dd8 <scopeSetTriggerEdge>:
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004dd8:	b530      	push	{r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004dda:	4c0d      	ldr	r4, [pc, #52]	; (8004e10 <scopeSetTriggerEdge+0x38>)
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004ddc:	b083      	sub	sp, #12
 8004dde:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004de0:	f04f 31ff 	mov.w	r1, #4294967295
 8004de4:	6820      	ldr	r0, [r4, #0]
 8004de6:	f007 ff11 	bl	800cc0c <xQueueTakeMutexRecursive>
	scope.settings.triggerEdge = edge;
 8004dea:	4b0a      	ldr	r3, [pc, #40]	; (8004e14 <scopeSetTriggerEdge+0x3c>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004dec:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerEdge = edge;
 8004dee:	761d      	strb	r5, [r3, #24]
	xSemaphoreGiveRecursive(scopeMutex);
 8004df0:	f007 fcce 	bl	800c790 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004df4:	a902      	add	r1, sp, #8
 8004df6:	2334      	movs	r3, #52	; 0x34
 8004df8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY); //cannot change this property on the on the fly (scope must re-init)
 8004dfc:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <scopeSetTriggerEdge+0x40>)
 8004dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8004e02:	6818      	ldr	r0, [r3, #0]
 8004e04:	2300      	movs	r3, #0
 8004e06:	f007 fad1 	bl	800c3ac <xQueueGenericSend>
}
 8004e0a:	b003      	add	sp, #12
 8004e0c:	bd30      	pop	{r4, r5, pc}
 8004e0e:	bf00      	nop
 8004e10:	2000085c 	.word	0x2000085c
 8004e14:	20000810 	.word	0x20000810
 8004e18:	20007048 	.word	0x20007048
 8004e1c:	00000000 	.word	0x00000000

08004e20 <scopeSetDataDepth>:
uint8_t scopeSetDataDepth(uint16_t res){
 8004e20:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e22:	4e2f      	ldr	r6, [pc, #188]	; (8004ee0 <scopeSetDataDepth+0xc0>)
	scope.settings.adcRes = res;
 8004e24:	4c2f      	ldr	r4, [pc, #188]	; (8004ee4 <scopeSetDataDepth+0xc4>)
uint8_t scopeSetDataDepth(uint16_t res){
 8004e26:	4605      	mov	r5, r0
 8004e28:	b082      	sub	sp, #8
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e2a:	f04f 31ff 	mov.w	r1, #4294967295
 8004e2e:	6830      	ldr	r0, [r6, #0]
 8004e30:	f007 feec 	bl	800cc0c <xQueueTakeMutexRecursive>
	scope.settings.adcRes = res;
 8004e34:	8465      	strh	r5, [r4, #34]	; 0x22
	uint32_t data_len=scope.settings.samplesToSend;
 8004e36:	6963      	ldr	r3, [r4, #20]
	if(scope.settings.adcRes>8){
 8004e38:	8c62      	ldrh	r2, [r4, #34]	; 0x22
 8004e3a:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 8004e3c:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
		data_len=data_len*2;
 8004e40:	bf88      	it	hi
 8004e42:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 8004e44:	fb03 f302 	mul.w	r3, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8004e48:	f247 5230 	movw	r2, #30000	; 0x7530
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d823      	bhi.n	8004e98 <scopeSetDataDepth+0x78>
		scope.settings.adcLevels=pow(2,scope.settings.adcRes);
 8004e50:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8004e52:	f7fb fb0f 	bl	8000474 <__aeabi_ui2d>
 8004e56:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8004ed8 <scopeSetDataDepth+0xb8>
 8004e5a:	ec41 0b11 	vmov	d1, r0, r1
 8004e5e:	f00e fe2f 	bl	8013ac0 <pow>
 8004e62:	ec51 0b10 	vmov	r0, r1, d0
 8004e66:	f7fb fe57 	bl	8000b18 <__aeabi_d2uiz>
 8004e6a:	b280      	uxth	r0, r0
 8004e6c:	84a0      	strh	r0, [r4, #36]	; 0x24
		if(scope.settings.adcRes>8){
 8004e6e:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 8004e70:	2b08      	cmp	r3, #8
			scope.oneChanSamples=scope.oneChanMemSize/2;
 8004e72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e74:	bf88      	it	hi
 8004e76:	085b      	lsrhi	r3, r3, #1
			scope.oneChanSamples=scope.oneChanMemSize;
 8004e78:	6463      	str	r3, [r4, #68]	; 0x44
		adcSetResolution(res);
 8004e7a:	b2e8      	uxtb	r0, r5
 8004e7c:	f009 fc94 	bl	800e7a8 <adcSetResolution>
		scopeInitADCMode(scope.settings.AdvMode);
 8004e80:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004e84:	b2db      	uxtb	r3, r3
	switch (mode){
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d01c      	beq.n	8004ec4 <scopeSetDataDepth+0xa4>
 8004e8a:	d31f      	bcc.n	8004ecc <scopeSetDataDepth+0xac>
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d117      	bne.n	8004ec0 <scopeSetDataDepth+0xa0>
		ADCInitMultiMode();
 8004e90:	f009 fe30 	bl	800eaf4 <ADCInitMultiMode>
		result=0;
 8004e94:	2400      	movs	r4, #0
 8004e96:	e002      	b.n	8004e9e <scopeSetDataDepth+0x7e>
 8004e98:	b2ed      	uxtb	r5, r5
		scope.settings.adcRes = resTmp;
 8004e9a:	8465      	strh	r5, [r4, #34]	; 0x22
	uint8_t result=BUFFER_SIZE_ERR;
 8004e9c:	243a      	movs	r4, #58	; 0x3a
	xSemaphoreGiveRecursive(scopeMutex);
 8004e9e:	6830      	ldr	r0, [r6, #0]
 8004ea0:	f007 fc76 	bl	800c790 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004ea4:	a902      	add	r1, sp, #8
 8004ea6:	2334      	movs	r3, #52	; 0x34
 8004ea8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004eac:	4b0e      	ldr	r3, [pc, #56]	; (8004ee8 <scopeSetDataDepth+0xc8>)
 8004eae:	f04f 32ff 	mov.w	r2, #4294967295
 8004eb2:	6818      	ldr	r0, [r3, #0]
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	f007 fa79 	bl	800c3ac <xQueueGenericSend>
}
 8004eba:	4620      	mov	r0, r4
 8004ebc:	b002      	add	sp, #8
 8004ebe:	bd70      	pop	{r4, r5, r6, pc}
		result=0;
 8004ec0:	2400      	movs	r4, #0
 8004ec2:	e7ec      	b.n	8004e9e <scopeSetDataDepth+0x7e>
		ADCInitInterleavedMode();
 8004ec4:	f009 fdf6 	bl	800eab4 <ADCInitInterleavedMode>
		result=0;
 8004ec8:	2400      	movs	r4, #0
 8004eca:	e7e8      	b.n	8004e9e <scopeSetDataDepth+0x7e>
		ADCInitNormalMode();
 8004ecc:	f009 fcde 	bl	800e88c <ADCInitNormalMode>
		result=0;
 8004ed0:	2400      	movs	r4, #0
 8004ed2:	e7e4      	b.n	8004e9e <scopeSetDataDepth+0x7e>
 8004ed4:	f3af 8000 	nop.w
 8004ed8:	00000000 	.word	0x00000000
 8004edc:	40000000 	.word	0x40000000
 8004ee0:	2000085c 	.word	0x2000085c
 8004ee4:	20000810 	.word	0x20000810
 8004ee8:	20007048 	.word	0x20007048

08004eec <scopeSetSamplingFreq>:
uint8_t scopeSetSamplingFreq(uint32_t freq){
 8004eec:	b5f0      	push	{r4, r5, r6, r7, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004eee:	4d1d      	ldr	r5, [pc, #116]	; (8004f64 <scopeSetSamplingFreq+0x78>)
	if (freq <= getMaxScopeSamplingFreq(scope.settings.adcRes)){
 8004ef0:	4c1d      	ldr	r4, [pc, #116]	; (8004f68 <scopeSetSamplingFreq+0x7c>)
uint8_t scopeSetSamplingFreq(uint32_t freq){
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	4606      	mov	r6, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ef6:	f04f 31ff 	mov.w	r1, #4294967295
 8004efa:	6828      	ldr	r0, [r5, #0]
 8004efc:	f007 fe86 	bl	800cc0c <xQueueTakeMutexRecursive>
	if (freq <= getMaxScopeSamplingFreq(scope.settings.adcRes)){
 8004f00:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8004f02:	b2c0      	uxtb	r0, r0
 8004f04:	f00c fc34 	bl	8011770 <getMaxScopeSamplingFreq>
 8004f08:	42b0      	cmp	r0, r6
 8004f0a:	d21e      	bcs.n	8004f4a <scopeSetSamplingFreq+0x5e>
		if(scope.numOfChannles==1){
 8004f0c:	f894 6029 	ldrb.w	r6, [r4, #41]	; 0x29
			scope.settings.samplingFrequency=getMaxScopeSamplingFreqInterleaved(scope.settings.adcRes);
 8004f10:	8c60      	ldrh	r0, [r4, #34]	; 0x22
		if(scope.numOfChannles==1){
 8004f12:	b2f6      	uxtb	r6, r6
 8004f14:	2e01      	cmp	r6, #1
 8004f16:	d01e      	beq.n	8004f56 <scopeSetSamplingFreq+0x6a>
			scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8004f18:	b2c0      	uxtb	r0, r0
 8004f1a:	f00c fc29 	bl	8011770 <getMaxScopeSamplingFreq>
			scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004f1e:	2300      	movs	r3, #0
			scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8004f20:	60a0      	str	r0, [r4, #8]
	uint8_t result=SCOPE_INVALID_SAMPLING_FREQ;
 8004f22:	2739      	movs	r7, #57	; 0x39
			scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004f24:	f884 3020 	strb.w	r3, [r4, #32]
	xSemaphoreGiveRecursive(scopeMutex);
 8004f28:	6828      	ldr	r0, [r5, #0]
 8004f2a:	f007 fc31 	bl	800c790 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004f2e:	a902      	add	r1, sp, #8
 8004f30:	2334      	movs	r3, #52	; 0x34
 8004f32:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004f36:	4b0d      	ldr	r3, [pc, #52]	; (8004f6c <scopeSetSamplingFreq+0x80>)
 8004f38:	f04f 32ff 	mov.w	r2, #4294967295
 8004f3c:	6818      	ldr	r0, [r3, #0]
 8004f3e:	2300      	movs	r3, #0
 8004f40:	f007 fa34 	bl	800c3ac <xQueueGenericSend>
}
 8004f44:	4638      	mov	r0, r7
 8004f46:	b003      	add	sp, #12
 8004f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004f4a:	2300      	movs	r3, #0
		scope.settings.samplingFrequency = freq;
 8004f4c:	60a6      	str	r6, [r4, #8]
		result=0;
 8004f4e:	461f      	mov	r7, r3
		scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004f50:	f884 3020 	strb.w	r3, [r4, #32]
 8004f54:	e7e8      	b.n	8004f28 <scopeSetSamplingFreq+0x3c>
			scope.settings.samplingFrequency=getMaxScopeSamplingFreqInterleaved(scope.settings.adcRes);
 8004f56:	f00c fc1f 	bl	8011798 <getMaxScopeSamplingFreqInterleaved>
	uint8_t result=SCOPE_INVALID_SAMPLING_FREQ;
 8004f5a:	2739      	movs	r7, #57	; 0x39
			scope.settings.samplingFrequency=getMaxScopeSamplingFreqInterleaved(scope.settings.adcRes);
 8004f5c:	60a0      	str	r0, [r4, #8]
			scope.settings.AdvMode = SCOPE_INTERLEAVE_MODE;
 8004f5e:	f884 6020 	strb.w	r6, [r4, #32]
 8004f62:	e7e1      	b.n	8004f28 <scopeSetSamplingFreq+0x3c>
 8004f64:	2000085c 	.word	0x2000085c
 8004f68:	20000810 	.word	0x20000810
 8004f6c:	20007048 	.word	0x20007048

08004f70 <scopeSetTrigLevel>:
void scopeSetTrigLevel(uint16_t level){
 8004f70:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f72:	4c07      	ldr	r4, [pc, #28]	; (8004f90 <scopeSetTrigLevel+0x20>)
void scopeSetTrigLevel(uint16_t level){
 8004f74:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f76:	f04f 31ff 	mov.w	r1, #4294967295
 8004f7a:	6820      	ldr	r0, [r4, #0]
 8004f7c:	f007 fe46 	bl	800cc0c <xQueueTakeMutexRecursive>
	scope.settings.triggerLevel = level;
 8004f80:	4b04      	ldr	r3, [pc, #16]	; (8004f94 <scopeSetTrigLevel+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004f82:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerLevel = level;
 8004f84:	835d      	strh	r5, [r3, #26]
}
 8004f86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004f8a:	f007 bc01 	b.w	800c790 <xQueueGiveMutexRecursive>
 8004f8e:	bf00      	nop
 8004f90:	2000085c 	.word	0x2000085c
 8004f94:	20000810 	.word	0x20000810

08004f98 <scopeSetPretrigger>:
void scopeSetPretrigger(uint16_t pretrig){
 8004f98:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f9a:	4c07      	ldr	r4, [pc, #28]	; (8004fb8 <scopeSetPretrigger+0x20>)
void scopeSetPretrigger(uint16_t pretrig){
 8004f9c:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f9e:	f04f 31ff 	mov.w	r1, #4294967295
 8004fa2:	6820      	ldr	r0, [r4, #0]
 8004fa4:	f007 fe32 	bl	800cc0c <xQueueTakeMutexRecursive>
	scope.settings.pretrigger = pretrig;
 8004fa8:	4b04      	ldr	r3, [pc, #16]	; (8004fbc <scopeSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004faa:	6820      	ldr	r0, [r4, #0]
	scope.settings.pretrigger = pretrig;
 8004fac:	839d      	strh	r5, [r3, #28]
}
 8004fae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004fb2:	f007 bbed 	b.w	800c790 <xQueueGiveMutexRecursive>
 8004fb6:	bf00      	nop
 8004fb8:	2000085c 	.word	0x2000085c
 8004fbc:	20000810 	.word	0x20000810

08004fc0 <scopeSetNumOfSamples>:
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004fc0:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004fc2:	4d10      	ldr	r5, [pc, #64]	; (8005004 <scopeSetNumOfSamples+0x44>)
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004fc4:	4c10      	ldr	r4, [pc, #64]	; (8005008 <scopeSetNumOfSamples+0x48>)
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	4606      	mov	r6, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004fca:	f04f 31ff 	mov.w	r1, #4294967295
 8004fce:	6828      	ldr	r0, [r5, #0]
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004fd0:	6963      	ldr	r3, [r4, #20]
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004fd2:	f007 fe1b 	bl	800cc0c <xQueueTakeMutexRecursive>
	if(smp<scope.oneChanSamples){
 8004fd6:	6c63      	ldr	r3, [r4, #68]	; 0x44
	xSemaphoreGiveRecursive(scopeMutex);
 8004fd8:	6828      	ldr	r0, [r5, #0]
	if(smp<scope.oneChanSamples){
 8004fda:	42b3      	cmp	r3, r6
		scope.settings.samplesToSend = smp;
 8004fdc:	bf8a      	itet	hi
 8004fde:	6166      	strhi	r6, [r4, #20]
	uint8_t result=BUFFER_SIZE_ERR;
 8004fe0:	243a      	movls	r4, #58	; 0x3a
		result=0;
 8004fe2:	2400      	movhi	r4, #0
	xSemaphoreGiveRecursive(scopeMutex);
 8004fe4:	f007 fbd4 	bl	800c790 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004fe8:	a902      	add	r1, sp, #8
 8004fea:	2334      	movs	r3, #52	; 0x34
 8004fec:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004ff0:	4b06      	ldr	r3, [pc, #24]	; (800500c <scopeSetNumOfSamples+0x4c>)
 8004ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ff6:	6818      	ldr	r0, [r3, #0]
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	f007 f9d7 	bl	800c3ac <xQueueGenericSend>
}
 8004ffe:	4620      	mov	r0, r4
 8005000:	b002      	add	sp, #8
 8005002:	bd70      	pop	{r4, r5, r6, pc}
 8005004:	2000085c 	.word	0x2000085c
 8005008:	20000810 	.word	0x20000810
 800500c:	20007048 	.word	0x20007048

08005010 <scopeSetNumOfChannels>:
uint8_t scopeSetNumOfChannels(uint8_t chan){
 8005010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t chanTmp=scope.numOfChannles;
 8005014:	4c49      	ldr	r4, [pc, #292]	; (800513c <scopeSetNumOfChannels+0x12c>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005016:	4e4a      	ldr	r6, [pc, #296]	; (8005140 <scopeSetNumOfChannels+0x130>)
	uint8_t chanTmp=scope.numOfChannles;
 8005018:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
uint8_t scopeSetNumOfChannels(uint8_t chan){
 800501c:	4605      	mov	r5, r0
 800501e:	b082      	sub	sp, #8
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005020:	f04f 31ff 	mov.w	r1, #4294967295
 8005024:	6830      	ldr	r0, [r6, #0]
	uint8_t chanTmp=scope.numOfChannles;
 8005026:	b2df      	uxtb	r7, r3
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005028:	f007 fdf0 	bl	800cc0c <xQueueTakeMutexRecursive>
	if(chan>1 && scope.settings.AdvMode!=SCOPE_NORMAL_MODE){
 800502c:	2d01      	cmp	r5, #1
 800502e:	d974      	bls.n	800511a <scopeSetNumOfChannels+0x10a>
 8005030:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d163      	bne.n	8005100 <scopeSetNumOfChannels+0xf0>
	if(chan<=MAX_ADC_CHANNELS){
 8005038:	2d04      	cmp	r5, #4
 800503a:	d85c      	bhi.n	80050f6 <scopeSetNumOfChannels+0xe6>
		scope.numOfChannles=chan;
 800503c:	f884 5029 	strb.w	r5, [r4, #41]	; 0x29
	uint32_t data_len=scope.settings.samplesToSend;
 8005040:	6963      	ldr	r3, [r4, #20]
	if(scope.settings.adcRes>8){
 8005042:	8c62      	ldrh	r2, [r4, #34]	; 0x22
 8005044:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 8005046:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
		data_len=data_len*2;
 800504a:	bf88      	it	hi
 800504c:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 800504e:	fb03 f202 	mul.w	r2, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8005052:	f247 5330 	movw	r3, #30000	; 0x7530
 8005056:	429a      	cmp	r2, r3
 8005058:	d838      	bhi.n	80050cc <scopeSetNumOfChannels+0xbc>
			scope.oneChanMemSize=MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN-(MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN)%2;
 800505a:	fb93 f3f5 	sdiv	r3, r3, r5
 800505e:	3364      	adds	r3, #100	; 0x64
 8005060:	f023 0301 	bic.w	r3, r3, #1
 8005064:	6423      	str	r3, [r4, #64]	; 0x40
			if(scope.settings.adcRes>8){
 8005066:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 8005068:	2b08      	cmp	r3, #8
				scope.oneChanSamples=scope.oneChanMemSize/2;
 800506a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800506c:	bf88      	it	hi
 800506e:	085b      	lsrhi	r3, r3, #1
 8005070:	6463      	str	r3, [r4, #68]	; 0x44
			for(uint8_t i=0;i<chan;i++){
 8005072:	2d00      	cmp	r5, #0
 8005074:	d04f      	beq.n	8005116 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8005076:	4a33      	ldr	r2, [pc, #204]	; (8005144 <scopeSetNumOfChannels+0x134>)
 8005078:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800507a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800507c:	f002 0301 	and.w	r3, r2, #1
 8005080:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8005082:	2d01      	cmp	r5, #1
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8005084:	62e3      	str	r3, [r4, #44]	; 0x2c
			for(uint8_t i=0;i<chan;i++){
 8005086:	d946      	bls.n	8005116 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8005088:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800508a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800508c:	4413      	add	r3, r2
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	440b      	add	r3, r1
 8005094:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8005096:	2d02      	cmp	r5, #2
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8005098:	6323      	str	r3, [r4, #48]	; 0x30
			for(uint8_t i=0;i<chan;i++){
 800509a:	d03c      	beq.n	8005116 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 800509c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800509e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80050a0:	f002 0301 	and.w	r3, r2, #1
 80050a4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 80050a8:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 80050aa:	2d03      	cmp	r5, #3
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 80050ac:	6363      	str	r3, [r4, #52]	; 0x34
			for(uint8_t i=0;i<chan;i++){
 80050ae:	d032      	beq.n	8005116 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 80050b0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80050b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80050b4:	4413      	add	r3, r2
 80050b6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	440b      	add	r3, r1
 80050c0:	441a      	add	r2, r3
			for(uint8_t i=0;i<chan;i++){
 80050c2:	2d04      	cmp	r5, #4
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 80050c4:	63a2      	str	r2, [r4, #56]	; 0x38
			for(uint8_t i=0;i<chan;i++){
 80050c6:	d026      	beq.n	8005116 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 80050c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80050ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
			scope.numOfChannles = chanTmp;
 80050cc:	f884 7029 	strb.w	r7, [r4, #41]	; 0x29
	uint8_t result=BUFFER_SIZE_ERR;
 80050d0:	243a      	movs	r4, #58	; 0x3a
		xSemaphoreGiveRecursive(scopeMutex);
 80050d2:	6830      	ldr	r0, [r6, #0]
 80050d4:	f007 fb5c 	bl	800c790 <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 80050d8:	a902      	add	r1, sp, #8
 80050da:	2334      	movs	r3, #52	; 0x34
 80050dc:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 80050e0:	4b19      	ldr	r3, [pc, #100]	; (8005148 <scopeSetNumOfChannels+0x138>)
 80050e2:	f04f 32ff 	mov.w	r2, #4294967295
 80050e6:	6818      	ldr	r0, [r3, #0]
 80050e8:	2300      	movs	r3, #0
 80050ea:	f007 f95f 	bl	800c3ac <xQueueGenericSend>
}
 80050ee:	4620      	mov	r0, r4
 80050f0:	b002      	add	sp, #8
 80050f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t result=BUFFER_SIZE_ERR;
 80050f6:	243a      	movs	r4, #58	; 0x3a
}
 80050f8:	4620      	mov	r0, r4
 80050fa:	b002      	add	sp, #8
 80050fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		scope.settings.AdvMode=SCOPE_NORMAL_MODE;
 8005100:	2300      	movs	r3, #0
 8005102:	f884 3020 	strb.w	r3, [r4, #32]
		scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8005106:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8005108:	b2c0      	uxtb	r0, r0
 800510a:	f00c fb31 	bl	8011770 <getMaxScopeSamplingFreq>
	if(chan<=MAX_ADC_CHANNELS){
 800510e:	2d04      	cmp	r5, #4
		scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8005110:	60a0      	str	r0, [r4, #8]
	if(chan<=MAX_ADC_CHANNELS){
 8005112:	d993      	bls.n	800503c <scopeSetNumOfChannels+0x2c>
 8005114:	e7ef      	b.n	80050f6 <scopeSetNumOfChannels+0xe6>
			result=0;
 8005116:	2400      	movs	r4, #0
 8005118:	e7db      	b.n	80050d2 <scopeSetNumOfChannels+0xc2>
	if(chan==1 && scope.settings.samplingFrequency==getMaxScopeSamplingFreq(scope.settings.adcRes)){
 800511a:	d18f      	bne.n	800503c <scopeSetNumOfChannels+0x2c>
 800511c:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8005120:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8005122:	b2c0      	uxtb	r0, r0
 8005124:	f00c fb24 	bl	8011770 <getMaxScopeSamplingFreq>
 8005128:	4580      	cmp	r8, r0
 800512a:	d187      	bne.n	800503c <scopeSetNumOfChannels+0x2c>
		scope.settings.AdvMode=SCOPE_INTERLEAVE_MODE;
 800512c:	f884 5020 	strb.w	r5, [r4, #32]
		scope.settings.samplingFrequency=getMaxScopeSamplingFreqInterleaved(scope.settings.adcRes);
 8005130:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8005132:	f00c fb31 	bl	8011798 <getMaxScopeSamplingFreqInterleaved>
 8005136:	60a0      	str	r0, [r4, #8]
 8005138:	e780      	b.n	800503c <scopeSetNumOfChannels+0x2c>
 800513a:	bf00      	nop
 800513c:	20000810 	.word	0x20000810
 8005140:	2000085c 	.word	0x2000085c
 8005144:	2000704c 	.word	0x2000704c
 8005148:	20007048 	.word	0x20007048

0800514c <scopeSetTrigChannel>:
	if(chan<=MAX_ADC_CHANNELS){
 800514c:	2804      	cmp	r0, #4
 800514e:	d81c      	bhi.n	800518a <scopeSetTrigChannel+0x3e>
uint8_t scopeSetTrigChannel(uint8_t chan){
 8005150:	b530      	push	{r4, r5, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005152:	4d0f      	ldr	r5, [pc, #60]	; (8005190 <scopeSetTrigChannel+0x44>)
uint8_t scopeSetTrigChannel(uint8_t chan){
 8005154:	b083      	sub	sp, #12
 8005156:	4604      	mov	r4, r0
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005158:	f04f 31ff 	mov.w	r1, #4294967295
 800515c:	6828      	ldr	r0, [r5, #0]
 800515e:	f007 fd55 	bl	800cc0c <xQueueTakeMutexRecursive>
		scope.triggerChannel=chan;
 8005162:	4b0c      	ldr	r3, [pc, #48]	; (8005194 <scopeSetTrigChannel+0x48>)
		xSemaphoreGiveRecursive(scopeMutex);
 8005164:	6828      	ldr	r0, [r5, #0]
		scope.triggerChannel=chan;
 8005166:	f883 4048 	strb.w	r4, [r3, #72]	; 0x48
		xSemaphoreGiveRecursive(scopeMutex);
 800516a:	f007 fb11 	bl	800c790 <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 800516e:	a902      	add	r1, sp, #8
 8005170:	2334      	movs	r3, #52	; 0x34
 8005172:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005176:	4b08      	ldr	r3, [pc, #32]	; (8005198 <scopeSetTrigChannel+0x4c>)
 8005178:	f04f 32ff 	mov.w	r2, #4294967295
 800517c:	6818      	ldr	r0, [r3, #0]
 800517e:	2300      	movs	r3, #0
 8005180:	f007 f914 	bl	800c3ac <xQueueGenericSend>
		result=0;
 8005184:	2000      	movs	r0, #0
}
 8005186:	b003      	add	sp, #12
 8005188:	bd30      	pop	{r4, r5, pc}
	uint8_t result=SCOPE_INVALID_TRIGGER_CHANNEL;
 800518a:	2038      	movs	r0, #56	; 0x38
}
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	2000085c 	.word	0x2000085c
 8005194:	20000810 	.word	0x20000810
 8005198:	20007048 	.word	0x20007048

0800519c <scopeGetRealSmplFreq>:
	return scope.settings.samplingFrequency;
 800519c:	4b01      	ldr	r3, [pc, #4]	; (80051a4 <scopeGetRealSmplFreq+0x8>)
 800519e:	6898      	ldr	r0, [r3, #8]
}
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	20000810 	.word	0x20000810

080051a8 <scopeSetADCInputChannel>:
	if(adc < MAX_ADC_CHANNELS && chann < NUM_OF_ANALOG_INPUTS[adc]){
 80051a8:	2803      	cmp	r0, #3
 80051aa:	d830      	bhi.n	800520e <scopeSetADCInputChannel+0x66>
 80051ac:	4b1c      	ldr	r3, [pc, #112]	; (8005220 <scopeSetADCInputChannel+0x78>)
 80051ae:	5c1b      	ldrb	r3, [r3, r0]
 80051b0:	428b      	cmp	r3, r1
 80051b2:	d92c      	bls.n	800520e <scopeSetADCInputChannel+0x66>
uint8_t scopeSetADCInputChannel(uint8_t adc, uint8_t chann){
 80051b4:	b5f0      	push	{r4, r5, r6, r7, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80051b6:	4e1b      	ldr	r6, [pc, #108]	; (8005224 <scopeSetADCInputChannel+0x7c>)
		scope.adcChannel[adc] = chann;
 80051b8:	4f1b      	ldr	r7, [pc, #108]	; (8005228 <scopeSetADCInputChannel+0x80>)
 80051ba:	460d      	mov	r5, r1
 80051bc:	4604      	mov	r4, r0
uint8_t scopeSetADCInputChannel(uint8_t adc, uint8_t chann){
 80051be:	b083      	sub	sp, #12
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80051c0:	f04f 31ff 	mov.w	r1, #4294967295
 80051c4:	6830      	ldr	r0, [r6, #0]
 80051c6:	f007 fd21 	bl	800cc0c <xQueueTakeMutexRecursive>
		scope.adcChannel[adc] = chann;
 80051ca:	193b      	adds	r3, r7, r4
		adcSetInputChannel(adc, chann);
 80051cc:	4620      	mov	r0, r4
 80051ce:	4629      	mov	r1, r5
		scope.adcChannel[adc] = chann;
 80051d0:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
		adcSetInputChannel(adc, chann);
 80051d4:	f009 fa9e 	bl	800e714 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 80051d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80051dc:	b2db      	uxtb	r3, r3
	switch (mode){
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d01a      	beq.n	8005218 <scopeSetADCInputChannel+0x70>
 80051e2:	d316      	bcc.n	8005212 <scopeSetADCInputChannel+0x6a>
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d101      	bne.n	80051ec <scopeSetADCInputChannel+0x44>
		ADCInitMultiMode();
 80051e8:	f009 fc84 	bl	800eaf4 <ADCInitMultiMode>
		xSemaphoreGiveRecursive(scopeMutex);
 80051ec:	6830      	ldr	r0, [r6, #0]
 80051ee:	f007 facf 	bl	800c790 <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 80051f2:	a902      	add	r1, sp, #8
 80051f4:	2334      	movs	r3, #52	; 0x34
 80051f6:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 80051fa:	4b0c      	ldr	r3, [pc, #48]	; (800522c <scopeSetADCInputChannel+0x84>)
 80051fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	2300      	movs	r3, #0
 8005204:	f007 f8d2 	bl	800c3ac <xQueueGenericSend>
		result = 0;
 8005208:	2000      	movs	r0, #0
}
 800520a:	b003      	add	sp, #12
 800520c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
 800520e:	203d      	movs	r0, #61	; 0x3d
}
 8005210:	4770      	bx	lr
		ADCInitNormalMode();
 8005212:	f009 fb3b 	bl	800e88c <ADCInitNormalMode>
 8005216:	e7e9      	b.n	80051ec <scopeSetADCInputChannel+0x44>
		ADCInitInterleavedMode();
 8005218:	f009 fc4c 	bl	800eab4 <ADCInitInterleavedMode>
 800521c:	e7e6      	b.n	80051ec <scopeSetADCInputChannel+0x44>
 800521e:	bf00      	nop
 8005220:	08014fc4 	.word	0x08014fc4
 8005224:	2000085c 	.word	0x2000085c
 8005228:	20000810 	.word	0x20000810
 800522c:	20007048 	.word	0x20007048

08005230 <scopeSetADCInputChannelDefault>:
uint8_t scopeSetADCInputChannelDefault(){
 8005230:	b5f0      	push	{r4, r5, r6, r7, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005232:	4f1b      	ldr	r7, [pc, #108]	; (80052a0 <scopeSetADCInputChannelDefault+0x70>)
 8005234:	4e1b      	ldr	r6, [pc, #108]	; (80052a4 <scopeSetADCInputChannelDefault+0x74>)
 8005236:	6838      	ldr	r0, [r7, #0]
 8005238:	4d1b      	ldr	r5, [pc, #108]	; (80052a8 <scopeSetADCInputChannelDefault+0x78>)
uint8_t scopeSetADCInputChannelDefault(){
 800523a:	b083      	sub	sp, #12
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 800523c:	f04f 31ff 	mov.w	r1, #4294967295
 8005240:	f007 fce4 	bl	800cc0c <xQueueTakeMutexRecursive>
 8005244:	2400      	movs	r4, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8005246:	f816 2b01 	ldrb.w	r2, [r6], #1
 800524a:	192b      	adds	r3, r5, r4
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 800524c:	4611      	mov	r1, r2
 800524e:	b2e0      	uxtb	r0, r4
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8005250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8005254:	f009 fa5e 	bl	800e714 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 8005258:	f895 3020 	ldrb.w	r3, [r5, #32]
 800525c:	b2db      	uxtb	r3, r3
	switch (mode){
 800525e:	2b01      	cmp	r3, #1
 8005260:	d01b      	beq.n	800529a <scopeSetADCInputChannelDefault+0x6a>
 8005262:	d317      	bcc.n	8005294 <scopeSetADCInputChannelDefault+0x64>
 8005264:	2b02      	cmp	r3, #2
 8005266:	d101      	bne.n	800526c <scopeSetADCInputChannelDefault+0x3c>
		ADCInitMultiMode();
 8005268:	f009 fc44 	bl	800eaf4 <ADCInitMultiMode>
 800526c:	3401      	adds	r4, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
 800526e:	2c04      	cmp	r4, #4
 8005270:	d1e9      	bne.n	8005246 <scopeSetADCInputChannelDefault+0x16>
	xSemaphoreGiveRecursive(scopeMutex);
 8005272:	6838      	ldr	r0, [r7, #0]
 8005274:	f007 fa8c 	bl	800c790 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8005278:	a902      	add	r1, sp, #8
 800527a:	2334      	movs	r3, #52	; 0x34
 800527c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005280:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <scopeSetADCInputChannelDefault+0x7c>)
 8005282:	f04f 32ff 	mov.w	r2, #4294967295
 8005286:	6818      	ldr	r0, [r3, #0]
 8005288:	2300      	movs	r3, #0
 800528a:	f007 f88f 	bl	800c3ac <xQueueGenericSend>
}
 800528e:	2000      	movs	r0, #0
 8005290:	b003      	add	sp, #12
 8005292:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ADCInitNormalMode();
 8005294:	f009 fafa 	bl	800e88c <ADCInitNormalMode>
 8005298:	e7e8      	b.n	800526c <scopeSetADCInputChannelDefault+0x3c>
		ADCInitInterleavedMode();
 800529a:	f009 fc0b 	bl	800eab4 <ADCInitInterleavedMode>
 800529e:	e7e5      	b.n	800526c <scopeSetADCInputChannelDefault+0x3c>
 80052a0:	2000085c 	.word	0x2000085c
 80052a4:	08014fbc 	.word	0x08014fbc
 80052a8:	20000810 	.word	0x20000810
 80052ac:	20007048 	.word	0x20007048

080052b0 <scopeSetADCInputChannelVref>:
uint8_t scopeSetADCInputChannelVref(){
 80052b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80052b2:	4f1b      	ldr	r7, [pc, #108]	; (8005320 <scopeSetADCInputChannelVref+0x70>)
 80052b4:	4e1b      	ldr	r6, [pc, #108]	; (8005324 <scopeSetADCInputChannelVref+0x74>)
 80052b6:	6838      	ldr	r0, [r7, #0]
 80052b8:	4d1b      	ldr	r5, [pc, #108]	; (8005328 <scopeSetADCInputChannelVref+0x78>)
uint8_t scopeSetADCInputChannelVref(){
 80052ba:	b083      	sub	sp, #12
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80052bc:	f04f 31ff 	mov.w	r1, #4294967295
 80052c0:	f007 fca4 	bl	800cc0c <xQueueTakeMutexRecursive>
 80052c4:	2400      	movs	r4, #0
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 80052c6:	f816 2b01 	ldrb.w	r2, [r6], #1
 80052ca:	192b      	adds	r3, r5, r4
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 80052cc:	4611      	mov	r1, r2
 80052ce:	b2e0      	uxtb	r0, r4
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 80052d4:	f009 fa1e 	bl	800e714 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 80052d8:	f895 3020 	ldrb.w	r3, [r5, #32]
 80052dc:	b2db      	uxtb	r3, r3
	switch (mode){
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d01b      	beq.n	800531a <scopeSetADCInputChannelVref+0x6a>
 80052e2:	d317      	bcc.n	8005314 <scopeSetADCInputChannelVref+0x64>
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d101      	bne.n	80052ec <scopeSetADCInputChannelVref+0x3c>
		ADCInitMultiMode();
 80052e8:	f009 fc04 	bl	800eaf4 <ADCInitMultiMode>
 80052ec:	3401      	adds	r4, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
 80052ee:	2c04      	cmp	r4, #4
 80052f0:	d1e9      	bne.n	80052c6 <scopeSetADCInputChannelVref+0x16>
	xSemaphoreGiveRecursive(scopeMutex);
 80052f2:	6838      	ldr	r0, [r7, #0]
 80052f4:	f007 fa4c 	bl	800c790 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 80052f8:	a902      	add	r1, sp, #8
 80052fa:	2334      	movs	r3, #52	; 0x34
 80052fc:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005300:	4b0a      	ldr	r3, [pc, #40]	; (800532c <scopeSetADCInputChannelVref+0x7c>)
 8005302:	f04f 32ff 	mov.w	r2, #4294967295
 8005306:	6818      	ldr	r0, [r3, #0]
 8005308:	2300      	movs	r3, #0
 800530a:	f007 f84f 	bl	800c3ac <xQueueGenericSend>
}
 800530e:	2000      	movs	r0, #0
 8005310:	b003      	add	sp, #12
 8005312:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ADCInitNormalMode();
 8005314:	f009 faba 	bl	800e88c <ADCInitNormalMode>
 8005318:	e7e8      	b.n	80052ec <scopeSetADCInputChannelVref+0x3c>
		ADCInitInterleavedMode();
 800531a:	f009 fbcb 	bl	800eab4 <ADCInitInterleavedMode>
 800531e:	e7e5      	b.n	80052ec <scopeSetADCInputChannelVref+0x3c>
 8005320:	2000085c 	.word	0x2000085c
 8005324:	08014fc0 	.word	0x08014fc0
 8005328:	20000810 	.word	0x20000810
 800532c:	20007048 	.word	0x20007048

08005330 <scopeGetRanges>:
	}else{
		*len=sizeof(RANGES);
		return RANGES;
	}
#else
	*len=sizeof(RANGES);
 8005330:	2310      	movs	r3, #16
 8005332:	7003      	strb	r3, [r0, #0]
	return RANGES;	
#endif


}
 8005334:	4800      	ldr	r0, [pc, #0]	; (8005338 <scopeGetRanges+0x8>)
 8005336:	4770      	bx	lr
 8005338:	08014fc8 	.word	0x08014fc8

0800533c <scopeRestart>:
/**
 * @brief  Restart scope sampling
 * @param  None
 * @retval None
 */
void scopeRestart(void){
 800533c:	b500      	push	{lr}
 800533e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_RESTART;
 8005340:	a902      	add	r1, sp, #8
 8005342:	2311      	movs	r3, #17
 8005344:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005348:	4b04      	ldr	r3, [pc, #16]	; (800535c <scopeRestart+0x20>)
 800534a:	f04f 32ff 	mov.w	r2, #4294967295
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	2300      	movs	r3, #0
 8005352:	f007 f82b 	bl	800c3ac <xQueueGenericSend>
}
 8005356:	b003      	add	sp, #12
 8005358:	f85d fb04 	ldr.w	pc, [sp], #4
 800535c:	20007048 	.word	0x20007048

08005360 <scopeStart>:
/**
 * @brief  Start scope sampling
 * @param  None
 * @retval None
 */
void scopeStart(void){
 8005360:	b500      	push	{lr}
 8005362:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_START;
 8005364:	a902      	add	r1, sp, #8
 8005366:	2312      	movs	r3, #18
 8005368:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 800536c:	4b04      	ldr	r3, [pc, #16]	; (8005380 <scopeStart+0x20>)
 800536e:	f04f 32ff 	mov.w	r2, #4294967295
 8005372:	6818      	ldr	r0, [r3, #0]
 8005374:	2300      	movs	r3, #0
 8005376:	f007 f819 	bl	800c3ac <xQueueGenericSend>
}
 800537a:	b003      	add	sp, #12
 800537c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005380:	20007048 	.word	0x20007048

08005384 <scopeStop>:
/**
 * @brief  Stop scope sampling
 * @param  None
 * @retval None
 */
void scopeStop(void){
 8005384:	b500      	push	{lr}
 8005386:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_STOP;
 8005388:	a902      	add	r1, sp, #8
 800538a:	2313      	movs	r3, #19
 800538c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005390:	4b04      	ldr	r3, [pc, #16]	; (80053a4 <scopeStop+0x20>)
 8005392:	f04f 32ff 	mov.w	r2, #4294967295
 8005396:	6818      	ldr	r0, [r3, #0]
 8005398:	2300      	movs	r3, #0
 800539a:	f007 f807 	bl	800c3ac <xQueueGenericSend>
}
 800539e:	b003      	add	sp, #12
 80053a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80053a4:	20007048 	.word	0x20007048

080053a8 <SyncPwmTask>:
 * task is getting messages from other tasks and takes care about counter functions
 * @param  Task handler, parameters pointer
 * @retval None
 */
void SyncPwmTask(void const *argument)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
	uint16_t message = 0xFFFF;
 80053ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80053b0:	2200      	movs	r2, #0
 80053b2:	2102      	movs	r1, #2
 80053b4:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 80053b6:	f8ad 3006 	strh.w	r3, [sp, #6]
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80053ba:	f006 ffb3 	bl	800c324 <xQueueGenericCreate>
 80053be:	4d26      	ldr	r5, [pc, #152]	; (8005458 <SyncPwmTask+0xb0>)
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 80053c0:	4c26      	ldr	r4, [pc, #152]	; (800545c <SyncPwmTask+0xb4>)
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80053c2:	6028      	str	r0, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 80053c4:	2004      	movs	r0, #4
 80053c6:	f007 f9af 	bl	800c728 <xQueueCreateMutex>

	if(syncPwmMessageQueue == 0){
 80053ca:	682b      	ldr	r3, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 80053cc:	6020      	str	r0, [r4, #0]
	if(syncPwmMessageQueue == 0){
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d030      	beq.n	8005434 <SyncPwmTask+0x8c>
}

void syncPwmSetDefault(void)
{
	/* Four channels to generate by default. */
	syncPwm.chan1 = CHAN_ENABLE;
 80053d2:	4a23      	ldr	r2, [pc, #140]	; (8005460 <SyncPwmTask+0xb8>)
 80053d4:	2101      	movs	r1, #1
	syncPwm.chan2 = CHAN_ENABLE;
	syncPwm.chan3 = CHAN_ENABLE;
	syncPwm.chan4 = CHAN_ENABLE;

	/* Default 4 channels equidistant 90� and 25% duty cycle settings. */
	syncPwm.dataEdgeChan1[0] = 3600;
 80053d6:	f44f 6661 	mov.w	r6, #3600	; 0xe10
	syncPwm.dataEdgeChan1[1] = 0;
	syncPwm.dataEdgeChan2[0] = 7200;
 80053da:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
	syncPwm.dataEdgeChan1[1] = 0;
 80053de:	2700      	movs	r7, #0
	syncPwm.chan1 = CHAN_ENABLE;
 80053e0:	f882 1021 	strb.w	r1, [r2, #33]	; 0x21
	syncPwm.chan2 = CHAN_ENABLE;
 80053e4:	f882 1022 	strb.w	r1, [r2, #34]	; 0x22
	syncPwm.chan3 = CHAN_ENABLE;
 80053e8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
	syncPwm.chan4 = CHAN_ENABLE;
 80053ec:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
	syncPwm.dataEdgeChan1[0] = 3600;
 80053f0:	8016      	strh	r6, [r2, #0]
	syncPwm.dataEdgeChan2[1] = 3600;			
	syncPwm.dataEdgeChan3[0] = 10400;
 80053f2:	f642 01a0 	movw	r1, #10400	; 0x28a0
	syncPwm.dataEdgeChan1[1] = 0;
 80053f6:	8057      	strh	r7, [r2, #2]
	syncPwm.dataEdgeChan2[0] = 7200;
 80053f8:	8090      	strh	r0, [r2, #4]
	syncPwm.dataEdgeChan2[1] = 3600;			
 80053fa:	80d6      	strh	r6, [r2, #6]
	syncPwm.dataEdgeChan3[1] = 7200;			
	syncPwm.dataEdgeChan4[0] = 14000;
 80053fc:	f243 66b0 	movw	r6, #14000	; 0x36b0
	syncPwm.dataEdgeChan3[0] = 10400;
 8005400:	8111      	strh	r1, [r2, #8]
	syncPwm.dataEdgeChan3[1] = 7200;			
 8005402:	8150      	strh	r0, [r2, #10]
	syncPwm.dataEdgeChan4[0] = 14000;
 8005404:	8196      	strh	r6, [r2, #12]
	syncPwm.dataEdgeChan4[1] = 10400;		
 8005406:	81d1      	strh	r1, [r2, #14]
		xQueueReceive(syncPwmMessageQueue, &message, portMAX_DELAY);
 8005408:	4618      	mov	r0, r3
 800540a:	f04f 32ff 	mov.w	r2, #4294967295
 800540e:	2300      	movs	r3, #0
 8005410:	f10d 0106 	add.w	r1, sp, #6
 8005414:	f007 fa72 	bl	800c8fc <xQueueGenericReceive>
		xSemaphoreTakeRecursive(syncPwmMutex, portMAX_DELAY);
 8005418:	f04f 31ff 	mov.w	r1, #4294967295
 800541c:	6820      	ldr	r0, [r4, #0]
 800541e:	f007 fbf5 	bl	800cc0c <xQueueTakeMutexRecursive>
		switch(message){
 8005422:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005426:	3b2d      	subs	r3, #45	; 0x2d
 8005428:	2b03      	cmp	r3, #3
 800542a:	d806      	bhi.n	800543a <SyncPwmTask+0x92>
 800542c:	e8df f003 	tbb	[pc, r3]
 8005430:	030a100d 	.word	0x030a100d
 8005434:	e7fe      	b.n	8005434 <SyncPwmTask+0x8c>
	TIM_SYNC_PWM_Stop();
 8005436:	f00c fbb5 	bl	8011ba4 <TIM_SYNC_PWM_Stop>
		xSemaphoreGiveRecursive(syncPwmMutex);
 800543a:	6820      	ldr	r0, [r4, #0]
 800543c:	f007 f9a8 	bl	800c790 <xQueueGiveMutexRecursive>
 8005440:	682b      	ldr	r3, [r5, #0]
		xQueueReceive(syncPwmMessageQueue, &message, portMAX_DELAY);
 8005442:	e7e1      	b.n	8005408 <SyncPwmTask+0x60>
	TIM_SYNC_PWM_Start();
 8005444:	f00c fb2a 	bl	8011a9c <TIM_SYNC_PWM_Start>
 8005448:	e7f7      	b.n	800543a <SyncPwmTask+0x92>
	TIM_SYNC_PWM_Init();
 800544a:	f00c fae5 	bl	8011a18 <TIM_SYNC_PWM_Init>
 800544e:	e7f4      	b.n	800543a <SyncPwmTask+0x92>
	TIM_SYNC_PWM_Deinit();
 8005450:	f00c fae4 	bl	8011a1c <TIM_SYNC_PWM_Deinit>
 8005454:	e7f1      	b.n	800543a <SyncPwmTask+0x92>
 8005456:	bf00      	nop
 8005458:	2000e738 	.word	0x2000e738
 800545c:	2000e73c 	.word	0x2000e73c
 8005460:	2000e710 	.word	0x2000e710

08005464 <syncPwmSendInit>:
void syncPwmSendInit(void){
 8005464:	b500      	push	{lr}
 8005466:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_INIT;
 8005468:	a902      	add	r1, sp, #8
 800546a:	232d      	movs	r3, #45	; 0x2d
 800546c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 8005470:	4b04      	ldr	r3, [pc, #16]	; (8005484 <syncPwmSendInit+0x20>)
 8005472:	f04f 32ff 	mov.w	r2, #4294967295
 8005476:	6818      	ldr	r0, [r3, #0]
 8005478:	2300      	movs	r3, #0
 800547a:	f006 ff97 	bl	800c3ac <xQueueGenericSend>
}
 800547e:	b003      	add	sp, #12
 8005480:	f85d fb04 	ldr.w	pc, [sp], #4
 8005484:	2000e738 	.word	0x2000e738

08005488 <syncPwmSendDeinit>:
void syncPwmSendDeinit(void){
 8005488:	b500      	push	{lr}
 800548a:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_DEINIT;
 800548c:	a902      	add	r1, sp, #8
 800548e:	232e      	movs	r3, #46	; 0x2e
 8005490:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 8005494:	4b04      	ldr	r3, [pc, #16]	; (80054a8 <syncPwmSendDeinit+0x20>)
 8005496:	f04f 32ff 	mov.w	r2, #4294967295
 800549a:	6818      	ldr	r0, [r3, #0]
 800549c:	2300      	movs	r3, #0
 800549e:	f006 ff85 	bl	800c3ac <xQueueGenericSend>
}
 80054a2:	b003      	add	sp, #12
 80054a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80054a8:	2000e738 	.word	0x2000e738

080054ac <syncPwmSendStart>:
void syncPwmSendStart(void){
 80054ac:	b500      	push	{lr}
 80054ae:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_START;
 80054b0:	a902      	add	r1, sp, #8
 80054b2:	232f      	movs	r3, #47	; 0x2f
 80054b4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 80054b8:	4b04      	ldr	r3, [pc, #16]	; (80054cc <syncPwmSendStart+0x20>)
 80054ba:	f04f 32ff 	mov.w	r2, #4294967295
 80054be:	6818      	ldr	r0, [r3, #0]
 80054c0:	2300      	movs	r3, #0
 80054c2:	f006 ff73 	bl	800c3ac <xQueueGenericSend>
}
 80054c6:	b003      	add	sp, #12
 80054c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80054cc:	2000e738 	.word	0x2000e738

080054d0 <syncPwmSendStop>:
void syncPwmSendStop(void){
 80054d0:	b500      	push	{lr}
 80054d2:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_STOP;
 80054d4:	a902      	add	r1, sp, #8
 80054d6:	2330      	movs	r3, #48	; 0x30
 80054d8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 80054dc:	4b04      	ldr	r3, [pc, #16]	; (80054f0 <syncPwmSendStop+0x20>)
 80054de:	f04f 32ff 	mov.w	r2, #4294967295
 80054e2:	6818      	ldr	r0, [r3, #0]
 80054e4:	2300      	movs	r3, #0
 80054e6:	f006 ff61 	bl	800c3ac <xQueueGenericSend>
}
 80054ea:	b003      	add	sp, #12
 80054ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80054f0:	2000e738 	.word	0x2000e738

080054f4 <syncPwmChannelNumber>:
	syncPwm.channelToConfig = (syncPwmChannelTypeDef)chanNum;
 80054f4:	4b01      	ldr	r3, [pc, #4]	; (80054fc <syncPwmChannelNumber+0x8>)
 80054f6:	f883 0020 	strb.w	r0, [r3, #32]
}
 80054fa:	4770      	bx	lr
 80054fc:	2000e710 	.word	0x2000e710

08005500 <syncPwmChannelConfig>:
	TIM_SYNC_PWM_DMA_ChanConfig(ccr1st, ccr2nd);
 8005500:	b280      	uxth	r0, r0
 8005502:	f00c bbfd 	b.w	8011d00 <TIM_SYNC_PWM_DMA_ChanConfig>
 8005506:	bf00      	nop

08005508 <syncPwmSetFreq>:
{
 8005508:	b510      	push	{r4, lr}
 800550a:	b082      	sub	sp, #8
	syncPwm.realPwmFreq =  TIM_Reconfig_SyncPwm(freq);
 800550c:	f00c fc30 	bl	8011d70 <TIM_Reconfig_SyncPwm>
	uint16_t passMsg = MSG_SYNCPWM_REAL_FREQ;
 8005510:	a902      	add	r1, sp, #8
 8005512:	2331      	movs	r3, #49	; 0x31
 8005514:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8005518:	4b05      	ldr	r3, [pc, #20]	; (8005530 <syncPwmSetFreq+0x28>)
	syncPwm.realPwmFreq =  TIM_Reconfig_SyncPwm(freq);
 800551a:	4c06      	ldr	r4, [pc, #24]	; (8005534 <syncPwmSetFreq+0x2c>)
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800551c:	6818      	ldr	r0, [r3, #0]
 800551e:	f04f 32ff 	mov.w	r2, #4294967295
 8005522:	2300      	movs	r3, #0
	syncPwm.realPwmFreq =  TIM_Reconfig_SyncPwm(freq);
 8005524:	ed84 0b06 	vstr	d0, [r4, #24]
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8005528:	f006 ff40 	bl	800c3ac <xQueueGenericSend>
}
 800552c:	b002      	add	sp, #8
 800552e:	bd10      	pop	{r4, pc}
 8005530:	20004cb4 	.word	0x20004cb4
 8005534:	2000e710 	.word	0x2000e710

08005538 <syncPwmSetChannelState>:
	TIM_SYNC_PWM_ChannelState(channel, state);
 8005538:	f00c ba82 	b.w	8011a40 <TIM_SYNC_PWM_ChannelState>

0800553c <syncPwmSetStepMode>:
	TIM_SYNC_PWM_StepMode_Enable();
 800553c:	f00c bbf8 	b.w	8011d30 <TIM_SYNC_PWM_StepMode_Enable>

08005540 <syncPwmResetStepMode>:
	TIM_SYNC_PWM_StepMode_Disable();
 8005540:	f00c bc06 	b.w	8011d50 <TIM_SYNC_PWM_StepMode_Disable>

08005544 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005544:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005546:	4a0e      	ldr	r2, [pc, #56]	; (8005580 <HAL_InitTick+0x3c>)
 8005548:	4b0e      	ldr	r3, [pc, #56]	; (8005584 <HAL_InitTick+0x40>)
 800554a:	7812      	ldrb	r2, [r2, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
{
 800554e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005550:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005554:	fbb0 f0f2 	udiv	r0, r0, r2
 8005558:	fbb3 f0f0 	udiv	r0, r3, r0
 800555c:	f001 fc4c 	bl	8006df8 <HAL_SYSTICK_Config>
 8005560:	b908      	cbnz	r0, 8005566 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005562:	2d0f      	cmp	r5, #15
 8005564:	d901      	bls.n	800556a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8005566:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8005568:	bd38      	pop	{r3, r4, r5, pc}
 800556a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800556c:	4602      	mov	r2, r0
 800556e:	4629      	mov	r1, r5
 8005570:	f04f 30ff 	mov.w	r0, #4294967295
 8005574:	f001 fbcc 	bl	8006d10 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005578:	4b03      	ldr	r3, [pc, #12]	; (8005588 <HAL_InitTick+0x44>)
 800557a:	4620      	mov	r0, r4
 800557c:	601d      	str	r5, [r3, #0]
}
 800557e:	bd38      	pop	{r3, r4, r5, pc}
 8005580:	20000000 	.word	0x20000000
 8005584:	2000000c 	.word	0x2000000c
 8005588:	20000004 	.word	0x20000004

0800558c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800558c:	4a07      	ldr	r2, [pc, #28]	; (80055ac <HAL_Init+0x20>)
{
 800558e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005590:	6813      	ldr	r3, [r2, #0]
 8005592:	f043 0310 	orr.w	r3, r3, #16
 8005596:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005598:	2003      	movs	r0, #3
 800559a:	f001 fb9d 	bl	8006cd8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800559e:	200f      	movs	r0, #15
 80055a0:	f7ff ffd0 	bl	8005544 <HAL_InitTick>
  HAL_MspInit();
 80055a4:	f009 fd92 	bl	800f0cc <HAL_MspInit>
}
 80055a8:	2000      	movs	r0, #0
 80055aa:	bd08      	pop	{r3, pc}
 80055ac:	40022000 	.word	0x40022000

080055b0 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80055b0:	4b01      	ldr	r3, [pc, #4]	; (80055b8 <HAL_GetTick+0x8>)
 80055b2:	6818      	ldr	r0, [r3, #0]
}
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	2000e740 	.word	0x2000e740

080055bc <HAL_GetHalVersion>:
  * @retval version 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 return __STM32F3xx_HAL_VERSION;
}
 80055bc:	4800      	ldr	r0, [pc, #0]	; (80055c0 <HAL_GetHalVersion+0x4>)
 80055be:	4770      	bx	lr
 80055c0:	01050200 	.word	0x01050200

080055c4 <HAL_ADC_MspDeInit>:
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop

080055c8 <HAL_ADC_ConvCpltCallback>:
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop

080055cc <HAL_ADC_ConvHalfCpltCallback>:
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop

080055d0 <HAL_ADC_ErrorCallback>:
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop

080055d4 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055d4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80055d6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80055d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055dc:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80055de:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80055e0:	f043 0304 	orr.w	r3, r3, #4
 80055e4:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80055e6:	f7ff bff3 	b.w	80055d0 <HAL_ADC_ErrorCallback>
 80055ea:	bf00      	nop

080055ec <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80055ec:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80055ee:	f7ff bfed 	b.w	80055cc <HAL_ADC_ConvHalfCpltCallback>
 80055f2:	bf00      	nop

080055f4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055f4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80055f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055f8:	f012 0f50 	tst.w	r2, #80	; 0x50
 80055fc:	d002      	beq.n	8005604 <ADC_DMAConvCplt+0x10>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80055fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005602:	4718      	bx	r3
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005604:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005606:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005608:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800560c:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800560e:	68ca      	ldr	r2, [r1, #12]
 8005610:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8005614:	d10c      	bne.n	8005630 <ADC_DMAConvCplt+0x3c>
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	b952      	cbnz	r2, 8005630 <ADC_DMAConvCplt+0x3c>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800561a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800561c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005620:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005622:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005624:	04d2      	lsls	r2, r2, #19
 8005626:	d403      	bmi.n	8005630 <ADC_DMAConvCplt+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005628:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 8005630:	4618      	mov	r0, r3
 8005632:	f7ff bfc9 	b.w	80055c8 <HAL_ADC_ConvCpltCallback>
 8005636:	bf00      	nop

08005638 <HAL_ADC_Init>:
{
 8005638:	b570      	push	{r4, r5, r6, lr}
 800563a:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 800563c:	2300      	movs	r3, #0
 800563e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8005640:	2800      	cmp	r0, #0
 8005642:	f000 8168 	beq.w	8005916 <HAL_ADC_Init+0x2de>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005646:	6803      	ldr	r3, [r0, #0]
 8005648:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800564c:	4604      	mov	r4, r0
 800564e:	d00f      	beq.n	8005670 <HAL_ADC_Init+0x38>
 8005650:	4ab7      	ldr	r2, [pc, #732]	; (8005930 <HAL_ADC_Init+0x2f8>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d00c      	beq.n	8005670 <HAL_ADC_Init+0x38>
 8005656:	f502 7240 	add.w	r2, r2, #768	; 0x300
 800565a:	4293      	cmp	r3, r2
 800565c:	d008      	beq.n	8005670 <HAL_ADC_Init+0x38>
 800565e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005662:	4293      	cmp	r3, r2
 8005664:	d004      	beq.n	8005670 <HAL_ADC_Init+0x38>
 8005666:	f240 1109 	movw	r1, #265	; 0x109
 800566a:	48b2      	ldr	r0, [pc, #712]	; (8005934 <HAL_ADC_Init+0x2fc>)
 800566c:	f009 fd2c 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8005670:	6863      	ldr	r3, [r4, #4]
 8005672:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8005676:	d004      	beq.n	8005682 <HAL_ADC_Init+0x4a>
 8005678:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800567c:	48ad      	ldr	r0, [pc, #692]	; (8005934 <HAL_ADC_Init+0x2fc>)
 800567e:	f009 fd23 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8005682:	68a3      	ldr	r3, [r4, #8]
 8005684:	f033 0318 	bics.w	r3, r3, #24
 8005688:	d004      	beq.n	8005694 <HAL_ADC_Init+0x5c>
 800568a:	f240 110b 	movw	r1, #267	; 0x10b
 800568e:	48a9      	ldr	r0, [pc, #676]	; (8005934 <HAL_ADC_Init+0x2fc>)
 8005690:	f009 fd1a 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 8005694:	68e3      	ldr	r3, [r4, #12]
 8005696:	f033 0320 	bics.w	r3, r3, #32
 800569a:	d004      	beq.n	80056a6 <HAL_ADC_Init+0x6e>
 800569c:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80056a0:	48a4      	ldr	r0, [pc, #656]	; (8005934 <HAL_ADC_Init+0x2fc>)
 80056a2:	f009 fd11 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80056a6:	6923      	ldr	r3, [r4, #16]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	f200 810a 	bhi.w	80058c2 <HAL_ADC_Init+0x28a>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80056ae:	69e3      	ldr	r3, [r4, #28]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	f200 80fb 	bhi.w	80058ac <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80056b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80056b8:	f433 6340 	bics.w	r3, r3, #3072	; 0xc00
 80056bc:	d004      	beq.n	80056c8 <HAL_ADC_Init+0x90>
 80056be:	f240 110f 	movw	r1, #271	; 0x10f
 80056c2:	489c      	ldr	r0, [pc, #624]	; (8005934 <HAL_ADC_Init+0x2fc>)
 80056c4:	f009 fd00 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80056c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d926      	bls.n	800571c <HAL_ADC_Init+0xe4>
 80056ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056d2:	2a40      	cmp	r2, #64	; 0x40
 80056d4:	d022      	beq.n	800571c <HAL_ADC_Init+0xe4>
 80056d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056da:	2a80      	cmp	r2, #128	; 0x80
 80056dc:	d01e      	beq.n	800571c <HAL_ADC_Init+0xe4>
 80056de:	f423 7210 	bic.w	r2, r3, #576	; 0x240
 80056e2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80056e6:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80056ea:	d017      	beq.n	800571c <HAL_ADC_Init+0xe4>
 80056ec:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80056f0:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 80056f4:	d012      	beq.n	800571c <HAL_ADC_Init+0xe4>
 80056f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80056fa:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80056fe:	d00d      	beq.n	800571c <HAL_ADC_Init+0xe4>
 8005700:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005704:	d00a      	beq.n	800571c <HAL_ADC_Init+0xe4>
 8005706:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 800570a:	d007      	beq.n	800571c <HAL_ADC_Init+0xe4>
 800570c:	f5b1 5f84 	cmp.w	r1, #4224	; 0x1080
 8005710:	d004      	beq.n	800571c <HAL_ADC_Init+0xe4>
 8005712:	f44f 7188 	mov.w	r1, #272	; 0x110
 8005716:	4887      	ldr	r0, [pc, #540]	; (8005934 <HAL_ADC_Init+0x2fc>)
 8005718:	f009 fcd6 	bl	800f0c8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800571c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800571e:	2b01      	cmp	r3, #1
 8005720:	f200 80ba 	bhi.w	8005898 <HAL_ADC_Init+0x260>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8005724:	6963      	ldr	r3, [r4, #20]
 8005726:	2b04      	cmp	r3, #4
 8005728:	d006      	beq.n	8005738 <HAL_ADC_Init+0x100>
 800572a:	2b08      	cmp	r3, #8
 800572c:	d004      	beq.n	8005738 <HAL_ADC_Init+0x100>
 800572e:	f44f 7189 	mov.w	r1, #274	; 0x112
 8005732:	4880      	ldr	r0, [pc, #512]	; (8005934 <HAL_ADC_Init+0x2fc>)
 8005734:	f009 fcc8 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8005738:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800573a:	2b01      	cmp	r3, #1
 800573c:	f200 80d5 	bhi.w	80058ea <HAL_ADC_Init+0x2b2>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8005740:	69a3      	ldr	r3, [r4, #24]
 8005742:	2b01      	cmp	r3, #1
 8005744:	f200 80c7 	bhi.w	80058d6 <HAL_ADC_Init+0x29e>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005748:	6923      	ldr	r3, [r4, #16]
 800574a:	b193      	cbz	r3, 8005772 <HAL_ADC_Init+0x13a>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 800574c:	6a23      	ldr	r3, [r4, #32]
 800574e:	3b01      	subs	r3, #1
 8005750:	2b0f      	cmp	r3, #15
 8005752:	f200 80f9 	bhi.w	8005948 <HAL_ADC_Init+0x310>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8005756:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005758:	2b01      	cmp	r3, #1
 800575a:	f200 80df 	bhi.w	800591c <HAL_ADC_Init+0x2e4>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800575e:	b143      	cbz	r3, 8005772 <HAL_ADC_Init+0x13a>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8005760:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005762:	3b01      	subs	r3, #1
 8005764:	2b07      	cmp	r3, #7
 8005766:	d904      	bls.n	8005772 <HAL_ADC_Init+0x13a>
 8005768:	f44f 718e 	mov.w	r1, #284	; 0x11c
 800576c:	4871      	ldr	r0, [pc, #452]	; (8005934 <HAL_ADC_Init+0x2fc>)
 800576e:	f009 fcab 	bl	800f0c8 <assert_failed>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005772:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005774:	f013 0310 	ands.w	r3, r3, #16
 8005778:	d119      	bne.n	80057ae <HAL_ADC_Init+0x176>
    if (hadc->State == HAL_ADC_STATE_RESET)
 800577a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800577c:	2d00      	cmp	r5, #0
 800577e:	f000 80e9 	beq.w	8005954 <HAL_ADC_Init+0x31c>
 8005782:	6821      	ldr	r1, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8005784:	688a      	ldr	r2, [r1, #8]
 8005786:	00d2      	lsls	r2, r2, #3
 8005788:	f140 80b9 	bpl.w	80058fe <HAL_ADC_Init+0x2c6>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800578c:	688a      	ldr	r2, [r1, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800578e:	0096      	lsls	r6, r2, #2
 8005790:	f100 80b5 	bmi.w	80058fe <HAL_ADC_Init+0x2c6>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005794:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005796:	06d0      	lsls	r0, r2, #27
 8005798:	f140 80eb 	bpl.w	8005972 <HAL_ADC_Init+0x33a>
    ADC_STATE_CLR_SET(hadc->State,
 800579c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800579e:	f023 0312 	bic.w	r3, r3, #18
 80057a2:	f043 0310 	orr.w	r3, r3, #16
 80057a6:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR; 
 80057a8:	2001      	movs	r0, #1
}
 80057aa:	b002      	add	sp, #8
 80057ac:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80057ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80057b0:	06dd      	lsls	r5, r3, #27
 80057b2:	d4f3      	bmi.n	800579c <HAL_ADC_Init+0x164>
 80057b4:	6821      	ldr	r1, [r4, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80057b6:	688b      	ldr	r3, [r1, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80057b8:	f013 0304 	ands.w	r3, r3, #4
 80057bc:	d1ee      	bne.n	800579c <HAL_ADC_Init+0x164>
    ADC_STATE_CLR_SET(hadc->State,
 80057be:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80057c0:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 80057c4:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057c8:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 80057cc:	6462      	str	r2, [r4, #68]	; 0x44
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057ce:	f000 8139 	beq.w	8005a44 <HAL_ADC_Init+0x40c>
 80057d2:	4a57      	ldr	r2, [pc, #348]	; (8005930 <HAL_ADC_Init+0x2f8>)
 80057d4:	4291      	cmp	r1, r2
 80057d6:	f000 80d0 	beq.w	800597a <HAL_ADC_Init+0x342>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80057da:	4857      	ldr	r0, [pc, #348]	; (8005938 <HAL_ADC_Init+0x300>)
 80057dc:	4281      	cmp	r1, r0
 80057de:	f000 8134 	beq.w	8005a4a <HAL_ADC_Init+0x412>
 80057e2:	4a56      	ldr	r2, [pc, #344]	; (800593c <HAL_ADC_Init+0x304>)
 80057e4:	4291      	cmp	r1, r2
 80057e6:	f000 8131 	beq.w	8005a4c <HAL_ADC_Init+0x414>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80057ea:	688a      	ldr	r2, [r1, #8]
 80057ec:	f002 0203 	and.w	r2, r2, #3
 80057f0:	2a01      	cmp	r2, #1
 80057f2:	d102      	bne.n	80057fa <HAL_ADC_Init+0x1c2>
 80057f4:	680a      	ldr	r2, [r1, #0]
 80057f6:	07d2      	lsls	r2, r2, #31
 80057f8:	d406      	bmi.n	8005808 <HAL_ADC_Init+0x1d0>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057fa:	4d51      	ldr	r5, [pc, #324]	; (8005940 <HAL_ADC_Init+0x308>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 80057fc:	68aa      	ldr	r2, [r5, #8]
 80057fe:	6860      	ldr	r0, [r4, #4]
 8005800:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005804:	4302      	orrs	r2, r0
 8005806:	60aa      	str	r2, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005808:	e9d4 5202 	ldrd	r5, r2, [r4, #8]
 800580c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800580e:	69e0      	ldr	r0, [r4, #28]
 8005810:	432a      	orrs	r2, r5
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005812:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005814:	2e01      	cmp	r6, #1
 8005816:	bf18      	it	ne
 8005818:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800581c:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005820:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005822:	ea43 0302 	orr.w	r3, r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005826:	f000 80f0 	beq.w	8005a0a <HAL_ADC_Init+0x3d2>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800582a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800582c:	2a01      	cmp	r2, #1
 800582e:	d00d      	beq.n	800584c <HAL_ADC_Init+0x214>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005830:	4841      	ldr	r0, [pc, #260]	; (8005938 <HAL_ADC_Init+0x300>)
 8005832:	4281      	cmp	r1, r0
 8005834:	f000 80f1 	beq.w	8005a1a <HAL_ADC_Init+0x3e2>
 8005838:	f500 7080 	add.w	r0, r0, #256	; 0x100
 800583c:	4281      	cmp	r1, r0
 800583e:	f000 80ec 	beq.w	8005a1a <HAL_ADC_Init+0x3e2>
 8005842:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005846:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005848:	4303      	orrs	r3, r0
 800584a:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800584c:	688a      	ldr	r2, [r1, #8]
 800584e:	f012 0f0c 	tst.w	r2, #12
 8005852:	d10b      	bne.n	800586c <HAL_ADC_Init+0x234>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005854:	68c8      	ldr	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8005856:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005858:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800585a:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800585e:	0052      	lsls	r2, r2, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005860:	f020 0002 	bic.w	r0, r0, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8005864:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005868:	60c8      	str	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800586a:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 800586c:	68cd      	ldr	r5, [r1, #12]
 800586e:	4a35      	ldr	r2, [pc, #212]	; (8005944 <HAL_ADC_Init+0x30c>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005870:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8005872:	402a      	ands	r2, r5
 8005874:	4313      	orrs	r3, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005876:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8005878:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800587a:	f000 80be 	beq.w	80059fa <HAL_ADC_Init+0x3c2>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800587e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005880:	f023 030f 	bic.w	r3, r3, #15
 8005884:	630b      	str	r3, [r1, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8005886:	2000      	movs	r0, #0
 8005888:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 800588a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800588c:	f023 0303 	bic.w	r3, r3, #3
 8005890:	f043 0301 	orr.w	r3, r3, #1
 8005894:	6463      	str	r3, [r4, #68]	; 0x44
 8005896:	e788      	b.n	80057aa <HAL_ADC_Init+0x172>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8005898:	f240 1111 	movw	r1, #273	; 0x111
 800589c:	4825      	ldr	r0, [pc, #148]	; (8005934 <HAL_ADC_Init+0x2fc>)
 800589e:	f009 fc13 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 80058a2:	6963      	ldr	r3, [r4, #20]
 80058a4:	2b04      	cmp	r3, #4
 80058a6:	f47f af40 	bne.w	800572a <HAL_ADC_Init+0xf2>
 80058aa:	e745      	b.n	8005738 <HAL_ADC_Init+0x100>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80058ac:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80058b0:	4820      	ldr	r0, [pc, #128]	; (8005934 <HAL_ADC_Init+0x2fc>)
 80058b2:	f009 fc09 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80058b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80058b8:	f433 6340 	bics.w	r3, r3, #3072	; 0xc00
 80058bc:	f43f af04 	beq.w	80056c8 <HAL_ADC_Init+0x90>
 80058c0:	e6fd      	b.n	80056be <HAL_ADC_Init+0x86>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80058c2:	f240 110d 	movw	r1, #269	; 0x10d
 80058c6:	481b      	ldr	r0, [pc, #108]	; (8005934 <HAL_ADC_Init+0x2fc>)
 80058c8:	f009 fbfe 	bl	800f0c8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80058cc:	69e3      	ldr	r3, [r4, #28]
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	f67f aef1 	bls.w	80056b6 <HAL_ADC_Init+0x7e>
 80058d4:	e7ea      	b.n	80058ac <HAL_ADC_Init+0x274>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 80058d6:	f44f 718a 	mov.w	r1, #276	; 0x114
 80058da:	4816      	ldr	r0, [pc, #88]	; (8005934 <HAL_ADC_Init+0x2fc>)
 80058dc:	f009 fbf4 	bl	800f0c8 <assert_failed>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80058e0:	6923      	ldr	r3, [r4, #16]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	f43f af45 	beq.w	8005772 <HAL_ADC_Init+0x13a>
 80058e8:	e730      	b.n	800574c <HAL_ADC_Init+0x114>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 80058ea:	f240 1113 	movw	r1, #275	; 0x113
 80058ee:	4811      	ldr	r0, [pc, #68]	; (8005934 <HAL_ADC_Init+0x2fc>)
 80058f0:	f009 fbea 	bl	800f0c8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 80058f4:	69a3      	ldr	r3, [r4, #24]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	f67f af26 	bls.w	8005748 <HAL_ADC_Init+0x110>
 80058fc:	e7eb      	b.n	80058d6 <HAL_ADC_Init+0x29e>
      ADC_STATE_CLR_SET(hadc->State,
 80058fe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005900:	f023 0312 	bic.w	r3, r3, #18
 8005904:	f043 0310 	orr.w	r3, r3, #16
 8005908:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800590a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800590c:	f043 0301 	orr.w	r3, r3, #1
 8005910:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005912:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005914:	e742      	b.n	800579c <HAL_ADC_Init+0x164>
    return HAL_ERROR;
 8005916:	2001      	movs	r0, #1
}
 8005918:	b002      	add	sp, #8
 800591a:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800591c:	f240 1119 	movw	r1, #281	; 0x119
 8005920:	4804      	ldr	r0, [pc, #16]	; (8005934 <HAL_ADC_Init+0x2fc>)
 8005922:	f009 fbd1 	bl	800f0c8 <assert_failed>
 8005926:	6a63      	ldr	r3, [r4, #36]	; 0x24
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005928:	2b00      	cmp	r3, #0
 800592a:	f43f af22 	beq.w	8005772 <HAL_ADC_Init+0x13a>
 800592e:	e717      	b.n	8005760 <HAL_ADC_Init+0x128>
 8005930:	50000100 	.word	0x50000100
 8005934:	08014fd8 	.word	0x08014fd8
 8005938:	50000400 	.word	0x50000400
 800593c:	50000500 	.word	0x50000500
 8005940:	50000700 	.word	0x50000700
 8005944:	fff0c007 	.word	0xfff0c007
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8005948:	f44f 718c 	mov.w	r1, #280	; 0x118
 800594c:	486d      	ldr	r0, [pc, #436]	; (8005b04 <HAL_ADC_Init+0x4cc>)
 800594e:	f009 fbbb 	bl	800f0c8 <assert_failed>
 8005952:	e700      	b.n	8005756 <HAL_ADC_Init+0x11e>
      ADC_CLEAR_ERRORCODE(hadc);
 8005954:	64a5      	str	r5, [r4, #72]	; 0x48
      hadc->InjectionConfig.ContextQueue = 0U;
 8005956:	e9c4 5513 	strd	r5, r5, [r4, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 800595a:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 800595e:	4620      	mov	r0, r4
 8005960:	f008 fc4c 	bl	800e1fc <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8005964:	6821      	ldr	r1, [r4, #0]
 8005966:	688a      	ldr	r2, [r1, #8]
 8005968:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800596c:	d018      	beq.n	80059a0 <HAL_ADC_Init+0x368>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800596e:	462b      	mov	r3, r5
 8005970:	e708      	b.n	8005784 <HAL_ADC_Init+0x14c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005972:	2b00      	cmp	r3, #0
 8005974:	f47f af12 	bne.w	800579c <HAL_ADC_Init+0x164>
 8005978:	e71d      	b.n	80057b6 <HAL_ADC_Init+0x17e>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800597a:	4d63      	ldr	r5, [pc, #396]	; (8005b08 <HAL_ADC_Init+0x4d0>)
 800597c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005980:	688a      	ldr	r2, [r1, #8]
 8005982:	f002 0203 	and.w	r2, r2, #3
 8005986:	2a01      	cmp	r2, #1
 8005988:	d062      	beq.n	8005a50 <HAL_ADC_Init+0x418>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800598a:	6882      	ldr	r2, [r0, #8]
 800598c:	f002 0203 	and.w	r2, r2, #3
 8005990:	2a01      	cmp	r2, #1
 8005992:	f47f af33 	bne.w	80057fc <HAL_ADC_Init+0x1c4>
 8005996:	6802      	ldr	r2, [r0, #0]
 8005998:	07d2      	lsls	r2, r2, #31
 800599a:	f53f af35 	bmi.w	8005808 <HAL_ADC_Init+0x1d0>
 800599e:	e72d      	b.n	80057fc <HAL_ADC_Init+0x1c4>
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80059a0:	6888      	ldr	r0, [r1, #8]
 80059a2:	f000 0003 	and.w	r0, r0, #3
 80059a6:	2801      	cmp	r0, #1
 80059a8:	d062      	beq.n	8005a70 <HAL_ADC_Init+0x438>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80059aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80059ac:	06dd      	lsls	r5, r3, #27
 80059ae:	d473      	bmi.n	8005a98 <HAL_ADC_Init+0x460>
          ADC_STATE_CLR_SET(hadc->State,
 80059b0:	6c62      	ldr	r2, [r4, #68]	; 0x44
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80059b2:	4b56      	ldr	r3, [pc, #344]	; (8005b0c <HAL_ADC_Init+0x4d4>)
 80059b4:	4856      	ldr	r0, [pc, #344]	; (8005b10 <HAL_ADC_Init+0x4d8>)
 80059b6:	681b      	ldr	r3, [r3, #0]
          ADC_STATE_CLR_SET(hadc->State,
 80059b8:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80059bc:	f022 0202 	bic.w	r2, r2, #2
 80059c0:	f042 0202 	orr.w	r2, r2, #2
 80059c4:	6462      	str	r2, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80059c6:	688a      	ldr	r2, [r1, #8]
 80059c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80059cc:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80059ce:	fba0 2303 	umull	r2, r3, r0, r3
 80059d2:	0c9b      	lsrs	r3, r3, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80059d4:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80059d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80059da:	005b      	lsls	r3, r3, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80059dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80059e0:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80059e2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80059e4:	9b01      	ldr	r3, [sp, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	f43f aecc 	beq.w	8005784 <HAL_ADC_Init+0x14c>
            wait_loop_index--;
 80059ec:	9b01      	ldr	r3, [sp, #4]
 80059ee:	3b01      	subs	r3, #1
 80059f0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80059f2:	9b01      	ldr	r3, [sp, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1f9      	bne.n	80059ec <HAL_ADC_Init+0x3b4>
 80059f8:	e6c4      	b.n	8005784 <HAL_ADC_Init+0x14c>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80059fa:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80059fc:	6a23      	ldr	r3, [r4, #32]
 80059fe:	f022 020f 	bic.w	r2, r2, #15
 8005a02:	3b01      	subs	r3, #1
 8005a04:	4313      	orrs	r3, r2
 8005a06:	630b      	str	r3, [r1, #48]	; 0x30
 8005a08:	e73d      	b.n	8005886 <HAL_ADC_Init+0x24e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005a0a:	bb30      	cbnz	r0, 8005a5a <HAL_ADC_Init+0x422>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8005a0c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005a0e:	3a01      	subs	r2, #1
 8005a10:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8005a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a18:	e707      	b.n	800582a <HAL_ADC_Init+0x1f2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005a1a:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 8005a1e:	d03d      	beq.n	8005a9c <HAL_ADC_Init+0x464>
 8005a20:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005a24:	d056      	beq.n	8005ad4 <HAL_ADC_Init+0x49c>
 8005a26:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 8005a2a:	d056      	beq.n	8005ada <HAL_ADC_Init+0x4a2>
 8005a2c:	f5b2 5f8a 	cmp.w	r2, #4416	; 0x1140
 8005a30:	d056      	beq.n	8005ae0 <HAL_ADC_Init+0x4a8>
 8005a32:	f5b2 5f84 	cmp.w	r2, #4224	; 0x1080
 8005a36:	d056      	beq.n	8005ae6 <HAL_ADC_Init+0x4ae>
 8005a38:	f5b2 5f86 	cmp.w	r2, #4288	; 0x10c0
 8005a3c:	bf08      	it	eq
 8005a3e:	f44f 72c0 	moveq.w	r2, #384	; 0x180
 8005a42:	e700      	b.n	8005846 <HAL_ADC_Init+0x20e>
 8005a44:	4833      	ldr	r0, [pc, #204]	; (8005b14 <HAL_ADC_Init+0x4dc>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a46:	4d30      	ldr	r5, [pc, #192]	; (8005b08 <HAL_ADC_Init+0x4d0>)
 8005a48:	e79a      	b.n	8005980 <HAL_ADC_Init+0x348>
 8005a4a:	4833      	ldr	r0, [pc, #204]	; (8005b18 <HAL_ADC_Init+0x4e0>)
 8005a4c:	4d33      	ldr	r5, [pc, #204]	; (8005b1c <HAL_ADC_Init+0x4e4>)
 8005a4e:	e797      	b.n	8005980 <HAL_ADC_Init+0x348>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005a50:	680a      	ldr	r2, [r1, #0]
 8005a52:	07d6      	lsls	r6, r2, #31
 8005a54:	f53f aed8 	bmi.w	8005808 <HAL_ADC_Init+0x1d0>
 8005a58:	e797      	b.n	800598a <HAL_ADC_Init+0x352>
        ADC_STATE_CLR_SET(hadc->State,
 8005a5a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005a5c:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8005a60:	f042 0220 	orr.w	r2, r2, #32
 8005a64:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a66:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8005a68:	f042 0201 	orr.w	r2, r2, #1
 8005a6c:	64a2      	str	r2, [r4, #72]	; 0x48
 8005a6e:	e6dc      	b.n	800582a <HAL_ADC_Init+0x1f2>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005a70:	680b      	ldr	r3, [r1, #0]
 8005a72:	f013 0301 	ands.w	r3, r3, #1
 8005a76:	d028      	beq.n	8005aca <HAL_ADC_Init+0x492>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005a78:	688b      	ldr	r3, [r1, #8]
 8005a7a:	f003 030d 	and.w	r3, r3, #13
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d00f      	beq.n	8005aa2 <HAL_ADC_Init+0x46a>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a82:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a84:	f043 0310 	orr.w	r3, r3, #16
 8005a88:	6463      	str	r3, [r4, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a8a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005a8c:	f043 0301 	orr.w	r3, r3, #1
 8005a90:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005a92:	6c62      	ldr	r2, [r4, #68]	; 0x44
      
      return HAL_ERROR;
 8005a94:	4603      	mov	r3, r0
 8005a96:	e675      	b.n	8005784 <HAL_ADC_Init+0x14c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005a98:	4613      	mov	r3, r2
 8005a9a:	e673      	b.n	8005784 <HAL_ADC_Init+0x14c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005a9c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8005aa0:	e6d1      	b.n	8005846 <HAL_ADC_Init+0x20e>
      __HAL_ADC_DISABLE(hadc);
 8005aa2:	688b      	ldr	r3, [r1, #8]
 8005aa4:	2203      	movs	r2, #3
 8005aa6:	f043 0302 	orr.w	r3, r3, #2
 8005aaa:	608b      	str	r3, [r1, #8]
 8005aac:	600a      	str	r2, [r1, #0]
    tickstart = HAL_GetTick();
 8005aae:	f7ff fd7f 	bl	80055b0 <HAL_GetTick>
 8005ab2:	4605      	mov	r5, r0
 8005ab4:	e004      	b.n	8005ac0 <HAL_ADC_Init+0x488>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005ab6:	f7ff fd7b 	bl	80055b0 <HAL_GetTick>
 8005aba:	1b40      	subs	r0, r0, r5
 8005abc:	2802      	cmp	r0, #2
 8005abe:	d815      	bhi.n	8005aec <HAL_ADC_Init+0x4b4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005ac0:	6821      	ldr	r1, [r4, #0]
 8005ac2:	688b      	ldr	r3, [r1, #8]
 8005ac4:	f013 0301 	ands.w	r3, r3, #1
 8005ac8:	d1f5      	bne.n	8005ab6 <HAL_ADC_Init+0x47e>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005aca:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005acc:	06d0      	lsls	r0, r2, #27
 8005ace:	f53f ae59 	bmi.w	8005784 <HAL_ADC_Init+0x14c>
 8005ad2:	e76d      	b.n	80059b0 <HAL_ADC_Init+0x378>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005ad4:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8005ad8:	e6b5      	b.n	8005846 <HAL_ADC_Init+0x20e>
 8005ada:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ade:	e6b2      	b.n	8005846 <HAL_ADC_Init+0x20e>
 8005ae0:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8005ae4:	e6af      	b.n	8005846 <HAL_ADC_Init+0x20e>
 8005ae6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005aea:	e6ac      	b.n	8005846 <HAL_ADC_Init+0x20e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005aec:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005aee:	6821      	ldr	r1, [r4, #0]
 8005af0:	f043 0310 	orr.w	r3, r3, #16
 8005af4:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005af6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005af8:	f043 0301 	orr.w	r3, r3, #1
 8005afc:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005afe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005b00:	2301      	movs	r3, #1
 8005b02:	e63f      	b.n	8005784 <HAL_ADC_Init+0x14c>
 8005b04:	08014fd8 	.word	0x08014fd8
 8005b08:	50000300 	.word	0x50000300
 8005b0c:	2000000c 	.word	0x2000000c
 8005b10:	431bde83 	.word	0x431bde83
 8005b14:	50000100 	.word	0x50000100
 8005b18:	50000500 	.word	0x50000500
 8005b1c:	50000700 	.word	0x50000700

08005b20 <HAL_ADC_DeInit>:
  if(hadc == NULL)
 8005b20:	2800      	cmp	r0, #0
 8005b22:	f000 80e8 	beq.w	8005cf6 <HAL_ADC_DeInit+0x1d6>
{
 8005b26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005b28:	6803      	ldr	r3, [r0, #0]
 8005b2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b2e:	4604      	mov	r4, r0
 8005b30:	f000 80d3 	beq.w	8005cda <HAL_ADC_DeInit+0x1ba>
 8005b34:	4da7      	ldr	r5, [pc, #668]	; (8005dd4 <HAL_ADC_DeInit+0x2b4>)
 8005b36:	42ab      	cmp	r3, r5
 8005b38:	f000 80cf 	beq.w	8005cda <HAL_ADC_DeInit+0x1ba>
 8005b3c:	4ea6      	ldr	r6, [pc, #664]	; (8005dd8 <HAL_ADC_DeInit+0x2b8>)
 8005b3e:	42b3      	cmp	r3, r6
 8005b40:	f000 80cb 	beq.w	8005cda <HAL_ADC_DeInit+0x1ba>
 8005b44:	4fa5      	ldr	r7, [pc, #660]	; (8005ddc <HAL_ADC_DeInit+0x2bc>)
 8005b46:	42bb      	cmp	r3, r7
 8005b48:	f000 80c7 	beq.w	8005cda <HAL_ADC_DeInit+0x1ba>
 8005b4c:	f240 3122 	movw	r1, #802	; 0x322
 8005b50:	48a3      	ldr	r0, [pc, #652]	; (8005de0 <HAL_ADC_DeInit+0x2c0>)
 8005b52:	f009 fab9 	bl	800f0c8 <assert_failed>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005b56:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005b58:	6823      	ldr	r3, [r4, #0]
 8005b5a:	f042 0202 	orr.w	r2, r2, #2
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
  uint32_t tickstart = 0U;
  uint32_t Conversion_Timeout_CPU_cycles = 0U;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005b5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005b62:	6462      	str	r2, [r4, #68]	; 0x44
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005b64:	f000 80bd 	beq.w	8005ce2 <HAL_ADC_DeInit+0x1c2>
 8005b68:	42ab      	cmp	r3, r5
 8005b6a:	f000 80ba 	beq.w	8005ce2 <HAL_ADC_DeInit+0x1c2>
 8005b6e:	42b3      	cmp	r3, r6
 8005b70:	f000 80b7 	beq.w	8005ce2 <HAL_ADC_DeInit+0x1c2>
 8005b74:	42bb      	cmp	r3, r7
 8005b76:	f000 80b4 	beq.w	8005ce2 <HAL_ADC_DeInit+0x1c2>
 8005b7a:	f641 415d 	movw	r1, #7261	; 0x1c5d
 8005b7e:	4898      	ldr	r0, [pc, #608]	; (8005de0 <HAL_ADC_DeInit+0x2c0>)
 8005b80:	f009 faa2 	bl	800f0c8 <assert_failed>
 8005b84:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	f012 0f0c 	tst.w	r2, #12
 8005b8c:	d026      	beq.n	8005bdc <HAL_ADC_DeInit+0xbc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8005b8e:	68da      	ldr	r2, [r3, #12]
 8005b90:	0191      	lsls	r1, r2, #6
 8005b92:	d506      	bpl.n	8005ba2 <HAL_ADC_DeInit+0x82>
 8005b94:	69e2      	ldr	r2, [r4, #28]
 8005b96:	2a01      	cmp	r2, #1
 8005b98:	d103      	bne.n	8005ba2 <HAL_ADC_DeInit+0x82>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8005b9a:	69a2      	ldr	r2, [r4, #24]
 8005b9c:	2a01      	cmp	r2, #1
 8005b9e:	f000 80fe 	beq.w	8005d9e <HAL_ADC_DeInit+0x27e>
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	0750      	lsls	r0, r2, #29
 8005ba6:	d506      	bpl.n	8005bb6 <HAL_ADC_DeInit+0x96>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005ba8:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005baa:	0792      	lsls	r2, r2, #30
 8005bac:	d403      	bmi.n	8005bb6 <HAL_ADC_DeInit+0x96>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005bae:	689a      	ldr	r2, [r3, #8]
 8005bb0:	f042 0210 	orr.w	r2, r2, #16
 8005bb4:	609a      	str	r2, [r3, #8]

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005bb6:	689a      	ldr	r2, [r3, #8]
 8005bb8:	0715      	lsls	r5, r2, #28
 8005bba:	f100 809e 	bmi.w	8005cfa <HAL_ADC_DeInit+0x1da>

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005bbe:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005bc0:	f7ff fcf6 	bl	80055b0 <HAL_GetTick>
 8005bc4:	4606      	mov	r6, r0
 8005bc6:	e005      	b.n	8005bd4 <HAL_ADC_DeInit+0xb4>
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005bc8:	f7ff fcf2 	bl	80055b0 <HAL_GetTick>
 8005bcc:	1b80      	subs	r0, r0, r6
 8005bce:	280b      	cmp	r0, #11
 8005bd0:	f200 80ca 	bhi.w	8005d68 <HAL_ADC_DeInit+0x248>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8005bd4:	6823      	ldr	r3, [r4, #0]
 8005bd6:	689a      	ldr	r2, [r3, #8]
 8005bd8:	422a      	tst	r2, r5
 8005bda:	d1f5      	bne.n	8005bc8 <HAL_ADC_DeInit+0xa8>
    SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005be2:	60da      	str	r2, [r3, #12]
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005be4:	6898      	ldr	r0, [r3, #8]
 8005be6:	f000 0003 	and.w	r0, r0, #3
 8005bea:	2801      	cmp	r0, #1
 8005bec:	f000 808e 	beq.w	8005d0c <HAL_ADC_DeInit+0x1ec>
      hadc->State = HAL_ADC_STATE_READY;
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8005bf4:	685a      	ldr	r2, [r3, #4]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 8005bf6:	497b      	ldr	r1, [pc, #492]	; (8005de4 <HAL_ADC_DeInit+0x2c4>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 8005bf8:	4f7b      	ldr	r7, [pc, #492]	; (8005de8 <HAL_ADC_DeInit+0x2c8>)
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 8005bfa:	487c      	ldr	r0, [pc, #496]	; (8005dec <HAL_ADC_DeInit+0x2cc>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005bfc:	4e7c      	ldr	r6, [pc, #496]	; (8005df0 <HAL_ADC_DeInit+0x2d0>)
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8005bfe:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8005c02:	f022 0207 	bic.w	r2, r2, #7
 8005c06:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8005c08:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005c0c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0 | ADC_CR_ADCALDIF);
 8005c0e:	689d      	ldr	r5, [r3, #8]
 8005c10:	f025 45e0 	bic.w	r5, r5, #1879048192	; 0x70000000
 8005c14:	609d      	str	r5, [r3, #8]
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1);
 8005c16:	689d      	ldr	r5, [r3, #8]
 8005c18:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005c1c:	609d      	str	r5, [r3, #8]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 8005c1e:	68da      	ldr	r2, [r3, #12]
 8005c20:	4011      	ands	r1, r2
 8005c22:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 8005c24:	695a      	ldr	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8005c26:	4973      	ldr	r1, [pc, #460]	; (8005df4 <HAL_ADC_DeInit+0x2d4>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 8005c28:	403a      	ands	r2, r7
 8005c2a:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 | 
 8005c2c:	699a      	ldr	r2, [r3, #24]
 8005c2e:	f002 4278 	and.w	r2, r2, #4160749568	; 0xf8000000
 8005c32:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 8005c34:	6a1d      	ldr	r5, [r3, #32]
 8005c36:	f005 25f0 	and.w	r5, r5, #4026593280	; 0xf000f000
 8005c3a:	621d      	str	r5, [r3, #32]
    CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8005c3c:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8005c3e:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 8005c42:	625d      	str	r5, [r3, #36]	; 0x24
    CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 8005c44:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8005c46:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 8005c4a:	629d      	str	r5, [r3, #40]	; 0x28
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 8005c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c4e:	4010      	ands	r0, r2
 8005c50:	6318      	str	r0, [r3, #48]	; 0x30
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005c52:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8005c54:	4868      	ldr	r0, [pc, #416]	; (8005df8 <HAL_ADC_DeInit+0x2d8>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005c56:	4035      	ands	r5, r6
 8005c58:	635d      	str	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 | 
 8005c5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c5c:	4032      	ands	r2, r6
 8005c5e:	639a      	str	r2, [r3, #56]	; 0x38
    CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8005c60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c62:	f422 62fb 	bic.w	r2, r2, #2008	; 0x7d8
 8005c66:	f022 0207 	bic.w	r2, r2, #7
 8005c6a:	63da      	str	r2, [r3, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8005c6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005c6e:	400a      	ands	r2, r1
 8005c70:	661a      	str	r2, [r3, #96]	; 0x60
    CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8005c72:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005c74:	400a      	ands	r2, r1
 8005c76:	665a      	str	r2, [r3, #100]	; 0x64
    CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8005c78:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005c7a:	400a      	ands	r2, r1
 8005c7c:	669a      	str	r2, [r3, #104]	; 0x68
    CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8005c7e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005c80:	4011      	ands	r1, r2
 8005c82:	66d9      	str	r1, [r3, #108]	; 0x6c
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8005c84:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005c88:	4002      	ands	r2, r0
 8005c8a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8005c8e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005c92:	4002      	ands	r2, r0
 8005c94:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8005c98:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005c9c:	4002      	ands	r2, r0
 8005c9e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8005ca2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ca6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8005caa:	f022 127f 	bic.w	r2, r2, #8323199	; 0x7f007f
 8005cae:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005cb2:	d066      	beq.n	8005d82 <HAL_ADC_DeInit+0x262>
 8005cb4:	4a47      	ldr	r2, [pc, #284]	; (8005dd4 <HAL_ADC_DeInit+0x2b4>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d03a      	beq.n	8005d30 <HAL_ADC_DeInit+0x210>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005cba:	4947      	ldr	r1, [pc, #284]	; (8005dd8 <HAL_ADC_DeInit+0x2b8>)
 8005cbc:	428b      	cmp	r3, r1
 8005cbe:	d063      	beq.n	8005d88 <HAL_ADC_DeInit+0x268>
 8005cc0:	4a46      	ldr	r2, [pc, #280]	; (8005ddc <HAL_ADC_DeInit+0x2bc>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d061      	beq.n	8005d8a <HAL_ADC_DeInit+0x26a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	f002 0203 	and.w	r2, r2, #3
 8005ccc:	2a01      	cmp	r2, #1
 8005cce:	d102      	bne.n	8005cd6 <HAL_ADC_DeInit+0x1b6>
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	07df      	lsls	r7, r3, #31
 8005cd4:	d43d      	bmi.n	8005d52 <HAL_ADC_DeInit+0x232>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005cd6:	4849      	ldr	r0, [pc, #292]	; (8005dfc <HAL_ADC_DeInit+0x2dc>)
 8005cd8:	e037      	b.n	8005d4a <HAL_ADC_DeInit+0x22a>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005cda:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005cdc:	f042 0202 	orr.w	r2, r2, #2
 8005ce0:	6462      	str	r2, [r4, #68]	; 0x44
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8005ce2:	689a      	ldr	r2, [r3, #8]
 8005ce4:	f012 0f0c 	tst.w	r2, #12
 8005ce8:	f43f af78 	beq.w	8005bdc <HAL_ADC_DeInit+0xbc>
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	0191      	lsls	r1, r2, #6
 8005cf0:	f57f af57 	bpl.w	8005ba2 <HAL_ADC_DeInit+0x82>
 8005cf4:	e74e      	b.n	8005b94 <HAL_ADC_DeInit+0x74>
     return HAL_ERROR;
 8005cf6:	2001      	movs	r0, #1
}
 8005cf8:	4770      	bx	lr
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8005cfa:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005cfc:	0790      	lsls	r0, r2, #30
 8005cfe:	f53f af5e 	bmi.w	8005bbe <HAL_ADC_DeInit+0x9e>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8005d02:	689a      	ldr	r2, [r3, #8]
 8005d04:	f042 0220 	orr.w	r2, r2, #32
 8005d08:	609a      	str	r2, [r3, #8]
 8005d0a:	e758      	b.n	8005bbe <HAL_ADC_DeInit+0x9e>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	07d1      	lsls	r1, r2, #31
 8005d10:	f57f af6e 	bpl.w	8005bf0 <HAL_ADC_DeInit+0xd0>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005d14:	689a      	ldr	r2, [r3, #8]
 8005d16:	f002 020d 	and.w	r2, r2, #13
 8005d1a:	2a01      	cmp	r2, #1
 8005d1c:	d050      	beq.n	8005dc0 <HAL_ADC_DeInit+0x2a0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d1e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d20:	f043 0310 	orr.w	r3, r3, #16
 8005d24:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d26:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005d28:	f043 0301 	orr.w	r3, r3, #1
 8005d2c:	64a3      	str	r3, [r4, #72]	; 0x48
 8005d2e:	e017      	b.n	8005d60 <HAL_ADC_DeInit+0x240>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d30:	4833      	ldr	r0, [pc, #204]	; (8005e00 <HAL_ADC_DeInit+0x2e0>)
 8005d32:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005d36:	689a      	ldr	r2, [r3, #8]
 8005d38:	f002 0203 	and.w	r2, r2, #3
 8005d3c:	2a01      	cmp	r2, #1
 8005d3e:	d02a      	beq.n	8005d96 <HAL_ADC_DeInit+0x276>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET) )   )
 8005d40:	688b      	ldr	r3, [r1, #8]
 8005d42:	f003 0303 	and.w	r3, r3, #3
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d021      	beq.n	8005d8e <HAL_ADC_DeInit+0x26e>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_CKMODE |
 8005d4a:	6882      	ldr	r2, [r0, #8]
 8005d4c:	4b2d      	ldr	r3, [pc, #180]	; (8005e04 <HAL_ADC_DeInit+0x2e4>)
 8005d4e:	4013      	ands	r3, r2
 8005d50:	6083      	str	r3, [r0, #8]
    HAL_ADC_MspDeInit(hadc);
 8005d52:	4620      	mov	r0, r4
 8005d54:	f7ff fc36 	bl	80055c4 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005d58:	2300      	movs	r3, #0
 8005d5a:	64a3      	str	r3, [r4, #72]	; 0x48
    hadc->State = HAL_ADC_STATE_RESET;
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8005d60:	2300      	movs	r3, #0
 8005d62:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d68:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d6a:	f043 0310 	orr.w	r3, r3, #16
 8005d6e:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d70:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005d72:	f043 0301 	orr.w	r3, r3, #1
 8005d76:	64a3      	str	r3, [r4, #72]	; 0x48
  __HAL_UNLOCK(hadc);
 8005d78:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
 8005d7a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8005d7c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d82:	4914      	ldr	r1, [pc, #80]	; (8005dd4 <HAL_ADC_DeInit+0x2b4>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d84:	481e      	ldr	r0, [pc, #120]	; (8005e00 <HAL_ADC_DeInit+0x2e0>)
 8005d86:	e7d6      	b.n	8005d36 <HAL_ADC_DeInit+0x216>
 8005d88:	4914      	ldr	r1, [pc, #80]	; (8005ddc <HAL_ADC_DeInit+0x2bc>)
 8005d8a:	481c      	ldr	r0, [pc, #112]	; (8005dfc <HAL_ADC_DeInit+0x2dc>)
 8005d8c:	e7d3      	b.n	8005d36 <HAL_ADC_DeInit+0x216>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET) )   )
 8005d8e:	680b      	ldr	r3, [r1, #0]
 8005d90:	07dd      	lsls	r5, r3, #31
 8005d92:	d4de      	bmi.n	8005d52 <HAL_ADC_DeInit+0x232>
 8005d94:	e7d9      	b.n	8005d4a <HAL_ADC_DeInit+0x22a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	07de      	lsls	r6, r3, #31
 8005d9a:	d4da      	bmi.n	8005d52 <HAL_ADC_DeInit+0x232>
 8005d9c:	e7d0      	b.n	8005d40 <HAL_ADC_DeInit+0x220>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	0652      	lsls	r2, r2, #25
 8005da2:	d406      	bmi.n	8005db2 <HAL_ADC_DeInit+0x292>
 8005da4:	4a18      	ldr	r2, [pc, #96]	; (8005e08 <HAL_ADC_DeInit+0x2e8>)
 8005da6:	e001      	b.n	8005dac <HAL_ADC_DeInit+0x28c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8005da8:	3a01      	subs	r2, #1
 8005daa:	d0dd      	beq.n	8005d68 <HAL_ADC_DeInit+0x248>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005dac:	6819      	ldr	r1, [r3, #0]
 8005dae:	064f      	lsls	r7, r1, #25
 8005db0:	d5fa      	bpl.n	8005da8 <HAL_ADC_DeInit+0x288>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005db2:	2240      	movs	r2, #64	; 0x40
 8005db4:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005db6:	689a      	ldr	r2, [r3, #8]
 8005db8:	0756      	lsls	r6, r2, #29
 8005dba:	d431      	bmi.n	8005e20 <HAL_ADC_DeInit+0x300>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005dbc:	2504      	movs	r5, #4
 8005dbe:	e6ff      	b.n	8005bc0 <HAL_ADC_DeInit+0xa0>
      __HAL_ADC_DISABLE(hadc);
 8005dc0:	689a      	ldr	r2, [r3, #8]
 8005dc2:	2103      	movs	r1, #3
 8005dc4:	f042 0202 	orr.w	r2, r2, #2
 8005dc8:	609a      	str	r2, [r3, #8]
 8005dca:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005dcc:	f7ff fbf0 	bl	80055b0 <HAL_GetTick>
 8005dd0:	4605      	mov	r5, r0
 8005dd2:	e020      	b.n	8005e16 <HAL_ADC_DeInit+0x2f6>
 8005dd4:	50000100 	.word	0x50000100
 8005dd8:	50000400 	.word	0x50000400
 8005ddc:	50000500 	.word	0x50000500
 8005de0:	08014fd8 	.word	0x08014fd8
 8005de4:	80008004 	.word	0x80008004
 8005de8:	c0000007 	.word	0xc0000007
 8005dec:	e0820830 	.word	0xe0820830
 8005df0:	e0820820 	.word	0xe0820820
 8005df4:	03fff000 	.word	0x03fff000
 8005df8:	fff80000 	.word	0xfff80000
 8005dfc:	50000700 	.word	0x50000700
 8005e00:	50000300 	.word	0x50000300
 8005e04:	fe3c10e0 	.word	0xfe3c10e0
 8005e08:	00099400 	.word	0x00099400
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005e0c:	f7ff fbd0 	bl	80055b0 <HAL_GetTick>
 8005e10:	1b40      	subs	r0, r0, r5
 8005e12:	2802      	cmp	r0, #2
 8005e14:	d8a8      	bhi.n	8005d68 <HAL_ADC_DeInit+0x248>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	689a      	ldr	r2, [r3, #8]
 8005e1a:	07d2      	lsls	r2, r2, #31
 8005e1c:	d4f6      	bmi.n	8005e0c <HAL_ADC_DeInit+0x2ec>
 8005e1e:	e6e7      	b.n	8005bf0 <HAL_ADC_DeInit+0xd0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005e20:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005e22:	0791      	lsls	r1, r2, #30
 8005e24:	d4ca      	bmi.n	8005dbc <HAL_ADC_DeInit+0x29c>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005e26:	689a      	ldr	r2, [r3, #8]
 8005e28:	f042 0210 	orr.w	r2, r2, #16
 8005e2c:	609a      	str	r2, [r3, #8]
 8005e2e:	e7c5      	b.n	8005dbc <HAL_ADC_DeInit+0x29c>

08005e30 <HAL_ADC_Start>:
{
 8005e30:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005e32:	6803      	ldr	r3, [r0, #0]
 8005e34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8005e38:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005e3a:	d010      	beq.n	8005e5e <HAL_ADC_Start+0x2e>
 8005e3c:	4a65      	ldr	r2, [pc, #404]	; (8005fd4 <HAL_ADC_Start+0x1a4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00d      	beq.n	8005e5e <HAL_ADC_Start+0x2e>
 8005e42:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d009      	beq.n	8005e5e <HAL_ADC_Start+0x2e>
 8005e4a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d005      	beq.n	8005e5e <HAL_ADC_Start+0x2e>
 8005e52:	f240 41b9 	movw	r1, #1209	; 0x4b9
 8005e56:	4860      	ldr	r0, [pc, #384]	; (8005fd8 <HAL_ADC_Start+0x1a8>)
 8005e58:	f009 f936 	bl	800f0c8 <assert_failed>
 8005e5c:	6823      	ldr	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005e5e:	689a      	ldr	r2, [r3, #8]
 8005e60:	0750      	lsls	r0, r2, #29
 8005e62:	d41c      	bmi.n	8005e9e <HAL_ADC_Start+0x6e>
    __HAL_LOCK(hadc);
 8005e64:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8005e68:	2a01      	cmp	r2, #1
 8005e6a:	d018      	beq.n	8005e9e <HAL_ADC_Start+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005e6c:	689a      	ldr	r2, [r3, #8]
    __HAL_LOCK(hadc);
 8005e6e:	2101      	movs	r1, #1
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005e70:	f002 0203 	and.w	r2, r2, #3
 8005e74:	428a      	cmp	r2, r1
    __HAL_LOCK(hadc);
 8005e76:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005e7a:	d012      	beq.n	8005ea2 <HAL_ADC_Start+0x72>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005e7c:	6899      	ldr	r1, [r3, #8]
 8005e7e:	4a57      	ldr	r2, [pc, #348]	; (8005fdc <HAL_ADC_Start+0x1ac>)
 8005e80:	4211      	tst	r1, r2
 8005e82:	d068      	beq.n	8005f56 <HAL_ADC_Start+0x126>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e84:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005e86:	f043 0310 	orr.w	r3, r3, #16
 8005e8a:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005e8e:	f043 0301 	orr.w	r3, r3, #1
 8005e92:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8005e94:	2300      	movs	r3, #0
 8005e96:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005e9a:	2001      	movs	r0, #1
}
 8005e9c:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 8005e9e:	2002      	movs	r0, #2
}
 8005ea0:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	07d1      	lsls	r1, r2, #31
 8005ea6:	d5e9      	bpl.n	8005e7c <HAL_ADC_Start+0x4c>
      ADC_STATE_CLR_SET(hadc->State,
 8005ea8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005eaa:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8005eae:	f022 0201 	bic.w	r2, r2, #1
 8005eb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 8005eba:	6462      	str	r2, [r4, #68]	; 0x44
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005ebc:	d012      	beq.n	8005ee4 <HAL_ADC_Start+0xb4>
 8005ebe:	4a45      	ldr	r2, [pc, #276]	; (8005fd4 <HAL_ADC_Start+0x1a4>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d075      	beq.n	8005fb0 <HAL_ADC_Start+0x180>
 8005ec4:	4a46      	ldr	r2, [pc, #280]	; (8005fe0 <HAL_ADC_Start+0x1b0>)
 8005ec6:	6892      	ldr	r2, [r2, #8]
 8005ec8:	06d1      	lsls	r1, r2, #27
 8005eca:	d00d      	beq.n	8005ee8 <HAL_ADC_Start+0xb8>
 8005ecc:	4945      	ldr	r1, [pc, #276]	; (8005fe4 <HAL_ADC_Start+0x1b4>)
 8005ece:	428b      	cmp	r3, r1
 8005ed0:	d00a      	beq.n	8005ee8 <HAL_ADC_Start+0xb8>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005ed2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005ed4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005ed8:	6462      	str	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005eda:	68ca      	ldr	r2, [r1, #12]
 8005edc:	f3c2 6240 	ubfx	r2, r2, #25, #1
 8005ee0:	b17a      	cbz	r2, 8005f02 <HAL_ADC_Start+0xd2>
 8005ee2:	e008      	b.n	8005ef6 <HAL_ADC_Start+0xc6>
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005ee4:	4a40      	ldr	r2, [pc, #256]	; (8005fe8 <HAL_ADC_Start+0x1b8>)
 8005ee6:	6892      	ldr	r2, [r2, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005ee8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005eea:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005eee:	6462      	str	r2, [r4, #68]	; 0x44
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8005ef0:	68da      	ldr	r2, [r3, #12]
 8005ef2:	0192      	lsls	r2, r2, #6
 8005ef4:	d505      	bpl.n	8005f02 <HAL_ADC_Start+0xd2>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005ef6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005ef8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005efc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f00:	6462      	str	r2, [r4, #68]	; 0x44
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005f02:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005f04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005f08:	bf1c      	itt	ne
 8005f0a:	6ca2      	ldrne	r2, [r4, #72]	; 0x48
 8005f0c:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8005f10:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8005f12:	2000      	movs	r0, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005f14:	221c      	movs	r2, #28
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      __HAL_UNLOCK(hadc);
 8005f1a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005f1e:	601a      	str	r2, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005f20:	d02b      	beq.n	8005f7a <HAL_ADC_Start+0x14a>
 8005f22:	4a2c      	ldr	r2, [pc, #176]	; (8005fd4 <HAL_ADC_Start+0x1a4>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d033      	beq.n	8005f90 <HAL_ADC_Start+0x160>
 8005f28:	4a2d      	ldr	r2, [pc, #180]	; (8005fe0 <HAL_ADC_Start+0x1b0>)
 8005f2a:	6891      	ldr	r1, [r2, #8]
 8005f2c:	06cc      	lsls	r4, r1, #27
 8005f2e:	d00c      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
 8005f30:	6891      	ldr	r1, [r2, #8]
 8005f32:	f001 011f 	and.w	r1, r1, #31
 8005f36:	2905      	cmp	r1, #5
 8005f38:	d007      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
 8005f3a:	6892      	ldr	r2, [r2, #8]
 8005f3c:	f002 021f 	and.w	r2, r2, #31
 8005f40:	2a09      	cmp	r2, #9
 8005f42:	d002      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
 8005f44:	4a27      	ldr	r2, [pc, #156]	; (8005fe4 <HAL_ADC_Start+0x1b4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d1a8      	bne.n	8005e9c <HAL_ADC_Start+0x6c>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8005f4a:	689a      	ldr	r2, [r3, #8]
 8005f4c:	f042 0204 	orr.w	r2, r2, #4
 8005f50:	609a      	str	r2, [r3, #8]
    tmp_hal_status = ADC_Enable(hadc);
 8005f52:	2000      	movs	r0, #0
}
 8005f54:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8005f56:	689a      	ldr	r2, [r3, #8]
 8005f58:	f042 0201 	orr.w	r2, r2, #1
 8005f5c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8005f5e:	f7ff fb27 	bl	80055b0 <HAL_GetTick>
 8005f62:	4605      	mov	r5, r0
 8005f64:	e004      	b.n	8005f70 <HAL_ADC_Start+0x140>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005f66:	f7ff fb23 	bl	80055b0 <HAL_GetTick>
 8005f6a:	1b40      	subs	r0, r0, r5
 8005f6c:	2802      	cmp	r0, #2
 8005f6e:	d889      	bhi.n	8005e84 <HAL_ADC_Start+0x54>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	07d2      	lsls	r2, r2, #31
 8005f76:	d5f6      	bpl.n	8005f66 <HAL_ADC_Start+0x136>
 8005f78:	e796      	b.n	8005ea8 <HAL_ADC_Start+0x78>
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005f7a:	4a1b      	ldr	r2, [pc, #108]	; (8005fe8 <HAL_ADC_Start+0x1b8>)
 8005f7c:	6891      	ldr	r1, [r2, #8]
 8005f7e:	06c9      	lsls	r1, r1, #27
 8005f80:	d0e3      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
 8005f82:	6891      	ldr	r1, [r2, #8]
 8005f84:	f001 011f 	and.w	r1, r1, #31
 8005f88:	2905      	cmp	r1, #5
 8005f8a:	d0de      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
 8005f8c:	6892      	ldr	r2, [r2, #8]
 8005f8e:	e7dc      	b.n	8005f4a <HAL_ADC_Start+0x11a>
 8005f90:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8005f94:	6891      	ldr	r1, [r2, #8]
 8005f96:	06cd      	lsls	r5, r1, #27
 8005f98:	d0d7      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
 8005f9a:	6891      	ldr	r1, [r2, #8]
 8005f9c:	f001 011f 	and.w	r1, r1, #31
 8005fa0:	2905      	cmp	r1, #5
 8005fa2:	d0d2      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
 8005fa4:	6892      	ldr	r2, [r2, #8]
 8005fa6:	f002 021f 	and.w	r2, r2, #31
 8005faa:	2a09      	cmp	r2, #9
 8005fac:	d0cd      	beq.n	8005f4a <HAL_ADC_Start+0x11a>
}
 8005fae:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005fb0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8005fb4:	6892      	ldr	r2, [r2, #8]
 8005fb6:	06d0      	lsls	r0, r2, #27
 8005fb8:	d096      	beq.n	8005ee8 <HAL_ADC_Start+0xb8>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005fba:	6c62      	ldr	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005fbc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005fc0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005fc4:	6462      	str	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005fc6:	68ca      	ldr	r2, [r1, #12]
 8005fc8:	f3c2 6240 	ubfx	r2, r2, #25, #1
 8005fcc:	2a00      	cmp	r2, #0
 8005fce:	d098      	beq.n	8005f02 <HAL_ADC_Start+0xd2>
 8005fd0:	e791      	b.n	8005ef6 <HAL_ADC_Start+0xc6>
 8005fd2:	bf00      	nop
 8005fd4:	50000100 	.word	0x50000100
 8005fd8:	08014fd8 	.word	0x08014fd8
 8005fdc:	8000003f 	.word	0x8000003f
 8005fe0:	50000700 	.word	0x50000700
 8005fe4:	50000400 	.word	0x50000400
 8005fe8:	50000300 	.word	0x50000300

08005fec <HAL_ADC_Start_DMA>:
{
 8005fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fee:	460e      	mov	r6, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005ff0:	6801      	ldr	r1, [r0, #0]
 8005ff2:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
{
 8005ff6:	4604      	mov	r4, r0
 8005ff8:	4617      	mov	r7, r2
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005ffa:	d010      	beq.n	800601e <HAL_ADC_Start_DMA+0x32>
 8005ffc:	4b62      	ldr	r3, [pc, #392]	; (8006188 <HAL_ADC_Start_DMA+0x19c>)
 8005ffe:	4299      	cmp	r1, r3
 8006000:	d00d      	beq.n	800601e <HAL_ADC_Start_DMA+0x32>
 8006002:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006006:	4299      	cmp	r1, r3
 8006008:	d009      	beq.n	800601e <HAL_ADC_Start_DMA+0x32>
 800600a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800600e:	4299      	cmp	r1, r3
 8006010:	d005      	beq.n	800601e <HAL_ADC_Start_DMA+0x32>
 8006012:	f640 1128 	movw	r1, #2344	; 0x928
 8006016:	485d      	ldr	r0, [pc, #372]	; (800618c <HAL_ADC_Start_DMA+0x1a0>)
 8006018:	f009 f856 	bl	800f0c8 <assert_failed>
 800601c:	6821      	ldr	r1, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800601e:	688b      	ldr	r3, [r1, #8]
 8006020:	0758      	lsls	r0, r3, #29
 8006022:	d434      	bmi.n	800608e <HAL_ADC_Start_DMA+0xa2>
    __HAL_LOCK(hadc);
 8006024:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8006028:	2b01      	cmp	r3, #1
 800602a:	d030      	beq.n	800608e <HAL_ADC_Start_DMA+0xa2>
 800602c:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800602e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
    __HAL_LOCK(hadc);
 8006032:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8006036:	d00f      	beq.n	8006058 <HAL_ADC_Start_DMA+0x6c>
 8006038:	4b53      	ldr	r3, [pc, #332]	; (8006188 <HAL_ADC_Start_DMA+0x19c>)
 800603a:	4299      	cmp	r1, r3
 800603c:	d00c      	beq.n	8006058 <HAL_ADC_Start_DMA+0x6c>
 800603e:	4b54      	ldr	r3, [pc, #336]	; (8006190 <HAL_ADC_Start_DMA+0x1a4>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f013 0f1f 	tst.w	r3, #31
 8006046:	bf0c      	ite	eq
 8006048:	2301      	moveq	r3, #1
 800604a:	2300      	movne	r3, #0
 800604c:	b96b      	cbnz	r3, 800606a <HAL_ADC_Start_DMA+0x7e>
        __HAL_UNLOCK(hadc);
 800604e:	2300      	movs	r3, #0
 8006050:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006054:	2001      	movs	r0, #1
}
 8006056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8006058:	4b4e      	ldr	r3, [pc, #312]	; (8006194 <HAL_ADC_Start_DMA+0x1a8>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f013 0f1f 	tst.w	r3, #31
 8006060:	bf0c      	ite	eq
 8006062:	2301      	moveq	r3, #1
 8006064:	2300      	movne	r3, #0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d0f1      	beq.n	800604e <HAL_ADC_Start_DMA+0x62>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800606a:	688b      	ldr	r3, [r1, #8]
 800606c:	f003 0303 	and.w	r3, r3, #3
 8006070:	2b01      	cmp	r3, #1
 8006072:	d00e      	beq.n	8006092 <HAL_ADC_Start_DMA+0xa6>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8006074:	688a      	ldr	r2, [r1, #8]
 8006076:	4b48      	ldr	r3, [pc, #288]	; (8006198 <HAL_ADC_Start_DMA+0x1ac>)
 8006078:	421a      	tst	r2, r3
 800607a:	d05a      	beq.n	8006132 <HAL_ADC_Start_DMA+0x146>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800607c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800607e:	f043 0310 	orr.w	r3, r3, #16
 8006082:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006084:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006086:	f043 0301 	orr.w	r3, r3, #1
 800608a:	64a3      	str	r3, [r4, #72]	; 0x48
 800608c:	e7df      	b.n	800604e <HAL_ADC_Start_DMA+0x62>
    tmp_hal_status = HAL_BUSY;
 800608e:	2002      	movs	r0, #2
}
 8006090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006092:	680b      	ldr	r3, [r1, #0]
 8006094:	07da      	lsls	r2, r3, #31
 8006096:	d5ed      	bpl.n	8006074 <HAL_ADC_Start_DMA+0x88>
        ADC_STATE_CLR_SET(hadc->State,
 8006098:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800609a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800609e:	f023 0301 	bic.w	r3, r3, #1
 80060a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80060a6:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 80060aa:	6463      	str	r3, [r4, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80060ac:	d062      	beq.n	8006174 <HAL_ADC_Start_DMA+0x188>
 80060ae:	4b36      	ldr	r3, [pc, #216]	; (8006188 <HAL_ADC_Start_DMA+0x19c>)
 80060b0:	4299      	cmp	r1, r3
 80060b2:	d050      	beq.n	8006156 <HAL_ADC_Start_DMA+0x16a>
 80060b4:	4b36      	ldr	r3, [pc, #216]	; (8006190 <HAL_ADC_Start_DMA+0x1a4>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	06da      	lsls	r2, r3, #27
 80060ba:	d05d      	beq.n	8006178 <HAL_ADC_Start_DMA+0x18c>
 80060bc:	4a37      	ldr	r2, [pc, #220]	; (800619c <HAL_ADC_Start_DMA+0x1b0>)
 80060be:	4291      	cmp	r1, r2
 80060c0:	d05a      	beq.n	8006178 <HAL_ADC_Start_DMA+0x18c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80060c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80060c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80060c8:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80060ca:	68d3      	ldr	r3, [r2, #12]
 80060cc:	f3c3 6340 	ubfx	r3, r3, #25, #1
 80060d0:	b12b      	cbz	r3, 80060de <HAL_ADC_Start_DMA+0xf2>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80060d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80060d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80060d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80060dc:	6463      	str	r3, [r4, #68]	; 0x44
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80060de:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80060e0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80060e2:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 80061a8 <HAL_ADC_Start_DMA+0x1bc>
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80060e6:	4a2e      	ldr	r2, [pc, #184]	; (80061a0 <HAL_ADC_Start_DMA+0x1b4>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80060e8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80060ec:	bf1c      	itt	ne
 80060ee:	6ca3      	ldrne	r3, [r4, #72]	; 0x48
 80060f0:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80060f4:	64a3      	str	r3, [r4, #72]	; 0x48
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80060f6:	4b2b      	ldr	r3, [pc, #172]	; (80061a4 <HAL_ADC_Start_DMA+0x1b8>)
        __HAL_UNLOCK(hadc);
 80060f8:	2500      	movs	r5, #0
 80060fa:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80060fe:	e9c0 c30a 	strd	ip, r3, [r0, #40]	; 0x28
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006102:	231c      	movs	r3, #28
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006104:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006106:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006108:	684b      	ldr	r3, [r1, #4]
 800610a:	f043 0310 	orr.w	r3, r3, #16
 800610e:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006110:	68cb      	ldr	r3, [r1, #12]
 8006112:	f043 0c01 	orr.w	ip, r3, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006116:	4632      	mov	r2, r6
 8006118:	463b      	mov	r3, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800611a:	f8c1 c00c 	str.w	ip, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800611e:	3140      	adds	r1, #64	; 0x40
 8006120:	f001 fa12 	bl	8007548 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8006124:	6822      	ldr	r2, [r4, #0]
 8006126:	6893      	ldr	r3, [r2, #8]
 8006128:	f043 0304 	orr.w	r3, r3, #4
      tmp_hal_status = ADC_Enable(hadc);
 800612c:	4628      	mov	r0, r5
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800612e:	6093      	str	r3, [r2, #8]
}
 8006130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_ADC_ENABLE(hadc);
 8006132:	688b      	ldr	r3, [r1, #8]
 8006134:	f043 0301 	orr.w	r3, r3, #1
 8006138:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();  
 800613a:	f7ff fa39 	bl	80055b0 <HAL_GetTick>
 800613e:	4605      	mov	r5, r0
 8006140:	e004      	b.n	800614c <HAL_ADC_Start_DMA+0x160>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006142:	f7ff fa35 	bl	80055b0 <HAL_GetTick>
 8006146:	1b40      	subs	r0, r0, r5
 8006148:	2802      	cmp	r0, #2
 800614a:	d897      	bhi.n	800607c <HAL_ADC_Start_DMA+0x90>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800614c:	6821      	ldr	r1, [r4, #0]
 800614e:	680b      	ldr	r3, [r1, #0]
 8006150:	07db      	lsls	r3, r3, #31
 8006152:	d5f6      	bpl.n	8006142 <HAL_ADC_Start_DMA+0x156>
 8006154:	e7a0      	b.n	8006098 <HAL_ADC_Start_DMA+0xac>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006156:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	06d8      	lsls	r0, r3, #27
 800615e:	d00b      	beq.n	8006178 <HAL_ADC_Start_DMA+0x18c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006160:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006162:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006166:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800616a:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800616c:	68d3      	ldr	r3, [r2, #12]
 800616e:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8006172:	e7ad      	b.n	80060d0 <HAL_ADC_Start_DMA+0xe4>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006174:	4b07      	ldr	r3, [pc, #28]	; (8006194 <HAL_ADC_Start_DMA+0x1a8>)
 8006176:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006178:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800617a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800617e:	6463      	str	r3, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8006180:	68cb      	ldr	r3, [r1, #12]
 8006182:	019b      	lsls	r3, r3, #6
 8006184:	d5ab      	bpl.n	80060de <HAL_ADC_Start_DMA+0xf2>
 8006186:	e7a4      	b.n	80060d2 <HAL_ADC_Start_DMA+0xe6>
 8006188:	50000100 	.word	0x50000100
 800618c:	08014fd8 	.word	0x08014fd8
 8006190:	50000700 	.word	0x50000700
 8006194:	50000300 	.word	0x50000300
 8006198:	8000003f 	.word	0x8000003f
 800619c:	50000400 	.word	0x50000400
 80061a0:	080055d5 	.word	0x080055d5
 80061a4:	080055ed 	.word	0x080055ed
 80061a8:	080055f5 	.word	0x080055f5

080061ac <HAL_ADC_Stop_DMA>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80061ac:	6803      	ldr	r3, [r0, #0]
 80061ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{  
 80061b2:	b570      	push	{r4, r5, r6, lr}
 80061b4:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80061b6:	d00f      	beq.n	80061d8 <HAL_ADC_Stop_DMA+0x2c>
 80061b8:	4a7c      	ldr	r2, [pc, #496]	; (80063ac <HAL_ADC_Stop_DMA+0x200>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d00c      	beq.n	80061d8 <HAL_ADC_Stop_DMA+0x2c>
 80061be:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d008      	beq.n	80061d8 <HAL_ADC_Stop_DMA+0x2c>
 80061c6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d004      	beq.n	80061d8 <HAL_ADC_Stop_DMA+0x2c>
 80061ce:	f640 2137 	movw	r1, #2615	; 0xa37
 80061d2:	4877      	ldr	r0, [pc, #476]	; (80063b0 <HAL_ADC_Stop_DMA+0x204>)
 80061d4:	f008 ff78 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hadc);
 80061d8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d060      	beq.n	80062a2 <HAL_ADC_Stop_DMA+0xf6>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80061e0:	6823      	ldr	r3, [r4, #0]
  __HAL_LOCK(hadc);
 80061e2:	2201      	movs	r2, #1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80061e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 80061e8:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80061ec:	d010      	beq.n	8006210 <HAL_ADC_Stop_DMA+0x64>
 80061ee:	4a6f      	ldr	r2, [pc, #444]	; (80063ac <HAL_ADC_Stop_DMA+0x200>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d00d      	beq.n	8006210 <HAL_ADC_Stop_DMA+0x64>
 80061f4:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d009      	beq.n	8006210 <HAL_ADC_Stop_DMA+0x64>
 80061fc:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006200:	4293      	cmp	r3, r2
 8006202:	d005      	beq.n	8006210 <HAL_ADC_Stop_DMA+0x64>
 8006204:	f641 415d 	movw	r1, #7261	; 0x1c5d
 8006208:	4869      	ldr	r0, [pc, #420]	; (80063b0 <HAL_ADC_Stop_DMA+0x204>)
 800620a:	f008 ff5d 	bl	800f0c8 <assert_failed>
 800620e:	6823      	ldr	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8006210:	689a      	ldr	r2, [r3, #8]
 8006212:	f012 0f0c 	tst.w	r2, #12
 8006216:	d024      	beq.n	8006262 <HAL_ADC_Stop_DMA+0xb6>
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8006218:	68da      	ldr	r2, [r3, #12]
 800621a:	0195      	lsls	r5, r2, #6
 800621c:	d506      	bpl.n	800622c <HAL_ADC_Stop_DMA+0x80>
 800621e:	69e2      	ldr	r2, [r4, #28]
 8006220:	2a01      	cmp	r2, #1
 8006222:	d103      	bne.n	800622c <HAL_ADC_Stop_DMA+0x80>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8006224:	69a2      	ldr	r2, [r4, #24]
 8006226:	2a01      	cmp	r2, #1
 8006228:	f000 8081 	beq.w	800632e <HAL_ADC_Stop_DMA+0x182>
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	0750      	lsls	r0, r2, #29
 8006230:	d506      	bpl.n	8006240 <HAL_ADC_Stop_DMA+0x94>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8006232:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006234:	0792      	lsls	r2, r2, #30
 8006236:	d403      	bmi.n	8006240 <HAL_ADC_Stop_DMA+0x94>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	f042 0210 	orr.w	r2, r2, #16
 800623e:	609a      	str	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8006240:	689a      	ldr	r2, [r3, #8]
 8006242:	0716      	lsls	r6, r2, #28
 8006244:	d430      	bmi.n	80062a8 <HAL_ADC_Stop_DMA+0xfc>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006246:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 8006248:	f7ff f9b2 	bl	80055b0 <HAL_GetTick>
 800624c:	4606      	mov	r6, r0
 800624e:	e004      	b.n	800625a <HAL_ADC_Stop_DMA+0xae>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006250:	f7ff f9ae 	bl	80055b0 <HAL_GetTick>
 8006254:	1b80      	subs	r0, r0, r6
 8006256:	280b      	cmp	r0, #11
 8006258:	d85f      	bhi.n	800631a <HAL_ADC_Stop_DMA+0x16e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800625a:	6823      	ldr	r3, [r4, #0]
 800625c:	689a      	ldr	r2, [r3, #8]
 800625e:	422a      	tst	r2, r5
 8006260:	d1f6      	bne.n	8006250 <HAL_ADC_Stop_DMA+0xa4>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006262:	68da      	ldr	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8006264:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006266:	f022 0201 	bic.w	r2, r2, #1
 800626a:	60da      	str	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800626c:	f001 f9c6 	bl	80075fc <HAL_DMA_Abort>
    if (tmp_hal_status != HAL_OK)
 8006270:	4605      	mov	r5, r0
 8006272:	bb08      	cbnz	r0, 80062b8 <HAL_ADC_Stop_DMA+0x10c>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8006274:	6823      	ldr	r3, [r4, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	f022 0210 	bic.w	r2, r2, #16
 800627c:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 800627e:	689a      	ldr	r2, [r3, #8]
 8006280:	f002 0203 	and.w	r2, r2, #3
 8006284:	2a01      	cmp	r2, #1
 8006286:	d063      	beq.n	8006350 <HAL_ADC_Stop_DMA+0x1a4>
      ADC_STATE_CLR_SET(hadc->State,
 8006288:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800628a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800628e:	f023 0301 	bic.w	r3, r3, #1
 8006292:	f043 0301 	orr.w	r3, r3, #1
 8006296:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8006298:	2300      	movs	r3, #0
 800629a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 800629e:	4628      	mov	r0, r5
 80062a0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 80062a2:	2502      	movs	r5, #2
}
 80062a4:	4628      	mov	r0, r5
 80062a6:	bd70      	pop	{r4, r5, r6, pc}
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80062a8:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80062aa:	0795      	lsls	r5, r2, #30
 80062ac:	d4cb      	bmi.n	8006246 <HAL_ADC_Stop_DMA+0x9a>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	f042 0220 	orr.w	r2, r2, #32
 80062b4:	609a      	str	r2, [r3, #8]
 80062b6:	e7c6      	b.n	8006246 <HAL_ADC_Stop_DMA+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80062b8:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80062ba:	6823      	ldr	r3, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80062bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062c0:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80062c2:	685a      	ldr	r2, [r3, #4]
 80062c4:	f022 0210 	bic.w	r2, r2, #16
 80062c8:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 80062ca:	689a      	ldr	r2, [r3, #8]
 80062cc:	f002 0203 	and.w	r2, r2, #3
 80062d0:	2a01      	cmp	r2, #1
 80062d2:	d1e1      	bne.n	8006298 <HAL_ADC_Stop_DMA+0xec>
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	07d2      	lsls	r2, r2, #31
 80062d8:	d5de      	bpl.n	8006298 <HAL_ADC_Stop_DMA+0xec>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80062da:	689a      	ldr	r2, [r3, #8]
 80062dc:	f002 020d 	and.w	r2, r2, #13
 80062e0:	2a01      	cmp	r2, #1
 80062e2:	d047      	beq.n	8006374 <HAL_ADC_Stop_DMA+0x1c8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80062e6:	f043 0310 	orr.w	r3, r3, #16
 80062ea:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80062ee:	f043 0301 	orr.w	r3, r3, #1
 80062f2:	64a3      	str	r3, [r4, #72]	; 0x48
 80062f4:	e7d0      	b.n	8006298 <HAL_ADC_Stop_DMA+0xec>
      __HAL_ADC_DISABLE(hadc);
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	2103      	movs	r1, #3
 80062fa:	f042 0202 	orr.w	r2, r2, #2
 80062fe:	609a      	str	r2, [r3, #8]
 8006300:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8006302:	f7ff f955 	bl	80055b0 <HAL_GetTick>
 8006306:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006308:	6823      	ldr	r3, [r4, #0]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	07d9      	lsls	r1, r3, #31
 800630e:	d5bb      	bpl.n	8006288 <HAL_ADC_Stop_DMA+0xdc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006310:	f7ff f94e 	bl	80055b0 <HAL_GetTick>
 8006314:	1b80      	subs	r0, r0, r6
 8006316:	2802      	cmp	r0, #2
 8006318:	d9f6      	bls.n	8006308 <HAL_ADC_Stop_DMA+0x15c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800631a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800631c:	f043 0310 	orr.w	r3, r3, #16
 8006320:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006322:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006324:	f043 0301 	orr.w	r3, r3, #1
 8006328:	64a3      	str	r3, [r4, #72]	; 0x48
 800632a:	2501      	movs	r5, #1
 800632c:	e7b4      	b.n	8006298 <HAL_ADC_Stop_DMA+0xec>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	0650      	lsls	r0, r2, #25
 8006332:	d406      	bmi.n	8006342 <HAL_ADC_Stop_DMA+0x196>
 8006334:	4a1f      	ldr	r2, [pc, #124]	; (80063b4 <HAL_ADC_Stop_DMA+0x208>)
 8006336:	e001      	b.n	800633c <HAL_ADC_Stop_DMA+0x190>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8006338:	3a01      	subs	r2, #1
 800633a:	d0ee      	beq.n	800631a <HAL_ADC_Stop_DMA+0x16e>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800633c:	6819      	ldr	r1, [r3, #0]
 800633e:	0649      	lsls	r1, r1, #25
 8006340:	d5fa      	bpl.n	8006338 <HAL_ADC_Stop_DMA+0x18c>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006342:	2240      	movs	r2, #64	; 0x40
 8006344:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006346:	689a      	ldr	r2, [r3, #8]
 8006348:	0752      	lsls	r2, r2, #29
 800634a:	d427      	bmi.n	800639c <HAL_ADC_Stop_DMA+0x1f0>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800634c:	2504      	movs	r5, #4
 800634e:	e77b      	b.n	8006248 <HAL_ADC_Stop_DMA+0x9c>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8006350:	6819      	ldr	r1, [r3, #0]
 8006352:	07c8      	lsls	r0, r1, #31
 8006354:	d598      	bpl.n	8006288 <HAL_ADC_Stop_DMA+0xdc>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8006356:	6899      	ldr	r1, [r3, #8]
 8006358:	f001 010d 	and.w	r1, r1, #13
 800635c:	2901      	cmp	r1, #1
 800635e:	d0ca      	beq.n	80062f6 <HAL_ADC_Stop_DMA+0x14a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006360:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006362:	f043 0310 	orr.w	r3, r3, #16
 8006366:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006368:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800636a:	f043 0301 	orr.w	r3, r3, #1
      return HAL_ERROR;
 800636e:	4615      	mov	r5, r2
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006370:	64a3      	str	r3, [r4, #72]	; 0x48
 8006372:	e791      	b.n	8006298 <HAL_ADC_Stop_DMA+0xec>
      __HAL_ADC_DISABLE(hadc);
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	2103      	movs	r1, #3
 8006378:	f042 0202 	orr.w	r2, r2, #2
 800637c:	609a      	str	r2, [r3, #8]
 800637e:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8006380:	f7ff f916 	bl	80055b0 <HAL_GetTick>
 8006384:	4606      	mov	r6, r0
 8006386:	e004      	b.n	8006392 <HAL_ADC_Stop_DMA+0x1e6>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006388:	f7ff f912 	bl	80055b0 <HAL_GetTick>
 800638c:	1b80      	subs	r0, r0, r6
 800638e:	2802      	cmp	r0, #2
 8006390:	d8a8      	bhi.n	80062e4 <HAL_ADC_Stop_DMA+0x138>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006392:	6823      	ldr	r3, [r4, #0]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	07db      	lsls	r3, r3, #31
 8006398:	d4f6      	bmi.n	8006388 <HAL_ADC_Stop_DMA+0x1dc>
 800639a:	e77d      	b.n	8006298 <HAL_ADC_Stop_DMA+0xec>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 800639c:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800639e:	0791      	lsls	r1, r2, #30
 80063a0:	d4d4      	bmi.n	800634c <HAL_ADC_Stop_DMA+0x1a0>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80063a2:	689a      	ldr	r2, [r3, #8]
 80063a4:	f042 0210 	orr.w	r2, r2, #16
 80063a8:	609a      	str	r2, [r3, #8]
 80063aa:	e7cf      	b.n	800634c <HAL_ADC_Stop_DMA+0x1a0>
 80063ac:	50000100 	.word	0x50000100
 80063b0:	08014fd8 	.word	0x08014fd8
 80063b4:	00099400 	.word	0x00099400

080063b8 <HAL_ADCEx_Calibration_Start>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80063b8:	6803      	ldr	r3, [r0, #0]
 80063ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80063be:	b570      	push	{r4, r5, r6, lr}
 80063c0:	4604      	mov	r4, r0
 80063c2:	460d      	mov	r5, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80063c4:	d00f      	beq.n	80063e6 <HAL_ADCEx_Calibration_Start+0x2e>
 80063c6:	4a44      	ldr	r2, [pc, #272]	; (80064d8 <HAL_ADCEx_Calibration_Start+0x120>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d00c      	beq.n	80063e6 <HAL_ADCEx_Calibration_Start+0x2e>
 80063cc:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d008      	beq.n	80063e6 <HAL_ADCEx_Calibration_Start+0x2e>
 80063d4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80063d8:	4293      	cmp	r3, r2
 80063da:	d004      	beq.n	80063e6 <HAL_ADCEx_Calibration_Start+0x2e>
 80063dc:	f640 41b3 	movw	r1, #3251	; 0xcb3
 80063e0:	483e      	ldr	r0, [pc, #248]	; (80064dc <HAL_ADCEx_Calibration_Start+0x124>)
 80063e2:	f008 fe71 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 80063e6:	2d01      	cmp	r5, #1
 80063e8:	d904      	bls.n	80063f4 <HAL_ADCEx_Calibration_Start+0x3c>
 80063ea:	f640 41b4 	movw	r1, #3252	; 0xcb4
 80063ee:	483b      	ldr	r0, [pc, #236]	; (80064dc <HAL_ADCEx_Calibration_Start+0x124>)
 80063f0:	f008 fe6a 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hadc);
 80063f4:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d041      	beq.n	8006480 <HAL_ADCEx_Calibration_Start+0xc8>
  if (ADC_IS_ENABLE(hadc) != RESET )
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	6898      	ldr	r0, [r3, #8]
  __HAL_LOCK(hadc);
 8006400:	2201      	movs	r2, #1
  if (ADC_IS_ENABLE(hadc) != RESET )
 8006402:	f000 0003 	and.w	r0, r0, #3
 8006406:	4290      	cmp	r0, r2
  __HAL_LOCK(hadc);
 8006408:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  if (ADC_IS_ENABLE(hadc) != RESET )
 800640c:	d027      	beq.n	800645e <HAL_ADCEx_Calibration_Start+0xa6>
    hadc->State = HAL_ADC_STATE_READY;
 800640e:	2201      	movs	r2, #1
 8006410:	6462      	str	r2, [r4, #68]	; 0x44
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8006412:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006414:	2d01      	cmp	r5, #1
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8006416:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800641a:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800641c:	d103      	bne.n	8006426 <HAL_ADCEx_Calibration_Start+0x6e>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800641e:	689a      	ldr	r2, [r3, #8]
 8006420:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006424:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8006426:	689a      	ldr	r2, [r3, #8]
 8006428:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800642c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 800642e:	f7ff f8bf 	bl	80055b0 <HAL_GetTick>
 8006432:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8006434:	e004      	b.n	8006440 <HAL_ADCEx_Calibration_Start+0x88>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006436:	f7ff f8bb 	bl	80055b0 <HAL_GetTick>
 800643a:	1b40      	subs	r0, r0, r5
 800643c:	280a      	cmp	r0, #10
 800643e:	d821      	bhi.n	8006484 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	2b00      	cmp	r3, #0
 8006446:	dbf6      	blt.n	8006436 <HAL_ADCEx_Calibration_Start+0x7e>
    ADC_STATE_CLR_SET(hadc->State,
 8006448:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800644a:	f023 0303 	bic.w	r3, r3, #3
 800644e:	f043 0301 	orr.w	r3, r3, #1
 8006452:	6463      	str	r3, [r4, #68]	; 0x44
 8006454:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8006456:	2300      	movs	r3, #0
 8006458:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 800645c:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	07d1      	lsls	r1, r2, #31
 8006462:	d5d4      	bpl.n	800640e <HAL_ADCEx_Calibration_Start+0x56>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8006464:	689a      	ldr	r2, [r3, #8]
 8006466:	f002 020d 	and.w	r2, r2, #13
 800646a:	2a01      	cmp	r2, #1
 800646c:	d015      	beq.n	800649a <HAL_ADCEx_Calibration_Start+0xe2>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800646e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006470:	f043 0310 	orr.w	r3, r3, #16
 8006474:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006476:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006478:	f043 0301 	orr.w	r3, r3, #1
 800647c:	64a3      	str	r3, [r4, #72]	; 0x48
 800647e:	e7ea      	b.n	8006456 <HAL_ADCEx_Calibration_Start+0x9e>
  __HAL_LOCK(hadc);
 8006480:	2002      	movs	r0, #2
}
 8006482:	bd70      	pop	{r4, r5, r6, pc}
        ADC_STATE_CLR_SET(hadc->State,
 8006484:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006486:	f023 0312 	bic.w	r3, r3, #18
 800648a:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 800648e:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8006490:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8006492:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8006496:	2001      	movs	r0, #1
}
 8006498:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_ADC_DISABLE(hadc);
 800649a:	689a      	ldr	r2, [r3, #8]
 800649c:	2103      	movs	r1, #3
 800649e:	f042 0202 	orr.w	r2, r2, #2
 80064a2:	609a      	str	r2, [r3, #8]
 80064a4:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80064a6:	f7ff f883 	bl	80055b0 <HAL_GetTick>
 80064aa:	4606      	mov	r6, r0
 80064ac:	e004      	b.n	80064b8 <HAL_ADCEx_Calibration_Start+0x100>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80064ae:	f7ff f87f 	bl	80055b0 <HAL_GetTick>
 80064b2:	1b80      	subs	r0, r0, r6
 80064b4:	2802      	cmp	r0, #2
 80064b6:	d804      	bhi.n	80064c2 <HAL_ADCEx_Calibration_Start+0x10a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	689a      	ldr	r2, [r3, #8]
 80064bc:	07d2      	lsls	r2, r2, #31
 80064be:	d4f6      	bmi.n	80064ae <HAL_ADCEx_Calibration_Start+0xf6>
 80064c0:	e7a5      	b.n	800640e <HAL_ADCEx_Calibration_Start+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80064c4:	f043 0310 	orr.w	r3, r3, #16
 80064c8:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80064cc:	f043 0301 	orr.w	r3, r3, #1
 80064d0:	64a3      	str	r3, [r4, #72]	; 0x48
 80064d2:	2001      	movs	r0, #1
 80064d4:	e7bf      	b.n	8006456 <HAL_ADCEx_Calibration_Start+0x9e>
 80064d6:	bf00      	nop
 80064d8:	50000100 	.word	0x50000100
 80064dc:	08014fd8 	.word	0x08014fd8

080064e0 <HAL_ADCEx_MultiModeStart_DMA>:
{
 80064e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 80064e4:	6803      	ldr	r3, [r0, #0]
 80064e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80064ea:	b097      	sub	sp, #92	; 0x5c
 80064ec:	4604      	mov	r4, r0
 80064ee:	460e      	mov	r6, r1
 80064f0:	4617      	mov	r7, r2
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 80064f2:	d007      	beq.n	8006504 <HAL_ADCEx_MultiModeStart_DMA+0x24>
 80064f4:	4a6e      	ldr	r2, [pc, #440]	; (80066b0 <HAL_ADCEx_MultiModeStart_DMA+0x1d0>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d004      	beq.n	8006504 <HAL_ADCEx_MultiModeStart_DMA+0x24>
 80064fa:	f241 117f 	movw	r1, #4479	; 0x117f
 80064fe:	486d      	ldr	r0, [pc, #436]	; (80066b4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006500:	f008 fde2 	bl	800f0c8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006504:	69e3      	ldr	r3, [r4, #28]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d904      	bls.n	8006514 <HAL_ADCEx_MultiModeStart_DMA+0x34>
 800650a:	f44f 518c 	mov.w	r1, #4480	; 0x1180
 800650e:	4869      	ldr	r0, [pc, #420]	; (80066b4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006510:	f008 fdda 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8006514:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006516:	f433 6340 	bics.w	r3, r3, #3072	; 0xc00
 800651a:	d004      	beq.n	8006526 <HAL_ADCEx_MultiModeStart_DMA+0x46>
 800651c:	f241 1181 	movw	r1, #4481	; 0x1181
 8006520:	4864      	ldr	r0, [pc, #400]	; (80066b4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006522:	f008 fdd1 	bl	800f0c8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8006526:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006528:	2b01      	cmp	r3, #1
 800652a:	d904      	bls.n	8006536 <HAL_ADCEx_MultiModeStart_DMA+0x56>
 800652c:	f241 1182 	movw	r1, #4482	; 0x1182
 8006530:	4860      	ldr	r0, [pc, #384]	; (80066b4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006532:	f008 fdc9 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hadc);
 8006536:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800653a:	2b01      	cmp	r3, #1
 800653c:	d016      	beq.n	800656c <HAL_ADCEx_MultiModeStart_DMA+0x8c>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800653e:	6825      	ldr	r5, [r4, #0]
 8006540:	68ab      	ldr	r3, [r5, #8]
  __HAL_LOCK(hadc);
 8006542:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006544:	f013 0304 	ands.w	r3, r3, #4
  __HAL_LOCK(hadc);
 8006548:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800654c:	d10e      	bne.n	800656c <HAL_ADCEx_MultiModeStart_DMA+0x8c>
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800654e:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
 8006552:	d00f      	beq.n	8006574 <HAL_ADCEx_MultiModeStart_DMA+0x94>
 8006554:	4a56      	ldr	r2, [pc, #344]	; (80066b0 <HAL_ADCEx_MultiModeStart_DMA+0x1d0>)
 8006556:	4295      	cmp	r5, r2
 8006558:	d026      	beq.n	80065a8 <HAL_ADCEx_MultiModeStart_DMA+0xc8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800655a:	6c62      	ldr	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 800655c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006560:	f042 0220 	orr.w	r2, r2, #32
 8006564:	6462      	str	r2, [r4, #68]	; 0x44
}
 8006566:	b017      	add	sp, #92	; 0x5c
 8006568:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hadc);
 800656c:	2002      	movs	r0, #2
}
 800656e:	b017      	add	sp, #92	; 0x5c
 8006570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006574:	68ab      	ldr	r3, [r5, #8]
 8006576:	f8df 8154 	ldr.w	r8, [pc, #340]	; 80066cc <HAL_ADCEx_MultiModeStart_DMA+0x1ec>
 800657a:	f003 0303 	and.w	r3, r3, #3
 800657e:	2b01      	cmp	r3, #1
 8006580:	d019      	beq.n	80065b6 <HAL_ADCEx_MultiModeStart_DMA+0xd6>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8006582:	68aa      	ldr	r2, [r5, #8]
 8006584:	4b4c      	ldr	r3, [pc, #304]	; (80066b8 <HAL_ADCEx_MultiModeStart_DMA+0x1d8>)
 8006586:	421a      	tst	r2, r3
 8006588:	d02c      	beq.n	80065e4 <HAL_ADCEx_MultiModeStart_DMA+0x104>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800658a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800658c:	f043 0310 	orr.w	r3, r3, #16
 8006590:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006592:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006594:	f043 0301 	orr.w	r3, r3, #1
 8006598:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 800659a:	2300      	movs	r3, #0
 800659c:	2001      	movs	r0, #1
 800659e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80065a2:	b017      	add	sp, #92	; 0x5c
 80065a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80065a8:	68ab      	ldr	r3, [r5, #8]
 80065aa:	f8df 812c 	ldr.w	r8, [pc, #300]	; 80066d8 <HAL_ADCEx_MultiModeStart_DMA+0x1f8>
 80065ae:	f003 0303 	and.w	r3, r3, #3
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d1e5      	bne.n	8006582 <HAL_ADCEx_MultiModeStart_DMA+0xa2>
 80065b6:	682b      	ldr	r3, [r5, #0]
 80065b8:	07db      	lsls	r3, r3, #31
 80065ba:	d5e2      	bpl.n	8006582 <HAL_ADCEx_MultiModeStart_DMA+0xa2>
 80065bc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065c0:	f003 0303 	and.w	r3, r3, #3
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d020      	beq.n	800660a <HAL_ADCEx_MultiModeStart_DMA+0x12a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80065c8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80065cc:	4b3a      	ldr	r3, [pc, #232]	; (80066b8 <HAL_ADCEx_MultiModeStart_DMA+0x1d8>)
 80065ce:	421a      	tst	r2, r3
 80065d0:	d059      	beq.n	8006686 <HAL_ADCEx_MultiModeStart_DMA+0x1a6>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065d4:	f043 0310 	orr.w	r3, r3, #16
 80065d8:	9312      	str	r3, [sp, #72]	; 0x48
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80065dc:	f043 0301 	orr.w	r3, r3, #1
 80065e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80065e2:	e7da      	b.n	800659a <HAL_ADCEx_MultiModeStart_DMA+0xba>
    __HAL_ADC_ENABLE(hadc);
 80065e4:	68ab      	ldr	r3, [r5, #8]
 80065e6:	f043 0301 	orr.w	r3, r3, #1
 80065ea:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();  
 80065ec:	f7fe ffe0 	bl	80055b0 <HAL_GetTick>
 80065f0:	4681      	mov	r9, r0
 80065f2:	e005      	b.n	8006600 <HAL_ADCEx_MultiModeStart_DMA+0x120>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80065f4:	f7fe ffdc 	bl	80055b0 <HAL_GetTick>
 80065f8:	eba0 0009 	sub.w	r0, r0, r9
 80065fc:	2802      	cmp	r0, #2
 80065fe:	d8c4      	bhi.n	800658a <HAL_ADCEx_MultiModeStart_DMA+0xaa>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006600:	6825      	ldr	r5, [r4, #0]
 8006602:	682b      	ldr	r3, [r5, #0]
 8006604:	07d8      	lsls	r0, r3, #31
 8006606:	d5f5      	bpl.n	80065f4 <HAL_ADCEx_MultiModeStart_DMA+0x114>
 8006608:	e7d8      	b.n	80065bc <HAL_ADCEx_MultiModeStart_DMA+0xdc>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800660a:	f8d8 3000 	ldr.w	r3, [r8]
 800660e:	07d9      	lsls	r1, r3, #31
 8006610:	d5da      	bpl.n	80065c8 <HAL_ADCEx_MultiModeStart_DMA+0xe8>
      ADC_STATE_CLR_SET(hadc->State,
 8006612:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006614:	4b29      	ldr	r3, [pc, #164]	; (80066bc <HAL_ADCEx_MultiModeStart_DMA+0x1dc>)
 8006616:	4013      	ands	r3, r2
 8006618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800661c:	6463      	str	r3, [r4, #68]	; 0x44
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800661e:	68eb      	ldr	r3, [r5, #12]
 8006620:	019b      	lsls	r3, r3, #6
 8006622:	d505      	bpl.n	8006630 <HAL_ADCEx_MultiModeStart_DMA+0x150>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006624:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006626:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800662a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800662e:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8006630:	2300      	movs	r3, #0
 8006632:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      ADC_CLEAR_ERRORCODE(hadc);
 8006636:	64a3      	str	r3, [r4, #72]	; 0x48
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006638:	6be0      	ldr	r0, [r4, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800663a:	4a21      	ldr	r2, [pc, #132]	; (80066c0 <HAL_ADCEx_MultiModeStart_DMA+0x1e0>)
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 800663c:	4b21      	ldr	r3, [pc, #132]	; (80066c4 <HAL_ADCEx_MultiModeStart_DMA+0x1e4>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800663e:	4922      	ldr	r1, [pc, #136]	; (80066c8 <HAL_ADCEx_MultiModeStart_DMA+0x1e8>)
 8006640:	6281      	str	r1, [r0, #40]	; 0x28
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006642:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8006646:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800664a:	d01a      	beq.n	8006682 <HAL_ADCEx_MultiModeStart_DMA+0x1a2>
 800664c:	4a1f      	ldr	r2, [pc, #124]	; (80066cc <HAL_ADCEx_MultiModeStart_DMA+0x1ec>)
 800664e:	4920      	ldr	r1, [pc, #128]	; (80066d0 <HAL_ADCEx_MultiModeStart_DMA+0x1f0>)
 8006650:	4b20      	ldr	r3, [pc, #128]	; (80066d4 <HAL_ADCEx_MultiModeStart_DMA+0x1f4>)
 8006652:	4295      	cmp	r5, r2
 8006654:	bf08      	it	eq
 8006656:	4619      	moveq	r1, r3
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006658:	231c      	movs	r3, #28
 800665a:	602b      	str	r3, [r5, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800665c:	686b      	ldr	r3, [r5, #4]
 800665e:	f043 0c10 	orr.w	ip, r3, #16
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8006662:	4632      	mov	r2, r6
 8006664:	463b      	mov	r3, r7
 8006666:	310c      	adds	r1, #12
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006668:	f8c5 c004 	str.w	ip, [r5, #4]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 800666c:	f000 ff6c 	bl	8007548 <HAL_DMA_Start_IT>
      SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8006670:	6822      	ldr	r2, [r4, #0]
 8006672:	6893      	ldr	r3, [r2, #8]
 8006674:	2000      	movs	r0, #0
 8006676:	f043 0304 	orr.w	r3, r3, #4
 800667a:	6093      	str	r3, [r2, #8]
}
 800667c:	b017      	add	sp, #92	; 0x5c
 800667e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006682:	4914      	ldr	r1, [pc, #80]	; (80066d4 <HAL_ADCEx_MultiModeStart_DMA+0x1f4>)
 8006684:	e7e8      	b.n	8006658 <HAL_ADCEx_MultiModeStart_DMA+0x178>
    __HAL_ADC_ENABLE(hadc);
 8006686:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800668a:	f043 0301 	orr.w	r3, r3, #1
 800668e:	f8c8 3008 	str.w	r3, [r8, #8]
    tickstart = HAL_GetTick();  
 8006692:	f7fe ff8d 	bl	80055b0 <HAL_GetTick>
 8006696:	4605      	mov	r5, r0
 8006698:	e004      	b.n	80066a4 <HAL_ADCEx_MultiModeStart_DMA+0x1c4>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800669a:	f7fe ff89 	bl	80055b0 <HAL_GetTick>
 800669e:	1b40      	subs	r0, r0, r5
 80066a0:	2802      	cmp	r0, #2
 80066a2:	d896      	bhi.n	80065d2 <HAL_ADCEx_MultiModeStart_DMA+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80066a4:	f8d8 3000 	ldr.w	r3, [r8]
 80066a8:	07da      	lsls	r2, r3, #31
 80066aa:	d5f6      	bpl.n	800669a <HAL_ADCEx_MultiModeStart_DMA+0x1ba>
 80066ac:	6825      	ldr	r5, [r4, #0]
 80066ae:	e7b0      	b.n	8006612 <HAL_ADCEx_MultiModeStart_DMA+0x132>
 80066b0:	50000400 	.word	0x50000400
 80066b4:	08014fd8 	.word	0x08014fd8
 80066b8:	8000003f 	.word	0x8000003f
 80066bc:	ffeff0fe 	.word	0xffeff0fe
 80066c0:	080055ed 	.word	0x080055ed
 80066c4:	080055d5 	.word	0x080055d5
 80066c8:	080055f5 	.word	0x080055f5
 80066cc:	50000100 	.word	0x50000100
 80066d0:	50000700 	.word	0x50000700
 80066d4:	50000300 	.word	0x50000300
 80066d8:	50000500 	.word	0x50000500

080066dc <HAL_ADC_ConfigChannel>:
{
 80066dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80066de:	6803      	ldr	r3, [r0, #0]
{
 80066e0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80066e2:	2200      	movs	r2, #0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80066e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80066e8:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 80066ea:	9201      	str	r2, [sp, #4]
{
 80066ec:	460c      	mov	r4, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80066ee:	d00f      	beq.n	8006710 <HAL_ADC_ConfigChannel+0x34>
 80066f0:	4ab9      	ldr	r2, [pc, #740]	; (80069d8 <HAL_ADC_ConfigChannel+0x2fc>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00c      	beq.n	8006710 <HAL_ADC_ConfigChannel+0x34>
 80066f6:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d008      	beq.n	8006710 <HAL_ADC_ConfigChannel+0x34>
 80066fe:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006702:	4293      	cmp	r3, r2
 8006704:	d004      	beq.n	8006710 <HAL_ADC_ConfigChannel+0x34>
 8006706:	f241 513a 	movw	r1, #5434	; 0x153a
 800670a:	48b4      	ldr	r0, [pc, #720]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 800670c:	f008 fcdc 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	3b01      	subs	r3, #1
 8006714:	2b0f      	cmp	r3, #15
 8006716:	f200 8131 	bhi.w	800697c <HAL_ADC_ConfigChannel+0x2a0>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800671a:	68a3      	ldr	r3, [r4, #8]
 800671c:	2b07      	cmp	r3, #7
 800671e:	f200 8127 	bhi.w	8006970 <HAL_ADC_ConfigChannel+0x294>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 8006722:	68e3      	ldr	r3, [r4, #12]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d904      	bls.n	8006732 <HAL_ADC_ConfigChannel+0x56>
 8006728:	f241 513d 	movw	r1, #5437	; 0x153d
 800672c:	48ab      	ldr	r0, [pc, #684]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 800672e:	f008 fccb 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8006732:	6923      	ldr	r3, [r4, #16]
 8006734:	2b04      	cmp	r3, #4
 8006736:	f200 8115 	bhi.w	8006964 <HAL_ADC_ConfigChannel+0x288>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800673a:	682b      	ldr	r3, [r5, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	f012 0f18 	tst.w	r2, #24
 8006742:	d14e      	bne.n	80067e2 <HAL_ADC_ConfigChannel+0x106>
 8006744:	6962      	ldr	r2, [r4, #20]
 8006746:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800674a:	d24a      	bcs.n	80067e2 <HAL_ADC_ConfigChannel+0x106>
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800674c:	68e2      	ldr	r2, [r4, #12]
 800674e:	6823      	ldr	r3, [r4, #0]
 8006750:	2a01      	cmp	r2, #1
 8006752:	f103 33ff 	add.w	r3, r3, #4294967295
 8006756:	d061      	beq.n	800681c <HAL_ADC_ConfigChannel+0x140>
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8006758:	2b11      	cmp	r3, #17
 800675a:	f200 8081 	bhi.w	8006860 <HAL_ADC_ConfigChannel+0x184>
  __HAL_LOCK(hadc);
 800675e:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 8006762:	2b01      	cmp	r3, #1
 8006764:	d065      	beq.n	8006832 <HAL_ADC_ConfigChannel+0x156>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006766:	682b      	ldr	r3, [r5, #0]
 8006768:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 800676a:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800676c:	0752      	lsls	r2, r2, #29
  __HAL_LOCK(hadc);
 800676e:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006772:	d461      	bmi.n	8006838 <HAL_ADC_ConfigChannel+0x15c>
 8006774:	e9d4 1000 	ldrd	r1, r0, [r4]
 8006778:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    if (sConfig->Rank < 5U)
 800677c:	2804      	cmp	r0, #4
 800677e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006782:	f200 8101 	bhi.w	8006988 <HAL_ADC_ConfigChannel+0x2ac>
      MODIFY_REG(hadc->Instance->SQR1,
 8006786:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006788:	261f      	movs	r6, #31
 800678a:	4096      	lsls	r6, r2
 800678c:	ea20 0006 	bic.w	r0, r0, r6
 8006790:	fa01 f202 	lsl.w	r2, r1, r2
 8006794:	4302      	orrs	r2, r0
 8006796:	631a      	str	r2, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	f012 0f0c 	tst.w	r2, #12
 800679e:	f040 8093 	bne.w	80068c8 <HAL_ADC_ConfigChannel+0x1ec>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80067a2:	2909      	cmp	r1, #9
 80067a4:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80067a8:	68a2      	ldr	r2, [r4, #8]
 80067aa:	f200 8107 	bhi.w	80069bc <HAL_ADC_ConfigChannel+0x2e0>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80067ae:	695e      	ldr	r6, [r3, #20]
 80067b0:	2707      	movs	r7, #7
 80067b2:	4087      	lsls	r7, r0
 80067b4:	4082      	lsls	r2, r0
 80067b6:	ea26 0007 	bic.w	r0, r6, r7
 80067ba:	4302      	orrs	r2, r0
 80067bc:	615a      	str	r2, [r3, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80067be:	e9d4 0604 	ldrd	r0, r6, [r4, #16]
 80067c2:	68da      	ldr	r2, [r3, #12]
 80067c4:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80067c8:	0052      	lsls	r2, r2, #1
    switch (sConfig->OffsetNumber)
 80067ca:	3801      	subs	r0, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80067cc:	fa06 f202 	lsl.w	r2, r6, r2
 80067d0:	068e      	lsls	r6, r1, #26
    switch (sConfig->OffsetNumber)
 80067d2:	2803      	cmp	r0, #3
 80067d4:	d854      	bhi.n	8006880 <HAL_ADC_ConfigChannel+0x1a4>
 80067d6:	e8df f010 	tbh	[pc, r0, lsl #1]
 80067da:	015a      	.short	0x015a
 80067dc:	01480151 	.word	0x01480151
 80067e0:	013f      	.short	0x013f
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 80067e2:	68da      	ldr	r2, [r3, #12]
 80067e4:	f002 0218 	and.w	r2, r2, #24
 80067e8:	2a08      	cmp	r2, #8
 80067ea:	d02e      	beq.n	800684a <HAL_ADC_ConfigChannel+0x16e>
 80067ec:	68da      	ldr	r2, [r3, #12]
 80067ee:	f002 0218 	and.w	r2, r2, #24
 80067f2:	2a10      	cmp	r2, #16
 80067f4:	d03a      	beq.n	800686c <HAL_ADC_ConfigChannel+0x190>
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	f003 0318 	and.w	r3, r3, #24
 80067fc:	2b18      	cmp	r3, #24
 80067fe:	d102      	bne.n	8006806 <HAL_ADC_ConfigChannel+0x12a>
 8006800:	6963      	ldr	r3, [r4, #20]
 8006802:	2b3f      	cmp	r3, #63	; 0x3f
 8006804:	d9a2      	bls.n	800674c <HAL_ADC_ConfigChannel+0x70>
 8006806:	f241 513f 	movw	r1, #5439	; 0x153f
 800680a:	4874      	ldr	r0, [pc, #464]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 800680c:	f008 fc5c 	bl	800f0c8 <assert_failed>
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006810:	68e2      	ldr	r2, [r4, #12]
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	2a01      	cmp	r2, #1
 8006816:	f103 33ff 	add.w	r3, r3, #4294967295
 800681a:	d19d      	bne.n	8006758 <HAL_ADC_ConfigChannel+0x7c>
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 800681c:	2b0d      	cmp	r3, #13
 800681e:	d99e      	bls.n	800675e <HAL_ADC_ConfigChannel+0x82>
 8006820:	f241 514b 	movw	r1, #5451	; 0x154b
 8006824:	486d      	ldr	r0, [pc, #436]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 8006826:	f008 fc4f 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hadc);
 800682a:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 800682e:	2b01      	cmp	r3, #1
 8006830:	d199      	bne.n	8006766 <HAL_ADC_ConfigChannel+0x8a>
 8006832:	2002      	movs	r0, #2
}
 8006834:	b003      	add	sp, #12
 8006836:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006838:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800683a:	f043 0320 	orr.w	r3, r3, #32
 800683e:	646b      	str	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8006840:	2300      	movs	r3, #0
 8006842:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
}
 8006846:	b003      	add	sp, #12
 8006848:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800684a:	6962      	ldr	r2, [r4, #20]
 800684c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8006850:	f4ff af7c 	bcc.w	800674c <HAL_ADC_ConfigChannel+0x70>
 8006854:	68da      	ldr	r2, [r3, #12]
 8006856:	f002 0218 	and.w	r2, r2, #24
 800685a:	2a10      	cmp	r2, #16
 800685c:	d1cb      	bne.n	80067f6 <HAL_ADC_ConfigChannel+0x11a>
 800685e:	e005      	b.n	800686c <HAL_ADC_ConfigChannel+0x190>
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8006860:	f241 5147 	movw	r1, #5447	; 0x1547
 8006864:	485d      	ldr	r0, [pc, #372]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 8006866:	f008 fc2f 	bl	800f0c8 <assert_failed>
 800686a:	e778      	b.n	800675e <HAL_ADC_ConfigChannel+0x82>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800686c:	6962      	ldr	r2, [r4, #20]
 800686e:	2aff      	cmp	r2, #255	; 0xff
 8006870:	f67f af6c 	bls.w	800674c <HAL_ADC_ConfigChannel+0x70>
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	f003 0318 	and.w	r3, r3, #24
 800687a:	2b18      	cmp	r3, #24
 800687c:	d0c0      	beq.n	8006800 <HAL_ADC_ConfigChannel+0x124>
 800687e:	e7c2      	b.n	8006806 <HAL_ADC_ConfigChannel+0x12a>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006880:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006882:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8006886:	42b2      	cmp	r2, r6
 8006888:	d103      	bne.n	8006892 <HAL_ADC_ConfigChannel+0x1b6>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800688a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800688c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006890:	661a      	str	r2, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006892:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006894:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8006898:	42b2      	cmp	r2, r6
 800689a:	d103      	bne.n	80068a4 <HAL_ADC_ConfigChannel+0x1c8>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800689c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800689e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80068a2:	665a      	str	r2, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80068a4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80068a6:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80068aa:	42b2      	cmp	r2, r6
 80068ac:	d103      	bne.n	80068b6 <HAL_ADC_ConfigChannel+0x1da>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80068ae:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80068b0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80068b4:	669a      	str	r2, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80068b6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80068b8:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80068bc:	42b2      	cmp	r2, r6
 80068be:	d103      	bne.n	80068c8 <HAL_ADC_ConfigChannel+0x1ec>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80068c0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80068c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80068c6:	66da      	str	r2, [r3, #108]	; 0x6c
  if (ADC_IS_ENABLE(hadc) == RESET)
 80068c8:	689a      	ldr	r2, [r3, #8]
 80068ca:	f002 0203 	and.w	r2, r2, #3
 80068ce:	2a01      	cmp	r2, #1
 80068d0:	f000 808c 	beq.w	80069ec <HAL_ADC_ConfigChannel+0x310>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80068d4:	68e0      	ldr	r0, [r4, #12]
 80068d6:	2201      	movs	r2, #1
 80068d8:	2801      	cmp	r0, #1
 80068da:	fa02 f201 	lsl.w	r2, r2, r1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80068de:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80068e2:	f000 8088 	beq.w	80069f6 <HAL_ADC_ConfigChannel+0x31a>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80068e6:	ea20 0202 	bic.w	r2, r0, r2
 80068ea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80068ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80068f2:	f000 8098 	beq.w	8006a26 <HAL_ADC_ConfigChannel+0x34a>
 80068f6:	4c38      	ldr	r4, [pc, #224]	; (80069d8 <HAL_ADC_ConfigChannel+0x2fc>)
 80068f8:	4a39      	ldr	r2, [pc, #228]	; (80069e0 <HAL_ADC_ConfigChannel+0x304>)
 80068fa:	483a      	ldr	r0, [pc, #232]	; (80069e4 <HAL_ADC_ConfigChannel+0x308>)
 80068fc:	42a3      	cmp	r3, r4
 80068fe:	bf08      	it	eq
 8006900:	4602      	moveq	r2, r0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006902:	2910      	cmp	r1, #16
 8006904:	f000 808a 	beq.w	8006a1c <HAL_ADC_ConfigChannel+0x340>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8006908:	2911      	cmp	r1, #17
 800690a:	d061      	beq.n	80069d0 <HAL_ADC_ConfigChannel+0x2f4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800690c:	2912      	cmp	r1, #18
 800690e:	d127      	bne.n	8006960 <HAL_ADC_ConfigChannel+0x284>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8006910:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8006912:	0240      	lsls	r0, r0, #9
 8006914:	d424      	bmi.n	8006960 <HAL_ADC_ConfigChannel+0x284>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8006916:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800691a:	f000 80ec 	beq.w	8006af6 <HAL_ADC_ConfigChannel+0x41a>
 800691e:	482e      	ldr	r0, [pc, #184]	; (80069d8 <HAL_ADC_ConfigChannel+0x2fc>)
 8006920:	4283      	cmp	r3, r0
 8006922:	f000 80fd 	beq.w	8006b20 <HAL_ADC_ConfigChannel+0x444>
 8006926:	4c30      	ldr	r4, [pc, #192]	; (80069e8 <HAL_ADC_ConfigChannel+0x30c>)
 8006928:	42a3      	cmp	r3, r4
 800692a:	f000 80b9 	beq.w	8006aa0 <HAL_ADC_ConfigChannel+0x3c4>
 800692e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006932:	4283      	cmp	r3, r0
 8006934:	f000 80b5 	beq.w	8006aa2 <HAL_ADC_ConfigChannel+0x3c6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8006938:	6898      	ldr	r0, [r3, #8]
 800693a:	f000 0003 	and.w	r0, r0, #3
 800693e:	2801      	cmp	r0, #1
 8006940:	d103      	bne.n	800694a <HAL_ADC_ConfigChannel+0x26e>
 8006942:	6818      	ldr	r0, [r3, #0]
 8006944:	07c7      	lsls	r7, r0, #31
 8006946:	f100 80db 	bmi.w	8006b00 <HAL_ADC_ConfigChannel+0x424>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800694a:	2910      	cmp	r1, #16
 800694c:	d008      	beq.n	8006960 <HAL_ADC_ConfigChannel+0x284>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800694e:	2911      	cmp	r1, #17
 8006950:	f000 80dc 	beq.w	8006b0c <HAL_ADC_ConfigChannel+0x430>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006954:	2912      	cmp	r1, #18
 8006956:	d103      	bne.n	8006960 <HAL_ADC_ConfigChannel+0x284>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8006958:	6893      	ldr	r3, [r2, #8]
 800695a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800695e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006960:	2000      	movs	r0, #0
 8006962:	e76d      	b.n	8006840 <HAL_ADC_ConfigChannel+0x164>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8006964:	f241 513e 	movw	r1, #5438	; 0x153e
 8006968:	481c      	ldr	r0, [pc, #112]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 800696a:	f008 fbad 	bl	800f0c8 <assert_failed>
 800696e:	e6e4      	b.n	800673a <HAL_ADC_ConfigChannel+0x5e>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8006970:	f241 513c 	movw	r1, #5436	; 0x153c
 8006974:	4819      	ldr	r0, [pc, #100]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 8006976:	f008 fba7 	bl	800f0c8 <assert_failed>
 800697a:	e6d2      	b.n	8006722 <HAL_ADC_ConfigChannel+0x46>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800697c:	f241 513b 	movw	r1, #5435	; 0x153b
 8006980:	4816      	ldr	r0, [pc, #88]	; (80069dc <HAL_ADC_ConfigChannel+0x300>)
 8006982:	f008 fba1 	bl	800f0c8 <assert_failed>
 8006986:	e6c8      	b.n	800671a <HAL_ADC_ConfigChannel+0x3e>
    else if (sConfig->Rank < 10U)
 8006988:	2809      	cmp	r0, #9
 800698a:	d90c      	bls.n	80069a6 <HAL_ADC_ConfigChannel+0x2ca>
    else if (sConfig->Rank < 15U)
 800698c:	280e      	cmp	r0, #14
 800698e:	d858      	bhi.n	8006a42 <HAL_ADC_ConfigChannel+0x366>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8006990:	3a3c      	subs	r2, #60	; 0x3c
 8006992:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006994:	261f      	movs	r6, #31
 8006996:	4096      	lsls	r6, r2
 8006998:	ea20 0006 	bic.w	r0, r0, r6
 800699c:	fa01 f202 	lsl.w	r2, r1, r2
 80069a0:	4302      	orrs	r2, r0
 80069a2:	639a      	str	r2, [r3, #56]	; 0x38
 80069a4:	e6f8      	b.n	8006798 <HAL_ADC_ConfigChannel+0xbc>
      MODIFY_REG(hadc->Instance->SQR2,
 80069a6:	3a1e      	subs	r2, #30
 80069a8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80069aa:	261f      	movs	r6, #31
 80069ac:	4096      	lsls	r6, r2
 80069ae:	ea20 0006 	bic.w	r0, r0, r6
 80069b2:	fa01 f202 	lsl.w	r2, r1, r2
 80069b6:	4302      	orrs	r2, r0
 80069b8:	635a      	str	r2, [r3, #52]	; 0x34
 80069ba:	e6ed      	b.n	8006798 <HAL_ADC_ConfigChannel+0xbc>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80069bc:	381e      	subs	r0, #30
 80069be:	699e      	ldr	r6, [r3, #24]
 80069c0:	2707      	movs	r7, #7
 80069c2:	4087      	lsls	r7, r0
 80069c4:	4082      	lsls	r2, r0
 80069c6:	ea26 0007 	bic.w	r0, r6, r7
 80069ca:	4302      	orrs	r2, r0
 80069cc:	619a      	str	r2, [r3, #24]
 80069ce:	e6f6      	b.n	80067be <HAL_ADC_ConfigChannel+0xe2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80069d0:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80069d2:	01c4      	lsls	r4, r0, #7
 80069d4:	d59f      	bpl.n	8006916 <HAL_ADC_ConfigChannel+0x23a>
 80069d6:	e7c3      	b.n	8006960 <HAL_ADC_ConfigChannel+0x284>
 80069d8:	50000100 	.word	0x50000100
 80069dc:	08014fd8 	.word	0x08014fd8
 80069e0:	50000700 	.word	0x50000700
 80069e4:	50000300 	.word	0x50000300
 80069e8:	50000400 	.word	0x50000400
  if (ADC_IS_ENABLE(hadc) == RESET)
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	07d7      	lsls	r7, r2, #31
 80069f0:	f57f af70 	bpl.w	80068d4 <HAL_ADC_ConfigChannel+0x1f8>
 80069f4:	e7b4      	b.n	8006960 <HAL_ADC_ConfigChannel+0x284>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80069f6:	4302      	orrs	r2, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80069f8:	2909      	cmp	r1, #9
 80069fa:	68a4      	ldr	r4, [r4, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80069fc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8006a00:	d913      	bls.n	8006a2a <HAL_ADC_ConfigChannel+0x34e>
        MODIFY_REG(hadc->Instance->SMPR2,
 8006a02:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8006a06:	3a1b      	subs	r2, #27
 8006a08:	6998      	ldr	r0, [r3, #24]
 8006a0a:	2607      	movs	r6, #7
 8006a0c:	4096      	lsls	r6, r2
 8006a0e:	ea20 0006 	bic.w	r0, r0, r6
 8006a12:	fa04 f202 	lsl.w	r2, r4, r2
 8006a16:	4302      	orrs	r2, r0
 8006a18:	619a      	str	r2, [r3, #24]
 8006a1a:	e768      	b.n	80068ee <HAL_ADC_ConfigChannel+0x212>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8006a1c:	6890      	ldr	r0, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006a1e:	0206      	lsls	r6, r0, #8
 8006a20:	f57f af79 	bpl.w	8006916 <HAL_ADC_ConfigChannel+0x23a>
 8006a24:	e79c      	b.n	8006960 <HAL_ADC_ConfigChannel+0x284>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006a26:	4a42      	ldr	r2, [pc, #264]	; (8006b30 <HAL_ADC_ConfigChannel+0x454>)
 8006a28:	e76b      	b.n	8006902 <HAL_ADC_ConfigChannel+0x226>
        MODIFY_REG(hadc->Instance->SMPR1,
 8006a2a:	1c48      	adds	r0, r1, #1
 8006a2c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8006a30:	695a      	ldr	r2, [r3, #20]
 8006a32:	2607      	movs	r6, #7
 8006a34:	4086      	lsls	r6, r0
 8006a36:	4084      	lsls	r4, r0
 8006a38:	ea22 0206 	bic.w	r2, r2, r6
 8006a3c:	4322      	orrs	r2, r4
 8006a3e:	615a      	str	r2, [r3, #20]
 8006a40:	e755      	b.n	80068ee <HAL_ADC_ConfigChannel+0x212>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8006a42:	3a5a      	subs	r2, #90	; 0x5a
 8006a44:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006a46:	261f      	movs	r6, #31
 8006a48:	4096      	lsls	r6, r2
 8006a4a:	ea20 0006 	bic.w	r0, r0, r6
 8006a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8006a52:	4302      	orrs	r2, r0
 8006a54:	63da      	str	r2, [r3, #60]	; 0x3c
 8006a56:	e69f      	b.n	8006798 <HAL_ADC_ConfigChannel+0xbc>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8006a58:	6edf      	ldr	r7, [r3, #108]	; 0x6c
 8006a5a:	4836      	ldr	r0, [pc, #216]	; (8006b34 <HAL_ADC_ConfigChannel+0x458>)
 8006a5c:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006a60:	4038      	ands	r0, r7
 8006a62:	4330      	orrs	r0, r6
 8006a64:	4302      	orrs	r2, r0
 8006a66:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8006a68:	e72e      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x1ec>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8006a6a:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 8006a6c:	4831      	ldr	r0, [pc, #196]	; (8006b34 <HAL_ADC_ConfigChannel+0x458>)
 8006a6e:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006a72:	4038      	ands	r0, r7
 8006a74:	4330      	orrs	r0, r6
 8006a76:	4302      	orrs	r2, r0
 8006a78:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8006a7a:	e725      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x1ec>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8006a7c:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8006a7e:	482d      	ldr	r0, [pc, #180]	; (8006b34 <HAL_ADC_ConfigChannel+0x458>)
 8006a80:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006a84:	4038      	ands	r0, r7
 8006a86:	4330      	orrs	r0, r6
 8006a88:	4302      	orrs	r2, r0
 8006a8a:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 8006a8c:	e71c      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x1ec>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8006a8e:	6e1f      	ldr	r7, [r3, #96]	; 0x60
 8006a90:	4828      	ldr	r0, [pc, #160]	; (8006b34 <HAL_ADC_ConfigChannel+0x458>)
 8006a92:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006a96:	4038      	ands	r0, r7
 8006a98:	4330      	orrs	r0, r6
 8006a9a:	4302      	orrs	r2, r0
 8006a9c:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 8006a9e:	e713      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x1ec>
 8006aa0:	4c25      	ldr	r4, [pc, #148]	; (8006b38 <HAL_ADC_ConfigChannel+0x45c>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8006aa2:	6898      	ldr	r0, [r3, #8]
 8006aa4:	f000 0003 	and.w	r0, r0, #3
 8006aa8:	2801      	cmp	r0, #1
 8006aaa:	d026      	beq.n	8006afa <HAL_ADC_ConfigChannel+0x41e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8006aac:	68a0      	ldr	r0, [r4, #8]
 8006aae:	f000 0003 	and.w	r0, r0, #3
 8006ab2:	2801      	cmp	r0, #1
 8006ab4:	d037      	beq.n	8006b26 <HAL_ADC_ConfigChannel+0x44a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8006ab6:	2910      	cmp	r1, #16
 8006ab8:	f47f af49 	bne.w	800694e <HAL_ADC_ConfigChannel+0x272>
 8006abc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006ac0:	f47f af4e 	bne.w	8006960 <HAL_ADC_ConfigChannel+0x284>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006ac4:	4b1d      	ldr	r3, [pc, #116]	; (8006b3c <HAL_ADC_ConfigChannel+0x460>)
 8006ac6:	481e      	ldr	r0, [pc, #120]	; (8006b40 <HAL_ADC_ConfigChannel+0x464>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8006aca:	6891      	ldr	r1, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006acc:	fba0 0303 	umull	r0, r3, r0, r3
 8006ad0:	0c9b      	lsrs	r3, r3, #18
 8006ad2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006ad6:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8006ad8:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8006adc:	6091      	str	r1, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006ade:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8006ae0:	9b01      	ldr	r3, [sp, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f43f af3c 	beq.w	8006960 <HAL_ADC_ConfigChannel+0x284>
            wait_loop_index--;
 8006ae8:	9b01      	ldr	r3, [sp, #4]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8006aee:	9b01      	ldr	r3, [sp, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1f9      	bne.n	8006ae8 <HAL_ADC_ConfigChannel+0x40c>
 8006af4:	e734      	b.n	8006960 <HAL_ADC_ConfigChannel+0x284>
 8006af6:	4c13      	ldr	r4, [pc, #76]	; (8006b44 <HAL_ADC_ConfigChannel+0x468>)
 8006af8:	e7d3      	b.n	8006aa2 <HAL_ADC_ConfigChannel+0x3c6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8006afa:	6818      	ldr	r0, [r3, #0]
 8006afc:	07c6      	lsls	r6, r0, #31
 8006afe:	d5d5      	bpl.n	8006aac <HAL_ADC_ConfigChannel+0x3d0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b00:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8006b02:	f043 0320 	orr.w	r3, r3, #32
 8006b06:	646b      	str	r3, [r5, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 8006b08:	2001      	movs	r0, #1
 8006b0a:	e699      	b.n	8006840 <HAL_ADC_ConfigChannel+0x164>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8006b0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006b10:	f47f af26 	bne.w	8006960 <HAL_ADC_ConfigChannel+0x284>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8006b14:	6893      	ldr	r3, [r2, #8]
 8006b16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b1a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b1c:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8006b1e:	e68f      	b.n	8006840 <HAL_ADC_ConfigChannel+0x164>
 8006b20:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 8006b24:	e7bd      	b.n	8006aa2 <HAL_ADC_ConfigChannel+0x3c6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8006b26:	6820      	ldr	r0, [r4, #0]
 8006b28:	07c0      	lsls	r0, r0, #31
 8006b2a:	d4e9      	bmi.n	8006b00 <HAL_ADC_ConfigChannel+0x424>
 8006b2c:	e7c3      	b.n	8006ab6 <HAL_ADC_ConfigChannel+0x3da>
 8006b2e:	bf00      	nop
 8006b30:	50000300 	.word	0x50000300
 8006b34:	83fff000 	.word	0x83fff000
 8006b38:	50000500 	.word	0x50000500
 8006b3c:	2000000c 	.word	0x2000000c
 8006b40:	431bde83 	.word	0x431bde83
 8006b44:	50000100 	.word	0x50000100

08006b48 <HAL_ADCEx_MultiModeConfigChannel>:
{
 8006b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8006b4a:	6803      	ldr	r3, [r0, #0]
 8006b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8006b50:	4604      	mov	r4, r0
 8006b52:	460d      	mov	r5, r1
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8006b54:	d007      	beq.n	8006b66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006b56:	4a5a      	ldr	r2, [pc, #360]	; (8006cc0 <HAL_ADCEx_MultiModeConfigChannel+0x178>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d004      	beq.n	8006b66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006b5c:	f641 3117 	movw	r1, #6935	; 0x1b17
 8006b60:	4858      	ldr	r0, [pc, #352]	; (8006cc4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006b62:	f008 fab1 	bl	800f0c8 <assert_failed>
  assert_param(IS_ADC_MODE(multimode->Mode));
 8006b66:	682b      	ldr	r3, [r5, #0]
 8006b68:	2b03      	cmp	r3, #3
 8006b6a:	d90a      	bls.n	8006b82 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8006b6c:	1f5a      	subs	r2, r3, #5
 8006b6e:	2a02      	cmp	r2, #2
 8006b70:	d918      	bls.n	8006ba4 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8006b72:	2b09      	cmp	r3, #9
 8006b74:	d016      	beq.n	8006ba4 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8006b76:	f641 3118 	movw	r1, #6936	; 0x1b18
 8006b7a:	4852      	ldr	r0, [pc, #328]	; (8006cc4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006b7c:	f008 faa4 	bl	800f0c8 <assert_failed>
 8006b80:	682b      	ldr	r3, [r5, #0]
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b82:	b97b      	cbnz	r3, 8006ba4 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8006b84:	6823      	ldr	r3, [r4, #0]
 8006b86:	4a50      	ldr	r2, [pc, #320]	; (8006cc8 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8006b88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006b8c:	d028      	beq.n	8006be0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d024      	beq.n	8006bdc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8006b92:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d062      	beq.n	8006c60 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8006b9a:	494c      	ldr	r1, [pc, #304]	; (8006ccc <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8006b9c:	428b      	cmp	r3, r1
 8006b9e:	d01f      	beq.n	8006be0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
    return HAL_ERROR;
 8006ba0:	2001      	movs	r0, #1
} 
 8006ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8006ba4:	686b      	ldr	r3, [r5, #4]
 8006ba6:	f433 4200 	bics.w	r2, r3, #32768	; 0x8000
 8006baa:	d007      	beq.n	8006bbc <HAL_ADCEx_MultiModeConfigChannel+0x74>
 8006bac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006bb0:	d004      	beq.n	8006bbc <HAL_ADCEx_MultiModeConfigChannel+0x74>
 8006bb2:	f641 311b 	movw	r1, #6939	; 0x1b1b
 8006bb6:	4843      	ldr	r0, [pc, #268]	; (8006cc4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006bb8:	f008 fa86 	bl	800f0c8 <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8006bbc:	68ab      	ldr	r3, [r5, #8]
 8006bbe:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8006bc2:	d0df      	beq.n	8006b84 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc8:	d0dc      	beq.n	8006b84 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bce:	d0d9      	beq.n	8006b84 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006bd0:	f641 311c 	movw	r1, #6940	; 0x1b1c
 8006bd4:	483b      	ldr	r0, [pc, #236]	; (8006cc4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006bd6:	f008 fa77 	bl	800f0c8 <assert_failed>
 8006bda:	e7d3      	b.n	8006b84 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006bdc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 8006be0:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
 8006be4:	2901      	cmp	r1, #1
 8006be6:	d040      	beq.n	8006c6a <HAL_ADCEx_MultiModeConfigChannel+0x122>
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8006be8:	6899      	ldr	r1, [r3, #8]
  __HAL_LOCK(hadc);
 8006bea:	2001      	movs	r0, #1
 8006bec:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8006bf0:	0748      	lsls	r0, r1, #29
 8006bf2:	d508      	bpl.n	8006c06 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bf4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006bf6:	f043 0320 	orr.w	r3, r3, #32
 8006bfa:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8006bfc:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
} 
 8006c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8006c06:	6891      	ldr	r1, [r2, #8]
 8006c08:	0749      	lsls	r1, r1, #29
 8006c0a:	d4f3      	bmi.n	8006bf4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006c0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006c10:	d053      	beq.n	8006cba <HAL_ADCEx_MultiModeConfigChannel+0x172>
 8006c12:	4e2d      	ldr	r6, [pc, #180]	; (8006cc8 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8006c14:	492e      	ldr	r1, [pc, #184]	; (8006cd0 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8006c16:	482f      	ldr	r0, [pc, #188]	; (8006cd4 <HAL_ADCEx_MultiModeConfigChannel+0x18c>)
 8006c18:	42b3      	cmp	r3, r6
 8006c1a:	bf08      	it	eq
 8006c1c:	4601      	moveq	r1, r0
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8006c1e:	6828      	ldr	r0, [r5, #0]
 8006c20:	b328      	cbz	r0, 8006c6e <HAL_ADCEx_MultiModeConfigChannel+0x126>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8006c22:	688f      	ldr	r7, [r1, #8]
 8006c24:	686e      	ldr	r6, [r5, #4]
 8006c26:	f427 4c60 	bic.w	ip, r7, #57344	; 0xe000
 8006c2a:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8006c2c:	ea46 3647 	orr.w	r6, r6, r7, lsl #13
 8006c30:	ea46 060c 	orr.w	r6, r6, ip
 8006c34:	608e      	str	r6, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006c36:	689e      	ldr	r6, [r3, #8]
 8006c38:	f006 0603 	and.w	r6, r6, #3
 8006c3c:	2e01      	cmp	r6, #1
 8006c3e:	d030      	beq.n	8006ca2 <HAL_ADCEx_MultiModeConfigChannel+0x15a>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006c40:	6893      	ldr	r3, [r2, #8]
 8006c42:	f003 0303 	and.w	r3, r3, #3
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d033      	beq.n	8006cb2 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8006c4a:	688b      	ldr	r3, [r1, #8]
 8006c4c:	68aa      	ldr	r2, [r5, #8]
 8006c4e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006c52:	4310      	orrs	r0, r2
 8006c54:	f023 030f 	bic.w	r3, r3, #15
 8006c58:	4318      	orrs	r0, r3
 8006c5a:	6088      	str	r0, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	e7ce      	b.n	8006bfe <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  __HAL_LOCK(hadc);
 8006c60:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
 8006c64:	4a19      	ldr	r2, [pc, #100]	; (8006ccc <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8006c66:	2901      	cmp	r1, #1
 8006c68:	d1be      	bne.n	8006be8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8006c6a:	2002      	movs	r0, #2
} 
 8006c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006c6e:	6888      	ldr	r0, [r1, #8]
 8006c70:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8006c74:	6088      	str	r0, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006c76:	6898      	ldr	r0, [r3, #8]
 8006c78:	f000 0003 	and.w	r0, r0, #3
 8006c7c:	2801      	cmp	r0, #1
 8006c7e:	d00c      	beq.n	8006c9a <HAL_ADCEx_MultiModeConfigChannel+0x152>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006c80:	6893      	ldr	r3, [r2, #8]
 8006c82:	f003 0303 	and.w	r3, r3, #3
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d00f      	beq.n	8006caa <HAL_ADCEx_MultiModeConfigChannel+0x162>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8006c8a:	688b      	ldr	r3, [r1, #8]
 8006c8c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006c90:	f023 030f 	bic.w	r3, r3, #15
 8006c94:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c96:	2000      	movs	r0, #0
 8006c98:	e7b1      	b.n	8006bfe <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	07d8      	lsls	r0, r3, #31
 8006c9e:	d4dd      	bmi.n	8006c5c <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8006ca0:	e7ee      	b.n	8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	07df      	lsls	r7, r3, #31
 8006ca6:	d5cb      	bpl.n	8006c40 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8006ca8:	e7d8      	b.n	8006c5c <HAL_ADCEx_MultiModeConfigChannel+0x114>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006caa:	6813      	ldr	r3, [r2, #0]
 8006cac:	07db      	lsls	r3, r3, #31
 8006cae:	d4d5      	bmi.n	8006c5c <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8006cb0:	e7eb      	b.n	8006c8a <HAL_ADCEx_MultiModeConfigChannel+0x142>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006cb2:	6813      	ldr	r3, [r2, #0]
 8006cb4:	07de      	lsls	r6, r3, #31
 8006cb6:	d4d1      	bmi.n	8006c5c <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8006cb8:	e7c7      	b.n	8006c4a <HAL_ADCEx_MultiModeConfigChannel+0x102>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006cba:	4906      	ldr	r1, [pc, #24]	; (8006cd4 <HAL_ADCEx_MultiModeConfigChannel+0x18c>)
 8006cbc:	e7af      	b.n	8006c1e <HAL_ADCEx_MultiModeConfigChannel+0xd6>
 8006cbe:	bf00      	nop
 8006cc0:	50000400 	.word	0x50000400
 8006cc4:	08014fd8 	.word	0x08014fd8
 8006cc8:	50000100 	.word	0x50000100
 8006ccc:	50000500 	.word	0x50000500
 8006cd0:	50000700 	.word	0x50000700
 8006cd4:	50000300 	.word	0x50000300

08006cd8 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006cd8:	1ec3      	subs	r3, r0, #3
 8006cda:	2b04      	cmp	r3, #4
{
 8006cdc:	b510      	push	{r4, lr}
 8006cde:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006ce0:	d903      	bls.n	8006cea <HAL_NVIC_SetPriorityGrouping+0x12>
 8006ce2:	21bc      	movs	r1, #188	; 0xbc
 8006ce4:	4808      	ldr	r0, [pc, #32]	; (8006d08 <HAL_NVIC_SetPriorityGrouping+0x30>)
 8006ce6:	f008 f9ef 	bl	800f0c8 <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006cea:	4a08      	ldr	r2, [pc, #32]	; (8006d0c <HAL_NVIC_SetPriorityGrouping+0x34>)
 8006cec:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006cee:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8006cf2:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006cf4:	0224      	lsls	r4, r4, #8
 8006cf6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006cfa:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
 8006cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8006d02:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8006d04:	60d4      	str	r4, [r2, #12]

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006d06:	bd10      	pop	{r4, pc}
 8006d08:	08015028 	.word	0x08015028
 8006d0c:	e000ed00 	.word	0xe000ed00

08006d10 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006d10:	2a0f      	cmp	r2, #15
{
 8006d12:	b570      	push	{r4, r5, r6, lr}
 8006d14:	4616      	mov	r6, r2
 8006d16:	4605      	mov	r5, r0
 8006d18:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006d1a:	d834      	bhi.n	8006d86 <HAL_NVIC_SetPriority+0x76>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8006d1c:	2c0f      	cmp	r4, #15
 8006d1e:	d82d      	bhi.n	8006d7c <HAL_NVIC_SetPriority+0x6c>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d20:	4b1b      	ldr	r3, [pc, #108]	; (8006d90 <HAL_NVIC_SetPriority+0x80>)
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d28:	f1c3 0107 	rsb	r1, r3, #7
 8006d2c:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d2e:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d32:	bf28      	it	cs
 8006d34:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d36:	2a06      	cmp	r2, #6
 8006d38:	d917      	bls.n	8006d6a <HAL_NVIC_SetPriority+0x5a>
 8006d3a:	3b03      	subs	r3, #3
 8006d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d40:	409a      	lsls	r2, r3
 8006d42:	ea26 0602 	bic.w	r6, r6, r2

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d46:	f04f 32ff 	mov.w	r2, #4294967295
 8006d4a:	408a      	lsls	r2, r1
 8006d4c:	ea24 0202 	bic.w	r2, r4, r2
 8006d50:	409a      	lsls	r2, r3
 8006d52:	4332      	orrs	r2, r6
 8006d54:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 8006d56:	2d00      	cmp	r5, #0
 8006d58:	b2d2      	uxtb	r2, r2
 8006d5a:	db09      	blt.n	8006d70 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d5c:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 8006d60:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 8006d64:	f885 2300 	strb.w	r2, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006d68:	bd70      	pop	{r4, r5, r6, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d6a:	2600      	movs	r6, #0
 8006d6c:	4633      	mov	r3, r6
 8006d6e:	e7ea      	b.n	8006d46 <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d70:	4b08      	ldr	r3, [pc, #32]	; (8006d94 <HAL_NVIC_SetPriority+0x84>)
 8006d72:	f005 050f 	and.w	r5, r5, #15
 8006d76:	442b      	add	r3, r5
 8006d78:	761a      	strb	r2, [r3, #24]
 8006d7a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8006d7c:	21d5      	movs	r1, #213	; 0xd5
 8006d7e:	4806      	ldr	r0, [pc, #24]	; (8006d98 <HAL_NVIC_SetPriority+0x88>)
 8006d80:	f008 f9a2 	bl	800f0c8 <assert_failed>
 8006d84:	e7cc      	b.n	8006d20 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006d86:	21d4      	movs	r1, #212	; 0xd4
 8006d88:	4803      	ldr	r0, [pc, #12]	; (8006d98 <HAL_NVIC_SetPriority+0x88>)
 8006d8a:	f008 f99d 	bl	800f0c8 <assert_failed>
 8006d8e:	e7c5      	b.n	8006d1c <HAL_NVIC_SetPriority+0xc>
 8006d90:	e000ed00 	.word	0xe000ed00
 8006d94:	e000ecfc 	.word	0xe000ecfc
 8006d98:	08015028 	.word	0x08015028

08006d9c <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	db08      	blt.n	8006db2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006da0:	f000 011f 	and.w	r1, r0, #31
 8006da4:	2301      	movs	r3, #1
 8006da6:	0940      	lsrs	r0, r0, #5
 8006da8:	4a04      	ldr	r2, [pc, #16]	; (8006dbc <HAL_NVIC_EnableIRQ+0x20>)
 8006daa:	408b      	lsls	r3, r1
 8006dac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006db0:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006db2:	21e8      	movs	r1, #232	; 0xe8
 8006db4:	4802      	ldr	r0, [pc, #8]	; (8006dc0 <HAL_NVIC_EnableIRQ+0x24>)
 8006db6:	f008 b987 	b.w	800f0c8 <assert_failed>
 8006dba:	bf00      	nop
 8006dbc:	e000e100 	.word	0xe000e100
 8006dc0:	08015028 	.word	0x08015028

08006dc4 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	db0e      	blt.n	8006de6 <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006dc8:	0943      	lsrs	r3, r0, #5
 8006dca:	3320      	adds	r3, #32
 8006dcc:	2201      	movs	r2, #1
 8006dce:	4908      	ldr	r1, [pc, #32]	; (8006df0 <HAL_NVIC_DisableIRQ+0x2c>)
 8006dd0:	f000 001f 	and.w	r0, r0, #31
 8006dd4:	fa02 f000 	lsl.w	r0, r2, r0
 8006dd8:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006ddc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006de0:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8006de4:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006de6:	21f8      	movs	r1, #248	; 0xf8
 8006de8:	4802      	ldr	r0, [pc, #8]	; (8006df4 <HAL_NVIC_DisableIRQ+0x30>)
 8006dea:	f008 b96d 	b.w	800f0c8 <assert_failed>
 8006dee:	bf00      	nop
 8006df0:	e000e100 	.word	0xe000e100
 8006df4:	08015028 	.word	0x08015028

08006df8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006df8:	3801      	subs	r0, #1
 8006dfa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006dfe:	d20e      	bcs.n	8006e1e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e00:	4b08      	ldr	r3, [pc, #32]	; (8006e24 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006e02:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e04:	4c08      	ldr	r4, [pc, #32]	; (8006e28 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e06:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e08:	20f0      	movs	r0, #240	; 0xf0
 8006e0a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e0e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e10:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006e12:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e16:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8006e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e1c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006e1e:	2001      	movs	r0, #1
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	e000e010 	.word	0xe000e010
 8006e28:	e000ed00 	.word	0xe000ed00

08006e2c <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	db09      	blt.n	8006e44 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e30:	0943      	lsrs	r3, r0, #5
 8006e32:	3360      	adds	r3, #96	; 0x60
 8006e34:	f000 001f 	and.w	r0, r0, #31
 8006e38:	2201      	movs	r2, #1
 8006e3a:	4903      	ldr	r1, [pc, #12]	; (8006e48 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8006e3c:	fa02 f000 	lsl.w	r0, r2, r0
 8006e40:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	e000e100 	.word	0xe000e100

08006e4c <HAL_SYSTICK_CLKSourceConfig>:
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8006e4c:	2804      	cmp	r0, #4
{
 8006e4e:	b508      	push	{r3, lr}
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8006e50:	d011      	beq.n	8006e76 <HAL_SYSTICK_CLKSourceConfig+0x2a>
 8006e52:	b928      	cbnz	r0, 8006e60 <HAL_SYSTICK_CLKSourceConfig+0x14>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8006e54:	4a0b      	ldr	r2, [pc, #44]	; (8006e84 <HAL_SYSTICK_CLKSourceConfig+0x38>)
 8006e56:	6813      	ldr	r3, [r2, #0]
 8006e58:	f023 0304 	bic.w	r3, r3, #4
 8006e5c:	6013      	str	r3, [r2, #0]
  }
}
 8006e5e:	bd08      	pop	{r3, pc}
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8006e60:	f240 11e1 	movw	r1, #481	; 0x1e1
 8006e64:	4808      	ldr	r0, [pc, #32]	; (8006e88 <HAL_SYSTICK_CLKSourceConfig+0x3c>)
 8006e66:	f008 f92f 	bl	800f0c8 <assert_failed>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8006e6a:	4a06      	ldr	r2, [pc, #24]	; (8006e84 <HAL_SYSTICK_CLKSourceConfig+0x38>)
 8006e6c:	6813      	ldr	r3, [r2, #0]
 8006e6e:	f023 0304 	bic.w	r3, r3, #4
 8006e72:	6013      	str	r3, [r2, #0]
 8006e74:	e7f3      	b.n	8006e5e <HAL_SYSTICK_CLKSourceConfig+0x12>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8006e76:	4a03      	ldr	r2, [pc, #12]	; (8006e84 <HAL_SYSTICK_CLKSourceConfig+0x38>)
 8006e78:	6813      	ldr	r3, [r2, #0]
 8006e7a:	f043 0304 	orr.w	r3, r3, #4
 8006e7e:	6013      	str	r3, [r2, #0]
}
 8006e80:	bd08      	pop	{r3, pc}
 8006e82:	bf00      	nop
 8006e84:	e000e010 	.word	0xe000e010
 8006e88:	08015028 	.word	0x08015028

08006e8c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 8006e8c:	b1d8      	cbz	r0, 8006ec6 <HAL_DAC_Init+0x3a>
  {
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8006e8e:	4b0f      	ldr	r3, [pc, #60]	; (8006ecc <HAL_DAC_Init+0x40>)
 8006e90:	6802      	ldr	r2, [r0, #0]
 8006e92:	429a      	cmp	r2, r3
{ 
 8006e94:	b510      	push	{r4, lr}
 8006e96:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8006e98:	d004      	beq.n	8006ea4 <HAL_DAC_Init+0x18>
 8006e9a:	f240 111f 	movw	r1, #287	; 0x11f
 8006e9e:	480c      	ldr	r0, [pc, #48]	; (8006ed0 <HAL_DAC_Init+0x44>)
 8006ea0:	f008 f912 	bl	800f0c8 <assert_failed>
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006ea4:	7923      	ldrb	r3, [r4, #4]
 8006ea6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006eaa:	b13b      	cbz	r3, 8006ebc <HAL_DAC_Init+0x30>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006eac:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8006eae:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006eb0:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8006eb2:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8006eb4:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006eb6:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006eb8:	7122      	strb	r2, [r4, #4]
}
 8006eba:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8006ebc:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	f007 ff0a 	bl	800ecd8 <HAL_DAC_MspInit>
 8006ec4:	e7f2      	b.n	8006eac <HAL_DAC_Init+0x20>
     return HAL_ERROR;
 8006ec6:	2001      	movs	r0, #1
}
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	40007400 	.word	0x40007400
 8006ed0:	08015078 	.word	0x08015078

08006ed4 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006ed4:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006ed6:	4a0d      	ldr	r2, [pc, #52]	; (8006f0c <HAL_DAC_Stop+0x38>)
 8006ed8:	6803      	ldr	r3, [r0, #0]
 8006eda:	4293      	cmp	r3, r2
{
 8006edc:	4605      	mov	r5, r0
 8006ede:	460c      	mov	r4, r1
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006ee0:	d00f      	beq.n	8006f02 <HAL_DAC_Stop+0x2e>
 8006ee2:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8006ee6:	480a      	ldr	r0, [pc, #40]	; (8006f10 <HAL_DAC_Stop+0x3c>)
 8006ee8:	f008 f8ee 	bl	800f0c8 <assert_failed>
 8006eec:	682b      	ldr	r3, [r5, #0]
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	2101      	movs	r1, #1
 8006ef2:	fa01 f404 	lsl.w	r4, r1, r4
 8006ef6:	ea22 0404 	bic.w	r4, r2, r4
 8006efa:	601c      	str	r4, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
}
 8006efc:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8006efe:	7129      	strb	r1, [r5, #4]
}
 8006f00:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006f02:	f031 0210 	bics.w	r2, r1, #16
 8006f06:	d1ec      	bne.n	8006ee2 <HAL_DAC_Stop+0xe>
 8006f08:	e7f1      	b.n	8006eee <HAL_DAC_Stop+0x1a>
 8006f0a:	bf00      	nop
 8006f0c:	40007400 	.word	0x40007400
 8006f10:	08015078 	.word	0x08015078

08006f14 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006f14:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006f16:	4a2e      	ldr	r2, [pc, #184]	; (8006fd0 <HAL_DAC_Stop_DMA+0xbc>)
 8006f18:	6803      	ldr	r3, [r0, #0]
 8006f1a:	4293      	cmp	r3, r2
{
 8006f1c:	4604      	mov	r4, r0
 8006f1e:	460d      	mov	r5, r1
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006f20:	d034      	beq.n	8006f8c <HAL_DAC_Stop_DMA+0x78>
 8006f22:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8006f26:	482b      	ldr	r0, [pc, #172]	; (8006fd4 <HAL_DAC_Stop_DMA+0xc0>)
 8006f28:	f008 f8ce 	bl	800f0c8 <assert_failed>
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006f2c:	6823      	ldr	r3, [r4, #0]
 8006f2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	40a9      	lsls	r1, r5
 8006f36:	ea22 0201 	bic.w	r2, r2, r1
 8006f3a:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	2101      	movs	r1, #1
 8006f40:	40a9      	lsls	r1, r5
 8006f42:	ea22 0201 	bic.w	r2, r2, r1
 8006f46:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8006f48:	b19d      	cbz	r5, 8006f72 <HAL_DAC_Stop_DMA+0x5e>
  /* For all products including channel 2U */
  /* DAC channel 2 is available on top of DAC channel 1U */
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8006f4a:	68e0      	ldr	r0, [r4, #12]
 8006f4c:	f000 fb56 	bl	80075fc <HAL_DMA_Abort>
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006f50:	6822      	ldr	r2, [r4, #0]
 8006f52:	6813      	ldr	r3, [r2, #0]
 8006f54:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006f58:	6013      	str	r3, [r2, #0]
  }
#endif
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8006f5a:	b9a0      	cbnz	r0, 8006f86 <HAL_DAC_Stop_DMA+0x72>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	7123      	strb	r3, [r4, #4]
  }
  
  /* Return function status */
  return status;
}
 8006f60:	bd38      	pop	{r3, r4, r5, pc}
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f68:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	f022 0201 	bic.w	r2, r2, #1
 8006f70:	601a      	str	r2, [r3, #0]
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8006f72:	68a0      	ldr	r0, [r4, #8]
 8006f74:	f000 fb42 	bl	80075fc <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006f78:	6822      	ldr	r2, [r4, #0]
 8006f7a:	6813      	ldr	r3, [r2, #0]
 8006f7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f80:	6013      	str	r3, [r2, #0]
  if (status != HAL_OK)
 8006f82:	2800      	cmp	r0, #0
 8006f84:	d0ea      	beq.n	8006f5c <HAL_DAC_Stop_DMA+0x48>
    hdac->State = HAL_DAC_STATE_ERROR;      
 8006f86:	2304      	movs	r3, #4
 8006f88:	7123      	strb	r3, [r4, #4]
}
 8006f8a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006f8c:	2900      	cmp	r1, #0
 8006f8e:	d0e8      	beq.n	8006f62 <HAL_DAC_Stop_DMA+0x4e>
 8006f90:	2910      	cmp	r1, #16
 8006f92:	d014      	beq.n	8006fbe <HAL_DAC_Stop_DMA+0xaa>
 8006f94:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8006f98:	480e      	ldr	r0, [pc, #56]	; (8006fd4 <HAL_DAC_Stop_DMA+0xc0>)
 8006f9a:	f008 f895 	bl	800f0c8 <assert_failed>
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006f9e:	6823      	ldr	r3, [r4, #0]
 8006fa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	40a9      	lsls	r1, r5
 8006fa8:	ea22 0201 	bic.w	r2, r2, r1
 8006fac:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	fa01 f505 	lsl.w	r5, r1, r5
 8006fb6:	ea22 0505 	bic.w	r5, r2, r5
 8006fba:	601d      	str	r5, [r3, #0]
 8006fbc:	e7c5      	b.n	8006f4a <HAL_DAC_Stop_DMA+0x36>
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006fc4:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006fcc:	601a      	str	r2, [r3, #0]
 8006fce:	e7bc      	b.n	8006f4a <HAL_DAC_Stop_DMA+0x36>
 8006fd0:	40007400 	.word	0x40007400
 8006fd4:	08015078 	.word	0x08015078

08006fd8 <HAL_DAC_ConvCpltCallbackCh1>:
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop

08006fdc <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop

08006fe0 <HAL_DAC_ErrorCallbackCh1>:
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop

08006fe4 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8006fe4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006fe6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006fe8:	6923      	ldr	r3, [r4, #16]
 8006fea:	f043 0304 	orr.w	r3, r3, #4
 8006fee:	6123      	str	r3, [r4, #16]
    
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8006ff0:	4620      	mov	r0, r4
 8006ff2:	f7ff fff5 	bl	8006fe0 <HAL_DAC_ErrorCallbackCh1>
    
  hdac->State= HAL_DAC_STATE_READY;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	7123      	strb	r3, [r4, #4]
}
 8006ffa:	bd10      	pop	{r4, pc}

08006ffc <DAC_DMAHalfConvCpltCh1>:
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8006ffc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006ffe:	f7ff bfed 	b.w	8006fdc <HAL_DAC_ConvHalfCpltCallbackCh1>
 8007002:	bf00      	nop

08007004 <DAC_DMAConvCpltCh1>:
{
 8007004:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007006:	6a44      	ldr	r4, [r0, #36]	; 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8007008:	4620      	mov	r0, r4
 800700a:	f7ff ffe5 	bl	8006fd8 <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 800700e:	2301      	movs	r3, #1
 8007010:	7123      	strb	r3, [r4, #4]
}
 8007012:	bd10      	pop	{r4, pc}

08007014 <HAL_DAC_Start_DMA>:
{
 8007014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007018:	4604      	mov	r4, r0
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 800701a:	4d3c      	ldr	r5, [pc, #240]	; (800710c <HAL_DAC_Start_DMA+0xf8>)
 800701c:	6800      	ldr	r0, [r0, #0]
{
 800701e:	9e08      	ldr	r6, [sp, #32]
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8007020:	42a8      	cmp	r0, r5
{
 8007022:	460f      	mov	r7, r1
 8007024:	4690      	mov	r8, r2
 8007026:	4699      	mov	r9, r3
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8007028:	d04f      	beq.n	80070ca <HAL_DAC_Start_DMA+0xb6>
 800702a:	f240 117d 	movw	r1, #381	; 0x17d
 800702e:	4838      	ldr	r0, [pc, #224]	; (8007110 <HAL_DAC_Start_DMA+0xfc>)
 8007030:	f008 f84a 	bl	800f0c8 <assert_failed>
  assert_param(IS_DAC_ALIGN(Alignment));
 8007034:	f036 0304 	bics.w	r3, r6, #4
 8007038:	d001      	beq.n	800703e <HAL_DAC_Start_DMA+0x2a>
 800703a:	2e08      	cmp	r6, #8
 800703c:	d149      	bne.n	80070d2 <HAL_DAC_Start_DMA+0xbe>
  __HAL_LOCK(hdac);
 800703e:	7962      	ldrb	r2, [r4, #5]
 8007040:	2a01      	cmp	r2, #1
 8007042:	d04e      	beq.n	80070e2 <HAL_DAC_Start_DMA+0xce>
  hdac->State = HAL_DAC_STATE_BUSY;
 8007044:	2302      	movs	r3, #2
 8007046:	6825      	ldr	r5, [r4, #0]
 8007048:	7123      	strb	r3, [r4, #4]
  __HAL_LOCK(hdac);
 800704a:	2201      	movs	r2, #1
 800704c:	7162      	strb	r2, [r4, #5]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 800704e:	682b      	ldr	r3, [r5, #0]
  if(Channel == DAC_CHANNEL_1)
 8007050:	b9cf      	cbnz	r7, 8007086 <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007052:	68a0      	ldr	r0, [r4, #8]
 8007054:	4a2f      	ldr	r2, [pc, #188]	; (8007114 <HAL_DAC_Start_DMA+0x100>)
 8007056:	6282      	str	r2, [r0, #40]	; 0x28
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007058:	492f      	ldr	r1, [pc, #188]	; (8007118 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800705a:	4a30      	ldr	r2, [pc, #192]	; (800711c <HAL_DAC_Start_DMA+0x108>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 800705c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    switch(Alignment)
 8007060:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007062:	e9c0 120b 	strd	r1, r2, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8007066:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 8007068:	d04d      	beq.n	8007106 <HAL_DAC_Start_DMA+0xf2>
 800706a:	2e08      	cmp	r6, #8
 800706c:	d048      	beq.n	8007100 <HAL_DAC_Start_DMA+0xec>
 800706e:	2e00      	cmp	r6, #0
 8007070:	d03a      	beq.n	80070e8 <HAL_DAC_Start_DMA+0xd4>
  if(Channel == DAC_CHANNEL_1)
 8007072:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007074:	682e      	ldr	r6, [r5, #0]
 8007076:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800707a:	464b      	mov	r3, r9
 800707c:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800707e:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007080:	f000 fa62 	bl	8007548 <HAL_DMA_Start_IT>
 8007084:	e017      	b.n	80070b6 <HAL_DAC_Start_DMA+0xa2>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007086:	68e0      	ldr	r0, [r4, #12]
 8007088:	4a25      	ldr	r2, [pc, #148]	; (8007120 <HAL_DAC_Start_DMA+0x10c>)
 800708a:	6282      	str	r2, [r0, #40]	; 0x28
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800708c:	4925      	ldr	r1, [pc, #148]	; (8007124 <HAL_DAC_Start_DMA+0x110>)
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800708e:	4a26      	ldr	r2, [pc, #152]	; (8007128 <HAL_DAC_Start_DMA+0x114>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8007090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    switch(Alignment)
 8007094:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007096:	e9c0 120b 	strd	r1, r2, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 800709a:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 800709c:	d02d      	beq.n	80070fa <HAL_DAC_Start_DMA+0xe6>
 800709e:	2e08      	cmp	r6, #8
 80070a0:	d028      	beq.n	80070f4 <HAL_DAC_Start_DMA+0xe0>
 80070a2:	b326      	cbz	r6, 80070ee <HAL_DAC_Start_DMA+0xda>
  if(Channel == DAC_CHANNEL_1)
 80070a4:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80070a6:	682e      	ldr	r6, [r5, #0]
 80070a8:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80070ac:	464b      	mov	r3, r9
 80070ae:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80070b0:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80070b2:	f000 fa49 	bl	8007548 <HAL_DMA_Start_IT>
  __HAL_DAC_ENABLE(hdac, Channel);
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	2101      	movs	r1, #1
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	40b9      	lsls	r1, r7
 80070be:	4311      	orrs	r1, r2
  __HAL_UNLOCK(hdac);
 80070c0:	2000      	movs	r0, #0
 80070c2:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 80070c4:	6019      	str	r1, [r3, #0]
}
 80070c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 80070ca:	f031 0310 	bics.w	r3, r1, #16
 80070ce:	d0b1      	beq.n	8007034 <HAL_DAC_Start_DMA+0x20>
 80070d0:	e7ab      	b.n	800702a <HAL_DAC_Start_DMA+0x16>
  assert_param(IS_DAC_ALIGN(Alignment));
 80070d2:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 80070d6:	480e      	ldr	r0, [pc, #56]	; (8007110 <HAL_DAC_Start_DMA+0xfc>)
 80070d8:	f007 fff6 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hdac);
 80070dc:	7962      	ldrb	r2, [r4, #5]
 80070de:	2a01      	cmp	r2, #1
 80070e0:	d1b0      	bne.n	8007044 <HAL_DAC_Start_DMA+0x30>
 80070e2:	2002      	movs	r0, #2
}
 80070e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80070e8:	f105 0208 	add.w	r2, r5, #8
        break;
 80070ec:	e7c2      	b.n	8007074 <HAL_DAC_Start_DMA+0x60>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80070ee:	f105 0214 	add.w	r2, r5, #20
        break;
 80070f2:	e7d8      	b.n	80070a6 <HAL_DAC_Start_DMA+0x92>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80070f4:	f105 021c 	add.w	r2, r5, #28
        break;
 80070f8:	e7d5      	b.n	80070a6 <HAL_DAC_Start_DMA+0x92>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80070fa:	f105 0218 	add.w	r2, r5, #24
        break;
 80070fe:	e7d2      	b.n	80070a6 <HAL_DAC_Start_DMA+0x92>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007100:	f105 0210 	add.w	r2, r5, #16
        break;
 8007104:	e7b6      	b.n	8007074 <HAL_DAC_Start_DMA+0x60>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007106:	f105 020c 	add.w	r2, r5, #12
        break;
 800710a:	e7b3      	b.n	8007074 <HAL_DAC_Start_DMA+0x60>
 800710c:	40007400 	.word	0x40007400
 8007110:	080150c4 	.word	0x080150c4
 8007114:	08007005 	.word	0x08007005
 8007118:	08006ffd 	.word	0x08006ffd
 800711c:	08006fe5 	.word	0x08006fe5
 8007120:	080071d1 	.word	0x080071d1
 8007124:	080071e5 	.word	0x080071e5
 8007128:	080071f5 	.word	0x080071f5

0800712c <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800712c:	680b      	ldr	r3, [r1, #0]
{
 800712e:	b570      	push	{r4, r5, r6, lr}
 8007130:	4616      	mov	r6, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8007132:	f033 0204 	bics.w	r2, r3, #4
{
 8007136:	460d      	mov	r5, r1
 8007138:	4604      	mov	r4, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800713a:	d012      	beq.n	8007162 <HAL_DAC_ConfigChannel+0x36>
 800713c:	f023 0208 	bic.w	r2, r3, #8
 8007140:	2a24      	cmp	r2, #36	; 0x24
 8007142:	d00e      	beq.n	8007162 <HAL_DAC_ConfigChannel+0x36>
 8007144:	f023 0210 	bic.w	r2, r3, #16
 8007148:	2a0c      	cmp	r2, #12
 800714a:	d00a      	beq.n	8007162 <HAL_DAC_ConfigChannel+0x36>
 800714c:	f023 0220 	bic.w	r2, r3, #32
 8007150:	2a14      	cmp	r2, #20
 8007152:	d006      	beq.n	8007162 <HAL_DAC_ConfigChannel+0x36>
 8007154:	2b3c      	cmp	r3, #60	; 0x3c
 8007156:	d004      	beq.n	8007162 <HAL_DAC_ConfigChannel+0x36>
 8007158:	f44f 7144 	mov.w	r1, #784	; 0x310
 800715c:	481a      	ldr	r0, [pc, #104]	; (80071c8 <HAL_DAC_ConfigChannel+0x9c>)
 800715e:	f007 ffb3 	bl	800f0c8 <assert_failed>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
 8007162:	686b      	ldr	r3, [r5, #4]
 8007164:	f033 0302 	bics.w	r3, r3, #2
 8007168:	d004      	beq.n	8007174 <HAL_DAC_ConfigChannel+0x48>
 800716a:	f240 311e 	movw	r1, #798	; 0x31e
 800716e:	4816      	ldr	r0, [pc, #88]	; (80071c8 <HAL_DAC_ConfigChannel+0x9c>)
 8007170:	f007 ffaa 	bl	800f0c8 <assert_failed>
  assert_param(IS_DAC_CHANNEL(Channel));   
 8007174:	f036 0310 	bics.w	r3, r6, #16
 8007178:	d004      	beq.n	8007184 <HAL_DAC_ConfigChannel+0x58>
 800717a:	f44f 7148 	mov.w	r1, #800	; 0x320
 800717e:	4812      	ldr	r0, [pc, #72]	; (80071c8 <HAL_DAC_ConfigChannel+0x9c>)
 8007180:	f007 ffa2 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hdac);
 8007184:	7963      	ldrb	r3, [r4, #5]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d01b      	beq.n	80071c2 <HAL_DAC_ConfigChannel+0x96>
  hdac->State = HAL_DAC_STATE_BUSY;
 800718a:	2302      	movs	r3, #2
 800718c:	7123      	strb	r3, [r4, #4]
  tmpreg1 = hdac->Instance->CR;
 800718e:	6821      	ldr	r1, [r4, #0]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8007190:	e9d5 3500 	ldrd	r3, r5, [r5]
  tmpreg1 = hdac->Instance->CR;
 8007194:	680a      	ldr	r2, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8007196:	f640 70fe 	movw	r0, #4094	; 0xffe
 800719a:	40b0      	lsls	r0, r6
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800719c:	432b      	orrs	r3, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800719e:	ea22 0200 	bic.w	r2, r2, r0
  tmpreg1 |= tmpreg2 << Channel;
 80071a2:	40b3      	lsls	r3, r6
 80071a4:	4313      	orrs	r3, r2
  hdac->Instance->CR = tmpreg1;
 80071a6:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80071a8:	680b      	ldr	r3, [r1, #0]
 80071aa:	22c0      	movs	r2, #192	; 0xc0
 80071ac:	fa02 f606 	lsl.w	r6, r2, r6
 80071b0:	ea23 0606 	bic.w	r6, r3, r6
  hdac->State = HAL_DAC_STATE_READY;
 80071b4:	2201      	movs	r2, #1
  __HAL_UNLOCK(hdac);
 80071b6:	2300      	movs	r3, #0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80071b8:	600e      	str	r6, [r1, #0]
  return HAL_OK;
 80071ba:	4618      	mov	r0, r3
  hdac->State = HAL_DAC_STATE_READY;
 80071bc:	7122      	strb	r2, [r4, #4]
  __HAL_UNLOCK(hdac);
 80071be:	7163      	strb	r3, [r4, #5]
}
 80071c0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdac);
 80071c2:	2002      	movs	r0, #2
}
 80071c4:	bd70      	pop	{r4, r5, r6, pc}
 80071c6:	bf00      	nop
 80071c8:	080150c4 	.word	0x080150c4

080071cc <HAL_DACEx_ConvCpltCallbackCh2>:
}
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop

080071d0 <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80071d0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80071d2:	6a44      	ldr	r4, [r0, #36]	; 0x24
  
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80071d4:	4620      	mov	r0, r4
 80071d6:	f7ff fff9 	bl	80071cc <HAL_DACEx_ConvCpltCallbackCh2>
  
  hdac->State= HAL_DAC_STATE_READY;
 80071da:	2301      	movs	r3, #1
 80071dc:	7123      	strb	r3, [r4, #4]
}
 80071de:	bd10      	pop	{r4, pc}

080071e0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop

080071e4 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80071e4:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80071e6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80071e8:	f7ff fffa 	bl	80071e0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
}
 80071ec:	bd08      	pop	{r3, pc}
 80071ee:	bf00      	nop

080071f0 <HAL_DACEx_ErrorCallbackCh2>:
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop

080071f4 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80071f4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80071f6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80071f8:	6923      	ldr	r3, [r4, #16]
 80071fa:	f043 0304 	orr.w	r3, r3, #4
 80071fe:	6123      	str	r3, [r4, #16]
    
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007200:	4620      	mov	r0, r4
 8007202:	f7ff fff5 	bl	80071f0 <HAL_DACEx_ErrorCallbackCh2>
    
  hdac->State= HAL_DAC_STATE_READY;
 8007206:	2301      	movs	r3, #1
 8007208:	7123      	strb	r3, [r4, #4]
}
 800720a:	bd10      	pop	{r4, pc}

0800720c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800720c:	2800      	cmp	r0, #0
 800720e:	f000 808c 	beq.w	800732a <HAL_DMA_Init+0x11e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8007212:	6803      	ldr	r3, [r0, #0]
 8007214:	4a5c      	ldr	r2, [pc, #368]	; (8007388 <HAL_DMA_Init+0x17c>)
 8007216:	4293      	cmp	r3, r2
{ 
 8007218:	b570      	push	{r4, r5, r6, lr}
 800721a:	4604      	mov	r4, r0
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800721c:	d025      	beq.n	800726a <HAL_DMA_Init+0x5e>
 800721e:	3214      	adds	r2, #20
 8007220:	4293      	cmp	r3, r2
 8007222:	d022      	beq.n	800726a <HAL_DMA_Init+0x5e>
 8007224:	3214      	adds	r2, #20
 8007226:	4293      	cmp	r3, r2
 8007228:	d01f      	beq.n	800726a <HAL_DMA_Init+0x5e>
 800722a:	3214      	adds	r2, #20
 800722c:	4293      	cmp	r3, r2
 800722e:	d01c      	beq.n	800726a <HAL_DMA_Init+0x5e>
 8007230:	3214      	adds	r2, #20
 8007232:	4293      	cmp	r3, r2
 8007234:	d019      	beq.n	800726a <HAL_DMA_Init+0x5e>
 8007236:	3214      	adds	r2, #20
 8007238:	4293      	cmp	r3, r2
 800723a:	d016      	beq.n	800726a <HAL_DMA_Init+0x5e>
 800723c:	3214      	adds	r2, #20
 800723e:	4293      	cmp	r3, r2
 8007240:	d013      	beq.n	800726a <HAL_DMA_Init+0x5e>
 8007242:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8007246:	4293      	cmp	r3, r2
 8007248:	d00f      	beq.n	800726a <HAL_DMA_Init+0x5e>
 800724a:	3214      	adds	r2, #20
 800724c:	4293      	cmp	r3, r2
 800724e:	d00c      	beq.n	800726a <HAL_DMA_Init+0x5e>
 8007250:	3214      	adds	r2, #20
 8007252:	4293      	cmp	r3, r2
 8007254:	d009      	beq.n	800726a <HAL_DMA_Init+0x5e>
 8007256:	3214      	adds	r2, #20
 8007258:	4293      	cmp	r3, r2
 800725a:	d006      	beq.n	800726a <HAL_DMA_Init+0x5e>
 800725c:	3214      	adds	r2, #20
 800725e:	4293      	cmp	r3, r2
 8007260:	d003      	beq.n	800726a <HAL_DMA_Init+0x5e>
 8007262:	21a4      	movs	r1, #164	; 0xa4
 8007264:	4849      	ldr	r0, [pc, #292]	; (800738c <HAL_DMA_Init+0x180>)
 8007266:	f007 ff2f 	bl	800f0c8 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800726a:	6863      	ldr	r3, [r4, #4]
 800726c:	f033 0210 	bics.w	r2, r3, #16
 8007270:	d002      	beq.n	8007278 <HAL_DMA_Init+0x6c>
 8007272:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007276:	d16b      	bne.n	8007350 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007278:	68a3      	ldr	r3, [r4, #8]
 800727a:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 800727e:	d156      	bne.n	800732e <HAL_DMA_Init+0x122>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007280:	68e3      	ldr	r3, [r4, #12]
 8007282:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007286:	d15a      	bne.n	800733e <HAL_DMA_Init+0x132>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007288:	6923      	ldr	r3, [r4, #16]
 800728a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800728e:	d002      	beq.n	8007296 <HAL_DMA_Init+0x8a>
 8007290:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007294:	d165      	bne.n	8007362 <HAL_DMA_Init+0x156>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007296:	6963      	ldr	r3, [r4, #20]
 8007298:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800729c:	d002      	beq.n	80072a4 <HAL_DMA_Init+0x98>
 800729e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072a2:	d167      	bne.n	8007374 <HAL_DMA_Init+0x168>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80072a4:	69a3      	ldr	r3, [r4, #24]
 80072a6:	f033 0320 	bics.w	r3, r3, #32
 80072aa:	d003      	beq.n	80072b4 <HAL_DMA_Init+0xa8>
 80072ac:	21aa      	movs	r1, #170	; 0xaa
 80072ae:	4837      	ldr	r0, [pc, #220]	; (800738c <HAL_DMA_Init+0x180>)
 80072b0:	f007 ff0a 	bl	800f0c8 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80072b4:	69e0      	ldr	r0, [r4, #28]
 80072b6:	f430 5340 	bics.w	r3, r0, #12288	; 0x3000
 80072ba:	d004      	beq.n	80072c6 <HAL_DMA_Init+0xba>
 80072bc:	4833      	ldr	r0, [pc, #204]	; (800738c <HAL_DMA_Init+0x180>)
 80072be:	21ab      	movs	r1, #171	; 0xab
 80072c0:	f007 ff02 	bl	800f0c8 <assert_failed>
 80072c4:	69e0      	ldr	r0, [r4, #28]
 80072c6:	68e2      	ldr	r2, [r4, #12]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80072c8:	6821      	ldr	r1, [r4, #0]
 80072ca:	6926      	ldr	r6, [r4, #16]
 80072cc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80072d0:	432b      	orrs	r3, r5
 80072d2:	4313      	orrs	r3, r2
 80072d4:	6965      	ldr	r5, [r4, #20]
 80072d6:	680a      	ldr	r2, [r1, #0]
 80072d8:	4333      	orrs	r3, r6
 80072da:	432b      	orrs	r3, r5
 80072dc:	69a5      	ldr	r5, [r4, #24]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80072de:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 80072e2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80072e6:	432b      	orrs	r3, r5
 80072e8:	4313      	orrs	r3, r2
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80072ea:	4a29      	ldr	r2, [pc, #164]	; (8007390 <HAL_DMA_Init+0x184>)
  tmp |=  hdma->Init.Direction        |
 80072ec:	4303      	orrs	r3, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80072ee:	4291      	cmp	r1, r2
  hdma->Instance->CCR = tmp;  
 80072f0:	600b      	str	r3, [r1, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80072f2:	d911      	bls.n	8007318 <HAL_DMA_Init+0x10c>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80072f4:	4b27      	ldr	r3, [pc, #156]	; (8007394 <HAL_DMA_Init+0x188>)
 80072f6:	4a28      	ldr	r2, [pc, #160]	; (8007398 <HAL_DMA_Init+0x18c>)
    hdma->DmaBaseAddress = DMA2;
 80072f8:	4d28      	ldr	r5, [pc, #160]	; (800739c <HAL_DMA_Init+0x190>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80072fa:	440b      	add	r3, r1
 80072fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007300:	091b      	lsrs	r3, r3, #4
 8007302:	009b      	lsls	r3, r3, #2
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007304:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8007306:	2201      	movs	r2, #1
 8007308:	e9c4 530f 	strd	r5, r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800730c:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 800730e:	f884 0020 	strb.w	r0, [r4, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8007312:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
}  
 8007316:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007318:	4b21      	ldr	r3, [pc, #132]	; (80073a0 <HAL_DMA_Init+0x194>)
 800731a:	4a1f      	ldr	r2, [pc, #124]	; (8007398 <HAL_DMA_Init+0x18c>)
    hdma->DmaBaseAddress = DMA1;
 800731c:	4d21      	ldr	r5, [pc, #132]	; (80073a4 <HAL_DMA_Init+0x198>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800731e:	440b      	add	r3, r1
 8007320:	fba2 2303 	umull	r2, r3, r2, r3
 8007324:	091b      	lsrs	r3, r3, #4
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	e7ec      	b.n	8007304 <HAL_DMA_Init+0xf8>
    return HAL_ERROR;
 800732a:	2001      	movs	r0, #1
}  
 800732c:	4770      	bx	lr
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800732e:	21a6      	movs	r1, #166	; 0xa6
 8007330:	4816      	ldr	r0, [pc, #88]	; (800738c <HAL_DMA_Init+0x180>)
 8007332:	f007 fec9 	bl	800f0c8 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007336:	68e3      	ldr	r3, [r4, #12]
 8007338:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800733c:	d0a4      	beq.n	8007288 <HAL_DMA_Init+0x7c>
 800733e:	21a7      	movs	r1, #167	; 0xa7
 8007340:	4812      	ldr	r0, [pc, #72]	; (800738c <HAL_DMA_Init+0x180>)
 8007342:	f007 fec1 	bl	800f0c8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007346:	6923      	ldr	r3, [r4, #16]
 8007348:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800734c:	d0a3      	beq.n	8007296 <HAL_DMA_Init+0x8a>
 800734e:	e79f      	b.n	8007290 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007350:	21a5      	movs	r1, #165	; 0xa5
 8007352:	480e      	ldr	r0, [pc, #56]	; (800738c <HAL_DMA_Init+0x180>)
 8007354:	f007 feb8 	bl	800f0c8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007358:	68a3      	ldr	r3, [r4, #8]
 800735a:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 800735e:	d08f      	beq.n	8007280 <HAL_DMA_Init+0x74>
 8007360:	e7e5      	b.n	800732e <HAL_DMA_Init+0x122>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007362:	21a8      	movs	r1, #168	; 0xa8
 8007364:	4809      	ldr	r0, [pc, #36]	; (800738c <HAL_DMA_Init+0x180>)
 8007366:	f007 feaf 	bl	800f0c8 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800736a:	6963      	ldr	r3, [r4, #20]
 800736c:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8007370:	d098      	beq.n	80072a4 <HAL_DMA_Init+0x98>
 8007372:	e794      	b.n	800729e <HAL_DMA_Init+0x92>
 8007374:	21a9      	movs	r1, #169	; 0xa9
 8007376:	4805      	ldr	r0, [pc, #20]	; (800738c <HAL_DMA_Init+0x180>)
 8007378:	f007 fea6 	bl	800f0c8 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800737c:	69a3      	ldr	r3, [r4, #24]
 800737e:	f033 0320 	bics.w	r3, r3, #32
 8007382:	d097      	beq.n	80072b4 <HAL_DMA_Init+0xa8>
 8007384:	e792      	b.n	80072ac <HAL_DMA_Init+0xa0>
 8007386:	bf00      	nop
 8007388:	40020008 	.word	0x40020008
 800738c:	08015114 	.word	0x08015114
 8007390:	40020407 	.word	0x40020407
 8007394:	bffdfbf8 	.word	0xbffdfbf8
 8007398:	cccccccd 	.word	0xcccccccd
 800739c:	40020400 	.word	0x40020400
 80073a0:	bffdfff8 	.word	0xbffdfff8
 80073a4:	40020000 	.word	0x40020000

080073a8 <HAL_DMA_DeInit>:
  if(NULL == hdma)
 80073a8:	2800      	cmp	r0, #0
 80073aa:	d05d      	beq.n	8007468 <HAL_DMA_DeInit+0xc0>
{
 80073ac:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80073ae:	4a39      	ldr	r2, [pc, #228]	; (8007494 <HAL_DMA_DeInit+0xec>)
 80073b0:	6803      	ldr	r3, [r0, #0]
 80073b2:	4293      	cmp	r3, r2
 80073b4:	4604      	mov	r4, r0
 80073b6:	d034      	beq.n	8007422 <HAL_DMA_DeInit+0x7a>
 80073b8:	3214      	adds	r2, #20
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d031      	beq.n	8007422 <HAL_DMA_DeInit+0x7a>
 80073be:	3214      	adds	r2, #20
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d02e      	beq.n	8007422 <HAL_DMA_DeInit+0x7a>
 80073c4:	3214      	adds	r2, #20
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d02b      	beq.n	8007422 <HAL_DMA_DeInit+0x7a>
 80073ca:	3214      	adds	r2, #20
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d028      	beq.n	8007422 <HAL_DMA_DeInit+0x7a>
 80073d0:	3214      	adds	r2, #20
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d025      	beq.n	8007422 <HAL_DMA_DeInit+0x7a>
 80073d6:	3214      	adds	r2, #20
 80073d8:	4293      	cmp	r3, r2
 80073da:	d022      	beq.n	8007422 <HAL_DMA_DeInit+0x7a>
 80073dc:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d043      	beq.n	800746c <HAL_DMA_DeInit+0xc4>
 80073e4:	3214      	adds	r2, #20
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d040      	beq.n	800746c <HAL_DMA_DeInit+0xc4>
 80073ea:	3214      	adds	r2, #20
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d03d      	beq.n	800746c <HAL_DMA_DeInit+0xc4>
 80073f0:	3214      	adds	r2, #20
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d03a      	beq.n	800746c <HAL_DMA_DeInit+0xc4>
 80073f6:	3214      	adds	r2, #20
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d037      	beq.n	800746c <HAL_DMA_DeInit+0xc4>
 80073fc:	21e0      	movs	r1, #224	; 0xe0
 80073fe:	4826      	ldr	r0, [pc, #152]	; (8007498 <HAL_DMA_DeInit+0xf0>)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007400:	4d26      	ldr	r5, [pc, #152]	; (800749c <HAL_DMA_DeInit+0xf4>)
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8007402:	f007 fe61 	bl	800f0c8 <assert_failed>
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007406:	6823      	ldr	r3, [r4, #0]
 8007408:	6818      	ldr	r0, [r3, #0]
  hdma->Instance->CCR  = 0U;
 800740a:	2200      	movs	r2, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 800740c:	f020 0001 	bic.w	r0, r0, #1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007410:	42ab      	cmp	r3, r5
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007412:	6018      	str	r0, [r3, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007414:	4619      	mov	r1, r3
  hdma->Instance->CCR  = 0U;
 8007416:	601a      	str	r2, [r3, #0]
  hdma->Instance->CNDTR = 0U;
 8007418:	605a      	str	r2, [r3, #4]
  hdma->Instance->CPAR  = 0U;
 800741a:	609a      	str	r2, [r3, #8]
  hdma->Instance->CMAR = 0U;
 800741c:	60da      	str	r2, [r3, #12]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800741e:	d82f      	bhi.n	8007480 <HAL_DMA_DeInit+0xd8>
 8007420:	e009      	b.n	8007436 <HAL_DMA_DeInit+0x8e>
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007422:	6819      	ldr	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 8007424:	2200      	movs	r2, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007426:	f021 0101 	bic.w	r1, r1, #1
 800742a:	6019      	str	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 800742c:	601a      	str	r2, [r3, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800742e:	4619      	mov	r1, r3
  hdma->Instance->CNDTR = 0U;
 8007430:	605a      	str	r2, [r3, #4]
  hdma->Instance->CPAR  = 0U;
 8007432:	609a      	str	r2, [r3, #8]
  hdma->Instance->CMAR = 0U;
 8007434:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007436:	4b1a      	ldr	r3, [pc, #104]	; (80074a0 <HAL_DMA_DeInit+0xf8>)
 8007438:	4a1a      	ldr	r2, [pc, #104]	; (80074a4 <HAL_DMA_DeInit+0xfc>)
    hdma->DmaBaseAddress = DMA1;
 800743a:	4d1b      	ldr	r5, [pc, #108]	; (80074a8 <HAL_DMA_DeInit+0x100>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800743c:	440b      	add	r3, r1
 800743e:	fba2 2303 	umull	r2, r3, r2, r3
 8007442:	091b      	lsrs	r3, r3, #4
 8007444:	009b      	lsls	r3, r3, #2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007446:	2101      	movs	r1, #1
  hdma->XferCpltCallback = NULL;
 8007448:	2200      	movs	r2, #0
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800744a:	4099      	lsls	r1, r3
 800744c:	e9c4 530f 	strd	r5, r3, [r4, #60]	; 0x3c
  return HAL_OK;
 8007450:	4610      	mov	r0, r2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007452:	6069      	str	r1, [r5, #4]
  hdma->XferHalfCpltCallback = NULL;
 8007454:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  hdma->XferAbortCallback = NULL;
 8007458:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800745c:	63a2      	str	r2, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 800745e:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8007462:	f884 2020 	strb.w	r2, [r4, #32]
}
 8007466:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007468:	2001      	movs	r0, #1
}
 800746a:	4770      	bx	lr
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 800746c:	6819      	ldr	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 800746e:	2200      	movs	r2, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007470:	f021 0101 	bic.w	r1, r1, #1
 8007474:	6019      	str	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 8007476:	601a      	str	r2, [r3, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007478:	4619      	mov	r1, r3
  hdma->Instance->CNDTR = 0U;
 800747a:	605a      	str	r2, [r3, #4]
  hdma->Instance->CPAR  = 0U;
 800747c:	609a      	str	r2, [r3, #8]
  hdma->Instance->CMAR = 0U;
 800747e:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007480:	4b0a      	ldr	r3, [pc, #40]	; (80074ac <HAL_DMA_DeInit+0x104>)
 8007482:	4a08      	ldr	r2, [pc, #32]	; (80074a4 <HAL_DMA_DeInit+0xfc>)
    hdma->DmaBaseAddress = DMA2;
 8007484:	4d0a      	ldr	r5, [pc, #40]	; (80074b0 <HAL_DMA_DeInit+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007486:	440b      	add	r3, r1
 8007488:	fba2 2303 	umull	r2, r3, r2, r3
 800748c:	091b      	lsrs	r3, r3, #4
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	e7d9      	b.n	8007446 <HAL_DMA_DeInit+0x9e>
 8007492:	bf00      	nop
 8007494:	40020008 	.word	0x40020008
 8007498:	08015114 	.word	0x08015114
 800749c:	40020407 	.word	0x40020407
 80074a0:	bffdfff8 	.word	0xbffdfff8
 80074a4:	cccccccd 	.word	0xcccccccd
 80074a8:	40020000 	.word	0x40020000
 80074ac:	bffdfbf8 	.word	0xbffdfbf8
 80074b0:	40020400 	.word	0x40020400

080074b4 <HAL_DMA_Start>:
{
 80074b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80074b8:	1e5e      	subs	r6, r3, #1
{
 80074ba:	461d      	mov	r5, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80074bc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80074c0:	429e      	cmp	r6, r3
{
 80074c2:	4604      	mov	r4, r0
 80074c4:	460f      	mov	r7, r1
 80074c6:	4690      	mov	r8, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80074c8:	d830      	bhi.n	800752c <HAL_DMA_Start+0x78>
  __HAL_LOCK(hdma);
 80074ca:	f894 3020 	ldrb.w	r3, [r4, #32]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d035      	beq.n	800753e <HAL_DMA_Start+0x8a>
  if(HAL_DMA_STATE_READY == hdma->State)
 80074d2:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 80074d6:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80074d8:	4298      	cmp	r0, r3
  __HAL_LOCK(hdma);
 80074da:	f884 3020 	strb.w	r3, [r4, #32]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074de:	f04f 0300 	mov.w	r3, #0
  if(HAL_DMA_STATE_READY == hdma->State)
 80074e2:	d11e      	bne.n	8007522 <HAL_DMA_Start+0x6e>
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80074e4:	e9d4 620f 	ldrd	r6, r2, [r4, #60]	; 0x3c
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 80074e8:	6821      	ldr	r1, [r4, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074ea:	63a3      	str	r3, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 80074ec:	680b      	ldr	r3, [r1, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80074ee:	4090      	lsls	r0, r2
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074f0:	6862      	ldr	r2, [r4, #4]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 80074f2:	f023 0301 	bic.w	r3, r3, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074f6:	2a10      	cmp	r2, #16
  	hdma->State = HAL_DMA_STATE_BUSY;
 80074f8:	f04f 0c02 	mov.w	ip, #2
 80074fc:	f884 c021 	strb.w	ip, [r4, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8007500:	600b      	str	r3, [r1, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007502:	6070      	str	r0, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8007504:	604d      	str	r5, [r1, #4]
    hdma->Instance->CPAR = DstAddress;
 8007506:	bf0b      	itete	eq
 8007508:	f8c1 8008 	streq.w	r8, [r1, #8]
    hdma->Instance->CPAR = SrcAddress;
 800750c:	608f      	strne	r7, [r1, #8]
    hdma->Instance->CMAR = SrcAddress;
 800750e:	60cf      	streq	r7, [r1, #12]
    hdma->Instance->CMAR = DstAddress;
 8007510:	f8c1 800c 	strne.w	r8, [r1, #12]
  	hdma->Instance->CCR |= DMA_CCR_EN;  
 8007514:	680b      	ldr	r3, [r1, #0]
 8007516:	f043 0301 	orr.w	r3, r3, #1
 800751a:	600b      	str	r3, [r1, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800751c:	2000      	movs	r0, #0
} 
 800751e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  	__HAL_UNLOCK(hdma);
 8007522:	f884 3020 	strb.w	r3, [r4, #32]
  	status = HAL_BUSY;
 8007526:	2002      	movs	r0, #2
} 
 8007528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800752c:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8007530:	4804      	ldr	r0, [pc, #16]	; (8007544 <HAL_DMA_Start+0x90>)
 8007532:	f007 fdc9 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hdma);
 8007536:	f894 3020 	ldrb.w	r3, [r4, #32]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d1c9      	bne.n	80074d2 <HAL_DMA_Start+0x1e>
 800753e:	2002      	movs	r0, #2
} 
 8007540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007544:	08015114 	.word	0x08015114

08007548 <HAL_DMA_Start_IT>:
{
 8007548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800754c:	1e5e      	subs	r6, r3, #1
{
 800754e:	461d      	mov	r5, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007550:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007554:	429e      	cmp	r6, r3
{
 8007556:	4604      	mov	r4, r0
 8007558:	460f      	mov	r7, r1
 800755a:	4690      	mov	r8, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800755c:	d836      	bhi.n	80075cc <HAL_DMA_Start_IT+0x84>
  __HAL_LOCK(hdma);
 800755e:	f894 3020 	ldrb.w	r3, [r4, #32]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d03b      	beq.n	80075de <HAL_DMA_Start_IT+0x96>
  if(HAL_DMA_STATE_READY == hdma->State)
 8007566:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 800756a:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800756c:	4298      	cmp	r0, r3
  __HAL_LOCK(hdma);
 800756e:	f884 3020 	strb.w	r3, [r4, #32]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007572:	f04f 0300 	mov.w	r3, #0
  if(HAL_DMA_STATE_READY == hdma->State)
 8007576:	d124      	bne.n	80075c2 <HAL_DMA_Start_IT+0x7a>
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007578:	6821      	ldr	r1, [r4, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800757a:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800757c:	e9d4 620f 	ldrd	r6, r2, [r4, #60]	; 0x3c
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007580:	680b      	ldr	r3, [r1, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007582:	4090      	lsls	r0, r2
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007584:	f023 0301 	bic.w	r3, r3, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007588:	6862      	ldr	r2, [r4, #4]
  	hdma->State = HAL_DMA_STATE_BUSY;
 800758a:	f04f 0c02 	mov.w	ip, #2
 800758e:	f884 c021 	strb.w	ip, [r4, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007592:	600b      	str	r3, [r1, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 8007594:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007596:	6070      	str	r0, [r6, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007598:	2a10      	cmp	r2, #16
  hdma->Instance->CNDTR = DataLength;
 800759a:	604d      	str	r5, [r1, #4]
    hdma->Instance->CPAR = DstAddress;
 800759c:	bf0b      	itete	eq
 800759e:	f8c1 8008 	streq.w	r8, [r1, #8]
    hdma->Instance->CPAR = SrcAddress;
 80075a2:	608f      	strne	r7, [r1, #8]
    hdma->Instance->CMAR = SrcAddress;
 80075a4:	60cf      	streq	r7, [r1, #12]
    hdma->Instance->CMAR = DstAddress;
 80075a6:	f8c1 800c 	strne.w	r8, [r1, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80075aa:	b1db      	cbz	r3, 80075e4 <HAL_DMA_Start_IT+0x9c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80075ac:	680b      	ldr	r3, [r1, #0]
 80075ae:	f043 030e 	orr.w	r3, r3, #14
 80075b2:	600b      	str	r3, [r1, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80075b4:	680b      	ldr	r3, [r1, #0]
 80075b6:	f043 0301 	orr.w	r3, r3, #1
 80075ba:	600b      	str	r3, [r1, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80075bc:	2000      	movs	r0, #0
} 
 80075be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_UNLOCK(hdma); 
 80075c2:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 80075c6:	2002      	movs	r0, #2
} 
 80075c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80075cc:	f240 115d 	movw	r1, #349	; 0x15d
 80075d0:	4809      	ldr	r0, [pc, #36]	; (80075f8 <HAL_DMA_Start_IT+0xb0>)
 80075d2:	f007 fd79 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(hdma);
 80075d6:	f894 3020 	ldrb.w	r3, [r4, #32]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d1c3      	bne.n	8007566 <HAL_DMA_Start_IT+0x1e>
 80075de:	2002      	movs	r0, #2
} 
 80075e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80075e4:	680b      	ldr	r3, [r1, #0]
 80075e6:	f043 030a 	orr.w	r3, r3, #10
 80075ea:	600b      	str	r3, [r1, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80075ec:	680b      	ldr	r3, [r1, #0]
 80075ee:	f023 0304 	bic.w	r3, r3, #4
 80075f2:	600b      	str	r3, [r1, #0]
 80075f4:	e7de      	b.n	80075b4 <HAL_DMA_Start_IT+0x6c>
 80075f6:	bf00      	nop
 80075f8:	08015114 	.word	0x08015114

080075fc <HAL_DMA_Abort>:
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80075fc:	6802      	ldr	r2, [r0, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80075fe:	6c01      	ldr	r1, [r0, #64]	; 0x40
{
 8007600:	4603      	mov	r3, r0
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007602:	6810      	ldr	r0, [r2, #0]
 8007604:	f020 000e 	bic.w	r0, r0, #14
{
 8007608:	b430      	push	{r4, r5}
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800760a:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800760c:	6010      	str	r0, [r2, #0]
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800760e:	6810      	ldr	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007610:	2401      	movs	r4, #1
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007612:	f020 0001 	bic.w	r0, r0, #1
 8007616:	6010      	str	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007618:	fa04 f101 	lsl.w	r1, r4, r1
	__HAL_UNLOCK(hdma);
 800761c:	2200      	movs	r2, #0
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800761e:	6069      	str	r1, [r5, #4]
}
 8007620:	4610      	mov	r0, r2
	hdma->State = HAL_DMA_STATE_READY; 
 8007622:	f883 4021 	strb.w	r4, [r3, #33]	; 0x21
	__HAL_UNLOCK(hdma);
 8007626:	f883 2020 	strb.w	r2, [r3, #32]
}
 800762a:	bc30      	pop	{r4, r5}
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop

08007630 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007630:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8007634:	2a02      	cmp	r2, #2
{  
 8007636:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007638:	d003      	beq.n	8007642 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800763a:	2204      	movs	r2, #4
 800763c:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800763e:	2001      	movs	r0, #1
}
 8007640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007642:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007644:	6c01      	ldr	r1, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007646:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007648:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 800764a:	6b45      	ldr	r5, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800764c:	f024 040e 	bic.w	r4, r4, #14
 8007650:	6014      	str	r4, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007652:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007654:	2601      	movs	r6, #1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007656:	f024 0401 	bic.w	r4, r4, #1
 800765a:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800765c:	fa06 f101 	lsl.w	r1, r6, r1
    __HAL_UNLOCK(hdma);
 8007660:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007662:	6079      	str	r1, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8007664:	f880 6021 	strb.w	r6, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8007668:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800766c:	b115      	cbz	r5, 8007674 <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 800766e:	47a8      	blx	r5
  HAL_StatusTypeDef status = HAL_OK;
 8007670:	4620      	mov	r0, r4
}
 8007672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8007674:	4628      	mov	r0, r5
}
 8007676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007678 <HAL_DMA_IRQHandler>:
{
 8007678:	b470      	push	{r4, r5, r6}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800767a:	e9d0 520f 	ldrd	r5, r2, [r0, #60]	; 0x3c
 800767e:	2304      	movs	r3, #4
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007680:	6829      	ldr	r1, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8007682:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8007684:	4093      	lsls	r3, r2
 8007686:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 8007688:	6826      	ldr	r6, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800768a:	d00a      	beq.n	80076a2 <HAL_DMA_IRQHandler+0x2a>
 800768c:	f016 0f04 	tst.w	r6, #4
 8007690:	d007      	beq.n	80076a2 <HAL_DMA_IRQHandler+0x2a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007692:	6822      	ldr	r2, [r4, #0]
 8007694:	0692      	lsls	r2, r2, #26
 8007696:	d537      	bpl.n	8007708 <HAL_DMA_IRQHandler+0x90>
  	if(hdma->XferHalfCpltCallback != NULL)
 8007698:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800769a:	606b      	str	r3, [r5, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 800769c:	b1ca      	cbz	r2, 80076d2 <HAL_DMA_IRQHandler+0x5a>
}  
 800769e:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 80076a0:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80076a2:	2302      	movs	r3, #2
 80076a4:	4093      	lsls	r3, r2
 80076a6:	420b      	tst	r3, r1
 80076a8:	d015      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x5e>
 80076aa:	f016 0f02 	tst.w	r6, #2
 80076ae:	d012      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x5e>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80076b0:	6822      	ldr	r2, [r4, #0]
 80076b2:	0692      	lsls	r2, r2, #26
 80076b4:	d406      	bmi.n	80076c4 <HAL_DMA_IRQHandler+0x4c>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80076b6:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80076b8:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80076ba:	f022 020a 	bic.w	r2, r2, #10
 80076be:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80076c0:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 80076c4:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80076c6:	606b      	str	r3, [r5, #4]
  	__HAL_UNLOCK(hdma);
 80076c8:	2300      	movs	r3, #0
 80076ca:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 80076ce:	2a00      	cmp	r2, #0
 80076d0:	d1e5      	bne.n	800769e <HAL_DMA_IRQHandler+0x26>
}  
 80076d2:	bc70      	pop	{r4, r5, r6}
 80076d4:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80076d6:	2308      	movs	r3, #8
 80076d8:	4093      	lsls	r3, r2
 80076da:	420b      	tst	r3, r1
 80076dc:	d0f9      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x5a>
 80076de:	0733      	lsls	r3, r6, #28
 80076e0:	d5f7      	bpl.n	80076d2 <HAL_DMA_IRQHandler+0x5a>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80076e2:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 80076e4:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80076e6:	f023 030e 	bic.w	r3, r3, #14
 80076ea:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80076ec:	2301      	movs	r3, #1
 80076ee:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 80076f2:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80076f4:	606a      	str	r2, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80076f6:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 80076f8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 80076fc:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8007700:	2900      	cmp	r1, #0
 8007702:	d0e6      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x5a>
}  
 8007704:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8007706:	4708      	bx	r1
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8007708:	6822      	ldr	r2, [r4, #0]
 800770a:	f022 0204 	bic.w	r2, r2, #4
 800770e:	6022      	str	r2, [r4, #0]
 8007710:	e7c2      	b.n	8007698 <HAL_DMA_IRQHandler+0x20>
 8007712:	bf00      	nop

08007714 <HAL_DMA_RegisterCallback>:
{
 8007714:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8007716:	f890 0020 	ldrb.w	r0, [r0, #32]
 800771a:	2801      	cmp	r0, #1
 800771c:	d01f      	beq.n	800775e <HAL_DMA_RegisterCallback+0x4a>
{
 800771e:	b410      	push	{r4}
  if(HAL_DMA_STATE_READY == hdma->State)
 8007720:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
  __HAL_LOCK(hdma);
 8007724:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8007726:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 8007728:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800772c:	d005      	beq.n	800773a <HAL_DMA_RegisterCallback+0x26>
  __HAL_UNLOCK(hdma);
 800772e:	2200      	movs	r2, #0
 8007730:	f883 2020 	strb.w	r2, [r3, #32]
}
 8007734:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007738:	4770      	bx	lr
    switch (CallbackID)
 800773a:	2903      	cmp	r1, #3
 800773c:	d811      	bhi.n	8007762 <HAL_DMA_RegisterCallback+0x4e>
 800773e:	e8df f001 	tbb	[pc, r1]
 8007742:	080b      	.short	0x080b
 8007744:	0205      	.short	0x0205
           hdma->XferAbortCallback = pCallback;
 8007746:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8007748:	2000      	movs	r0, #0
           break; 
 800774a:	e7f0      	b.n	800772e <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferErrorCallback = pCallback;
 800774c:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 800774e:	2000      	movs	r0, #0
           break;         
 8007750:	e7ed      	b.n	800772e <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferHalfCpltCallback = pCallback;
 8007752:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8007754:	2000      	movs	r0, #0
           break;         
 8007756:	e7ea      	b.n	800772e <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferCpltCallback = pCallback;
 8007758:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 800775a:	2000      	movs	r0, #0
           break;
 800775c:	e7e7      	b.n	800772e <HAL_DMA_RegisterCallback+0x1a>
  __HAL_LOCK(hdma);
 800775e:	2002      	movs	r0, #2
}
 8007760:	4770      	bx	lr
           status = HAL_ERROR;
 8007762:	2001      	movs	r0, #1
 8007764:	e7e3      	b.n	800772e <HAL_DMA_RegisterCallback+0x1a>
 8007766:	bf00      	nop

08007768 <HAL_DMA_UnRegisterCallback>:
  __HAL_LOCK(hdma);
 8007768:	f890 3020 	ldrb.w	r3, [r0, #32]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d012      	beq.n	8007796 <HAL_DMA_UnRegisterCallback+0x2e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8007770:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8007774:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8007776:	429a      	cmp	r2, r3
  __HAL_LOCK(hdma);
 8007778:	f880 3020 	strb.w	r3, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800777c:	d004      	beq.n	8007788 <HAL_DMA_UnRegisterCallback+0x20>
  __HAL_UNLOCK(hdma);
 800777e:	2200      	movs	r2, #0
 8007780:	f880 2020 	strb.w	r2, [r0, #32]
}
 8007784:	4618      	mov	r0, r3
 8007786:	4770      	bx	lr
    switch (CallbackID)
 8007788:	2904      	cmp	r1, #4
 800778a:	d819      	bhi.n	80077c0 <HAL_DMA_UnRegisterCallback+0x58>
 800778c:	e8df f001 	tbb	[pc, r1]
 8007790:	15120f0c 	.word	0x15120f0c
 8007794:	06          	.byte	0x06
 8007795:	00          	.byte	0x00
  __HAL_LOCK(hdma);
 8007796:	2302      	movs	r3, #2
}
 8007798:	4618      	mov	r0, r3
 800779a:	4770      	bx	lr
           hdma->XferCpltCallback = NULL;
 800779c:	2300      	movs	r3, #0
           hdma->XferHalfCpltCallback = NULL;
 800779e:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
           hdma->XferAbortCallback = NULL;
 80077a2:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
           break; 
 80077a6:	e7ea      	b.n	800777e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferCpltCallback = NULL;
 80077a8:	2300      	movs	r3, #0
 80077aa:	6283      	str	r3, [r0, #40]	; 0x28
           break;
 80077ac:	e7e7      	b.n	800777e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferHalfCpltCallback = NULL;
 80077ae:	2300      	movs	r3, #0
 80077b0:	62c3      	str	r3, [r0, #44]	; 0x2c
           break;         
 80077b2:	e7e4      	b.n	800777e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferErrorCallback = NULL;
 80077b4:	2300      	movs	r3, #0
 80077b6:	6303      	str	r3, [r0, #48]	; 0x30
           break;         
 80077b8:	e7e1      	b.n	800777e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferAbortCallback = NULL;
 80077ba:	2300      	movs	r3, #0
 80077bc:	6343      	str	r3, [r0, #52]	; 0x34
           break; 
 80077be:	e7de      	b.n	800777e <HAL_DMA_UnRegisterCallback+0x16>
           status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e7dc      	b.n	800777e <HAL_DMA_UnRegisterCallback+0x16>

080077c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80077c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80077c8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
{
 80077cc:	b085      	sub	sp, #20
 80077ce:	4604      	mov	r4, r0
 80077d0:	4688      	mov	r8, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80077d2:	d01e      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 80077d4:	4bc7      	ldr	r3, [pc, #796]	; (8007af4 <HAL_GPIO_Init+0x330>)
 80077d6:	4298      	cmp	r0, r3
 80077d8:	d01b      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 80077da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077de:	4298      	cmp	r0, r3
 80077e0:	d017      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 80077e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077e6:	4298      	cmp	r0, r3
 80077e8:	d013      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 80077ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077ee:	4298      	cmp	r0, r3
 80077f0:	d00f      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 80077f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077f6:	4298      	cmp	r0, r3
 80077f8:	d00b      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 80077fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077fe:	4298      	cmp	r0, r3
 8007800:	d007      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 8007802:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007806:	4298      	cmp	r0, r3
 8007808:	d003      	beq.n	8007812 <HAL_GPIO_Init+0x4e>
 800780a:	21c3      	movs	r1, #195	; 0xc3
 800780c:	48ba      	ldr	r0, [pc, #744]	; (8007af8 <HAL_GPIO_Init+0x334>)
 800780e:	f007 fc5b 	bl	800f0c8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8007812:	f8d8 3000 	ldr.w	r3, [r8]
 8007816:	b29a      	uxth	r2, r3
 8007818:	2a00      	cmp	r2, #0
 800781a:	f000 80cc 	beq.w	80079b6 <HAL_GPIO_Init+0x1f2>
 800781e:	0c1b      	lsrs	r3, r3, #16
 8007820:	041b      	lsls	r3, r3, #16
 8007822:	2b00      	cmp	r3, #0
 8007824:	f040 80c7 	bne.w	80079b6 <HAL_GPIO_Init+0x1f2>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8007828:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800782c:	2b03      	cmp	r3, #3
 800782e:	d917      	bls.n	8007860 <HAL_GPIO_Init+0x9c>
 8007830:	f1a3 0211 	sub.w	r2, r3, #17
 8007834:	2a01      	cmp	r2, #1
 8007836:	d913      	bls.n	8007860 <HAL_GPIO_Init+0x9c>
 8007838:	49b0      	ldr	r1, [pc, #704]	; (8007afc <HAL_GPIO_Init+0x338>)
 800783a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800783e:	428a      	cmp	r2, r1
 8007840:	d00e      	beq.n	8007860 <HAL_GPIO_Init+0x9c>
 8007842:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8007846:	428b      	cmp	r3, r1
 8007848:	d00a      	beq.n	8007860 <HAL_GPIO_Init+0x9c>
 800784a:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 800784e:	428a      	cmp	r2, r1
 8007850:	d006      	beq.n	8007860 <HAL_GPIO_Init+0x9c>
 8007852:	4aab      	ldr	r2, [pc, #684]	; (8007b00 <HAL_GPIO_Init+0x33c>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d003      	beq.n	8007860 <HAL_GPIO_Init+0x9c>
 8007858:	21c5      	movs	r1, #197	; 0xc5
 800785a:	48a7      	ldr	r0, [pc, #668]	; (8007af8 <HAL_GPIO_Init+0x334>)
 800785c:	f007 fc34 	bl	800f0c8 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8007860:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007864:	2b02      	cmp	r3, #2
 8007866:	f200 8127 	bhi.w	8007ab8 <HAL_GPIO_Init+0x2f4>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800786a:	f8d8 1000 	ldr.w	r1, [r8]
 800786e:	2900      	cmp	r1, #0
 8007870:	f000 809e 	beq.w	80079b0 <HAL_GPIO_Init+0x1ec>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007874:	4ba3      	ldr	r3, [pc, #652]	; (8007b04 <HAL_GPIO_Init+0x340>)
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007876:	f8df a294 	ldr.w	sl, [pc, #660]	; 8007b0c <HAL_GPIO_Init+0x348>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800787a:	4a9e      	ldr	r2, [pc, #632]	; (8007af4 <HAL_GPIO_Init+0x330>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 800787c:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800787e:	2601      	movs	r6, #1
 8007880:	40ae      	lsls	r6, r5
    if(iocurrent)
 8007882:	ea16 0b01 	ands.w	fp, r6, r1
 8007886:	f000 808e 	beq.w	80079a6 <HAL_GPIO_Init+0x1e2>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800788a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800788e:	f021 0c10 	bic.w	ip, r1, #16
 8007892:	f1bc 0f02 	cmp.w	ip, #2
 8007896:	f000 80ba 	beq.w	8007a0e <HAL_GPIO_Init+0x24a>
 800789a:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800789e:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 80078a0:	f8d4 e000 	ldr.w	lr, [r4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80078a4:	fa07 f709 	lsl.w	r7, r7, r9
 80078a8:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80078aa:	f001 0003 	and.w	r0, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80078ae:	ea07 0e0e 	and.w	lr, r7, lr
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80078b2:	fa00 f009 	lsl.w	r0, r0, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80078b6:	f10c 3cff 	add.w	ip, ip, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80078ba:	ea40 000e 	orr.w	r0, r0, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80078be:	f1bc 0f01 	cmp.w	ip, #1
      GPIOx->MODER = temp;
 80078c2:	6020      	str	r0, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80078c4:	d97c      	bls.n	80079c0 <HAL_GPIO_Init+0x1fc>
      temp = GPIOx->PUPDR;
 80078c6:	68e6      	ldr	r6, [r4, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80078c8:	f8d8 0008 	ldr.w	r0, [r8, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80078cc:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80078ce:	fa00 f009 	lsl.w	r0, r0, r9
 80078d2:	4338      	orrs	r0, r7
      GPIOx->PUPDR = temp;
 80078d4:	60e0      	str	r0, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80078d6:	00c8      	lsls	r0, r1, #3
 80078d8:	d563      	bpl.n	80079a2 <HAL_GPIO_Init+0x1de>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078da:	6998      	ldr	r0, [r3, #24]
 80078dc:	f040 0001 	orr.w	r0, r0, #1
 80078e0:	6198      	str	r0, [r3, #24]
 80078e2:	6998      	ldr	r0, [r3, #24]
 80078e4:	f025 0603 	bic.w	r6, r5, #3
 80078e8:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80078ec:	f000 0001 	and.w	r0, r0, #1
 80078f0:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80078f4:	9003      	str	r0, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80078f6:	f005 0703 	and.w	r7, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078fa:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80078fc:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8007900:	00bf      	lsls	r7, r7, #2
 8007902:	200f      	movs	r0, #15
 8007904:	40b8      	lsls	r0, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007906:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800790a:	ea2c 0000 	bic.w	r0, ip, r0
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800790e:	d021      	beq.n	8007954 <HAL_GPIO_Init+0x190>
 8007910:	4294      	cmp	r4, r2
 8007912:	f000 80d6 	beq.w	8007ac2 <HAL_GPIO_Init+0x2fe>
 8007916:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 8007b08 <HAL_GPIO_Init+0x344>
 800791a:	4564      	cmp	r4, ip
 800791c:	f000 80c6 	beq.w	8007aac <HAL_GPIO_Init+0x2e8>
 8007920:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 8007b10 <HAL_GPIO_Init+0x34c>
 8007924:	4564      	cmp	r4, ip
 8007926:	f000 80d8 	beq.w	8007ada <HAL_GPIO_Init+0x316>
 800792a:	f8df c1e8 	ldr.w	ip, [pc, #488]	; 8007b14 <HAL_GPIO_Init+0x350>
 800792e:	4564      	cmp	r4, ip
 8007930:	f000 80d9 	beq.w	8007ae6 <HAL_GPIO_Init+0x322>
 8007934:	f8df c1e0 	ldr.w	ip, [pc, #480]	; 8007b18 <HAL_GPIO_Init+0x354>
 8007938:	4564      	cmp	r4, ip
 800793a:	f000 80c8 	beq.w	8007ace <HAL_GPIO_Init+0x30a>
 800793e:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 8007b1c <HAL_GPIO_Init+0x358>
 8007942:	4564      	cmp	r4, ip
 8007944:	bf0c      	ite	eq
 8007946:	f04f 0c06 	moveq.w	ip, #6
 800794a:	f04f 0c07 	movne.w	ip, #7
 800794e:	fa0c f707 	lsl.w	r7, ip, r7
 8007952:	4338      	orrs	r0, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8007954:	60b0      	str	r0, [r6, #8]
        temp = EXTI->IMR;
 8007956:	f8da 0000 	ldr.w	r0, [sl]
        temp &= ~((uint32_t)iocurrent);
 800795a:	ea6f 060b 	mvn.w	r6, fp
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800795e:	03cf      	lsls	r7, r1, #15
        temp &= ~((uint32_t)iocurrent);
 8007960:	bf54      	ite	pl
 8007962:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 8007964:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->IMR = temp;
 8007968:	f8ca 0000 	str.w	r0, [sl]

        temp = EXTI->EMR;
 800796c:	f8da 0004 	ldr.w	r0, [sl, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007970:	038f      	lsls	r7, r1, #14
        temp &= ~((uint32_t)iocurrent);
 8007972:	bf54      	ite	pl
 8007974:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 8007976:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->EMR = temp;
 800797a:	f8ca 0004 	str.w	r0, [sl, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800797e:	f8da 0008 	ldr.w	r0, [sl, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007982:	02cf      	lsls	r7, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8007984:	bf54      	ite	pl
 8007986:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 8007988:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->RTSR = temp;
 800798c:	f8ca 0008 	str.w	r0, [sl, #8]

        temp = EXTI->FTSR;
 8007990:	f8da 000c 	ldr.w	r0, [sl, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007994:	0289      	lsls	r1, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8007996:	bf54      	ite	pl
 8007998:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 800799a:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->FTSR = temp;
 800799e:	f8ca 000c 	str.w	r0, [sl, #12]
 80079a2:	f8d8 1000 	ldr.w	r1, [r8]
      }
    }
    
    position++;
 80079a6:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 80079a8:	fa31 f005 	lsrs.w	r0, r1, r5
 80079ac:	f47f af67 	bne.w	800787e <HAL_GPIO_Init+0xba>
  }
}
 80079b0:	b005      	add	sp, #20
 80079b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80079b6:	21c4      	movs	r1, #196	; 0xc4
 80079b8:	484f      	ldr	r0, [pc, #316]	; (8007af8 <HAL_GPIO_Init+0x334>)
 80079ba:	f007 fb85 	bl	800f0c8 <assert_failed>
 80079be:	e733      	b.n	8007828 <HAL_GPIO_Init+0x64>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80079c0:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80079c4:	2801      	cmp	r0, #1
 80079c6:	d90d      	bls.n	80079e4 <HAL_GPIO_Init+0x220>
 80079c8:	2803      	cmp	r0, #3
 80079ca:	d00b      	beq.n	80079e4 <HAL_GPIO_Init+0x220>
 80079cc:	21ea      	movs	r1, #234	; 0xea
 80079ce:	484a      	ldr	r0, [pc, #296]	; (8007af8 <HAL_GPIO_Init+0x334>)
 80079d0:	e9cd 3200 	strd	r3, r2, [sp]
 80079d4:	f007 fb78 	bl	800f0c8 <assert_failed>
 80079d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80079dc:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80079e0:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp = GPIOx->OSPEEDR;
 80079e4:	f8d4 c008 	ldr.w	ip, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80079e8:	fa00 f009 	lsl.w	r0, r0, r9
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80079ec:	ea07 0c0c 	and.w	ip, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 80079f0:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->OSPEEDR = temp;
 80079f4:	60a0      	str	r0, [r4, #8]
        temp = GPIOx->OTYPER;
 80079f6:	f8d4 c004 	ldr.w	ip, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80079fa:	f3c1 1000 	ubfx	r0, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80079fe:	ea2c 0c06 	bic.w	ip, ip, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007a02:	4606      	mov	r6, r0
 8007a04:	40ae      	lsls	r6, r5
 8007a06:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OTYPER = temp;
 8007a0a:	6066      	str	r6, [r4, #4]
 8007a0c:	e75b      	b.n	80078c6 <HAL_GPIO_Init+0x102>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8007a0e:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
 8007a12:	d020      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a14:	4294      	cmp	r4, r2
 8007a16:	d01e      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a18:	493b      	ldr	r1, [pc, #236]	; (8007b08 <HAL_GPIO_Init+0x344>)
 8007a1a:	428c      	cmp	r4, r1
 8007a1c:	d01b      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a1e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007a22:	428c      	cmp	r4, r1
 8007a24:	d017      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a26:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007a2a:	428c      	cmp	r4, r1
 8007a2c:	d013      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a2e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007a32:	428c      	cmp	r4, r1
 8007a34:	d00f      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a36:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007a3a:	428c      	cmp	r4, r1
 8007a3c:	d00b      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a3e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007a42:	428c      	cmp	r4, r1
 8007a44:	d007      	beq.n	8007a56 <HAL_GPIO_Init+0x292>
 8007a46:	21d5      	movs	r1, #213	; 0xd5
 8007a48:	482b      	ldr	r0, [pc, #172]	; (8007af8 <HAL_GPIO_Init+0x334>)
 8007a4a:	e9cd 3200 	strd	r3, r2, [sp]
 8007a4e:	f007 fb3b 	bl	800f0c8 <assert_failed>
 8007a52:	e9dd 3200 	ldrd	r3, r2, [sp]
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8007a56:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8007a5a:	280c      	cmp	r0, #12
 8007a5c:	d90d      	bls.n	8007a7a <HAL_GPIO_Init+0x2b6>
 8007a5e:	f1a0 010e 	sub.w	r1, r0, #14
 8007a62:	2901      	cmp	r1, #1
 8007a64:	d909      	bls.n	8007a7a <HAL_GPIO_Init+0x2b6>
 8007a66:	4824      	ldr	r0, [pc, #144]	; (8007af8 <HAL_GPIO_Init+0x334>)
 8007a68:	21d6      	movs	r1, #214	; 0xd6
 8007a6a:	e9cd 3200 	strd	r3, r2, [sp]
 8007a6e:	f007 fb2b 	bl	800f0c8 <assert_failed>
 8007a72:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007a76:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8007a7a:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp = GPIOx->AFR[position >> 3];
 8007a7e:	08ef      	lsrs	r7, r5, #3
 8007a80:	eb04 0787 	add.w	r7, r4, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007a84:	f005 0907 	and.w	r9, r5, #7
        temp = GPIOx->AFR[position >> 3];
 8007a88:	f8d7 c020 	ldr.w	ip, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007a8c:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8007a90:	f04f 0e0f 	mov.w	lr, #15
 8007a94:	fa0e fe09 	lsl.w	lr, lr, r9
 8007a98:	ea2c 0c0e 	bic.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007a9c:	fa00 f009 	lsl.w	r0, r0, r9
 8007aa0:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->AFR[position >> 3] = temp;
 8007aa4:	6238      	str	r0, [r7, #32]
 8007aa6:	f021 0c10 	bic.w	ip, r1, #16
 8007aaa:	e6f6      	b.n	800789a <HAL_GPIO_Init+0xd6>
 8007aac:	f04f 0c02 	mov.w	ip, #2
 8007ab0:	fa0c f707 	lsl.w	r7, ip, r7
 8007ab4:	4338      	orrs	r0, r7
 8007ab6:	e74d      	b.n	8007954 <HAL_GPIO_Init+0x190>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8007ab8:	21c6      	movs	r1, #198	; 0xc6
 8007aba:	480f      	ldr	r0, [pc, #60]	; (8007af8 <HAL_GPIO_Init+0x334>)
 8007abc:	f007 fb04 	bl	800f0c8 <assert_failed>
 8007ac0:	e6d3      	b.n	800786a <HAL_GPIO_Init+0xa6>
 8007ac2:	f04f 0c01 	mov.w	ip, #1
 8007ac6:	fa0c f707 	lsl.w	r7, ip, r7
 8007aca:	4338      	orrs	r0, r7
 8007acc:	e742      	b.n	8007954 <HAL_GPIO_Init+0x190>
 8007ace:	f04f 0c05 	mov.w	ip, #5
 8007ad2:	fa0c f707 	lsl.w	r7, ip, r7
 8007ad6:	4338      	orrs	r0, r7
 8007ad8:	e73c      	b.n	8007954 <HAL_GPIO_Init+0x190>
 8007ada:	f04f 0c03 	mov.w	ip, #3
 8007ade:	fa0c f707 	lsl.w	r7, ip, r7
 8007ae2:	4338      	orrs	r0, r7
 8007ae4:	e736      	b.n	8007954 <HAL_GPIO_Init+0x190>
 8007ae6:	f04f 0c04 	mov.w	ip, #4
 8007aea:	fa0c f707 	lsl.w	r7, ip, r7
 8007aee:	4338      	orrs	r0, r7
 8007af0:	e730      	b.n	8007954 <HAL_GPIO_Init+0x190>
 8007af2:	bf00      	nop
 8007af4:	48000400 	.word	0x48000400
 8007af8:	08015160 	.word	0x08015160
 8007afc:	10110000 	.word	0x10110000
 8007b00:	10220000 	.word	0x10220000
 8007b04:	40021000 	.word	0x40021000
 8007b08:	48000800 	.word	0x48000800
 8007b0c:	40010400 	.word	0x40010400
 8007b10:	48000c00 	.word	0x48000c00
 8007b14:	48001000 	.word	0x48001000
 8007b18:	48001400 	.word	0x48001400
 8007b1c:	48001800 	.word	0x48001800

08007b20 <HAL_GPIO_DeInit>:
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t tmp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8007b20:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
{
 8007b24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b28:	4604      	mov	r4, r0
 8007b2a:	460e      	mov	r6, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8007b2c:	d01f      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b2e:	4b61      	ldr	r3, [pc, #388]	; (8007cb4 <HAL_GPIO_DeInit+0x194>)
 8007b30:	4298      	cmp	r0, r3
 8007b32:	d01c      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b38:	4298      	cmp	r0, r3
 8007b3a:	d018      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b40:	4298      	cmp	r0, r3
 8007b42:	d014      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b48:	4298      	cmp	r0, r3
 8007b4a:	d010      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b50:	4298      	cmp	r0, r3
 8007b52:	d00c      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b58:	4298      	cmp	r0, r3
 8007b5a:	d008      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b60:	4298      	cmp	r0, r3
 8007b62:	d004      	beq.n	8007b6e <HAL_GPIO_DeInit+0x4e>
 8007b64:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007b68:	4853      	ldr	r0, [pc, #332]	; (8007cb8 <HAL_GPIO_DeInit+0x198>)
 8007b6a:	f007 faad 	bl	800f0c8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007b6e:	b2b3      	uxth	r3, r6
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d05d      	beq.n	8007c30 <HAL_GPIO_DeInit+0x110>
 8007b74:	0c33      	lsrs	r3, r6, #16
 8007b76:	041b      	lsls	r3, r3, #16
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d159      	bne.n	8007c30 <HAL_GPIO_DeInit+0x110>
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007b7c:	f8df 8150 	ldr.w	r8, [pc, #336]	; 8007cd0 <HAL_GPIO_DeInit+0x1b0>
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007b80:	f8df b130 	ldr.w	fp, [pc, #304]	; 8007cb4 <HAL_GPIO_DeInit+0x194>
{
 8007b84:	2300      	movs	r3, #0
    iocurrent = GPIO_Pin & (1U << position);
 8007b86:	f04f 0901 	mov.w	r9, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007b8a:	f04f 0a03 	mov.w	sl, #3
    iocurrent = GPIO_Pin & (1U << position);
 8007b8e:	fa09 f003 	lsl.w	r0, r9, r3
    if (iocurrent)
 8007b92:	ea10 0c06 	ands.w	ip, r0, r6
 8007b96:	d045      	beq.n	8007c24 <HAL_GPIO_DeInit+0x104>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007b98:	005a      	lsls	r2, r3, #1
 8007b9a:	6821      	ldr	r1, [r4, #0]
 8007b9c:	fa0a f202 	lsl.w	r2, sl, r2
 8007ba0:	43d2      	mvns	r2, r2
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007ba2:	08dd      	lsrs	r5, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007ba4:	4011      	ands	r1, r2
 8007ba6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007baa:	6021      	str	r1, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007bac:	f003 0107 	and.w	r1, r3, #7
 8007bb0:	f8d5 e020 	ldr.w	lr, [r5, #32]
 8007bb4:	270f      	movs	r7, #15
 8007bb6:	0089      	lsls	r1, r1, #2
 8007bb8:	fa07 f101 	lsl.w	r1, r7, r1
 8007bbc:	ea2e 0101 	bic.w	r1, lr, r1
 8007bc0:	6229      	str	r1, [r5, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007bc2:	68a1      	ldr	r1, [r4, #8]
 8007bc4:	4011      	ands	r1, r2
 8007bc6:	60a1      	str	r1, [r4, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007bc8:	6861      	ldr	r1, [r4, #4]
 8007bca:	ea21 0000 	bic.w	r0, r1, r0
 8007bce:	6060      	str	r0, [r4, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007bd0:	68e0      	ldr	r0, [r4, #12]
 8007bd2:	f023 0103 	bic.w	r1, r3, #3
 8007bd6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8007bda:	4002      	ands	r2, r0
 8007bdc:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 8007be0:	60e2      	str	r2, [r4, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8007be2:	f003 0203 	and.w	r2, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 8007be6:	6888      	ldr	r0, [r1, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8007be8:	0092      	lsls	r2, r2, #2
 8007bea:	4097      	lsls	r7, r2
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007bec:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8007bf0:	ea00 0007 	and.w	r0, r0, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007bf4:	d025      	beq.n	8007c42 <HAL_GPIO_DeInit+0x122>
 8007bf6:	455c      	cmp	r4, fp
 8007bf8:	d049      	beq.n	8007c8e <HAL_GPIO_DeInit+0x16e>
 8007bfa:	4d30      	ldr	r5, [pc, #192]	; (8007cbc <HAL_GPIO_DeInit+0x19c>)
 8007bfc:	42ac      	cmp	r4, r5
 8007bfe:	d04d      	beq.n	8007c9c <HAL_GPIO_DeInit+0x17c>
 8007c00:	4d2f      	ldr	r5, [pc, #188]	; (8007cc0 <HAL_GPIO_DeInit+0x1a0>)
 8007c02:	42ac      	cmp	r4, r5
 8007c04:	d04e      	beq.n	8007ca4 <HAL_GPIO_DeInit+0x184>
 8007c06:	4d2f      	ldr	r5, [pc, #188]	; (8007cc4 <HAL_GPIO_DeInit+0x1a4>)
 8007c08:	42ac      	cmp	r4, r5
 8007c0a:	d043      	beq.n	8007c94 <HAL_GPIO_DeInit+0x174>
 8007c0c:	4d2e      	ldr	r5, [pc, #184]	; (8007cc8 <HAL_GPIO_DeInit+0x1a8>)
 8007c0e:	42ac      	cmp	r4, r5
 8007c10:	d04b      	beq.n	8007caa <HAL_GPIO_DeInit+0x18a>
 8007c12:	4d2e      	ldr	r5, [pc, #184]	; (8007ccc <HAL_GPIO_DeInit+0x1ac>)
 8007c14:	42ac      	cmp	r4, r5
 8007c16:	bf0c      	ite	eq
 8007c18:	2506      	moveq	r5, #6
 8007c1a:	2507      	movne	r5, #7
 8007c1c:	fa05 f202 	lsl.w	r2, r5, r2
 8007c20:	4290      	cmp	r0, r2
 8007c22:	d011      	beq.n	8007c48 <HAL_GPIO_DeInit+0x128>
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
    
    position++;
 8007c24:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != RESET)
 8007c26:	fa36 f203 	lsrs.w	r2, r6, r3
 8007c2a:	d1b0      	bne.n	8007b8e <HAL_GPIO_DeInit+0x6e>
  }
}
 8007c2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007c30:	f240 1141 	movw	r1, #321	; 0x141
 8007c34:	4820      	ldr	r0, [pc, #128]	; (8007cb8 <HAL_GPIO_DeInit+0x198>)
 8007c36:	f007 fa47 	bl	800f0c8 <assert_failed>
  while ((GPIO_Pin >> position) != RESET)
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	d19e      	bne.n	8007b7c <HAL_GPIO_DeInit+0x5c>
}
 8007c3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c42:	2200      	movs	r2, #0
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007c44:	4290      	cmp	r0, r2
 8007c46:	d1ed      	bne.n	8007c24 <HAL_GPIO_DeInit+0x104>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007c48:	688a      	ldr	r2, [r1, #8]
 8007c4a:	ea22 0707 	bic.w	r7, r2, r7
 8007c4e:	608f      	str	r7, [r1, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007c50:	f8d8 2000 	ldr.w	r2, [r8]
 8007c54:	ea6f 0c0c 	mvn.w	ip, ip
 8007c58:	ea02 020c 	and.w	r2, r2, ip
 8007c5c:	f8c8 2000 	str.w	r2, [r8]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007c60:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007c64:	ea0c 0202 	and.w	r2, ip, r2
 8007c68:	f8c8 2004 	str.w	r2, [r8, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007c6c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007c70:	ea0c 0202 	and.w	r2, ip, r2
 8007c74:	f8c8 2008 	str.w	r2, [r8, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007c78:	f8d8 200c 	ldr.w	r2, [r8, #12]
    position++;
 8007c7c:	3301      	adds	r3, #1
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007c7e:	ea0c 0202 	and.w	r2, ip, r2
 8007c82:	f8c8 200c 	str.w	r2, [r8, #12]
  while ((GPIO_Pin >> position) != RESET)
 8007c86:	fa36 f203 	lsrs.w	r2, r6, r3
 8007c8a:	d180      	bne.n	8007b8e <HAL_GPIO_DeInit+0x6e>
 8007c8c:	e7ce      	b.n	8007c2c <HAL_GPIO_DeInit+0x10c>
 8007c8e:	fa09 f202 	lsl.w	r2, r9, r2
 8007c92:	e7d7      	b.n	8007c44 <HAL_GPIO_DeInit+0x124>
 8007c94:	2504      	movs	r5, #4
 8007c96:	fa05 f202 	lsl.w	r2, r5, r2
 8007c9a:	e7d3      	b.n	8007c44 <HAL_GPIO_DeInit+0x124>
 8007c9c:	2502      	movs	r5, #2
 8007c9e:	fa05 f202 	lsl.w	r2, r5, r2
 8007ca2:	e7cf      	b.n	8007c44 <HAL_GPIO_DeInit+0x124>
 8007ca4:	fa0a f202 	lsl.w	r2, sl, r2
 8007ca8:	e7cc      	b.n	8007c44 <HAL_GPIO_DeInit+0x124>
 8007caa:	2505      	movs	r5, #5
 8007cac:	fa05 f202 	lsl.w	r2, r5, r2
 8007cb0:	e7c8      	b.n	8007c44 <HAL_GPIO_DeInit+0x124>
 8007cb2:	bf00      	nop
 8007cb4:	48000400 	.word	0x48000400
 8007cb8:	08015160 	.word	0x08015160
 8007cbc:	48000800 	.word	0x48000800
 8007cc0:	48000c00 	.word	0x48000c00
 8007cc4:	48001000 	.word	0x48001000
 8007cc8:	48001400 	.word	0x48001400
 8007ccc:	48001800 	.word	0x48001800
 8007cd0:	40010400 	.word	0x40010400

08007cd4 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f000 8282 	beq.w	80081de <HAL_RCC_OscConfig+0x50a>
{
 8007cda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8007cde:	6803      	ldr	r3, [r0, #0]
{
 8007ce0:	b083      	sub	sp, #12
 8007ce2:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d079      	beq.n	8007ddc <HAL_RCC_OscConfig+0x108>
 8007ce8:	071a      	lsls	r2, r3, #28
 8007cea:	f000 8227 	beq.w	800813c <HAL_RCC_OscConfig+0x468>

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cee:	07df      	lsls	r7, r3, #31
 8007cf0:	f140 816e 	bpl.w	8007fd0 <HAL_RCC_OscConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8007cf4:	6863      	ldr	r3, [r4, #4]
 8007cf6:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8007cfa:	d007      	beq.n	8007d0c <HAL_RCC_OscConfig+0x38>
 8007cfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d00:	d004      	beq.n	8007d0c <HAL_RCC_OscConfig+0x38>
 8007d02:	f240 115d 	movw	r1, #349	; 0x15d
 8007d06:	48a0      	ldr	r0, [pc, #640]	; (8007f88 <HAL_RCC_OscConfig+0x2b4>)
 8007d08:	f007 f9de 	bl	800f0c8 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007d0c:	4a9f      	ldr	r2, [pc, #636]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007d0e:	6853      	ldr	r3, [r2, #4]
 8007d10:	f003 030c 	and.w	r3, r3, #12
 8007d14:	2b04      	cmp	r3, #4
 8007d16:	f000 8146 	beq.w	8007fa6 <HAL_RCC_OscConfig+0x2d2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007d1a:	6853      	ldr	r3, [r2, #4]
 8007d1c:	f003 030c 	and.w	r3, r3, #12
 8007d20:	2b08      	cmp	r3, #8
 8007d22:	f000 8139 	beq.w	8007f98 <HAL_RCC_OscConfig+0x2c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d26:	6863      	ldr	r3, [r4, #4]
 8007d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d2c:	f000 81d2 	beq.w	80080d4 <HAL_RCC_OscConfig+0x400>
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f000 8231 	beq.w	8008198 <HAL_RCC_OscConfig+0x4c4>
 8007d36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d3a:	f000 82db 	beq.w	80082f4 <HAL_RCC_OscConfig+0x620>
 8007d3e:	4b93      	ldr	r3, [pc, #588]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007d46:	601a      	str	r2, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007d4e:	601a      	str	r2, [r3, #0]
 8007d50:	e1c5      	b.n	80080de <HAL_RCC_OscConfig+0x40a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d52:	488e      	ldr	r0, [pc, #568]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d54:	22f8      	movs	r2, #248	; 0xf8
 8007d56:	6801      	ldr	r1, [r0, #0]
 8007d58:	fa92 f2a2 	rbit	r2, r2
 8007d5c:	6923      	ldr	r3, [r4, #16]
 8007d5e:	fab2 f282 	clz	r2, r2
 8007d62:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8007d66:	4093      	lsls	r3, r2
 8007d68:	430b      	orrs	r3, r1
 8007d6a:	6003      	str	r3, [r0, #0]
 8007d6c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d6e:	071d      	lsls	r5, r3, #28
 8007d70:	d534      	bpl.n	8007ddc <HAL_RCC_OscConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8007d72:	6963      	ldr	r3, [r4, #20]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d905      	bls.n	8007d84 <HAL_RCC_OscConfig+0xb0>
 8007d78:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8007d7c:	4882      	ldr	r0, [pc, #520]	; (8007f88 <HAL_RCC_OscConfig+0x2b4>)
 8007d7e:	f007 f9a3 	bl	800f0c8 <assert_failed>
 8007d82:	6963      	ldr	r3, [r4, #20]
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	f000 81e0 	beq.w	800814a <HAL_RCC_OscConfig+0x476>
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	fa92 f1a2 	rbit	r1, r2
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d90:	4b7f      	ldr	r3, [pc, #508]	; (8007f90 <HAL_RCC_OscConfig+0x2bc>)
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d92:	4e7e      	ldr	r6, [pc, #504]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 8007d94:	fab1 f181 	clz	r1, r1
 8007d98:	440b      	add	r3, r1
 8007d9a:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d9c:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8007d9e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007da0:	f7fd fc06 	bl	80055b0 <HAL_GetTick>
 8007da4:	f04f 0802 	mov.w	r8, #2
 8007da8:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007daa:	e005      	b.n	8007db8 <HAL_RCC_OscConfig+0xe4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dac:	f7fd fc00 	bl	80055b0 <HAL_GetTick>
 8007db0:	1bc0      	subs	r0, r0, r7
 8007db2:	2802      	cmp	r0, #2
 8007db4:	f200 81be 	bhi.w	8008134 <HAL_RCC_OscConfig+0x460>
 8007db8:	fa98 f3a8 	rbit	r3, r8
 8007dbc:	fa98 f3a8 	rbit	r3, r8
 8007dc0:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dc4:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007dc6:	fa98 f3a8 	rbit	r3, r8
 8007dca:	fab3 f383 	clz	r3, r3
 8007dce:	f003 031f 	and.w	r3, r3, #31
 8007dd2:	fa05 f303 	lsl.w	r3, r5, r3
 8007dd6:	4213      	tst	r3, r2
 8007dd8:	d0e8      	beq.n	8007dac <HAL_RCC_OscConfig+0xd8>
 8007dda:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ddc:	0758      	lsls	r0, r3, #29
 8007dde:	d53a      	bpl.n	8007e56 <HAL_RCC_OscConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
    
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007de0:	68a3      	ldr	r3, [r4, #8]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d906      	bls.n	8007df4 <HAL_RCC_OscConfig+0x120>
 8007de6:	2b05      	cmp	r3, #5
 8007de8:	d004      	beq.n	8007df4 <HAL_RCC_OscConfig+0x120>
 8007dea:	f240 2102 	movw	r1, #514	; 0x202
 8007dee:	4866      	ldr	r0, [pc, #408]	; (8007f88 <HAL_RCC_OscConfig+0x2b4>)
 8007df0:	f007 f96a 	bl	800f0c8 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007df4:	4b65      	ldr	r3, [pc, #404]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007df6:	69da      	ldr	r2, [r3, #28]
 8007df8:	00d1      	lsls	r1, r2, #3
 8007dfa:	f100 81f2 	bmi.w	80081e2 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007dfe:	69da      	ldr	r2, [r3, #28]
 8007e00:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007e04:	61da      	str	r2, [r3, #28]
 8007e06:	69db      	ldr	r3, [r3, #28]
 8007e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e0c:	9301      	str	r3, [sp, #4]
 8007e0e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007e10:	f04f 0801 	mov.w	r8, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e14:	4d5f      	ldr	r5, [pc, #380]	; (8007f94 <HAL_RCC_OscConfig+0x2c0>)
 8007e16:	682a      	ldr	r2, [r5, #0]
 8007e18:	05d2      	lsls	r2, r2, #23
 8007e1a:	f140 817b 	bpl.w	8008114 <HAL_RCC_OscConfig+0x440>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e1e:	68a3      	ldr	r3, [r4, #8]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	f000 8235 	beq.w	8008290 <HAL_RCC_OscConfig+0x5bc>
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f000 81de 	beq.w	80081e8 <HAL_RCC_OscConfig+0x514>
 8007e2c:	2b05      	cmp	r3, #5
 8007e2e:	4b57      	ldr	r3, [pc, #348]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007e30:	6a1a      	ldr	r2, [r3, #32]
 8007e32:	f000 826c 	beq.w	800830e <HAL_RCC_OscConfig+0x63a>
 8007e36:	f022 0201 	bic.w	r2, r2, #1
 8007e3a:	621a      	str	r2, [r3, #32]
 8007e3c:	6a1a      	ldr	r2, [r3, #32]
 8007e3e:	f022 0204 	bic.w	r2, r2, #4
 8007e42:	621a      	str	r2, [r3, #32]
 8007e44:	e229      	b.n	800829a <HAL_RCC_OscConfig+0x5c6>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007e46:	f1b8 0f00 	cmp.w	r8, #0
 8007e4a:	d004      	beq.n	8007e56 <HAL_RCC_OscConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e4c:	4a4f      	ldr	r2, [pc, #316]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007e4e:	69d3      	ldr	r3, [r2, #28]
 8007e50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e54:	61d3      	str	r3, [r2, #28]
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007e56:	69a3      	ldr	r3, [r4, #24]
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	f200 8131 	bhi.w	80080c0 <HAL_RCC_OscConfig+0x3ec>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	f000 808e 	beq.w	8007f80 <HAL_RCC_OscConfig+0x2ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e64:	4d49      	ldr	r5, [pc, #292]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007e66:	686a      	ldr	r2, [r5, #4]
 8007e68:	f002 020c 	and.w	r2, r2, #12
 8007e6c:	2a08      	cmp	r2, #8
 8007e6e:	f000 8115 	beq.w	800809c <HAL_RCC_OscConfig+0x3c8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e72:	2b02      	cmp	r3, #2
 8007e74:	f040 8259 	bne.w	800832a <HAL_RCC_OscConfig+0x656>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8007e78:	69e3      	ldr	r3, [r4, #28]
 8007e7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e7e:	d007      	beq.n	8007e90 <HAL_RCC_OscConfig+0x1bc>
 8007e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e84:	d004      	beq.n	8007e90 <HAL_RCC_OscConfig+0x1bc>
 8007e86:	f240 214f 	movw	r1, #591	; 0x24f
 8007e8a:	483f      	ldr	r0, [pc, #252]	; (8007f88 <HAL_RCC_OscConfig+0x2b4>)
 8007e8c:	f007 f91c 	bl	800f0c8 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8007e90:	6a23      	ldr	r3, [r4, #32]
 8007e92:	f433 2240 	bics.w	r2, r3, #786432	; 0xc0000
 8007e96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007e9a:	d010      	beq.n	8007ebe <HAL_RCC_OscConfig+0x1ea>
 8007e9c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007ea0:	d00d      	beq.n	8007ebe <HAL_RCC_OscConfig+0x1ea>
 8007ea2:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8007ea6:	d00a      	beq.n	8007ebe <HAL_RCC_OscConfig+0x1ea>
 8007ea8:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8007eac:	d007      	beq.n	8007ebe <HAL_RCC_OscConfig+0x1ea>
 8007eae:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8007eb2:	d004      	beq.n	8007ebe <HAL_RCC_OscConfig+0x1ea>
 8007eb4:	f44f 7114 	mov.w	r1, #592	; 0x250
 8007eb8:	4833      	ldr	r0, [pc, #204]	; (8007f88 <HAL_RCC_OscConfig+0x2b4>)
 8007eba:	f007 f905 	bl	800f0c8 <assert_failed>
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 8007ebe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ec0:	2b0f      	cmp	r3, #15
 8007ec2:	f200 822c 	bhi.w	800831e <HAL_RCC_OscConfig+0x64a>
 8007ec6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007eca:	fa93 f3a3 	rbit	r3, r3
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ece:	fab3 f383 	clz	r3, r3
 8007ed2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007ed6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	2200      	movs	r2, #0
 8007ede:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ee0:	f7fd fb66 	bl	80055b0 <HAL_GetTick>
 8007ee4:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8007ee8:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007eea:	4d28      	ldr	r5, [pc, #160]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007eec:	2601      	movs	r6, #1
 8007eee:	e005      	b.n	8007efc <HAL_RCC_OscConfig+0x228>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ef0:	f7fd fb5e 	bl	80055b0 <HAL_GetTick>
 8007ef4:	1bc0      	subs	r0, r0, r7
 8007ef6:	2802      	cmp	r0, #2
 8007ef8:	f200 811c 	bhi.w	8008134 <HAL_RCC_OscConfig+0x460>
 8007efc:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f00:	682a      	ldr	r2, [r5, #0]
 8007f02:	fa98 f3a8 	rbit	r3, r8
 8007f06:	fab3 f383 	clz	r3, r3
 8007f0a:	f003 031f 	and.w	r3, r3, #31
 8007f0e:	fa06 f303 	lsl.w	r3, r6, r3
 8007f12:	4213      	tst	r3, r2
 8007f14:	d1ec      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x21c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f16:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007f18:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007f1a:	f023 030f 	bic.w	r3, r3, #15
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	62eb      	str	r3, [r5, #44]	; 0x2c
 8007f22:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8007f26:	686a      	ldr	r2, [r5, #4]
 8007f28:	430b      	orrs	r3, r1
 8007f2a:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	606b      	str	r3, [r5, #4]
 8007f32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f36:	fa93 f3a3 	rbit	r3, r3
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f3a:	fab3 f383 	clz	r3, r3
 8007f3e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007f42:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8007f4c:	601e      	str	r6, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f4e:	f7fd fb2f 	bl	80055b0 <HAL_GetTick>
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007f52:	4e0e      	ldr	r6, [pc, #56]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 8007f54:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007f56:	2501      	movs	r5, #1
 8007f58:	e005      	b.n	8007f66 <HAL_RCC_OscConfig+0x292>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f5a:	f7fd fb29 	bl	80055b0 <HAL_GetTick>
 8007f5e:	1bc0      	subs	r0, r0, r7
 8007f60:	2802      	cmp	r0, #2
 8007f62:	f200 80e7 	bhi.w	8008134 <HAL_RCC_OscConfig+0x460>
 8007f66:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007f6a:	6832      	ldr	r2, [r6, #0]
 8007f6c:	fa94 f3a4 	rbit	r3, r4
 8007f70:	fab3 f383 	clz	r3, r3
 8007f74:	f003 031f 	and.w	r3, r3, #31
 8007f78:	fa05 f303 	lsl.w	r3, r5, r3
 8007f7c:	4213      	tst	r3, r2
 8007f7e:	d0ec      	beq.n	8007f5a <HAL_RCC_OscConfig+0x286>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8007f80:	2000      	movs	r0, #0
}
 8007f82:	b003      	add	sp, #12
 8007f84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f88:	080151ac 	.word	0x080151ac
 8007f8c:	40021000 	.word	0x40021000
 8007f90:	10908120 	.word	0x10908120
 8007f94:	40007000 	.word	0x40007000
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007f98:	6853      	ldr	r3, [r2, #4]
 8007f9a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007f9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fa2:	f47f aec0 	bne.w	8007d26 <HAL_RCC_OscConfig+0x52>
 8007fa6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007faa:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fae:	4abf      	ldr	r2, [pc, #764]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 8007fb0:	6811      	ldr	r1, [r2, #0]
 8007fb2:	fa93 f3a3 	rbit	r3, r3
 8007fb6:	fab3 f383 	clz	r3, r3
 8007fba:	f003 031f 	and.w	r3, r3, #31
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc4:	420b      	tst	r3, r1
 8007fc6:	d002      	beq.n	8007fce <HAL_RCC_OscConfig+0x2fa>
 8007fc8:	6863      	ldr	r3, [r4, #4]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d066      	beq.n	800809c <HAL_RCC_OscConfig+0x3c8>
 8007fce:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007fd0:	079e      	lsls	r6, r3, #30
 8007fd2:	f57f aecc 	bpl.w	8007d6e <HAL_RCC_OscConfig+0x9a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8007fd6:	68e3      	ldr	r3, [r4, #12]
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d863      	bhi.n	80080a4 <HAL_RCC_OscConfig+0x3d0>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8007fdc:	6923      	ldr	r3, [r4, #16]
 8007fde:	2b1f      	cmp	r3, #31
 8007fe0:	d868      	bhi.n	80080b4 <HAL_RCC_OscConfig+0x3e0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007fe2:	4bb2      	ldr	r3, [pc, #712]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 8007fe4:	685a      	ldr	r2, [r3, #4]
 8007fe6:	f012 0f0c 	tst.w	r2, #12
 8007fea:	d042      	beq.n	8008072 <HAL_RCC_OscConfig+0x39e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007fec:	685a      	ldr	r2, [r3, #4]
 8007fee:	f002 020c 	and.w	r2, r2, #12
 8007ff2:	2a08      	cmp	r2, #8
 8007ff4:	d037      	beq.n	8008066 <HAL_RCC_OscConfig+0x392>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007ff6:	68e2      	ldr	r2, [r4, #12]
 8007ff8:	2a00      	cmp	r2, #0
 8007ffa:	f000 8122 	beq.w	8008242 <HAL_RCC_OscConfig+0x56e>
 8007ffe:	2201      	movs	r2, #1
 8008000:	fa92 f3a2 	rbit	r3, r2
        __HAL_RCC_HSI_ENABLE();
 8008004:	fab3 f383 	clz	r3, r3
 8008008:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800800c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008010:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008012:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8008014:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008016:	f7fd facb 	bl	80055b0 <HAL_GetTick>
 800801a:	f04f 0802 	mov.w	r8, #2
 800801e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008020:	4da2      	ldr	r5, [pc, #648]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 8008022:	e005      	b.n	8008030 <HAL_RCC_OscConfig+0x35c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008024:	f7fd fac4 	bl	80055b0 <HAL_GetTick>
 8008028:	1bc0      	subs	r0, r0, r7
 800802a:	2802      	cmp	r0, #2
 800802c:	f200 8082 	bhi.w	8008134 <HAL_RCC_OscConfig+0x460>
 8008030:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008034:	682a      	ldr	r2, [r5, #0]
 8008036:	fa98 f3a8 	rbit	r3, r8
 800803a:	fab3 f383 	clz	r3, r3
 800803e:	f003 031f 	and.w	r3, r3, #31
 8008042:	fa06 f303 	lsl.w	r3, r6, r3
 8008046:	4213      	tst	r3, r2
 8008048:	d0ec      	beq.n	8008024 <HAL_RCC_OscConfig+0x350>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800804a:	6829      	ldr	r1, [r5, #0]
 800804c:	22f8      	movs	r2, #248	; 0xf8
 800804e:	fa92 f2a2 	rbit	r2, r2
 8008052:	6923      	ldr	r3, [r4, #16]
 8008054:	fab2 f282 	clz	r2, r2
 8008058:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 800805c:	4093      	lsls	r3, r2
 800805e:	430b      	orrs	r3, r1
 8008060:	602b      	str	r3, [r5, #0]
 8008062:	6823      	ldr	r3, [r4, #0]
 8008064:	e683      	b.n	8007d6e <HAL_RCC_OscConfig+0x9a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800806c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008070:	d1c1      	bne.n	8007ff6 <HAL_RCC_OscConfig+0x322>
 8008072:	2302      	movs	r3, #2
 8008074:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008078:	4a8c      	ldr	r2, [pc, #560]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 800807a:	6811      	ldr	r1, [r2, #0]
 800807c:	fa93 f3a3 	rbit	r3, r3
 8008080:	fab3 f383 	clz	r3, r3
 8008084:	f003 031f 	and.w	r3, r3, #31
 8008088:	2201      	movs	r2, #1
 800808a:	fa02 f303 	lsl.w	r3, r2, r3
 800808e:	420b      	tst	r3, r1
 8008090:	f43f ae5f 	beq.w	8007d52 <HAL_RCC_OscConfig+0x7e>
 8008094:	68e3      	ldr	r3, [r4, #12]
 8008096:	4293      	cmp	r3, r2
 8008098:	f43f ae5b 	beq.w	8007d52 <HAL_RCC_OscConfig+0x7e>
    return HAL_ERROR;
 800809c:	2001      	movs	r0, #1
}
 800809e:	b003      	add	sp, #12
 80080a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80080a4:	f240 1195 	movw	r1, #405	; 0x195
 80080a8:	4881      	ldr	r0, [pc, #516]	; (80082b0 <HAL_RCC_OscConfig+0x5dc>)
 80080aa:	f007 f80d 	bl	800f0c8 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80080ae:	6923      	ldr	r3, [r4, #16]
 80080b0:	2b1f      	cmp	r3, #31
 80080b2:	d996      	bls.n	8007fe2 <HAL_RCC_OscConfig+0x30e>
 80080b4:	f44f 71cb 	mov.w	r1, #406	; 0x196
 80080b8:	487d      	ldr	r0, [pc, #500]	; (80082b0 <HAL_RCC_OscConfig+0x5dc>)
 80080ba:	f007 f805 	bl	800f0c8 <assert_failed>
 80080be:	e790      	b.n	8007fe2 <HAL_RCC_OscConfig+0x30e>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80080c0:	f240 2146 	movw	r1, #582	; 0x246
 80080c4:	487a      	ldr	r0, [pc, #488]	; (80082b0 <HAL_RCC_OscConfig+0x5dc>)
 80080c6:	f006 ffff 	bl	800f0c8 <assert_failed>
 80080ca:	69a3      	ldr	r3, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f47f aec9 	bne.w	8007e64 <HAL_RCC_OscConfig+0x190>
 80080d2:	e755      	b.n	8007f80 <HAL_RCC_OscConfig+0x2ac>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080d4:	4a75      	ldr	r2, [pc, #468]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 80080d6:	6813      	ldr	r3, [r2, #0]
 80080d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080dc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80080de:	f7fd fa67 	bl	80055b0 <HAL_GetTick>
 80080e2:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80080e6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080e8:	4e70      	ldr	r6, [pc, #448]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 80080ea:	2501      	movs	r5, #1
 80080ec:	e004      	b.n	80080f8 <HAL_RCC_OscConfig+0x424>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080ee:	f7fd fa5f 	bl	80055b0 <HAL_GetTick>
 80080f2:	1bc0      	subs	r0, r0, r7
 80080f4:	2864      	cmp	r0, #100	; 0x64
 80080f6:	d81d      	bhi.n	8008134 <HAL_RCC_OscConfig+0x460>
 80080f8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080fc:	6832      	ldr	r2, [r6, #0]
 80080fe:	fa98 f3a8 	rbit	r3, r8
 8008102:	fab3 f383 	clz	r3, r3
 8008106:	f003 031f 	and.w	r3, r3, #31
 800810a:	fa05 f303 	lsl.w	r3, r5, r3
 800810e:	4213      	tst	r3, r2
 8008110:	d0ed      	beq.n	80080ee <HAL_RCC_OscConfig+0x41a>
 8008112:	e75c      	b.n	8007fce <HAL_RCC_OscConfig+0x2fa>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008114:	682a      	ldr	r2, [r5, #0]
 8008116:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800811a:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 800811c:	f7fd fa48 	bl	80055b0 <HAL_GetTick>
 8008120:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008122:	682b      	ldr	r3, [r5, #0]
 8008124:	05db      	lsls	r3, r3, #23
 8008126:	f53f ae7a 	bmi.w	8007e1e <HAL_RCC_OscConfig+0x14a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800812a:	f7fd fa41 	bl	80055b0 <HAL_GetTick>
 800812e:	1b80      	subs	r0, r0, r6
 8008130:	2864      	cmp	r0, #100	; 0x64
 8008132:	d9f6      	bls.n	8008122 <HAL_RCC_OscConfig+0x44e>
            return HAL_TIMEOUT;
 8008134:	2003      	movs	r0, #3
}
 8008136:	b003      	add	sp, #12
 8008138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800813c:	f240 1157 	movw	r1, #343	; 0x157
 8008140:	485b      	ldr	r0, [pc, #364]	; (80082b0 <HAL_RCC_OscConfig+0x5dc>)
 8008142:	f006 ffc1 	bl	800f0c8 <assert_failed>
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	e5d1      	b.n	8007cee <HAL_RCC_OscConfig+0x1a>
 800814a:	2501      	movs	r5, #1
 800814c:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8008150:	4a58      	ldr	r2, [pc, #352]	; (80082b4 <HAL_RCC_OscConfig+0x5e0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008152:	4e56      	ldr	r6, [pc, #344]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
      __HAL_RCC_LSI_DISABLE();
 8008154:	fab1 f181 	clz	r1, r1
 8008158:	440a      	add	r2, r1
 800815a:	0092      	lsls	r2, r2, #2
 800815c:	f04f 0802 	mov.w	r8, #2
 8008160:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8008162:	f7fd fa25 	bl	80055b0 <HAL_GetTick>
 8008166:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008168:	e004      	b.n	8008174 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800816a:	f7fd fa21 	bl	80055b0 <HAL_GetTick>
 800816e:	1bc0      	subs	r0, r0, r7
 8008170:	2802      	cmp	r0, #2
 8008172:	d8df      	bhi.n	8008134 <HAL_RCC_OscConfig+0x460>
 8008174:	fa98 f3a8 	rbit	r3, r8
 8008178:	fa98 f3a8 	rbit	r3, r8
 800817c:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008180:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8008182:	fa98 f3a8 	rbit	r3, r8
 8008186:	fab3 f383 	clz	r3, r3
 800818a:	f003 031f 	and.w	r3, r3, #31
 800818e:	fa05 f303 	lsl.w	r3, r5, r3
 8008192:	4213      	tst	r3, r2
 8008194:	d1e9      	bne.n	800816a <HAL_RCC_OscConfig+0x496>
 8008196:	e620      	b.n	8007dda <HAL_RCC_OscConfig+0x106>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008198:	4d44      	ldr	r5, [pc, #272]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 800819a:	682b      	ldr	r3, [r5, #0]
 800819c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081a0:	602b      	str	r3, [r5, #0]
 80081a2:	682b      	ldr	r3, [r5, #0]
 80081a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081a8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80081aa:	f7fd fa01 	bl	80055b0 <HAL_GetTick>
 80081ae:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80081b2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081b4:	2601      	movs	r6, #1
 80081b6:	e004      	b.n	80081c2 <HAL_RCC_OscConfig+0x4ee>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081b8:	f7fd f9fa 	bl	80055b0 <HAL_GetTick>
 80081bc:	1bc0      	subs	r0, r0, r7
 80081be:	2864      	cmp	r0, #100	; 0x64
 80081c0:	d8b8      	bhi.n	8008134 <HAL_RCC_OscConfig+0x460>
 80081c2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081c6:	682a      	ldr	r2, [r5, #0]
 80081c8:	fa98 f3a8 	rbit	r3, r8
 80081cc:	fab3 f383 	clz	r3, r3
 80081d0:	f003 031f 	and.w	r3, r3, #31
 80081d4:	fa06 f303 	lsl.w	r3, r6, r3
 80081d8:	4213      	tst	r3, r2
 80081da:	d1ed      	bne.n	80081b8 <HAL_RCC_OscConfig+0x4e4>
 80081dc:	e6f7      	b.n	8007fce <HAL_RCC_OscConfig+0x2fa>
    return HAL_ERROR;
 80081de:	2001      	movs	r0, #1
}
 80081e0:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 80081e2:	f04f 0800 	mov.w	r8, #0
 80081e6:	e615      	b.n	8007e14 <HAL_RCC_OscConfig+0x140>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80081e8:	4d30      	ldr	r5, [pc, #192]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 80081ea:	6a2b      	ldr	r3, [r5, #32]
 80081ec:	f023 0301 	bic.w	r3, r3, #1
 80081f0:	622b      	str	r3, [r5, #32]
 80081f2:	6a2b      	ldr	r3, [r5, #32]
 80081f4:	f023 0304 	bic.w	r3, r3, #4
 80081f8:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80081fa:	f7fd f9d9 	bl	80055b0 <HAL_GetTick>
 80081fe:	f04f 0902 	mov.w	r9, #2
 8008202:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008204:	2601      	movs	r6, #1
 8008206:	e014      	b.n	8008232 <HAL_RCC_OscConfig+0x55e>
 8008208:	fa99 f3a9 	rbit	r3, r9
 800820c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800820e:	fa99 f3a9 	rbit	r3, r9
 8008212:	fab3 f383 	clz	r3, r3
 8008216:	f003 031f 	and.w	r3, r3, #31
 800821a:	fa06 f303 	lsl.w	r3, r6, r3
 800821e:	4213      	tst	r3, r2
 8008220:	f43f ae11 	beq.w	8007e46 <HAL_RCC_OscConfig+0x172>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008224:	f7fd f9c4 	bl	80055b0 <HAL_GetTick>
 8008228:	f241 3388 	movw	r3, #5000	; 0x1388
 800822c:	1bc0      	subs	r0, r0, r7
 800822e:	4298      	cmp	r0, r3
 8008230:	d880      	bhi.n	8008134 <HAL_RCC_OscConfig+0x460>
 8008232:	fa99 f3a9 	rbit	r3, r9
 8008236:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800823a:	2b00      	cmp	r3, #0
 800823c:	d0e4      	beq.n	8008208 <HAL_RCC_OscConfig+0x534>
 800823e:	6a2a      	ldr	r2, [r5, #32]
 8008240:	e7e5      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
 8008242:	2501      	movs	r5, #1
 8008244:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8008248:	fab3 f383 	clz	r3, r3
 800824c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008250:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	f04f 0802 	mov.w	r8, #2
 800825a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800825c:	f7fd f9a8 	bl	80055b0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008260:	4e12      	ldr	r6, [pc, #72]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
        tickstart = HAL_GetTick();
 8008262:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008264:	e005      	b.n	8008272 <HAL_RCC_OscConfig+0x59e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008266:	f7fd f9a3 	bl	80055b0 <HAL_GetTick>
 800826a:	1bc0      	subs	r0, r0, r7
 800826c:	2802      	cmp	r0, #2
 800826e:	f63f af61 	bhi.w	8008134 <HAL_RCC_OscConfig+0x460>
 8008272:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008276:	6832      	ldr	r2, [r6, #0]
 8008278:	fa98 f3a8 	rbit	r3, r8
 800827c:	fab3 f383 	clz	r3, r3
 8008280:	f003 031f 	and.w	r3, r3, #31
 8008284:	fa05 f303 	lsl.w	r3, r5, r3
 8008288:	4213      	tst	r3, r2
 800828a:	d1ec      	bne.n	8008266 <HAL_RCC_OscConfig+0x592>
 800828c:	6823      	ldr	r3, [r4, #0]
 800828e:	e56e      	b.n	8007d6e <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008290:	4a06      	ldr	r2, [pc, #24]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 8008292:	6a13      	ldr	r3, [r2, #32]
 8008294:	f043 0301 	orr.w	r3, r3, #1
 8008298:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 800829a:	f7fd f989 	bl	80055b0 <HAL_GetTick>
 800829e:	f04f 0902 	mov.w	r9, #2
 80082a2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082a4:	4e01      	ldr	r6, [pc, #4]	; (80082ac <HAL_RCC_OscConfig+0x5d8>)
 80082a6:	2501      	movs	r5, #1
 80082a8:	e01c      	b.n	80082e4 <HAL_RCC_OscConfig+0x610>
 80082aa:	bf00      	nop
 80082ac:	40021000 	.word	0x40021000
 80082b0:	080151ac 	.word	0x080151ac
 80082b4:	10908120 	.word	0x10908120
 80082b8:	fa99 f3a9 	rbit	r3, r9
 80082bc:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80082be:	fa99 f3a9 	rbit	r3, r9
 80082c2:	fab3 f383 	clz	r3, r3
 80082c6:	f003 031f 	and.w	r3, r3, #31
 80082ca:	fa05 f303 	lsl.w	r3, r5, r3
 80082ce:	4213      	tst	r3, r2
 80082d0:	f47f adb9 	bne.w	8007e46 <HAL_RCC_OscConfig+0x172>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082d4:	f7fd f96c 	bl	80055b0 <HAL_GetTick>
 80082d8:	f241 3388 	movw	r3, #5000	; 0x1388
 80082dc:	1bc0      	subs	r0, r0, r7
 80082de:	4298      	cmp	r0, r3
 80082e0:	f63f af28 	bhi.w	8008134 <HAL_RCC_OscConfig+0x460>
 80082e4:	fa99 f3a9 	rbit	r3, r9
 80082e8:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d0e3      	beq.n	80082b8 <HAL_RCC_OscConfig+0x5e4>
 80082f0:	6a32      	ldr	r2, [r6, #32]
 80082f2:	e7e4      	b.n	80082be <HAL_RCC_OscConfig+0x5ea>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80082f8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008302:	601a      	str	r2, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800830a:	601a      	str	r2, [r3, #0]
 800830c:	e6e7      	b.n	80080de <HAL_RCC_OscConfig+0x40a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800830e:	f042 0204 	orr.w	r2, r2, #4
 8008312:	621a      	str	r2, [r3, #32]
 8008314:	6a1a      	ldr	r2, [r3, #32]
 8008316:	f042 0201 	orr.w	r2, r2, #1
 800831a:	621a      	str	r2, [r3, #32]
 800831c:	e7bd      	b.n	800829a <HAL_RCC_OscConfig+0x5c6>
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 800831e:	f240 2152 	movw	r1, #594	; 0x252
 8008322:	4816      	ldr	r0, [pc, #88]	; (800837c <HAL_RCC_OscConfig+0x6a8>)
 8008324:	f006 fed0 	bl	800f0c8 <assert_failed>
 8008328:	e5cd      	b.n	8007ec6 <HAL_RCC_OscConfig+0x1f2>
 800832a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800832e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8008332:	fab3 f383 	clz	r3, r3
 8008336:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800833a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	2200      	movs	r2, #0
 8008342:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008344:	f7fd f934 	bl	80055b0 <HAL_GetTick>
 8008348:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800834c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800834e:	2601      	movs	r6, #1
 8008350:	e005      	b.n	800835e <HAL_RCC_OscConfig+0x68a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008352:	f7fd f92d 	bl	80055b0 <HAL_GetTick>
 8008356:	1bc0      	subs	r0, r0, r7
 8008358:	2802      	cmp	r0, #2
 800835a:	f63f aeeb 	bhi.w	8008134 <HAL_RCC_OscConfig+0x460>
 800835e:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008362:	682a      	ldr	r2, [r5, #0]
 8008364:	fa94 f3a4 	rbit	r3, r4
 8008368:	fab3 f383 	clz	r3, r3
 800836c:	f003 031f 	and.w	r3, r3, #31
 8008370:	fa06 f303 	lsl.w	r3, r6, r3
 8008374:	4213      	tst	r3, r2
 8008376:	d1ec      	bne.n	8008352 <HAL_RCC_OscConfig+0x67e>
 8008378:	e602      	b.n	8007f80 <HAL_RCC_OscConfig+0x2ac>
 800837a:	bf00      	nop
 800837c:	080151ac 	.word	0x080151ac

08008380 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008380:	2800      	cmp	r0, #0
 8008382:	f000 8126 	beq.w	80085d2 <HAL_RCC_ClockConfig+0x252>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8008386:	6803      	ldr	r3, [r0, #0]
{
 8008388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800838c:	071e      	lsls	r6, r3, #28
 800838e:	4604      	mov	r4, r0
 8008390:	460d      	mov	r5, r1
 8008392:	f000 80fa 	beq.w	800858a <HAL_RCC_ClockConfig+0x20a>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8008396:	2d02      	cmp	r5, #2
 8008398:	f200 80ea 	bhi.w	8008570 <HAL_RCC_ClockConfig+0x1f0>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800839c:	4a8f      	ldr	r2, [pc, #572]	; (80085dc <HAL_RCC_ClockConfig+0x25c>)
 800839e:	6813      	ldr	r3, [r2, #0]
 80083a0:	f003 0307 	and.w	r3, r3, #7
 80083a4:	42ab      	cmp	r3, r5
 80083a6:	d20c      	bcs.n	80083c2 <HAL_RCC_ClockConfig+0x42>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083a8:	6813      	ldr	r3, [r2, #0]
 80083aa:	f023 0307 	bic.w	r3, r3, #7
 80083ae:	432b      	orrs	r3, r5
 80083b0:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80083b2:	6813      	ldr	r3, [r2, #0]
 80083b4:	f003 0307 	and.w	r3, r3, #7
 80083b8:	42ab      	cmp	r3, r5
 80083ba:	d002      	beq.n	80083c2 <HAL_RCC_ClockConfig+0x42>
    return HAL_ERROR;
 80083bc:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 80083be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80083c2:	6823      	ldr	r3, [r4, #0]
 80083c4:	0798      	lsls	r0, r3, #30
 80083c6:	d51e      	bpl.n	8008406 <HAL_RCC_ClockConfig+0x86>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80083c8:	68a1      	ldr	r1, [r4, #8]
 80083ca:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 80083ce:	d014      	beq.n	80083fa <HAL_RCC_ClockConfig+0x7a>
 80083d0:	f021 0220 	bic.w	r2, r1, #32
 80083d4:	2a90      	cmp	r2, #144	; 0x90
 80083d6:	d010      	beq.n	80083fa <HAL_RCC_ClockConfig+0x7a>
 80083d8:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 80083dc:	2aa0      	cmp	r2, #160	; 0xa0
 80083de:	d00c      	beq.n	80083fa <HAL_RCC_ClockConfig+0x7a>
 80083e0:	f021 0210 	bic.w	r2, r1, #16
 80083e4:	2ac0      	cmp	r2, #192	; 0xc0
 80083e6:	d008      	beq.n	80083fa <HAL_RCC_ClockConfig+0x7a>
 80083e8:	29f0      	cmp	r1, #240	; 0xf0
 80083ea:	d006      	beq.n	80083fa <HAL_RCC_ClockConfig+0x7a>
 80083ec:	f240 21d2 	movw	r1, #722	; 0x2d2
 80083f0:	487b      	ldr	r0, [pc, #492]	; (80085e0 <HAL_RCC_ClockConfig+0x260>)
 80083f2:	f006 fe69 	bl	800f0c8 <assert_failed>
 80083f6:	68a1      	ldr	r1, [r4, #8]
 80083f8:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80083fa:	487a      	ldr	r0, [pc, #488]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 80083fc:	6842      	ldr	r2, [r0, #4]
 80083fe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8008402:	430a      	orrs	r2, r1
 8008404:	6042      	str	r2, [r0, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008406:	07d9      	lsls	r1, r3, #31
 8008408:	d534      	bpl.n	8008474 <HAL_RCC_ClockConfig+0xf4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800840a:	6863      	ldr	r3, [r4, #4]
 800840c:	2b02      	cmp	r3, #2
 800840e:	f200 80d9 	bhi.w	80085c4 <HAL_RCC_ClockConfig+0x244>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008412:	2b01      	cmp	r3, #1
 8008414:	f000 80c4 	beq.w	80085a0 <HAL_RCC_ClockConfig+0x220>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008418:	2b02      	cmp	r3, #2
 800841a:	bf0c      	ite	eq
 800841c:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 8008420:	2202      	movne	r2, #2
 8008422:	fa92 f1a2 	rbit	r1, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008426:	496f      	ldr	r1, [pc, #444]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 8008428:	6808      	ldr	r0, [r1, #0]
 800842a:	fa92 f2a2 	rbit	r2, r2
 800842e:	fab2 f282 	clz	r2, r2
 8008432:	f002 021f 	and.w	r2, r2, #31
 8008436:	2101      	movs	r1, #1
 8008438:	fa01 f202 	lsl.w	r2, r1, r2
 800843c:	4202      	tst	r2, r0
 800843e:	d0bd      	beq.n	80083bc <HAL_RCC_ClockConfig+0x3c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008440:	4e68      	ldr	r6, [pc, #416]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 8008442:	6872      	ldr	r2, [r6, #4]
 8008444:	f022 0203 	bic.w	r2, r2, #3
 8008448:	4313      	orrs	r3, r2
 800844a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800844c:	f7fd f8b0 	bl	80055b0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008450:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008454:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008456:	e006      	b.n	8008466 <HAL_RCC_ClockConfig+0xe6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008458:	f7fd f8aa 	bl	80055b0 <HAL_GetTick>
 800845c:	eba0 0008 	sub.w	r0, r0, r8
 8008460:	42b8      	cmp	r0, r7
 8008462:	f200 80b8 	bhi.w	80085d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008466:	6873      	ldr	r3, [r6, #4]
 8008468:	6862      	ldr	r2, [r4, #4]
 800846a:	f003 030c 	and.w	r3, r3, #12
 800846e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008472:	d1f1      	bne.n	8008458 <HAL_RCC_ClockConfig+0xd8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008474:	4a59      	ldr	r2, [pc, #356]	; (80085dc <HAL_RCC_ClockConfig+0x25c>)
 8008476:	6813      	ldr	r3, [r2, #0]
 8008478:	f003 0307 	and.w	r3, r3, #7
 800847c:	42ab      	cmp	r3, r5
 800847e:	d909      	bls.n	8008494 <HAL_RCC_ClockConfig+0x114>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008480:	6813      	ldr	r3, [r2, #0]
 8008482:	f023 0307 	bic.w	r3, r3, #7
 8008486:	432b      	orrs	r3, r5
 8008488:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800848a:	6813      	ldr	r3, [r2, #0]
 800848c:	f003 0307 	and.w	r3, r3, #7
 8008490:	42ab      	cmp	r3, r5
 8008492:	d193      	bne.n	80083bc <HAL_RCC_ClockConfig+0x3c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008494:	6823      	ldr	r3, [r4, #0]
 8008496:	075a      	lsls	r2, r3, #29
 8008498:	d518      	bpl.n	80084cc <HAL_RCC_ClockConfig+0x14c>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800849a:	68e1      	ldr	r1, [r4, #12]
 800849c:	f431 6280 	bics.w	r2, r1, #1024	; 0x400
 80084a0:	d00e      	beq.n	80084c0 <HAL_RCC_ClockConfig+0x140>
 80084a2:	f421 7200 	bic.w	r2, r1, #512	; 0x200
 80084a6:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80084aa:	d009      	beq.n	80084c0 <HAL_RCC_ClockConfig+0x140>
 80084ac:	f5b1 6fc0 	cmp.w	r1, #1536	; 0x600
 80084b0:	d006      	beq.n	80084c0 <HAL_RCC_ClockConfig+0x140>
 80084b2:	f240 3115 	movw	r1, #789	; 0x315
 80084b6:	484a      	ldr	r0, [pc, #296]	; (80085e0 <HAL_RCC_ClockConfig+0x260>)
 80084b8:	f006 fe06 	bl	800f0c8 <assert_failed>
 80084bc:	68e1      	ldr	r1, [r4, #12]
 80084be:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80084c0:	4848      	ldr	r0, [pc, #288]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 80084c2:	6842      	ldr	r2, [r0, #4]
 80084c4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80084c8:	430a      	orrs	r2, r1
 80084ca:	6042      	str	r2, [r0, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084cc:	071b      	lsls	r3, r3, #28
 80084ce:	d518      	bpl.n	8008502 <HAL_RCC_ClockConfig+0x182>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80084d0:	6922      	ldr	r2, [r4, #16]
 80084d2:	f432 6380 	bics.w	r3, r2, #1024	; 0x400
 80084d6:	d00d      	beq.n	80084f4 <HAL_RCC_ClockConfig+0x174>
 80084d8:	f422 7300 	bic.w	r3, r2, #512	; 0x200
 80084dc:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80084e0:	d008      	beq.n	80084f4 <HAL_RCC_ClockConfig+0x174>
 80084e2:	f5b2 6fc0 	cmp.w	r2, #1536	; 0x600
 80084e6:	d005      	beq.n	80084f4 <HAL_RCC_ClockConfig+0x174>
 80084e8:	f44f 7147 	mov.w	r1, #796	; 0x31c
 80084ec:	483c      	ldr	r0, [pc, #240]	; (80085e0 <HAL_RCC_ClockConfig+0x260>)
 80084ee:	f006 fdeb 	bl	800f0c8 <assert_failed>
 80084f2:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80084f4:	493b      	ldr	r1, [pc, #236]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 80084f6:	684b      	ldr	r3, [r1, #4]
 80084f8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80084fc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008500:	604b      	str	r3, [r1, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8008502:	4a38      	ldr	r2, [pc, #224]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 8008504:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008506:	f003 010c 	and.w	r1, r3, #12
 800850a:	2908      	cmp	r1, #8
 800850c:	d146      	bne.n	800859c <HAL_RCC_ClockConfig+0x21c>
 800850e:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8008512:	fa91 f1a1 	rbit	r1, r1
 8008516:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008518:	fab1 f181 	clz	r1, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800851c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800851e:	fa90 f0a0 	rbit	r0, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008522:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008526:	40cb      	lsrs	r3, r1
 8008528:	492f      	ldr	r1, [pc, #188]	; (80085e8 <HAL_RCC_ClockConfig+0x268>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800852a:	4c30      	ldr	r4, [pc, #192]	; (80085ec <HAL_RCC_ClockConfig+0x26c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800852c:	5ccb      	ldrb	r3, [r1, r3]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800852e:	4930      	ldr	r1, [pc, #192]	; (80085f0 <HAL_RCC_ClockConfig+0x270>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8008530:	fab0 f080 	clz	r0, r0
 8008534:	f002 020f 	and.w	r2, r2, #15
 8008538:	40c2      	lsrs	r2, r0
 800853a:	5ca2      	ldrb	r2, [r4, r2]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800853c:	fbb1 f1f2 	udiv	r1, r1, r2
 8008540:	fb03 f101 	mul.w	r1, r3, r1
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008544:	4b27      	ldr	r3, [pc, #156]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 8008546:	22f0      	movs	r2, #240	; 0xf0
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	fa92 f2a2 	rbit	r2, r2
 800854e:	fab2 f282 	clz	r2, r2
 8008552:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008556:	40d3      	lsrs	r3, r2
 8008558:	4826      	ldr	r0, [pc, #152]	; (80085f4 <HAL_RCC_ClockConfig+0x274>)
 800855a:	4a27      	ldr	r2, [pc, #156]	; (80085f8 <HAL_RCC_ClockConfig+0x278>)
 800855c:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 800855e:	200f      	movs	r0, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008560:	fa21 f303 	lsr.w	r3, r1, r3
 8008564:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8008566:	f7fc ffed 	bl	8005544 <HAL_InitTick>
  return HAL_OK;
 800856a:	2000      	movs	r0, #0
}
 800856c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 8008570:	f240 21bb 	movw	r1, #699	; 0x2bb
 8008574:	481a      	ldr	r0, [pc, #104]	; (80085e0 <HAL_RCC_ClockConfig+0x260>)
 8008576:	f006 fda7 	bl	800f0c8 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800857a:	4a18      	ldr	r2, [pc, #96]	; (80085dc <HAL_RCC_ClockConfig+0x25c>)
 800857c:	6813      	ldr	r3, [r2, #0]
 800857e:	f003 0307 	and.w	r3, r3, #7
 8008582:	42ab      	cmp	r3, r5
 8008584:	f4ff af10 	bcc.w	80083a8 <HAL_RCC_ClockConfig+0x28>
 8008588:	e71b      	b.n	80083c2 <HAL_RCC_ClockConfig+0x42>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800858a:	f240 21ba 	movw	r1, #698	; 0x2ba
 800858e:	4814      	ldr	r0, [pc, #80]	; (80085e0 <HAL_RCC_ClockConfig+0x260>)
 8008590:	f006 fd9a 	bl	800f0c8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8008594:	2d02      	cmp	r5, #2
 8008596:	f67f af01 	bls.w	800839c <HAL_RCC_ClockConfig+0x1c>
 800859a:	e7e9      	b.n	8008570 <HAL_RCC_ClockConfig+0x1f0>
      sysclockfreq = HSE_VALUE;
 800859c:	4914      	ldr	r1, [pc, #80]	; (80085f0 <HAL_RCC_ClockConfig+0x270>)
 800859e:	e7d1      	b.n	8008544 <HAL_RCC_ClockConfig+0x1c4>
 80085a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80085a4:	fa92 f1a2 	rbit	r1, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085a8:	490e      	ldr	r1, [pc, #56]	; (80085e4 <HAL_RCC_ClockConfig+0x264>)
 80085aa:	6809      	ldr	r1, [r1, #0]
 80085ac:	fa92 f2a2 	rbit	r2, r2
 80085b0:	fab2 f282 	clz	r2, r2
 80085b4:	f002 021f 	and.w	r2, r2, #31
 80085b8:	fa03 f202 	lsl.w	r2, r3, r2
 80085bc:	420a      	tst	r2, r1
 80085be:	f47f af3f 	bne.w	8008440 <HAL_RCC_ClockConfig+0xc0>
 80085c2:	e6fb      	b.n	80083bc <HAL_RCC_ClockConfig+0x3c>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80085c4:	f240 21d9 	movw	r1, #729	; 0x2d9
 80085c8:	4805      	ldr	r0, [pc, #20]	; (80085e0 <HAL_RCC_ClockConfig+0x260>)
 80085ca:	f006 fd7d 	bl	800f0c8 <assert_failed>
 80085ce:	6863      	ldr	r3, [r4, #4]
 80085d0:	e71f      	b.n	8008412 <HAL_RCC_ClockConfig+0x92>
    return HAL_ERROR;
 80085d2:	2001      	movs	r0, #1
}
 80085d4:	4770      	bx	lr
        return HAL_TIMEOUT;
 80085d6:	2003      	movs	r0, #3
 80085d8:	e6f1      	b.n	80083be <HAL_RCC_ClockConfig+0x3e>
 80085da:	bf00      	nop
 80085dc:	40022000 	.word	0x40022000
 80085e0:	080151ac 	.word	0x080151ac
 80085e4:	40021000 	.word	0x40021000
 80085e8:	080151f8 	.word	0x080151f8
 80085ec:	08015208 	.word	0x08015208
 80085f0:	007a1200 	.word	0x007a1200
 80085f4:	080154d8 	.word	0x080154d8
 80085f8:	2000000c 	.word	0x2000000c

080085fc <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80085fc:	4a12      	ldr	r2, [pc, #72]	; (8008648 <HAL_RCC_GetSysClockFreq+0x4c>)
 80085fe:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8008600:	f003 010c 	and.w	r1, r3, #12
 8008604:	2908      	cmp	r1, #8
 8008606:	d001      	beq.n	800860c <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8008608:	4810      	ldr	r0, [pc, #64]	; (800864c <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800860a:	4770      	bx	lr
{
 800860c:	b430      	push	{r4, r5}
 800860e:	f44f 1070 	mov.w	r0, #3932160	; 0x3c0000
 8008612:	fa90 f0a0 	rbit	r0, r0
 8008616:	210f      	movs	r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008618:	fab0 f080 	clz	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800861c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800861e:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008622:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008626:	40c3      	lsrs	r3, r0
 8008628:	4809      	ldr	r0, [pc, #36]	; (8008650 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800862a:	4d0a      	ldr	r5, [pc, #40]	; (8008654 <HAL_RCC_GetSysClockFreq+0x58>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800862c:	5cc0      	ldrb	r0, [r0, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800862e:	4c07      	ldr	r4, [pc, #28]	; (800864c <HAL_RCC_GetSysClockFreq+0x50>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8008630:	fab1 f181 	clz	r1, r1
 8008634:	f002 030f 	and.w	r3, r2, #15
 8008638:	40cb      	lsrs	r3, r1
 800863a:	5ceb      	ldrb	r3, [r5, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800863c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8008640:	bc30      	pop	{r4, r5}
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8008642:	fb00 f003 	mul.w	r0, r0, r3
}
 8008646:	4770      	bx	lr
 8008648:	40021000 	.word	0x40021000
 800864c:	007a1200 	.word	0x007a1200
 8008650:	080151f8 	.word	0x080151f8
 8008654:	08015208 	.word	0x08015208

08008658 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8008658:	4b01      	ldr	r3, [pc, #4]	; (8008660 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800865a:	6818      	ldr	r0, [r3, #0]
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	2000000c 	.word	0x2000000c

08008664 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8008664:	4b08      	ldr	r3, [pc, #32]	; (8008688 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008666:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	fa92 f2a2 	rbit	r2, r2
 8008670:	fab2 f282 	clz	r2, r2
 8008674:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008678:	40d3      	lsrs	r3, r2
 800867a:	4904      	ldr	r1, [pc, #16]	; (800868c <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 800867c:	4a04      	ldr	r2, [pc, #16]	; (8008690 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800867e:	5ccb      	ldrb	r3, [r1, r3]
 8008680:	6810      	ldr	r0, [r2, #0]
}    
 8008682:	40d8      	lsrs	r0, r3
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	40021000 	.word	0x40021000
 800868c:	080154e8 	.word	0x080154e8
 8008690:	2000000c 	.word	0x2000000c

08008694 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8008694:	4b08      	ldr	r3, [pc, #32]	; (80086b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008696:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	fa92 f2a2 	rbit	r2, r2
 80086a0:	fab2 f282 	clz	r2, r2
 80086a4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80086a8:	40d3      	lsrs	r3, r2
 80086aa:	4904      	ldr	r1, [pc, #16]	; (80086bc <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 80086ac:	4a04      	ldr	r2, [pc, #16]	; (80086c0 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80086ae:	5ccb      	ldrb	r3, [r1, r3]
 80086b0:	6810      	ldr	r0, [r2, #0]
} 
 80086b2:	40d8      	lsrs	r0, r3
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop
 80086b8:	40021000 	.word	0x40021000
 80086bc:	080154e8 	.word	0x080154e8
 80086c0:	2000000c 	.word	0x2000000c

080086c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80086c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t tickstart = 0U;
  uint32_t temp_reg = 0U;
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80086c8:	4bad      	ldr	r3, [pc, #692]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
{
 80086ca:	4604      	mov	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80086cc:	6800      	ldr	r0, [r0, #0]
 80086ce:	4298      	cmp	r0, r3
{
 80086d0:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80086d2:	f200 8216 	bhi.w	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x43e>
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80086d6:	03c6      	lsls	r6, r0, #15
 80086d8:	d546      	bpl.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80086da:	6863      	ldr	r3, [r4, #4]
 80086dc:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80086e0:	d003      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x26>
 80086e2:	2183      	movs	r1, #131	; 0x83
 80086e4:	48a7      	ldr	r0, [pc, #668]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80086e6:	f006 fcef 	bl	800f0c8 <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086ea:	4ba7      	ldr	r3, [pc, #668]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086ec:	69da      	ldr	r2, [r3, #28]
 80086ee:	00d5      	lsls	r5, r2, #3
 80086f0:	f140 81e3 	bpl.w	8008aba <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086f4:	4da5      	ldr	r5, [pc, #660]	; (800898c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80086f6:	682a      	ldr	r2, [r5, #0]
 80086f8:	05d0      	lsls	r0, r2, #23
    FlagStatus       pwrclkchanged = RESET;
 80086fa:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086fe:	f140 81ec 	bpl.w	8008ada <HAL_RCCEx_PeriphCLKConfig+0x416>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008702:	4da1      	ldr	r5, [pc, #644]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008704:	6861      	ldr	r1, [r4, #4]
 8008706:	6a2a      	ldr	r2, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008708:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 800870c:	d020      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 800870e:	f401 7340 	and.w	r3, r1, #768	; 0x300
 8008712:	4293      	cmp	r3, r2
 8008714:	d01c      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008716:	6a29      	ldr	r1, [r5, #32]
 8008718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800871c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8008720:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008724:	4f9a      	ldr	r7, [pc, #616]	; (8008990 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8008726:	fab2 f282 	clz	r2, r2
 800872a:	443a      	add	r2, r7
 800872c:	0092      	lsls	r2, r2, #2
 800872e:	f04f 0c01 	mov.w	ip, #1
 8008732:	f8c2 c000 	str.w	ip, [r2]
 8008736:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800873a:	fab3 f383 	clz	r3, r3
 800873e:	443b      	add	r3, r7
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	2200      	movs	r2, #0
 8008744:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008746:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 8008748:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800874a:	f100 81ee 	bmi.w	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x466>
 800874e:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008750:	4a8d      	ldr	r2, [pc, #564]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008752:	6a13      	ldr	r3, [r2, #32]
 8008754:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008758:	430b      	orrs	r3, r1
 800875a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800875c:	b11e      	cbz	r6, 8008766 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800875e:	69d3      	ldr	r3, [r2, #28]
 8008760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008764:	61d3      	str	r3, [r2, #28]
 8008766:	6820      	ldr	r0, [r4, #0]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008768:	07c3      	lsls	r3, r0, #31
 800876a:	d509      	bpl.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800876c:	68a2      	ldr	r2, [r4, #8]
 800876e:	2a03      	cmp	r2, #3
 8008770:	f200 81cd 	bhi.w	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008774:	4984      	ldr	r1, [pc, #528]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008776:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008778:	f023 0303 	bic.w	r3, r3, #3
 800877c:	4313      	orrs	r3, r2
 800877e:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008780:	0787      	lsls	r7, r0, #30
 8008782:	d50f      	bpl.n	80087a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8008784:	68e2      	ldr	r2, [r4, #12]
 8008786:	f432 3340 	bics.w	r3, r2, #196608	; 0x30000
 800878a:	d005      	beq.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800878c:	487d      	ldr	r0, [pc, #500]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800878e:	21d5      	movs	r1, #213	; 0xd5
 8008790:	f006 fc9a 	bl	800f0c8 <assert_failed>
 8008794:	68e2      	ldr	r2, [r4, #12]
 8008796:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008798:	497b      	ldr	r1, [pc, #492]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800879a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800879c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80087a0:	4313      	orrs	r3, r2
 80087a2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80087a4:	0746      	lsls	r6, r0, #29
 80087a6:	d50f      	bpl.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80087a8:	6922      	ldr	r2, [r4, #16]
 80087aa:	f432 2340 	bics.w	r3, r2, #786432	; 0xc0000
 80087ae:	d005      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80087b0:	4874      	ldr	r0, [pc, #464]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80087b2:	21e1      	movs	r1, #225	; 0xe1
 80087b4:	f006 fc88 	bl	800f0c8 <assert_failed>
 80087b8:	6922      	ldr	r2, [r4, #16]
 80087ba:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80087bc:	4972      	ldr	r1, [pc, #456]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087be:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80087c0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80087c4:	4313      	orrs	r3, r2
 80087c6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80087c8:	0685      	lsls	r5, r0, #26
 80087ca:	d50f      	bpl.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80087cc:	69e2      	ldr	r2, [r4, #28]
 80087ce:	f032 0310 	bics.w	r3, r2, #16
 80087d2:	d005      	beq.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80087d4:	486b      	ldr	r0, [pc, #428]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80087d6:	21ec      	movs	r1, #236	; 0xec
 80087d8:	f006 fc76 	bl	800f0c8 <assert_failed>
 80087dc:	69e2      	ldr	r2, [r4, #28]
 80087de:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80087e0:	4969      	ldr	r1, [pc, #420]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087e2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80087e4:	f023 0310 	bic.w	r3, r3, #16
 80087e8:	4313      	orrs	r3, r2
 80087ea:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80087ec:	0381      	lsls	r1, r0, #14
 80087ee:	d50a      	bpl.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
 80087f0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80087f2:	f432 0380 	bics.w	r3, r2, #4194304	; 0x400000
 80087f6:	f040 8191 	bne.w	8008b1c <HAL_RCCEx_PeriphCLKConfig+0x458>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80087fa:	4963      	ldr	r1, [pc, #396]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087fc:	684b      	ldr	r3, [r1, #4]
 80087fe:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8008802:	4313      	orrs	r3, r2
 8008804:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008806:	0642      	lsls	r2, r0, #25
 8008808:	d510      	bpl.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800880a:	6a22      	ldr	r2, [r4, #32]
 800880c:	f032 0320 	bics.w	r3, r2, #32
 8008810:	d006      	beq.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8008812:	485c      	ldr	r0, [pc, #368]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008814:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8008818:	f006 fc56 	bl	800f0c8 <assert_failed>
 800881c:	6a22      	ldr	r2, [r4, #32]
 800881e:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008820:	4959      	ldr	r1, [pc, #356]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008822:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008824:	f023 0320 	bic.w	r3, r3, #32
 8008828:	4313      	orrs	r3, r2
 800882a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800882c:	0343      	lsls	r3, r0, #13
 800882e:	d510      	bpl.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8008830:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008832:	f032 0340 	bics.w	r3, r2, #64	; 0x40
 8008836:	d006      	beq.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8008838:	4852      	ldr	r0, [pc, #328]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800883a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800883e:	f006 fc43 	bl	800f0c8 <assert_failed>
 8008842:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008844:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008846:	4950      	ldr	r1, [pc, #320]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008848:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800884a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800884e:	4313      	orrs	r3, r2
 8008850:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008852:	0707      	lsls	r7, r0, #28
 8008854:	d510      	bpl.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8008856:	6962      	ldr	r2, [r4, #20]
 8008858:	f432 1340 	bics.w	r3, r2, #3145728	; 0x300000
 800885c:	d006      	beq.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800885e:	4849      	ldr	r0, [pc, #292]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008860:	f240 112f 	movw	r1, #303	; 0x12f
 8008864:	f006 fc30 	bl	800f0c8 <assert_failed>
 8008868:	6962      	ldr	r2, [r4, #20]
 800886a:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800886c:	4946      	ldr	r1, [pc, #280]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800886e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008870:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008874:	4313      	orrs	r3, r2
 8008876:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008878:	06c6      	lsls	r6, r0, #27
 800887a:	d510      	bpl.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800887c:	69a2      	ldr	r2, [r4, #24]
 800887e:	f432 0340 	bics.w	r3, r2, #12582912	; 0xc00000
 8008882:	d006      	beq.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8008884:	483f      	ldr	r0, [pc, #252]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008886:	f240 1139 	movw	r1, #313	; 0x139
 800888a:	f006 fc1d 	bl	800f0c8 <assert_failed>
 800888e:	69a2      	ldr	r2, [r4, #24]
 8008890:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008892:	493d      	ldr	r1, [pc, #244]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008894:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008896:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800889a:	4313      	orrs	r3, r2
 800889c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800889e:	0585      	lsls	r5, r0, #22
 80088a0:	d510      	bpl.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 80088a2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80088a4:	f432 0300 	bics.w	r3, r2, #8388608	; 0x800000
 80088a8:	d006      	beq.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 80088aa:	4836      	ldr	r0, [pc, #216]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80088ac:	f240 1149 	movw	r1, #329	; 0x149
 80088b0:	f006 fc0a 	bl	800f0c8 <assert_failed>
 80088b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80088b6:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80088b8:	4933      	ldr	r1, [pc, #204]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80088ba:	684b      	ldr	r3, [r1, #4]
 80088bc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80088c0:	4313      	orrs	r3, r2
 80088c2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80088c4:	0601      	lsls	r1, r0, #24
 80088c6:	d527      	bpl.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
 80088c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80088ca:	f432 7380 	bics.w	r3, r2, #256	; 0x100
 80088ce:	d01d      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80088d0:	f022 0320 	bic.w	r3, r2, #32
 80088d4:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80088d8:	d018      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80088da:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 80088de:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 80088e2:	d013      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80088e4:	f022 0310 	bic.w	r3, r2, #16
 80088e8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80088ec:	d00e      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80088ee:	f5b2 7fb8 	cmp.w	r2, #368	; 0x170
 80088f2:	d00b      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80088f4:	f022 0330 	bic.w	r3, r2, #48	; 0x30
 80088f8:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 80088fc:	d006      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80088fe:	4821      	ldr	r0, [pc, #132]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008900:	f240 1169 	movw	r1, #361	; 0x169
 8008904:	f006 fbe0 	bl	800f0c8 <assert_failed>
 8008908:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800890a:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800890c:	491e      	ldr	r1, [pc, #120]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800890e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8008910:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8008914:	4313      	orrs	r3, r2
 8008916:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008918:	05c2      	lsls	r2, r0, #23
 800891a:	d527      	bpl.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
 800891c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800891e:	f432 5300 	bics.w	r3, r2, #8192	; 0x2000
 8008922:	d01d      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008924:	f422 6380 	bic.w	r3, r2, #1024	; 0x400
 8008928:	f5b3 5f08 	cmp.w	r3, #8704	; 0x2200
 800892c:	d018      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800892e:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8008932:	f5b3 5f10 	cmp.w	r3, #9216	; 0x2400
 8008936:	d013      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008938:	f422 7300 	bic.w	r3, r2, #512	; 0x200
 800893c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8008940:	d00e      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008942:	f5b2 5f38 	cmp.w	r2, #11776	; 0x2e00
 8008946:	d00b      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008948:	f422 63c0 	bic.w	r3, r2, #1536	; 0x600
 800894c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008950:	d006      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008952:	480c      	ldr	r0, [pc, #48]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008954:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8008958:	f006 fbb6 	bl	800f0c8 <assert_failed>
 800895c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800895e:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008960:	4909      	ldr	r1, [pc, #36]	; (8008988 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008962:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8008964:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8008968:	4313      	orrs	r3, r2
 800896a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800896c:	04c3      	lsls	r3, r0, #19
 800896e:	d51b      	bpl.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 8008970:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008972:	f432 7380 	bics.w	r3, r2, #256	; 0x100
 8008976:	d011      	beq.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8008978:	4802      	ldr	r0, [pc, #8]	; (8008984 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800897a:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 800897e:	e009      	b.n	8008994 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8008980:	03f733ff 	.word	0x03f733ff
 8008984:	08015218 	.word	0x08015218
 8008988:	40021000 	.word	0x40021000
 800898c:	40007000 	.word	0x40007000
 8008990:	10908100 	.word	0x10908100
 8008994:	f006 fb98 	bl	800f0c8 <assert_failed>
 8008998:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800899a:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800899c:	4975      	ldr	r1, [pc, #468]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800899e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80089a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089a4:	4313      	orrs	r3, r2
 80089a6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80089a8:	0487      	lsls	r7, r0, #18
 80089aa:	d510      	bpl.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0x30a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
 80089ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80089ae:	f432 7300 	bics.w	r3, r2, #512	; 0x200
 80089b2:	d006      	beq.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80089b4:	4870      	ldr	r0, [pc, #448]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 80089b6:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 80089ba:	f006 fb85 	bl	800f0c8 <assert_failed>
 80089be:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80089c0:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80089c2:	496c      	ldr	r1, [pc, #432]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80089c4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80089c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80089ca:	4313      	orrs	r3, r2
 80089cc:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80089ce:	02c6      	lsls	r6, r0, #11
 80089d0:	d510      	bpl.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
 80089d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80089d4:	f032 7380 	bics.w	r3, r2, #16777216	; 0x1000000
 80089d8:	d006      	beq.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80089da:	4867      	ldr	r0, [pc, #412]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 80089dc:	f240 2103 	movw	r1, #515	; 0x203
 80089e0:	f006 fb72 	bl	800f0c8 <assert_failed>
 80089e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80089e6:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80089e8:	4962      	ldr	r1, [pc, #392]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80089ea:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80089ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089f0:	4313      	orrs	r3, r2
 80089f2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80089f4:	0285      	lsls	r5, r0, #10
 80089f6:	d510      	bpl.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
 80089f8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80089fa:	f032 7300 	bics.w	r3, r2, #33554432	; 0x2000000
 80089fe:	d006      	beq.n	8008a0e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008a00:	485d      	ldr	r0, [pc, #372]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008a02:	f240 210d 	movw	r1, #525	; 0x20d
 8008a06:	f006 fb5f 	bl	800f0c8 <assert_failed>
 8008a0a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008a0c:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8008a0e:	4959      	ldr	r1, [pc, #356]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8008a10:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008a12:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008a16:	4313      	orrs	r3, r2
 8008a18:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008a1a:	0241      	lsls	r1, r0, #9
 8008a1c:	d510      	bpl.n	8008a40 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 8008a1e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008a20:	f432 6380 	bics.w	r3, r2, #1024	; 0x400
 8008a24:	d006      	beq.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x370>
 8008a26:	4854      	ldr	r0, [pc, #336]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008a28:	f240 2117 	movw	r1, #535	; 0x217
 8008a2c:	f006 fb4c 	bl	800f0c8 <assert_failed>
 8008a30:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008a32:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008a34:	494f      	ldr	r1, [pc, #316]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8008a36:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008a38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8008a40:	0202      	lsls	r2, r0, #8
 8008a42:	d510      	bpl.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
 8008a44:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008a46:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 8008a4a:	d006      	beq.n	8008a5a <HAL_RCCEx_PeriphCLKConfig+0x396>
 8008a4c:	484a      	ldr	r0, [pc, #296]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008a4e:	f240 2121 	movw	r1, #545	; 0x221
 8008a52:	f006 fb39 	bl	800f0c8 <assert_failed>
 8008a56:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008a58:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8008a5a:	4946      	ldr	r1, [pc, #280]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8008a5c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008a5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a62:	4313      	orrs	r3, r2
 8008a64:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8008a66:	01c3      	lsls	r3, r0, #7
 8008a68:	d510      	bpl.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x3c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
 8008a6a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008a6c:	f432 5300 	bics.w	r3, r2, #8192	; 0x2000
 8008a70:	d006      	beq.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8008a72:	4841      	ldr	r0, [pc, #260]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008a74:	f240 212b 	movw	r1, #555	; 0x22b
 8008a78:	f006 fb26 	bl	800f0c8 <assert_failed>
 8008a7c:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008a7e:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8008a80:	493c      	ldr	r1, [pc, #240]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8008a82:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008a84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8008a8c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8008a90:	d010      	beq.n	8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
 8008a92:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8008a94:	f432 4300 	bics.w	r3, r2, #32768	; 0x8000
 8008a98:	d005      	beq.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8008a9a:	f44f 710e 	mov.w	r1, #568	; 0x238
 8008a9e:	4836      	ldr	r0, [pc, #216]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008aa0:	f006 fb12 	bl	800f0c8 <assert_failed>
 8008aa4:	6d22      	ldr	r2, [r4, #80]	; 0x50
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8008aa6:	4933      	ldr	r1, [pc, #204]	; (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8008aa8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008aaa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8008ab2:	2000      	movs	r0, #0
}
 8008ab4:	b003      	add	sp, #12
 8008ab6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8008aba:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008abc:	4d2f      	ldr	r5, [pc, #188]	; (8008b7c <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8008abe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008ac2:	61da      	str	r2, [r3, #28]
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008aca:	9301      	str	r3, [sp, #4]
 8008acc:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ace:	682a      	ldr	r2, [r5, #0]
 8008ad0:	05d0      	lsls	r0, r2, #23
      pwrclkchanged = SET;
 8008ad2:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ad6:	f53f ae14 	bmi.w	8008702 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008ada:	682a      	ldr	r2, [r5, #0]
 8008adc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ae0:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8008ae2:	f7fc fd65 	bl	80055b0 <HAL_GetTick>
 8008ae6:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ae8:	682b      	ldr	r3, [r5, #0]
 8008aea:	05d9      	lsls	r1, r3, #23
 8008aec:	f53f ae09 	bmi.w	8008702 <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008af0:	f7fc fd5e 	bl	80055b0 <HAL_GetTick>
 8008af4:	1bc0      	subs	r0, r0, r7
 8008af6:	2864      	cmp	r0, #100	; 0x64
 8008af8:	d9f6      	bls.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x424>
          return HAL_TIMEOUT;
 8008afa:	2003      	movs	r0, #3
}
 8008afc:	b003      	add	sp, #12
 8008afe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8008b02:	481d      	ldr	r0, [pc, #116]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008b04:	217d      	movs	r1, #125	; 0x7d
 8008b06:	f006 fadf 	bl	800f0c8 <assert_failed>
 8008b0a:	6820      	ldr	r0, [r4, #0]
 8008b0c:	e5e3      	b.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x12>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8008b0e:	481a      	ldr	r0, [pc, #104]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008b10:	21ca      	movs	r1, #202	; 0xca
 8008b12:	f006 fad9 	bl	800f0c8 <assert_failed>
 8008b16:	68a2      	ldr	r2, [r4, #8]
 8008b18:	6820      	ldr	r0, [r4, #0]
 8008b1a:	e62b      	b.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
 8008b1c:	4816      	ldr	r0, [pc, #88]	; (8008b78 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008b1e:	21fa      	movs	r1, #250	; 0xfa
 8008b20:	f006 fad2 	bl	800f0c8 <assert_failed>
 8008b24:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008b26:	6820      	ldr	r0, [r4, #0]
 8008b28:	e667      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x136>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b2a:	4667      	mov	r7, ip
        tickstart = HAL_GetTick();
 8008b2c:	f7fc fd40 	bl	80055b0 <HAL_GetTick>
 8008b30:	f04f 0902 	mov.w	r9, #2
 8008b34:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b36:	e015      	b.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8008b38:	fa99 f3a9 	rbit	r3, r9
 8008b3c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8008b3e:	fa99 f3a9 	rbit	r3, r9
 8008b42:	fab3 f383 	clz	r3, r3
 8008b46:	f003 031f 	and.w	r3, r3, #31
 8008b4a:	fa07 f303 	lsl.w	r3, r7, r3
 8008b4e:	4213      	tst	r3, r2
 8008b50:	f47f adfd 	bne.w	800874e <HAL_RCCEx_PeriphCLKConfig+0x8a>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b54:	f7fc fd2c 	bl	80055b0 <HAL_GetTick>
 8008b58:	f241 3388 	movw	r3, #5000	; 0x1388
 8008b5c:	eba0 0008 	sub.w	r0, r0, r8
 8008b60:	4298      	cmp	r0, r3
 8008b62:	d8ca      	bhi.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008b64:	fa99 f3a9 	rbit	r3, r9
 8008b68:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d0e3      	beq.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x474>
 8008b70:	6a2a      	ldr	r2, [r5, #32]
 8008b72:	e7e4      	b.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8008b74:	40021000 	.word	0x40021000
 8008b78:	08015218 	.word	0x08015218
 8008b7c:	40007000 	.word	0x40007000

08008b80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM34   TIM34 peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008b80:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* frequency == 0 : means that no available frequency for the peripheral */
  uint32_t frequency = 0U;

  uint32_t srcclk = 0U;
#if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008b82:	4dba      	ldr	r5, [pc, #744]	; (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
#if defined(RCC_CFGR_SDPRE)
  uint8_t sdadc_prescaler_table[16] = { 2U,  4U,  6U, 8U, 10U, 12U, 14U, 16U, 20U, 24U, 28U, 32U, 36U, 40U, 44U, 48U};
#endif /* RCC_CFGR_SDPRE */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008b84:	4fba      	ldr	r7, [pc, #744]	; (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
{
 8008b86:	4606      	mov	r6, r0
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008b88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
 8008b8a:	b089      	sub	sp, #36	; 0x24
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008b8c:	466c      	mov	r4, sp
 8008b8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b90:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008b94:	42be      	cmp	r6, r7
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008b96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008b9a:	d846      	bhi.n	8008c2a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  
  switch (PeriphClk)
 8008b9c:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
 8008ba0:	f000 818a 	beq.w	8008eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8008ba4:	d92a      	bls.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8008ba6:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
 8008baa:	f000 8180 	beq.w	8008eae <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
 8008bae:	d961      	bls.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008bb0:	f5b6 0f00 	cmp.w	r6, #8388608	; 0x800000
 8008bb4:	f000 8154 	beq.w	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8008bb8:	f200 80a2 	bhi.w	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
 8008bbc:	f5b6 1f00 	cmp.w	r6, #2097152	; 0x200000
 8008bc0:	f000 80fe 	beq.w	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8008bc4:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 8008bc8:	d152      	bne.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
#endif /* RCC_CFGR3_TIM8SW */
#if defined(RCC_CFGR3_TIM15SW)
  case RCC_PERIPHCLK_TIM15:
    {
      /* Get the current TIM15 source */
      srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 8008bca:	4baa      	ldr	r3, [pc, #680]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30

      /* Check if PLL is ready and if TIM15 clock selection is PLL */
      if ((srcclk == RCC_TIM15CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008bce:	055d      	lsls	r5, r3, #21
 8008bd0:	f140 80fa 	bpl.w	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
    {
      /* Get the current TIM20 source */
      srcclk = __HAL_RCC_GET_TIM20_SOURCE();

      /* Check if PLL is ready and if TIM20 clock selection is PLL */
      if ((srcclk == RCC_TIM20CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008bd4:	4ba7      	ldr	r3, [pc, #668]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008bd6:	6818      	ldr	r0, [r3, #0]
 8008bd8:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8008bdc:	d02b      	beq.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  */
static uint32_t RCC_GetPLLCLKFreq(void)
{
  uint32_t pllmul = 0U, pllsource = 0U, prediv = 0U, pllclk = 0U;

  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008bde:	685a      	ldr	r2, [r3, #4]
  pllmul = ( pllmul >> 18U) + 2U;
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008be0:	6859      	ldr	r1, [r3, #4]
  {
    /* HSI used as PLL clock source : PLLCLK = HSI/2U * PLLMUL */
    pllclk = (HSI_VALUE >> 1U) * pllmul;
  }
#else
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008be2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    pllclk = (HSE_VALUE/prediv) * pllmul;
  }
  else
  {
    /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008be4:	48a4      	ldr	r0, [pc, #656]	; (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
  pllmul = ( pllmul >> 18U) + 2U;
 8008be6:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8008bea:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008bec:	f001 020f 	and.w	r2, r1, #15
 8008bf0:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008bf2:	fbb0 f0f2 	udiv	r0, r0, r2
 8008bf6:	fb00 f003 	mul.w	r0, r0, r3
 8008bfa:	e01c      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008bfc:	2e10      	cmp	r6, #16
 8008bfe:	f000 8100 	beq.w	8008e02 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008c02:	d91a      	bls.n	8008c3a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8008c04:	2e80      	cmp	r6, #128	; 0x80
 8008c06:	f000 815c 	beq.w	8008ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008c0a:	d84c      	bhi.n	8008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8008c0c:	2e20      	cmp	r6, #32
 8008c0e:	f000 80ca 	beq.w	8008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x226>
 8008c12:	2e40      	cmp	r6, #64	; 0x40
 8008c14:	d12c      	bne.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008c16:	4b97      	ldr	r3, [pc, #604]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008c18:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008c1a:	f010 0020 	ands.w	r0, r0, #32
 8008c1e:	d03a      	beq.n	8008c96 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
}
 8008c20:	b009      	add	sp, #36	; 0x24
 8008c22:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        frequency = HAL_RCC_GetSysClockFreq();
 8008c26:	f7ff bce9 	b.w	80085fc <HAL_RCC_GetSysClockFreq>
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008c2a:	4894      	ldr	r0, [pc, #592]	; (8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8008c2c:	f44f 7173 	mov.w	r1, #972	; 0x3cc
 8008c30:	f006 fa4a 	bl	800f0c8 <assert_failed>
  uint32_t frequency = 0U;
 8008c34:	2000      	movs	r0, #0
}
 8008c36:	b009      	add	sp, #36	; 0x24
 8008c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (PeriphClk)
 8008c3a:	2e02      	cmp	r6, #2
 8008c3c:	f000 8126 	beq.w	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8008c40:	f240 8166 	bls.w	8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8008c44:	2e04      	cmp	r6, #4
 8008c46:	f000 8094 	beq.w	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8008c4a:	2e08      	cmp	r6, #8
 8008c4c:	d110      	bne.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008c4e:	4b89      	ldr	r3, [pc, #548]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008c52:	f413 1340 	ands.w	r3, r3, #3145728	; 0x300000
 8008c56:	f000 80cf 	beq.w	8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008c5a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008c5e:	f000 814f 	beq.w	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
      else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8008c62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c66:	d0db      	beq.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008c68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c6c:	f000 8092 	beq.w	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x214>
  uint32_t frequency = 0U;
 8008c70:	2000      	movs	r0, #0
  return(frequency);
 8008c72:	e7e0      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008c74:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 8008c78:	f000 80dc 	beq.w	8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
 8008c7c:	f240 8156 	bls.w	8008f2c <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8008c80:	f5b6 3f00 	cmp.w	r6, #131072	; 0x20000
 8008c84:	d056      	beq.n	8008d34 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 8008c86:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 8008c8a:	d1f1      	bne.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008c8c:	4b79      	ldr	r3, [pc, #484]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008c8e:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008c90:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8008c94:	d1c4      	bne.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8008c96:	461a      	mov	r2, r3
        frequency = HSI_VALUE;
 8008c98:	4b77      	ldr	r3, [pc, #476]	; (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
      if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008c9a:	6812      	ldr	r2, [r2, #0]
        frequency = HSI_VALUE;
 8008c9c:	f012 0f02 	tst.w	r2, #2
 8008ca0:	bf18      	it	ne
 8008ca2:	4618      	movne	r0, r3
 8008ca4:	e7c7      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008ca6:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8008caa:	f040 8091 	bne.w	8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
      srcclk = __HAL_RCC_GET_ADC34_SOURCE();
 8008cae:	4a71      	ldr	r2, [pc, #452]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008cb0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC34PLLCLK_OFF)
 8008cb2:	f413 5378 	ands.w	r3, r3, #15872	; 0x3e00
 8008cb6:	f000 8087 	beq.w	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008cba:	6812      	ldr	r2, [r2, #0]
 8008cbc:	0191      	lsls	r1, r2, #6
 8008cbe:	d5d7      	bpl.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008cc0:	496c      	ldr	r1, [pc, #432]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008cc2:	f44f 5078 	mov.w	r0, #15872	; 0x3e00
 8008cc6:	684a      	ldr	r2, [r1, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008cc8:	684c      	ldr	r4, [r1, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008cca:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8008ccc:	fa90 f0a0 	rbit	r0, r0
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8008cd0:	fab0 f080 	clz	r0, r0
 8008cd4:	40c3      	lsrs	r3, r0
 8008cd6:	f003 030f 	and.w	r3, r3, #15
 8008cda:	a808      	add	r0, sp, #32
 8008cdc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
  pllmul = ( pllmul >> 18U) + 2U;
 8008ce0:	f3c2 4283 	ubfx	r2, r2, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008ce4:	f001 010f 	and.w	r1, r1, #15
  pllmul = ( pllmul >> 18U) + 2U;
 8008ce8:	3202      	adds	r2, #2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8008cea:	f833 4c20 	ldrh.w	r4, [r3, #-32]
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008cee:	4862      	ldr	r0, [pc, #392]	; (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008cf0:	1c4b      	adds	r3, r1, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008cf2:	fbb0 f0f3 	udiv	r0, r0, r3
 8008cf6:	fb00 f002 	mul.w	r0, r0, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8008cfa:	fbb0 f0f4 	udiv	r0, r0, r4
 8008cfe:	e79a      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008d00:	f1b6 7f80 	cmp.w	r6, #16777216	; 0x1000000
 8008d04:	d16f      	bne.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
      srcclk = __HAL_RCC_GET_TIM17_SOURCE();
 8008d06:	4b5b      	ldr	r3, [pc, #364]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM17CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008d0a:	0490      	lsls	r0, r2, #18
 8008d0c:	d55c      	bpl.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	019b      	lsls	r3, r3, #6
 8008d12:	d5ad      	bpl.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008d14:	4a57      	ldr	r2, [pc, #348]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008d16:	4858      	ldr	r0, [pc, #352]	; (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008d18:	6853      	ldr	r3, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008d1a:	6851      	ldr	r1, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008d1c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 8008d1e:	f3c3 4383 	ubfx	r3, r3, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008d22:	f002 020f 	and.w	r2, r2, #15
  pllmul = ( pllmul >> 18U) + 2U;
 8008d26:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008d28:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008d2a:	fbb0 f0f2 	udiv	r0, r0, r2
 8008d2e:	fb00 f003 	mul.w	r0, r0, r3
 8008d32:	e780      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008d34:	4b4f      	ldr	r3, [pc, #316]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d36:	6818      	ldr	r0, [r3, #0]
 8008d38:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8008d3c:	f43f af7b 	beq.w	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008d40:	685b      	ldr	r3, [r3, #4]
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008d42:	4a4c      	ldr	r2, [pc, #304]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008d44:	484c      	ldr	r0, [pc, #304]	; (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
        if (srcclk == RCC_USBCLKSOURCE_PLL)
 8008d46:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008d4a:	6853      	ldr	r3, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008d4c:	6851      	ldr	r1, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008d4e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 8008d50:	f3c3 4383 	ubfx	r3, r3, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008d54:	f002 020f 	and.w	r2, r2, #15
  pllmul = ( pllmul >> 18U) + 2U;
 8008d58:	f103 0302 	add.w	r3, r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008d5c:	f102 0201 	add.w	r2, r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008d60:	fbb0 f0f2 	udiv	r0, r0, r2
 8008d64:	fb00 f003 	mul.w	r0, r0, r3
          frequency = (RCC_GetPLLCLKFreq() * 3U) / 2U;
 8008d68:	bf04      	itt	eq
 8008d6a:	eb00 0040 	addeq.w	r0, r0, r0, lsl #1
 8008d6e:	0840      	lsreq	r0, r0, #1
 8008d70:	e761      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008d72:	4b40      	ldr	r3, [pc, #256]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008d76:	f413 2340 	ands.w	r3, r3, #786432	; 0xc0000
 8008d7a:	d03d      	beq.n	8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008d7c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008d80:	f000 80be 	beq.w	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
      else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8008d84:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008d88:	f43f af4a 	beq.w	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008d8c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008d90:	f47f af6e 	bne.w	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008d94:	4b37      	ldr	r3, [pc, #220]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d96:	6a1b      	ldr	r3, [r3, #32]
        frequency = LSE_VALUE;
 8008d98:	f013 0f02 	tst.w	r3, #2
 8008d9c:	bf0c      	ite	eq
 8008d9e:	2000      	moveq	r0, #0
 8008da0:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8008da4:	e747      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008da6:	4b33      	ldr	r3, [pc, #204]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008da8:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008daa:	f010 0010 	ands.w	r0, r0, #16
 8008dae:	f47f af37 	bne.w	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8008db2:	681a      	ldr	r2, [r3, #0]
        frequency = HSI_VALUE;
 8008db4:	4b30      	ldr	r3, [pc, #192]	; (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008db6:	f012 0f02 	tst.w	r2, #2
 8008dba:	bf18      	it	ne
 8008dbc:	4618      	movne	r0, r3
 8008dbe:	e73a      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_TIM34_SOURCE();
 8008dc0:	4b2c      	ldr	r3, [pc, #176]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008dc4:	0192      	lsls	r2, r2, #6
 8008dc6:	d4a2      	bmi.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
          frequency = SystemCoreClock;
 8008dc8:	4b2d      	ldr	r3, [pc, #180]	; (8008e80 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8008dca:	6818      	ldr	r0, [r3, #0]
}
 8008dcc:	b009      	add	sp, #36	; 0x24
 8008dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (PeriphClk)
 8008dd0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8008dd4:	f47f af4c 	bne.w	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008dd8:	4b26      	ldr	r3, [pc, #152]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008dda:	685b      	ldr	r3, [r3, #4]
      if (srcclk == RCC_I2SCLKSOURCE_EXT)
 8008ddc:	0218      	lsls	r0, r3, #8
 8008dde:	f57f af1f 	bpl.w	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        frequency = 0xDEADDEADU;
 8008de2:	4828      	ldr	r0, [pc, #160]	; (8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008de4:	e727      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008de6:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 8008dea:	f47f af41 	bne.w	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_TIM20_SOURCE();
 8008dee:	4b21      	ldr	r3, [pc, #132]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM20CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008df2:	0419      	lsls	r1, r3, #16
 8008df4:	d5e8      	bpl.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008df6:	e6ed      	b.n	8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
}
 8008df8:	b009      	add	sp, #36	; 0x24
 8008dfa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        frequency = HAL_RCC_GetPCLK1Freq();
 8008dfe:	f7ff bc31 	b.w	8008664 <HAL_RCC_GetPCLK1Freq>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008e02:	4a1c      	ldr	r2, [pc, #112]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008e04:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008e06:	f413 0340 	ands.w	r3, r3, #12582912	; 0xc00000
 8008e0a:	d0f5      	beq.n	8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008e0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008e10:	f000 8096 	beq.w	8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8008e14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e18:	f43f af02 	beq.w	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008e1c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008e20:	f47f af26 	bne.w	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8008e24:	6a13      	ldr	r3, [r2, #32]
        frequency = LSE_VALUE;
 8008e26:	f013 0f02 	tst.w	r3, #2
 8008e2a:	bf0c      	ite	eq
 8008e2c:	2000      	moveq	r0, #0
 8008e2e:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8008e32:	e700      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008e34:	4a0f      	ldr	r2, [pc, #60]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008e36:	6a13      	ldr	r3, [r2, #32]
 8008e38:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e40:	d0f0      	beq.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008e42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e46:	f000 8082 	beq.w	8008f4e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008e4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e4e:	f47f af0f 	bne.w	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8008e52:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 32U;
 8008e54:	480c      	ldr	r0, [pc, #48]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8008e56:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008e5a:	bf08      	it	eq
 8008e5c:	2000      	moveq	r0, #0
 8008e5e:	e6ea      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_TIM16_SOURCE();
 8008e60:	4b04      	ldr	r3, [pc, #16]	; (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM16CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008e64:	0514      	lsls	r4, r2, #20
 8008e66:	d5af      	bpl.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008e68:	e6b5      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8008e6a:	bf00      	nop
 8008e6c:	08014b9c 	.word	0x08014b9c
 8008e70:	03f733ff 	.word	0x03f733ff
 8008e74:	40021000 	.word	0x40021000
 8008e78:	007a1200 	.word	0x007a1200
 8008e7c:	08015218 	.word	0x08015218
 8008e80:	2000000c 	.word	0x2000000c
 8008e84:	deaddead 	.word	0xdeaddead
 8008e88:	0003d090 	.word	0x0003d090
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008e8c:	4a36      	ldr	r2, [pc, #216]	; (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008e8e:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008e90:	f413 3340 	ands.w	r3, r3, #196608	; 0x30000
 8008e94:	d0b0      	beq.n	8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008e96:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008e9a:	d051      	beq.n	8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ea0:	f43f aebe 	beq.w	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008ea4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008ea8:	f43f af74 	beq.w	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x214>
 8008eac:	e6e0      	b.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_TIM2_SOURCE();
 8008eae:	4b2e      	ldr	r3, [pc, #184]	; (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM2CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008eb2:	01d7      	lsls	r7, r2, #7
 8008eb4:	d588      	bpl.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008eb6:	e68e      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
      srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 8008eb8:	4b2b      	ldr	r3, [pc, #172]	; (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM1CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008ebc:	05d2      	lsls	r2, r2, #23
 8008ebe:	d583      	bpl.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008ec0:	e689      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 8008ec2:	4a29      	ldr	r2, [pc, #164]	; (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008ec4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC12PLLCLK_OFF)
 8008ec6:	f413 73f8 	ands.w	r3, r3, #496	; 0x1f0
 8008eca:	f43f af7d 	beq.w	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008ece:	6810      	ldr	r0, [r2, #0]
 8008ed0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8008ed4:	f43f aeaf 	beq.w	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008ed8:	6851      	ldr	r1, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008eda:	6850      	ldr	r0, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008edc:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8008ede:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 8008ee2:	fa92 f2a2 	rbit	r2, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE12)) & 0xF];
 8008ee6:	fab2 f282 	clz	r2, r2
 8008eea:	40d3      	lsrs	r3, r2
 8008eec:	f003 030f 	and.w	r3, r3, #15
 8008ef0:	aa08      	add	r2, sp, #32
 8008ef2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  pllmul = ( pllmul >> 18U) + 2U;
 8008ef6:	f3c1 4283 	ubfx	r2, r1, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008efa:	f000 010f 	and.w	r1, r0, #15
 8008efe:	e6f3      	b.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008f00:	4b19      	ldr	r3, [pc, #100]	; (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
        frequency = HSI_VALUE;
 8008f02:	481a      	ldr	r0, [pc, #104]	; (8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>)
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008f04:	681b      	ldr	r3, [r3, #0]
        frequency = HSI_VALUE;
 8008f06:	f013 0f02 	tst.w	r3, #2
 8008f0a:	bf08      	it	eq
 8008f0c:	2000      	moveq	r0, #0
 8008f0e:	e692      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008f10:	2e01      	cmp	r6, #1
 8008f12:	f47f aead 	bne.w	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008f16:	4b14      	ldr	r3, [pc, #80]	; (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008f1a:	f013 0303 	ands.w	r3, r3, #3
 8008f1e:	d01e      	beq.n	8008f5e <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008f20:	2b03      	cmp	r3, #3
 8008f22:	d0ed      	beq.n	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	f47f af35 	bne.w	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x214>
 8008f2a:	e679      	b.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 8008f2c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8008f30:	f47f ae9e 	bne.w	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_TIM8_SOURCE();
 8008f34:	4b0c      	ldr	r3, [pc, #48]	; (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008f36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM8CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008f38:	0596      	lsls	r6, r2, #22
 8008f3a:	f57f af45 	bpl.w	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008f3e:	e6e6      	b.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008f40:	6813      	ldr	r3, [r2, #0]
        frequency = HSI_VALUE;
 8008f42:	480a      	ldr	r0, [pc, #40]	; (8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>)
 8008f44:	f013 0f02 	tst.w	r3, #2
 8008f48:	bf08      	it	eq
 8008f4a:	2000      	moveq	r0, #0
 8008f4c:	e673      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008f4e:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8008f50:	f013 0f02 	tst.w	r3, #2
 8008f54:	f649 4040 	movw	r0, #40000	; 0x9c40
 8008f58:	bf08      	it	eq
 8008f5a:	2000      	moveq	r0, #0
 8008f5c:	e66b      	b.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
}
 8008f5e:	b009      	add	sp, #36	; 0x24
 8008f60:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        frequency = HAL_RCC_GetPCLK2Freq();
 8008f64:	f7ff bb96 	b.w	8008694 <HAL_RCC_GetPCLK2Freq>
 8008f68:	40021000 	.word	0x40021000
 8008f6c:	007a1200 	.word	0x007a1200

08008f70 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008f70:	2800      	cmp	r0, #0
 8008f72:	f000 80c6 	beq.w	8009102 <HAL_TIM_Base_Init+0x192>
{ 
 8008f76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
 8008f78:	4a73      	ldr	r2, [pc, #460]	; (8009148 <HAL_TIM_Base_Init+0x1d8>)
 8008f7a:	6803      	ldr	r3, [r0, #0]
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	4604      	mov	r4, r0
 8008f80:	d02a      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008f82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f86:	d027      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008f88:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d023      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008f90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d01f      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008f98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d01b      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008fa0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d017      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008fa8:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d013      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008fb0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d00f      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008fb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d00b      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008fc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d007      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008fc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d003      	beq.n	8008fd8 <HAL_TIM_Base_Init+0x68>
 8008fd0:	21d5      	movs	r1, #213	; 0xd5
 8008fd2:	485e      	ldr	r0, [pc, #376]	; (800914c <HAL_TIM_Base_Init+0x1dc>)
 8008fd4:	f006 f878 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008fd8:	68a3      	ldr	r3, [r4, #8]
 8008fda:	f033 0210 	bics.w	r2, r3, #16
 8008fde:	d009      	beq.n	8008ff4 <HAL_TIM_Base_Init+0x84>
 8008fe0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008fe4:	2a20      	cmp	r2, #32
 8008fe6:	d005      	beq.n	8008ff4 <HAL_TIM_Base_Init+0x84>
 8008fe8:	2b40      	cmp	r3, #64	; 0x40
 8008fea:	d003      	beq.n	8008ff4 <HAL_TIM_Base_Init+0x84>
 8008fec:	21d6      	movs	r1, #214	; 0xd6
 8008fee:	4857      	ldr	r0, [pc, #348]	; (800914c <HAL_TIM_Base_Init+0x1dc>)
 8008ff0:	f006 f86a 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008ff4:	6923      	ldr	r3, [r4, #16]
 8008ff6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8008ffa:	d003      	beq.n	8009004 <HAL_TIM_Base_Init+0x94>
 8008ffc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009000:	f040 8090 	bne.w	8009124 <HAL_TIM_Base_Init+0x1b4>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009004:	69a3      	ldr	r3, [r4, #24]
 8009006:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800900a:	d003      	beq.n	8009014 <HAL_TIM_Base_Init+0xa4>
 800900c:	21d8      	movs	r1, #216	; 0xd8
 800900e:	484f      	ldr	r0, [pc, #316]	; (800914c <HAL_TIM_Base_Init+0x1dc>)
 8009010:	f006 f85a 	bl	800f0c8 <assert_failed>
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8009014:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8009018:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800901c:	2b00      	cmp	r3, #0
 800901e:	d033      	beq.n	8009088 <HAL_TIM_Base_Init+0x118>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8009020:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009022:	4e49      	ldr	r6, [pc, #292]	; (8009148 <HAL_TIM_Base_Init+0x1d8>)
 8009024:	69a5      	ldr	r5, [r4, #24]
 8009026:	68e0      	ldr	r0, [r4, #12]
 8009028:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 800902a:	2302      	movs	r3, #2
 800902c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009030:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8009032:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009034:	d067      	beq.n	8009106 <HAL_TIM_Base_Init+0x196>
 8009036:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800903a:	d044      	beq.n	80090c6 <HAL_TIM_Base_Init+0x156>
 800903c:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8009040:	42b2      	cmp	r2, r6
 8009042:	d027      	beq.n	8009094 <HAL_TIM_Base_Init+0x124>
 8009044:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009048:	42b2      	cmp	r2, r6
 800904a:	d023      	beq.n	8009094 <HAL_TIM_Base_Init+0x124>
 800904c:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8009050:	42b2      	cmp	r2, r6
 8009052:	d01f      	beq.n	8009094 <HAL_TIM_Base_Init+0x124>
 8009054:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8009058:	42b2      	cmp	r2, r6
 800905a:	d06f      	beq.n	800913c <HAL_TIM_Base_Init+0x1cc>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800905c:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8009060:	42b2      	cmp	r2, r6
 8009062:	d069      	beq.n	8009138 <HAL_TIM_Base_Init+0x1c8>
 8009064:	4e3a      	ldr	r6, [pc, #232]	; (8009150 <HAL_TIM_Base_Init+0x1e0>)
 8009066:	42b2      	cmp	r2, r6
 8009068:	d066      	beq.n	8009138 <HAL_TIM_Base_Init+0x1c8>
 800906a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800906e:	42b2      	cmp	r2, r6
 8009070:	d062      	beq.n	8009138 <HAL_TIM_Base_Init+0x1c8>
 8009072:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009076:	42b2      	cmp	r2, r6
 8009078:	d05e      	beq.n	8009138 <HAL_TIM_Base_Init+0x1c8>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800907a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800907e:	432b      	orrs	r3, r5

  TIMx->CR1 = tmpcr1;
 8009080:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009082:	62d0      	str	r0, [r2, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009084:	6291      	str	r1, [r2, #40]	; 0x28
 8009086:	e018      	b.n	80090ba <HAL_TIM_Base_Init+0x14a>
    htim->Lock = HAL_UNLOCKED;
 8009088:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800908c:	4620      	mov	r0, r4
 800908e:	f006 f9e7 	bl	800f460 <HAL_TIM_Base_MspInit>
 8009092:	e7c5      	b.n	8009020 <HAL_TIM_Base_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8009094:	68a6      	ldr	r6, [r4, #8]
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009096:	4f2f      	ldr	r7, [pc, #188]	; (8009154 <HAL_TIM_Base_Init+0x1e4>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009098:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800909c:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800909e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80090a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090a4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090aa:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80090ac:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 80090ae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090b0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80090b2:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80090b4:	d115      	bne.n	80090e2 <HAL_TIM_Base_Init+0x172>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090b6:	6963      	ldr	r3, [r4, #20]
 80090b8:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80090ba:	2301      	movs	r3, #1
 80090bc:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80090be:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80090c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80090c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 80090c6:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090c8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80090ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80090ce:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80090d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090d4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090da:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80090dc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090de:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80090e0:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80090e2:	4b1d      	ldr	r3, [pc, #116]	; (8009158 <HAL_TIM_Base_Init+0x1e8>)
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d0e6      	beq.n	80090b6 <HAL_TIM_Base_Init+0x146>
 80090e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d0e2      	beq.n	80090b6 <HAL_TIM_Base_Init+0x146>
 80090f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d0de      	beq.n	80090b6 <HAL_TIM_Base_Init+0x146>
 80090f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d1dc      	bne.n	80090ba <HAL_TIM_Base_Init+0x14a>
 8009100:	e7d9      	b.n	80090b6 <HAL_TIM_Base_Init+0x146>
    return HAL_ERROR;
 8009102:	2001      	movs	r0, #1
}
 8009104:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009106:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009108:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800910a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800910e:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009110:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009114:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800911a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800911c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800911e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009120:	6291      	str	r1, [r2, #40]	; 0x28
 8009122:	e7c8      	b.n	80090b6 <HAL_TIM_Base_Init+0x146>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009124:	21d7      	movs	r1, #215	; 0xd7
 8009126:	4809      	ldr	r0, [pc, #36]	; (800914c <HAL_TIM_Base_Init+0x1dc>)
 8009128:	f005 ffce 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800912c:	69a3      	ldr	r3, [r4, #24]
 800912e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009132:	f43f af6f 	beq.w	8009014 <HAL_TIM_Base_Init+0xa4>
 8009136:	e769      	b.n	800900c <HAL_TIM_Base_Init+0x9c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009138:	6926      	ldr	r6, [r4, #16]
 800913a:	e7e9      	b.n	8009110 <HAL_TIM_Base_Init+0x1a0>
    tmpcr1 |= Structure->CounterMode;
 800913c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800913e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009142:	4333      	orrs	r3, r6
 8009144:	e78e      	b.n	8009064 <HAL_TIM_Base_Init+0xf4>
 8009146:	bf00      	nop
 8009148:	40012c00 	.word	0x40012c00
 800914c:	08015268 	.word	0x08015268
 8009150:	40014400 	.word	0x40014400
 8009154:	40013400 	.word	0x40013400
 8009158:	40014000 	.word	0x40014000

0800915c <HAL_TIM_Base_DeInit>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800915c:	4a25      	ldr	r2, [pc, #148]	; (80091f4 <HAL_TIM_Base_DeInit+0x98>)
 800915e:	6803      	ldr	r3, [r0, #0]
 8009160:	4293      	cmp	r3, r2
{
 8009162:	b510      	push	{r4, lr}
 8009164:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009166:	d02b      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 8009168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800916c:	d028      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 800916e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009172:	4293      	cmp	r3, r2
 8009174:	d024      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 8009176:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800917a:	4293      	cmp	r3, r2
 800917c:	d020      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 800917e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009182:	4293      	cmp	r3, r2
 8009184:	d01c      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 8009186:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800918a:	4293      	cmp	r3, r2
 800918c:	d018      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 800918e:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009192:	4293      	cmp	r3, r2
 8009194:	d014      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 8009196:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800919a:	4293      	cmp	r3, r2
 800919c:	d010      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 800919e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d00c      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 80091a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d008      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 80091ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d004      	beq.n	80091c0 <HAL_TIM_Base_DeInit+0x64>
 80091b6:	21f7      	movs	r1, #247	; 0xf7
 80091b8:	480f      	ldr	r0, [pc, #60]	; (80091f8 <HAL_TIM_Base_DeInit+0x9c>)
 80091ba:	f005 ff85 	bl	800f0c8 <assert_failed>
 80091be:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80091c0:	2202      	movs	r2, #2
 80091c2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80091c6:	6a19      	ldr	r1, [r3, #32]
 80091c8:	f241 1211 	movw	r2, #4369	; 0x1111
 80091cc:	4211      	tst	r1, r2
 80091ce:	d108      	bne.n	80091e2 <HAL_TIM_Base_DeInit+0x86>
 80091d0:	6a19      	ldr	r1, [r3, #32]
 80091d2:	f240 4244 	movw	r2, #1092	; 0x444
 80091d6:	4211      	tst	r1, r2
 80091d8:	d103      	bne.n	80091e2 <HAL_TIM_Base_DeInit+0x86>
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	f022 0201 	bic.w	r2, r2, #1
 80091e0:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 80091e2:	4620      	mov	r0, r4
 80091e4:	f006 f9dc 	bl	800f5a0 <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 80091e8:	2000      	movs	r0, #0
 80091ea:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80091ee:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80091f2:	bd10      	pop	{r4, pc}
 80091f4:	40012c00 	.word	0x40012c00
 80091f8:	08015268 	.word	0x08015268

080091fc <HAL_TIM_Base_Start>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80091fc:	4a1e      	ldr	r2, [pc, #120]	; (8009278 <HAL_TIM_Base_Start+0x7c>)
 80091fe:	6803      	ldr	r3, [r0, #0]
 8009200:	4293      	cmp	r3, r2
{
 8009202:	b510      	push	{r4, lr}
 8009204:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009206:	d02c      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 8009208:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800920c:	d029      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 800920e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009212:	4293      	cmp	r3, r2
 8009214:	d025      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 8009216:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800921a:	4293      	cmp	r3, r2
 800921c:	d021      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 800921e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009222:	4293      	cmp	r3, r2
 8009224:	d01d      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 8009226:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800922a:	4293      	cmp	r3, r2
 800922c:	d019      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 800922e:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009232:	4293      	cmp	r3, r2
 8009234:	d015      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 8009236:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800923a:	4293      	cmp	r3, r2
 800923c:	d011      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 800923e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009242:	4293      	cmp	r3, r2
 8009244:	d00d      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 8009246:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800924a:	4293      	cmp	r3, r2
 800924c:	d009      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 800924e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009252:	4293      	cmp	r3, r2
 8009254:	d005      	beq.n	8009262 <HAL_TIM_Base_Start+0x66>
 8009256:	f240 1131 	movw	r1, #305	; 0x131
 800925a:	4808      	ldr	r0, [pc, #32]	; (800927c <HAL_TIM_Base_Start+0x80>)
 800925c:	f005 ff34 	bl	800f0c8 <assert_failed>
 8009260:	6823      	ldr	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8009262:	2202      	movs	r2, #2
 8009264:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8009268:	681a      	ldr	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 800926a:	2101      	movs	r1, #1
  __HAL_TIM_ENABLE(htim);
 800926c:	430a      	orrs	r2, r1
 800926e:	601a      	str	r2, [r3, #0]
}
 8009270:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8009272:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
}
 8009276:	bd10      	pop	{r4, pc}
 8009278:	40012c00 	.word	0x40012c00
 800927c:	08015268 	.word	0x08015268

08009280 <HAL_TIM_Base_Stop>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009280:	4a24      	ldr	r2, [pc, #144]	; (8009314 <HAL_TIM_Base_Stop+0x94>)
 8009282:	6803      	ldr	r3, [r0, #0]
 8009284:	4293      	cmp	r3, r2
{
 8009286:	b510      	push	{r4, lr}
 8009288:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800928a:	d02c      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 800928c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009290:	d029      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 8009292:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009296:	4293      	cmp	r3, r2
 8009298:	d025      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 800929a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800929e:	4293      	cmp	r3, r2
 80092a0:	d021      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d01d      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d019      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092b2:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d015      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092ba:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80092be:	4293      	cmp	r3, r2
 80092c0:	d011      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d00d      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d009      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d005      	beq.n	80092e6 <HAL_TIM_Base_Stop+0x66>
 80092da:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80092de:	480e      	ldr	r0, [pc, #56]	; (8009318 <HAL_TIM_Base_Stop+0x98>)
 80092e0:	f005 fef2 	bl	800f0c8 <assert_failed>
 80092e4:	6823      	ldr	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80092e6:	2202      	movs	r2, #2
 80092e8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80092ec:	6a19      	ldr	r1, [r3, #32]
 80092ee:	f241 1211 	movw	r2, #4369	; 0x1111
 80092f2:	4211      	tst	r1, r2
 80092f4:	d108      	bne.n	8009308 <HAL_TIM_Base_Stop+0x88>
 80092f6:	6a19      	ldr	r1, [r3, #32]
 80092f8:	f240 4244 	movw	r2, #1092	; 0x444
 80092fc:	4211      	tst	r1, r2
 80092fe:	d103      	bne.n	8009308 <HAL_TIM_Base_Stop+0x88>
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	f022 0201 	bic.w	r2, r2, #1
 8009306:	601a      	str	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 8009308:	2301      	movs	r3, #1
 800930a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800930e:	2000      	movs	r0, #0
 8009310:	bd10      	pop	{r4, pc}
 8009312:	bf00      	nop
 8009314:	40012c00 	.word	0x40012c00
 8009318:	08015268 	.word	0x08015268

0800931c <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800931c:	4a1e      	ldr	r2, [pc, #120]	; (8009398 <HAL_TIM_Base_Start_IT+0x7c>)
 800931e:	6803      	ldr	r3, [r0, #0]
 8009320:	4293      	cmp	r3, r2
{
 8009322:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009324:	d02d      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 8009326:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800932a:	d02a      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 800932c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009330:	4293      	cmp	r3, r2
 8009332:	d026      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 8009334:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009338:	4293      	cmp	r3, r2
 800933a:	d022      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 800933c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009340:	4293      	cmp	r3, r2
 8009342:	d01e      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 8009344:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009348:	4293      	cmp	r3, r2
 800934a:	d01a      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 800934c:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009350:	4293      	cmp	r3, r2
 8009352:	d016      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 8009354:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009358:	4293      	cmp	r3, r2
 800935a:	d012      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 800935c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009360:	4293      	cmp	r3, r2
 8009362:	d00e      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 8009364:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009368:	4293      	cmp	r3, r2
 800936a:	d00a      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 800936c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009370:	4293      	cmp	r3, r2
 8009372:	d006      	beq.n	8009382 <HAL_TIM_Base_Start_IT+0x66>
 8009374:	4604      	mov	r4, r0
 8009376:	f240 115f 	movw	r1, #351	; 0x15f
 800937a:	4808      	ldr	r0, [pc, #32]	; (800939c <HAL_TIM_Base_Start_IT+0x80>)
 800937c:	f005 fea4 	bl	800f0c8 <assert_failed>
 8009380:	6823      	ldr	r3, [r4, #0]
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009382:	68da      	ldr	r2, [r3, #12]
 8009384:	f042 0201 	orr.w	r2, r2, #1
 8009388:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	f042 0201 	orr.w	r2, r2, #1
 8009390:	601a      	str	r2, [r3, #0]
}
 8009392:	2000      	movs	r0, #0
 8009394:	bd10      	pop	{r4, pc}
 8009396:	bf00      	nop
 8009398:	40012c00 	.word	0x40012c00
 800939c:	08015268 	.word	0x08015268

080093a0 <HAL_TIM_Base_Stop_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80093a0:	4a23      	ldr	r2, [pc, #140]	; (8009430 <HAL_TIM_Base_Stop_IT+0x90>)
 80093a2:	6803      	ldr	r3, [r0, #0]
 80093a4:	4293      	cmp	r3, r2
{
 80093a6:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80093a8:	d02d      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093ae:	d02a      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093b0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d026      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80093bc:	4293      	cmp	r3, r2
 80093be:	d022      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d01e      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d01a      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093d0:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d016      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093d8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80093dc:	4293      	cmp	r3, r2
 80093de:	d012      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d00e      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d00a      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d006      	beq.n	8009406 <HAL_TIM_Base_Stop_IT+0x66>
 80093f8:	4604      	mov	r4, r0
 80093fa:	f240 1173 	movw	r1, #371	; 0x173
 80093fe:	480d      	ldr	r0, [pc, #52]	; (8009434 <HAL_TIM_Base_Stop_IT+0x94>)
 8009400:	f005 fe62 	bl	800f0c8 <assert_failed>
 8009404:	6823      	ldr	r3, [r4, #0]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009406:	68da      	ldr	r2, [r3, #12]
 8009408:	f022 0201 	bic.w	r2, r2, #1
 800940c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800940e:	6a19      	ldr	r1, [r3, #32]
 8009410:	f241 1211 	movw	r2, #4369	; 0x1111
 8009414:	4211      	tst	r1, r2
 8009416:	d108      	bne.n	800942a <HAL_TIM_Base_Stop_IT+0x8a>
 8009418:	6a19      	ldr	r1, [r3, #32]
 800941a:	f240 4244 	movw	r2, #1092	; 0x444
 800941e:	4211      	tst	r1, r2
 8009420:	d103      	bne.n	800942a <HAL_TIM_Base_Stop_IT+0x8a>
 8009422:	681a      	ldr	r2, [r3, #0]
 8009424:	f022 0201 	bic.w	r2, r2, #1
 8009428:	601a      	str	r2, [r3, #0]
}
 800942a:	2000      	movs	r0, #0
 800942c:	bd10      	pop	{r4, pc}
 800942e:	bf00      	nop
 8009430:	40012c00 	.word	0x40012c00
 8009434:	08015268 	.word	0x08015268

08009438 <HAL_TIM_OC_MspInit>:
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop

0800943c <HAL_TIM_OC_Init>:
  if(htim == NULL)
 800943c:	2800      	cmp	r0, #0
 800943e:	f000 80c9 	beq.w	80095d4 <HAL_TIM_OC_Init+0x198>
{
 8009442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009444:	4a75      	ldr	r2, [pc, #468]	; (800961c <HAL_TIM_OC_Init+0x1e0>)
 8009446:	6803      	ldr	r3, [r0, #0]
 8009448:	4293      	cmp	r3, r2
 800944a:	4604      	mov	r4, r0
 800944c:	d02b      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 800944e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009452:	d028      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 8009454:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009458:	4293      	cmp	r3, r2
 800945a:	d024      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 800945c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009460:	4293      	cmp	r3, r2
 8009462:	d020      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 8009464:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009468:	4293      	cmp	r3, r2
 800946a:	d01c      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 800946c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009470:	4293      	cmp	r3, r2
 8009472:	d018      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 8009474:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009478:	4293      	cmp	r3, r2
 800947a:	d014      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 800947c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009480:	4293      	cmp	r3, r2
 8009482:	d010      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 8009484:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009488:	4293      	cmp	r3, r2
 800948a:	d00c      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 800948c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009490:	4293      	cmp	r3, r2
 8009492:	d008      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 8009494:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009498:	4293      	cmp	r3, r2
 800949a:	d004      	beq.n	80094a6 <HAL_TIM_OC_Init+0x6a>
 800949c:	f240 11ef 	movw	r1, #495	; 0x1ef
 80094a0:	485f      	ldr	r0, [pc, #380]	; (8009620 <HAL_TIM_OC_Init+0x1e4>)
 80094a2:	f005 fe11 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80094a6:	68a3      	ldr	r3, [r4, #8]
 80094a8:	f033 0210 	bics.w	r2, r3, #16
 80094ac:	d00a      	beq.n	80094c4 <HAL_TIM_OC_Init+0x88>
 80094ae:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80094b2:	2a20      	cmp	r2, #32
 80094b4:	d006      	beq.n	80094c4 <HAL_TIM_OC_Init+0x88>
 80094b6:	2b40      	cmp	r3, #64	; 0x40
 80094b8:	d004      	beq.n	80094c4 <HAL_TIM_OC_Init+0x88>
 80094ba:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 80094be:	4858      	ldr	r0, [pc, #352]	; (8009620 <HAL_TIM_OC_Init+0x1e4>)
 80094c0:	f005 fe02 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80094c4:	6923      	ldr	r3, [r4, #16]
 80094c6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80094ca:	d003      	beq.n	80094d4 <HAL_TIM_OC_Init+0x98>
 80094cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094d0:	f040 8091 	bne.w	80095f6 <HAL_TIM_OC_Init+0x1ba>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80094d4:	69a3      	ldr	r3, [r4, #24]
 80094d6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80094da:	d004      	beq.n	80094e6 <HAL_TIM_OC_Init+0xaa>
 80094dc:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 80094e0:	484f      	ldr	r0, [pc, #316]	; (8009620 <HAL_TIM_OC_Init+0x1e4>)
 80094e2:	f005 fdf1 	bl	800f0c8 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80094e6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80094ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d033      	beq.n	800955a <HAL_TIM_OC_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 80094f2:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094f4:	4e49      	ldr	r6, [pc, #292]	; (800961c <HAL_TIM_OC_Init+0x1e0>)
 80094f6:	69a5      	ldr	r5, [r4, #24]
 80094f8:	68e0      	ldr	r0, [r4, #12]
 80094fa:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 80094fc:	2302      	movs	r3, #2
 80094fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009502:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8009504:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009506:	d067      	beq.n	80095d8 <HAL_TIM_OC_Init+0x19c>
 8009508:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800950c:	d044      	beq.n	8009598 <HAL_TIM_OC_Init+0x15c>
 800950e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8009512:	42b2      	cmp	r2, r6
 8009514:	d027      	beq.n	8009566 <HAL_TIM_OC_Init+0x12a>
 8009516:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800951a:	42b2      	cmp	r2, r6
 800951c:	d023      	beq.n	8009566 <HAL_TIM_OC_Init+0x12a>
 800951e:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8009522:	42b2      	cmp	r2, r6
 8009524:	d01f      	beq.n	8009566 <HAL_TIM_OC_Init+0x12a>
 8009526:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 800952a:	42b2      	cmp	r2, r6
 800952c:	d070      	beq.n	8009610 <HAL_TIM_OC_Init+0x1d4>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800952e:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8009532:	42b2      	cmp	r2, r6
 8009534:	d06a      	beq.n	800960c <HAL_TIM_OC_Init+0x1d0>
 8009536:	4e3b      	ldr	r6, [pc, #236]	; (8009624 <HAL_TIM_OC_Init+0x1e8>)
 8009538:	42b2      	cmp	r2, r6
 800953a:	d067      	beq.n	800960c <HAL_TIM_OC_Init+0x1d0>
 800953c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009540:	42b2      	cmp	r2, r6
 8009542:	d063      	beq.n	800960c <HAL_TIM_OC_Init+0x1d0>
 8009544:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009548:	42b2      	cmp	r2, r6
 800954a:	d05f      	beq.n	800960c <HAL_TIM_OC_Init+0x1d0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800954c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009550:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009552:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009554:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009556:	6291      	str	r1, [r2, #40]	; 0x28
 8009558:	e018      	b.n	800958c <HAL_TIM_OC_Init+0x150>
    htim->Lock = HAL_UNLOCKED;
 800955a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800955e:	4620      	mov	r0, r4
 8009560:	f7ff ff6a 	bl	8009438 <HAL_TIM_OC_MspInit>
 8009564:	e7c5      	b.n	80094f2 <HAL_TIM_OC_Init+0xb6>
    tmpcr1 |= Structure->CounterMode;
 8009566:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009568:	4f2f      	ldr	r7, [pc, #188]	; (8009628 <HAL_TIM_OC_Init+0x1ec>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800956a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800956e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009570:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009576:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009578:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800957c:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800957e:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8009580:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009582:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009584:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009586:	d115      	bne.n	80095b4 <HAL_TIM_OC_Init+0x178>
    TIMx->RCR = Structure->RepetitionCounter;
 8009588:	6963      	ldr	r3, [r4, #20]
 800958a:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800958c:	2301      	movs	r3, #1
 800958e:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8009590:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8009592:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8009596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8009598:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800959a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800959c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80095a0:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80095a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095a6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80095a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095ac:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80095ae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095b0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80095b2:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80095b4:	4b1d      	ldr	r3, [pc, #116]	; (800962c <HAL_TIM_OC_Init+0x1f0>)
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d0e6      	beq.n	8009588 <HAL_TIM_OC_Init+0x14c>
 80095ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095be:	429a      	cmp	r2, r3
 80095c0:	d0e2      	beq.n	8009588 <HAL_TIM_OC_Init+0x14c>
 80095c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d0de      	beq.n	8009588 <HAL_TIM_OC_Init+0x14c>
 80095ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d1dc      	bne.n	800958c <HAL_TIM_OC_Init+0x150>
 80095d2:	e7d9      	b.n	8009588 <HAL_TIM_OC_Init+0x14c>
    return HAL_ERROR;
 80095d4:	2001      	movs	r0, #1
}
 80095d6:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80095d8:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095da:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80095dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80095e0:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80095e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095e6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80095e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095ec:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80095ee:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095f0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80095f2:	6291      	str	r1, [r2, #40]	; 0x28
 80095f4:	e7c8      	b.n	8009588 <HAL_TIM_OC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80095f6:	f240 11f1 	movw	r1, #497	; 0x1f1
 80095fa:	4809      	ldr	r0, [pc, #36]	; (8009620 <HAL_TIM_OC_Init+0x1e4>)
 80095fc:	f005 fd64 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009600:	69a3      	ldr	r3, [r4, #24]
 8009602:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009606:	f43f af6e 	beq.w	80094e6 <HAL_TIM_OC_Init+0xaa>
 800960a:	e767      	b.n	80094dc <HAL_TIM_OC_Init+0xa0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800960c:	6926      	ldr	r6, [r4, #16]
 800960e:	e7e8      	b.n	80095e2 <HAL_TIM_OC_Init+0x1a6>
    tmpcr1 |= Structure->CounterMode;
 8009610:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009616:	4333      	orrs	r3, r6
 8009618:	e78d      	b.n	8009536 <HAL_TIM_OC_Init+0xfa>
 800961a:	bf00      	nop
 800961c:	40012c00 	.word	0x40012c00
 8009620:	08015268 	.word	0x08015268
 8009624:	40014400 	.word	0x40014400
 8009628:	40013400 	.word	0x40013400
 800962c:	40014000 	.word	0x40014000

08009630 <HAL_TIM_PWM_MspInit>:
 8009630:	4770      	bx	lr
 8009632:	bf00      	nop

08009634 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8009634:	2800      	cmp	r0, #0
 8009636:	f000 80c9 	beq.w	80097cc <HAL_TIM_PWM_Init+0x198>
{
 800963a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800963c:	4a75      	ldr	r2, [pc, #468]	; (8009814 <HAL_TIM_PWM_Init+0x1e0>)
 800963e:	6803      	ldr	r3, [r0, #0]
 8009640:	4293      	cmp	r3, r2
 8009642:	4604      	mov	r4, r0
 8009644:	d02b      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 8009646:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800964a:	d028      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 800964c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009650:	4293      	cmp	r3, r2
 8009652:	d024      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 8009654:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009658:	4293      	cmp	r3, r2
 800965a:	d020      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 800965c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009660:	4293      	cmp	r3, r2
 8009662:	d01c      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 8009664:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009668:	4293      	cmp	r3, r2
 800966a:	d018      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 800966c:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009670:	4293      	cmp	r3, r2
 8009672:	d014      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 8009674:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009678:	4293      	cmp	r3, r2
 800967a:	d010      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 800967c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009680:	4293      	cmp	r3, r2
 8009682:	d00c      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 8009684:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009688:	4293      	cmp	r3, r2
 800968a:	d008      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 800968c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009690:	4293      	cmp	r3, r2
 8009692:	d004      	beq.n	800969e <HAL_TIM_PWM_Init+0x6a>
 8009694:	f240 31ee 	movw	r1, #1006	; 0x3ee
 8009698:	485f      	ldr	r0, [pc, #380]	; (8009818 <HAL_TIM_PWM_Init+0x1e4>)
 800969a:	f005 fd15 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800969e:	68a3      	ldr	r3, [r4, #8]
 80096a0:	f033 0210 	bics.w	r2, r3, #16
 80096a4:	d00a      	beq.n	80096bc <HAL_TIM_PWM_Init+0x88>
 80096a6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80096aa:	2a20      	cmp	r2, #32
 80096ac:	d006      	beq.n	80096bc <HAL_TIM_PWM_Init+0x88>
 80096ae:	2b40      	cmp	r3, #64	; 0x40
 80096b0:	d004      	beq.n	80096bc <HAL_TIM_PWM_Init+0x88>
 80096b2:	f240 31ef 	movw	r1, #1007	; 0x3ef
 80096b6:	4858      	ldr	r0, [pc, #352]	; (8009818 <HAL_TIM_PWM_Init+0x1e4>)
 80096b8:	f005 fd06 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80096bc:	6923      	ldr	r3, [r4, #16]
 80096be:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80096c2:	d003      	beq.n	80096cc <HAL_TIM_PWM_Init+0x98>
 80096c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096c8:	f040 8091 	bne.w	80097ee <HAL_TIM_PWM_Init+0x1ba>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80096cc:	69a3      	ldr	r3, [r4, #24]
 80096ce:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80096d2:	d004      	beq.n	80096de <HAL_TIM_PWM_Init+0xaa>
 80096d4:	f240 31f1 	movw	r1, #1009	; 0x3f1
 80096d8:	484f      	ldr	r0, [pc, #316]	; (8009818 <HAL_TIM_PWM_Init+0x1e4>)
 80096da:	f005 fcf5 	bl	800f0c8 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80096de:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80096e2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d033      	beq.n	8009752 <HAL_TIM_PWM_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80096ea:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096ec:	4e49      	ldr	r6, [pc, #292]	; (8009814 <HAL_TIM_PWM_Init+0x1e0>)
 80096ee:	69a5      	ldr	r5, [r4, #24]
 80096f0:	68e0      	ldr	r0, [r4, #12]
 80096f2:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 80096f4:	2302      	movs	r3, #2
 80096f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096fa:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80096fc:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096fe:	d067      	beq.n	80097d0 <HAL_TIM_PWM_Init+0x19c>
 8009700:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009704:	d044      	beq.n	8009790 <HAL_TIM_PWM_Init+0x15c>
 8009706:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800970a:	42b2      	cmp	r2, r6
 800970c:	d027      	beq.n	800975e <HAL_TIM_PWM_Init+0x12a>
 800970e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009712:	42b2      	cmp	r2, r6
 8009714:	d023      	beq.n	800975e <HAL_TIM_PWM_Init+0x12a>
 8009716:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 800971a:	42b2      	cmp	r2, r6
 800971c:	d01f      	beq.n	800975e <HAL_TIM_PWM_Init+0x12a>
 800971e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8009722:	42b2      	cmp	r2, r6
 8009724:	d070      	beq.n	8009808 <HAL_TIM_PWM_Init+0x1d4>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009726:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 800972a:	42b2      	cmp	r2, r6
 800972c:	d06a      	beq.n	8009804 <HAL_TIM_PWM_Init+0x1d0>
 800972e:	4e3b      	ldr	r6, [pc, #236]	; (800981c <HAL_TIM_PWM_Init+0x1e8>)
 8009730:	42b2      	cmp	r2, r6
 8009732:	d067      	beq.n	8009804 <HAL_TIM_PWM_Init+0x1d0>
 8009734:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009738:	42b2      	cmp	r2, r6
 800973a:	d063      	beq.n	8009804 <HAL_TIM_PWM_Init+0x1d0>
 800973c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009740:	42b2      	cmp	r2, r6
 8009742:	d05f      	beq.n	8009804 <HAL_TIM_PWM_Init+0x1d0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009744:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009748:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800974a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800974c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800974e:	6291      	str	r1, [r2, #40]	; 0x28
 8009750:	e018      	b.n	8009784 <HAL_TIM_PWM_Init+0x150>
    htim->Lock = HAL_UNLOCKED;
 8009752:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8009756:	4620      	mov	r0, r4
 8009758:	f7ff ff6a 	bl	8009630 <HAL_TIM_PWM_MspInit>
 800975c:	e7c5      	b.n	80096ea <HAL_TIM_PWM_Init+0xb6>
    tmpcr1 |= Structure->CounterMode;
 800975e:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009760:	4f2f      	ldr	r7, [pc, #188]	; (8009820 <HAL_TIM_PWM_Init+0x1ec>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009766:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009768:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800976a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800976e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009770:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009774:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009776:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8009778:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800977a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800977c:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800977e:	d115      	bne.n	80097ac <HAL_TIM_PWM_Init+0x178>
    TIMx->RCR = Structure->RepetitionCounter;
 8009780:	6963      	ldr	r3, [r4, #20]
 8009782:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009784:	2301      	movs	r3, #1
 8009786:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8009788:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800978a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800978e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8009790:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009792:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009794:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009798:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 800979a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800979e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80097a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097a4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80097a6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80097a8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80097aa:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80097ac:	4b1d      	ldr	r3, [pc, #116]	; (8009824 <HAL_TIM_PWM_Init+0x1f0>)
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d0e6      	beq.n	8009780 <HAL_TIM_PWM_Init+0x14c>
 80097b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d0e2      	beq.n	8009780 <HAL_TIM_PWM_Init+0x14c>
 80097ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097be:	429a      	cmp	r2, r3
 80097c0:	d0de      	beq.n	8009780 <HAL_TIM_PWM_Init+0x14c>
 80097c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d1dc      	bne.n	8009784 <HAL_TIM_PWM_Init+0x150>
 80097ca:	e7d9      	b.n	8009780 <HAL_TIM_PWM_Init+0x14c>
    return HAL_ERROR;
 80097cc:	2001      	movs	r0, #1
}
 80097ce:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80097d0:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80097d2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80097d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80097d8:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80097da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80097de:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80097e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097e4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80097e6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80097e8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80097ea:	6291      	str	r1, [r2, #40]	; 0x28
 80097ec:	e7c8      	b.n	8009780 <HAL_TIM_PWM_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80097ee:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 80097f2:	4809      	ldr	r0, [pc, #36]	; (8009818 <HAL_TIM_PWM_Init+0x1e4>)
 80097f4:	f005 fc68 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80097f8:	69a3      	ldr	r3, [r4, #24]
 80097fa:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80097fe:	f43f af6e 	beq.w	80096de <HAL_TIM_PWM_Init+0xaa>
 8009802:	e767      	b.n	80096d4 <HAL_TIM_PWM_Init+0xa0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009804:	6926      	ldr	r6, [r4, #16]
 8009806:	e7e8      	b.n	80097da <HAL_TIM_PWM_Init+0x1a6>
    tmpcr1 |= Structure->CounterMode;
 8009808:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800980a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800980e:	4333      	orrs	r3, r6
 8009810:	e78d      	b.n	800972e <HAL_TIM_PWM_Init+0xfa>
 8009812:	bf00      	nop
 8009814:	40012c00 	.word	0x40012c00
 8009818:	08015268 	.word	0x08015268
 800981c:	40014400 	.word	0x40014400
 8009820:	40013400 	.word	0x40013400
 8009824:	40014000 	.word	0x40014000

08009828 <HAL_TIM_PWM_Start>:
{
 8009828:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800982a:	4b54      	ldr	r3, [pc, #336]	; (800997c <HAL_TIM_PWM_Start+0x154>)
 800982c:	6804      	ldr	r4, [r0, #0]
 800982e:	429c      	cmp	r4, r3
{
 8009830:	4606      	mov	r6, r0
 8009832:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009834:	d018      	beq.n	8009868 <HAL_TIM_PWM_Start+0x40>
 8009836:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800983a:	d077      	beq.n	800992c <HAL_TIM_PWM_Start+0x104>
 800983c:	4b50      	ldr	r3, [pc, #320]	; (8009980 <HAL_TIM_PWM_Start+0x158>)
 800983e:	429c      	cmp	r4, r3
 8009840:	d074      	beq.n	800992c <HAL_TIM_PWM_Start+0x104>
 8009842:	4b50      	ldr	r3, [pc, #320]	; (8009984 <HAL_TIM_PWM_Start+0x15c>)
 8009844:	429c      	cmp	r4, r3
 8009846:	d071      	beq.n	800992c <HAL_TIM_PWM_Start+0x104>
 8009848:	4b4f      	ldr	r3, [pc, #316]	; (8009988 <HAL_TIM_PWM_Start+0x160>)
 800984a:	429c      	cmp	r4, r3
 800984c:	d00c      	beq.n	8009868 <HAL_TIM_PWM_Start+0x40>
 800984e:	4b4f      	ldr	r3, [pc, #316]	; (800998c <HAL_TIM_PWM_Start+0x164>)
 8009850:	429c      	cmp	r4, r3
 8009852:	f000 8084 	beq.w	800995e <HAL_TIM_PWM_Start+0x136>
 8009856:	4b4e      	ldr	r3, [pc, #312]	; (8009990 <HAL_TIM_PWM_Start+0x168>)
 8009858:	429c      	cmp	r4, r3
 800985a:	d07d      	beq.n	8009958 <HAL_TIM_PWM_Start+0x130>
 800985c:	4b4d      	ldr	r3, [pc, #308]	; (8009994 <HAL_TIM_PWM_Start+0x16c>)
 800985e:	429c      	cmp	r4, r3
 8009860:	d07a      	beq.n	8009958 <HAL_TIM_PWM_Start+0x130>
 8009862:	4b4d      	ldr	r3, [pc, #308]	; (8009998 <HAL_TIM_PWM_Start+0x170>)
 8009864:	429c      	cmp	r4, r3
 8009866:	d164      	bne.n	8009932 <HAL_TIM_PWM_Start+0x10a>
 8009868:	2d14      	cmp	r5, #20
 800986a:	d96c      	bls.n	8009946 <HAL_TIM_PWM_Start+0x11e>
 800986c:	f240 414f 	movw	r1, #1103	; 0x44f
 8009870:	484a      	ldr	r0, [pc, #296]	; (800999c <HAL_TIM_PWM_Start+0x174>)
 8009872:	f005 fc29 	bl	800f0c8 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009876:	6834      	ldr	r4, [r6, #0]
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009878:	4b40      	ldr	r3, [pc, #256]	; (800997c <HAL_TIM_PWM_Start+0x154>)
 800987a:	429c      	cmp	r4, r3
 800987c:	d024      	beq.n	80098c8 <HAL_TIM_PWM_Start+0xa0>
 800987e:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8009882:	d01f      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 8009884:	4b3e      	ldr	r3, [pc, #248]	; (8009980 <HAL_TIM_PWM_Start+0x158>)
 8009886:	429c      	cmp	r4, r3
 8009888:	d01c      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 800988a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800988e:	429c      	cmp	r4, r3
 8009890:	d018      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 8009892:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 8009896:	429c      	cmp	r4, r3
 8009898:	d014      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 800989a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800989e:	429c      	cmp	r4, r3
 80098a0:	d010      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 80098a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098a6:	429c      	cmp	r4, r3
 80098a8:	d00c      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 80098aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098ae:	429c      	cmp	r4, r3
 80098b0:	d008      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 80098b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098b6:	429c      	cmp	r4, r3
 80098b8:	d004      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 80098ba:	f241 5173 	movw	r1, #5491	; 0x1573
 80098be:	4837      	ldr	r0, [pc, #220]	; (800999c <HAL_TIM_PWM_Start+0x174>)
 80098c0:	f005 fc02 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80098c4:	2d14      	cmp	r5, #20
 80098c6:	d942      	bls.n	800994e <HAL_TIM_PWM_Start+0x126>
 80098c8:	2d3c      	cmp	r5, #60	; 0x3c
 80098ca:	d004      	beq.n	80098d6 <HAL_TIM_PWM_Start+0xae>
 80098cc:	f241 5174 	movw	r1, #5492	; 0x1574
 80098d0:	4832      	ldr	r0, [pc, #200]	; (800999c <HAL_TIM_PWM_Start+0x174>)
 80098d2:	f005 fbf9 	bl	800f0c8 <assert_failed>

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098d6:	6a22      	ldr	r2, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80098d8:	6833      	ldr	r3, [r6, #0]
 80098da:	4828      	ldr	r0, [pc, #160]	; (800997c <HAL_TIM_PWM_Start+0x154>)
  tmp = TIM_CCER_CC1E << Channel;
 80098dc:	2101      	movs	r1, #1
 80098de:	40a9      	lsls	r1, r5
  TIMx->CCER &= ~tmp;
 80098e0:	ea22 0201 	bic.w	r2, r2, r1
 80098e4:	6222      	str	r2, [r4, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80098e6:	6a22      	ldr	r2, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80098e8:	4283      	cmp	r3, r0
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80098ea:	ea41 0102 	orr.w	r1, r1, r2
 80098ee:	6221      	str	r1, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80098f0:	d012      	beq.n	8009918 <HAL_TIM_PWM_Start+0xf0>
 80098f2:	4a25      	ldr	r2, [pc, #148]	; (8009988 <HAL_TIM_PWM_Start+0x160>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d00f      	beq.n	8009918 <HAL_TIM_PWM_Start+0xf0>
 80098f8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d00b      	beq.n	8009918 <HAL_TIM_PWM_Start+0xf0>
 8009900:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009904:	4293      	cmp	r3, r2
 8009906:	d007      	beq.n	8009918 <HAL_TIM_PWM_Start+0xf0>
 8009908:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800990c:	4293      	cmp	r3, r2
 800990e:	d003      	beq.n	8009918 <HAL_TIM_PWM_Start+0xf0>
 8009910:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009914:	4293      	cmp	r3, r2
 8009916:	d103      	bne.n	8009920 <HAL_TIM_PWM_Start+0xf8>
    __HAL_TIM_MOE_ENABLE(htim);
 8009918:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800991a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800991e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8009920:	681a      	ldr	r2, [r3, #0]
 8009922:	f042 0201 	orr.w	r2, r2, #1
 8009926:	601a      	str	r2, [r3, #0]
} 
 8009928:	2000      	movs	r0, #0
 800992a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800992c:	f035 030c 	bics.w	r3, r5, #12
 8009930:	d0c8      	beq.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
 8009932:	f240 414f 	movw	r1, #1103	; 0x44f
 8009936:	4819      	ldr	r0, [pc, #100]	; (800999c <HAL_TIM_PWM_Start+0x174>)
 8009938:	f005 fbc6 	bl	800f0c8 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800993c:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 800993e:	4b0f      	ldr	r3, [pc, #60]	; (800997c <HAL_TIM_PWM_Start+0x154>)
 8009940:	429c      	cmp	r4, r3
 8009942:	d19c      	bne.n	800987e <HAL_TIM_PWM_Start+0x56>
 8009944:	e7be      	b.n	80098c4 <HAL_TIM_PWM_Start+0x9c>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009946:	4b16      	ldr	r3, [pc, #88]	; (80099a0 <HAL_TIM_PWM_Start+0x178>)
 8009948:	40eb      	lsrs	r3, r5
 800994a:	07da      	lsls	r2, r3, #31
 800994c:	d50b      	bpl.n	8009966 <HAL_TIM_PWM_Start+0x13e>
  assert_param(IS_TIM_CHANNELS(Channel));
 800994e:	4b14      	ldr	r3, [pc, #80]	; (80099a0 <HAL_TIM_PWM_Start+0x178>)
 8009950:	40eb      	lsrs	r3, r5
 8009952:	07db      	lsls	r3, r3, #31
 8009954:	d4bf      	bmi.n	80098d6 <HAL_TIM_PWM_Start+0xae>
 8009956:	e7b7      	b.n	80098c8 <HAL_TIM_PWM_Start+0xa0>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009958:	2d00      	cmp	r5, #0
 800995a:	d1ea      	bne.n	8009932 <HAL_TIM_PWM_Start+0x10a>
 800995c:	e7f7      	b.n	800994e <HAL_TIM_PWM_Start+0x126>
 800995e:	f031 0304 	bics.w	r3, r1, #4
 8009962:	d1e6      	bne.n	8009932 <HAL_TIM_PWM_Start+0x10a>
 8009964:	e7f3      	b.n	800994e <HAL_TIM_PWM_Start+0x126>
 8009966:	f240 414f 	movw	r1, #1103	; 0x44f
 800996a:	480c      	ldr	r0, [pc, #48]	; (800999c <HAL_TIM_PWM_Start+0x174>)
 800996c:	f005 fbac 	bl	800f0c8 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009970:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009972:	4b02      	ldr	r3, [pc, #8]	; (800997c <HAL_TIM_PWM_Start+0x154>)
 8009974:	429c      	cmp	r4, r3
 8009976:	d182      	bne.n	800987e <HAL_TIM_PWM_Start+0x56>
 8009978:	e7e9      	b.n	800994e <HAL_TIM_PWM_Start+0x126>
 800997a:	bf00      	nop
 800997c:	40012c00 	.word	0x40012c00
 8009980:	40000400 	.word	0x40000400
 8009984:	40000800 	.word	0x40000800
 8009988:	40013400 	.word	0x40013400
 800998c:	40014000 	.word	0x40014000
 8009990:	40014400 	.word	0x40014400
 8009994:	40014800 	.word	0x40014800
 8009998:	40015000 	.word	0x40015000
 800999c:	08015268 	.word	0x08015268
 80099a0:	00111111 	.word	0x00111111

080099a4 <HAL_TIM_PWM_Stop>:
{   
 80099a4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80099a6:	4b63      	ldr	r3, [pc, #396]	; (8009b34 <HAL_TIM_PWM_Stop+0x190>)
 80099a8:	6804      	ldr	r4, [r0, #0]
 80099aa:	429c      	cmp	r4, r3
{   
 80099ac:	4606      	mov	r6, r0
 80099ae:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80099b0:	d01d      	beq.n	80099ee <HAL_TIM_PWM_Stop+0x4a>
 80099b2:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80099b6:	f000 8094 	beq.w	8009ae2 <HAL_TIM_PWM_Stop+0x13e>
 80099ba:	4b5f      	ldr	r3, [pc, #380]	; (8009b38 <HAL_TIM_PWM_Stop+0x194>)
 80099bc:	429c      	cmp	r4, r3
 80099be:	f000 8090 	beq.w	8009ae2 <HAL_TIM_PWM_Stop+0x13e>
 80099c2:	4b5e      	ldr	r3, [pc, #376]	; (8009b3c <HAL_TIM_PWM_Stop+0x198>)
 80099c4:	429c      	cmp	r4, r3
 80099c6:	f000 808c 	beq.w	8009ae2 <HAL_TIM_PWM_Stop+0x13e>
 80099ca:	4b5d      	ldr	r3, [pc, #372]	; (8009b40 <HAL_TIM_PWM_Stop+0x19c>)
 80099cc:	429c      	cmp	r4, r3
 80099ce:	d00e      	beq.n	80099ee <HAL_TIM_PWM_Stop+0x4a>
 80099d0:	4b5c      	ldr	r3, [pc, #368]	; (8009b44 <HAL_TIM_PWM_Stop+0x1a0>)
 80099d2:	429c      	cmp	r4, r3
 80099d4:	f000 809e 	beq.w	8009b14 <HAL_TIM_PWM_Stop+0x170>
 80099d8:	4b5b      	ldr	r3, [pc, #364]	; (8009b48 <HAL_TIM_PWM_Stop+0x1a4>)
 80099da:	429c      	cmp	r4, r3
 80099dc:	f000 8097 	beq.w	8009b0e <HAL_TIM_PWM_Stop+0x16a>
 80099e0:	4b5a      	ldr	r3, [pc, #360]	; (8009b4c <HAL_TIM_PWM_Stop+0x1a8>)
 80099e2:	429c      	cmp	r4, r3
 80099e4:	f000 8093 	beq.w	8009b0e <HAL_TIM_PWM_Stop+0x16a>
 80099e8:	4b59      	ldr	r3, [pc, #356]	; (8009b50 <HAL_TIM_PWM_Stop+0x1ac>)
 80099ea:	429c      	cmp	r4, r3
 80099ec:	d17c      	bne.n	8009ae8 <HAL_TIM_PWM_Stop+0x144>
 80099ee:	2d14      	cmp	r5, #20
 80099f0:	f240 8084 	bls.w	8009afc <HAL_TIM_PWM_Stop+0x158>
 80099f4:	f240 416f 	movw	r1, #1135	; 0x46f
 80099f8:	4856      	ldr	r0, [pc, #344]	; (8009b54 <HAL_TIM_PWM_Stop+0x1b0>)
 80099fa:	f005 fb65 	bl	800f0c8 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80099fe:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009a00:	4b4c      	ldr	r3, [pc, #304]	; (8009b34 <HAL_TIM_PWM_Stop+0x190>)
 8009a02:	429c      	cmp	r4, r3
 8009a04:	d024      	beq.n	8009a50 <HAL_TIM_PWM_Stop+0xac>
 8009a06:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8009a0a:	d01f      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a0c:	4b4a      	ldr	r3, [pc, #296]	; (8009b38 <HAL_TIM_PWM_Stop+0x194>)
 8009a0e:	429c      	cmp	r4, r3
 8009a10:	d01c      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a16:	429c      	cmp	r4, r3
 8009a18:	d018      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a1a:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 8009a1e:	429c      	cmp	r4, r3
 8009a20:	d014      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a22:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8009a26:	429c      	cmp	r4, r3
 8009a28:	d010      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a2e:	429c      	cmp	r4, r3
 8009a30:	d00c      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a36:	429c      	cmp	r4, r3
 8009a38:	d008      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a3e:	429c      	cmp	r4, r3
 8009a40:	d004      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009a42:	f241 5173 	movw	r1, #5491	; 0x1573
 8009a46:	4843      	ldr	r0, [pc, #268]	; (8009b54 <HAL_TIM_PWM_Stop+0x1b0>)
 8009a48:	f005 fb3e 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8009a4c:	2d14      	cmp	r5, #20
 8009a4e:	d959      	bls.n	8009b04 <HAL_TIM_PWM_Stop+0x160>
 8009a50:	2d3c      	cmp	r5, #60	; 0x3c
 8009a52:	d004      	beq.n	8009a5e <HAL_TIM_PWM_Stop+0xba>
 8009a54:	f241 5174 	movw	r1, #5492	; 0x1574
 8009a58:	483e      	ldr	r0, [pc, #248]	; (8009b54 <HAL_TIM_PWM_Stop+0x1b0>)
 8009a5a:	f005 fb35 	bl	800f0c8 <assert_failed>
  TIMx->CCER &= ~tmp;
 8009a5e:	6a22      	ldr	r2, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8009a60:	6833      	ldr	r3, [r6, #0]
  tmp = TIM_CCER_CC1E << Channel;
 8009a62:	2101      	movs	r1, #1
 8009a64:	fa01 f505 	lsl.w	r5, r1, r5
  TIMx->CCER &= ~tmp;
 8009a68:	ea22 0505 	bic.w	r5, r2, r5
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8009a6c:	4a31      	ldr	r2, [pc, #196]	; (8009b34 <HAL_TIM_PWM_Stop+0x190>)
  TIMx->CCER &= ~tmp;
 8009a6e:	6225      	str	r5, [r4, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8009a70:	6a21      	ldr	r1, [r4, #32]
 8009a72:	6221      	str	r1, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d013      	beq.n	8009aa0 <HAL_TIM_PWM_Stop+0xfc>
 8009a78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d00f      	beq.n	8009aa0 <HAL_TIM_PWM_Stop+0xfc>
 8009a80:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d00b      	beq.n	8009aa0 <HAL_TIM_PWM_Stop+0xfc>
 8009a88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d007      	beq.n	8009aa0 <HAL_TIM_PWM_Stop+0xfc>
 8009a90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d003      	beq.n	8009aa0 <HAL_TIM_PWM_Stop+0xfc>
 8009a98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d10d      	bne.n	8009abc <HAL_TIM_PWM_Stop+0x118>
    __HAL_TIM_MOE_DISABLE(htim);
 8009aa0:	6a19      	ldr	r1, [r3, #32]
 8009aa2:	f241 1211 	movw	r2, #4369	; 0x1111
 8009aa6:	4211      	tst	r1, r2
 8009aa8:	d108      	bne.n	8009abc <HAL_TIM_PWM_Stop+0x118>
 8009aaa:	6a19      	ldr	r1, [r3, #32]
 8009aac:	f240 4244 	movw	r2, #1092	; 0x444
 8009ab0:	4211      	tst	r1, r2
 8009ab2:	d103      	bne.n	8009abc <HAL_TIM_PWM_Stop+0x118>
 8009ab4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ab6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009aba:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8009abc:	6a19      	ldr	r1, [r3, #32]
 8009abe:	f241 1211 	movw	r2, #4369	; 0x1111
 8009ac2:	4211      	tst	r1, r2
 8009ac4:	d108      	bne.n	8009ad8 <HAL_TIM_PWM_Stop+0x134>
 8009ac6:	6a19      	ldr	r1, [r3, #32]
 8009ac8:	f240 4244 	movw	r2, #1092	; 0x444
 8009acc:	4211      	tst	r1, r2
 8009ace:	d103      	bne.n	8009ad8 <HAL_TIM_PWM_Stop+0x134>
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	f022 0201 	bic.w	r2, r2, #1
 8009ad6:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8009ad8:	2301      	movs	r3, #1
 8009ada:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
} 
 8009ade:	2000      	movs	r0, #0
 8009ae0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009ae2:	f035 030c 	bics.w	r3, r5, #12
 8009ae6:	d0b1      	beq.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
 8009ae8:	f240 416f 	movw	r1, #1135	; 0x46f
 8009aec:	4819      	ldr	r0, [pc, #100]	; (8009b54 <HAL_TIM_PWM_Stop+0x1b0>)
 8009aee:	f005 faeb 	bl	800f0c8 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009af2:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009af4:	4b0f      	ldr	r3, [pc, #60]	; (8009b34 <HAL_TIM_PWM_Stop+0x190>)
 8009af6:	429c      	cmp	r4, r3
 8009af8:	d185      	bne.n	8009a06 <HAL_TIM_PWM_Stop+0x62>
 8009afa:	e7a7      	b.n	8009a4c <HAL_TIM_PWM_Stop+0xa8>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009afc:	4b16      	ldr	r3, [pc, #88]	; (8009b58 <HAL_TIM_PWM_Stop+0x1b4>)
 8009afe:	40eb      	lsrs	r3, r5
 8009b00:	07da      	lsls	r2, r3, #31
 8009b02:	d50b      	bpl.n	8009b1c <HAL_TIM_PWM_Stop+0x178>
  assert_param(IS_TIM_CHANNELS(Channel));
 8009b04:	4b14      	ldr	r3, [pc, #80]	; (8009b58 <HAL_TIM_PWM_Stop+0x1b4>)
 8009b06:	40eb      	lsrs	r3, r5
 8009b08:	07db      	lsls	r3, r3, #31
 8009b0a:	d4a8      	bmi.n	8009a5e <HAL_TIM_PWM_Stop+0xba>
 8009b0c:	e7a0      	b.n	8009a50 <HAL_TIM_PWM_Stop+0xac>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009b0e:	2d00      	cmp	r5, #0
 8009b10:	d1ea      	bne.n	8009ae8 <HAL_TIM_PWM_Stop+0x144>
 8009b12:	e7f7      	b.n	8009b04 <HAL_TIM_PWM_Stop+0x160>
 8009b14:	f031 0304 	bics.w	r3, r1, #4
 8009b18:	d1e6      	bne.n	8009ae8 <HAL_TIM_PWM_Stop+0x144>
 8009b1a:	e7f3      	b.n	8009b04 <HAL_TIM_PWM_Stop+0x160>
 8009b1c:	f240 416f 	movw	r1, #1135	; 0x46f
 8009b20:	480c      	ldr	r0, [pc, #48]	; (8009b54 <HAL_TIM_PWM_Stop+0x1b0>)
 8009b22:	f005 fad1 	bl	800f0c8 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009b26:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009b28:	4b02      	ldr	r3, [pc, #8]	; (8009b34 <HAL_TIM_PWM_Stop+0x190>)
 8009b2a:	429c      	cmp	r4, r3
 8009b2c:	f47f af6b 	bne.w	8009a06 <HAL_TIM_PWM_Stop+0x62>
 8009b30:	e7e8      	b.n	8009b04 <HAL_TIM_PWM_Stop+0x160>
 8009b32:	bf00      	nop
 8009b34:	40012c00 	.word	0x40012c00
 8009b38:	40000400 	.word	0x40000400
 8009b3c:	40000800 	.word	0x40000800
 8009b40:	40013400 	.word	0x40013400
 8009b44:	40014000 	.word	0x40014000
 8009b48:	40014400 	.word	0x40014400
 8009b4c:	40014800 	.word	0x40014800
 8009b50:	40015000 	.word	0x40015000
 8009b54:	08015268 	.word	0x08015268
 8009b58:	00111111 	.word	0x00111111

08009b5c <HAL_TIM_IC_MspInit>:
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop

08009b60 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8009b60:	2800      	cmp	r0, #0
 8009b62:	f000 80c9 	beq.w	8009cf8 <HAL_TIM_IC_Init+0x198>
{
 8009b66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009b68:	4a75      	ldr	r2, [pc, #468]	; (8009d40 <HAL_TIM_IC_Init+0x1e0>)
 8009b6a:	6803      	ldr	r3, [r0, #0]
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	4604      	mov	r4, r0
 8009b70:	d02b      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b76:	d028      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009b78:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d024      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009b80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d020      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009b88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d01c      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009b90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d018      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009b98:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d014      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009ba0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d010      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009ba8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d00c      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009bb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d008      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009bb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d004      	beq.n	8009bca <HAL_TIM_IC_Init+0x6a>
 8009bc0:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 8009bc4:	485f      	ldr	r0, [pc, #380]	; (8009d44 <HAL_TIM_IC_Init+0x1e4>)
 8009bc6:	f005 fa7f 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009bca:	68a3      	ldr	r3, [r4, #8]
 8009bcc:	f033 0210 	bics.w	r2, r3, #16
 8009bd0:	d00a      	beq.n	8009be8 <HAL_TIM_IC_Init+0x88>
 8009bd2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009bd6:	2a20      	cmp	r2, #32
 8009bd8:	d006      	beq.n	8009be8 <HAL_TIM_IC_Init+0x88>
 8009bda:	2b40      	cmp	r3, #64	; 0x40
 8009bdc:	d004      	beq.n	8009be8 <HAL_TIM_IC_Init+0x88>
 8009bde:	f240 51f1 	movw	r1, #1521	; 0x5f1
 8009be2:	4858      	ldr	r0, [pc, #352]	; (8009d44 <HAL_TIM_IC_Init+0x1e4>)
 8009be4:	f005 fa70 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8009bee:	d003      	beq.n	8009bf8 <HAL_TIM_IC_Init+0x98>
 8009bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bf4:	f040 8091 	bne.w	8009d1a <HAL_TIM_IC_Init+0x1ba>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009bf8:	69a3      	ldr	r3, [r4, #24]
 8009bfa:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009bfe:	d004      	beq.n	8009c0a <HAL_TIM_IC_Init+0xaa>
 8009c00:	f240 51f3 	movw	r1, #1523	; 0x5f3
 8009c04:	484f      	ldr	r0, [pc, #316]	; (8009d44 <HAL_TIM_IC_Init+0x1e4>)
 8009c06:	f005 fa5f 	bl	800f0c8 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8009c0a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8009c0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d033      	beq.n	8009c7e <HAL_TIM_IC_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8009c16:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c18:	4e49      	ldr	r6, [pc, #292]	; (8009d40 <HAL_TIM_IC_Init+0x1e0>)
 8009c1a:	69a5      	ldr	r5, [r4, #24]
 8009c1c:	68e0      	ldr	r0, [r4, #12]
 8009c1e:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY; 
 8009c20:	2302      	movs	r3, #2
 8009c22:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c26:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8009c28:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c2a:	d067      	beq.n	8009cfc <HAL_TIM_IC_Init+0x19c>
 8009c2c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009c30:	d044      	beq.n	8009cbc <HAL_TIM_IC_Init+0x15c>
 8009c32:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8009c36:	42b2      	cmp	r2, r6
 8009c38:	d027      	beq.n	8009c8a <HAL_TIM_IC_Init+0x12a>
 8009c3a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009c3e:	42b2      	cmp	r2, r6
 8009c40:	d023      	beq.n	8009c8a <HAL_TIM_IC_Init+0x12a>
 8009c42:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8009c46:	42b2      	cmp	r2, r6
 8009c48:	d01f      	beq.n	8009c8a <HAL_TIM_IC_Init+0x12a>
 8009c4a:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8009c4e:	42b2      	cmp	r2, r6
 8009c50:	d070      	beq.n	8009d34 <HAL_TIM_IC_Init+0x1d4>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c52:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8009c56:	42b2      	cmp	r2, r6
 8009c58:	d06a      	beq.n	8009d30 <HAL_TIM_IC_Init+0x1d0>
 8009c5a:	4e3b      	ldr	r6, [pc, #236]	; (8009d48 <HAL_TIM_IC_Init+0x1e8>)
 8009c5c:	42b2      	cmp	r2, r6
 8009c5e:	d067      	beq.n	8009d30 <HAL_TIM_IC_Init+0x1d0>
 8009c60:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009c64:	42b2      	cmp	r2, r6
 8009c66:	d063      	beq.n	8009d30 <HAL_TIM_IC_Init+0x1d0>
 8009c68:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009c6c:	42b2      	cmp	r2, r6
 8009c6e:	d05f      	beq.n	8009d30 <HAL_TIM_IC_Init+0x1d0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c74:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009c76:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c78:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009c7a:	6291      	str	r1, [r2, #40]	; 0x28
 8009c7c:	e018      	b.n	8009cb0 <HAL_TIM_IC_Init+0x150>
    htim->Lock = HAL_UNLOCKED;
 8009c7e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8009c82:	4620      	mov	r0, r4
 8009c84:	f7ff ff6a 	bl	8009b5c <HAL_TIM_IC_MspInit>
 8009c88:	e7c5      	b.n	8009c16 <HAL_TIM_IC_Init+0xb6>
    tmpcr1 |= Structure->CounterMode;
 8009c8a:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009c8c:	4f2f      	ldr	r7, [pc, #188]	; (8009d4c <HAL_TIM_IC_Init+0x1ec>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009c92:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c94:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c9a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ca0:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009ca2:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8009ca4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ca6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009ca8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009caa:	d115      	bne.n	8009cd8 <HAL_TIM_IC_Init+0x178>
    TIMx->RCR = Structure->RepetitionCounter;
 8009cac:	6963      	ldr	r3, [r4, #20]
 8009cae:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8009cb4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8009cb6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8009cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8009cbc:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cbe:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009cc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009cc4:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cca:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ccc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009cd0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009cd2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009cd4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009cd6:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009cd8:	4b1d      	ldr	r3, [pc, #116]	; (8009d50 <HAL_TIM_IC_Init+0x1f0>)
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d0e6      	beq.n	8009cac <HAL_TIM_IC_Init+0x14c>
 8009cde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d0e2      	beq.n	8009cac <HAL_TIM_IC_Init+0x14c>
 8009ce6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d0de      	beq.n	8009cac <HAL_TIM_IC_Init+0x14c>
 8009cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d1dc      	bne.n	8009cb0 <HAL_TIM_IC_Init+0x150>
 8009cf6:	e7d9      	b.n	8009cac <HAL_TIM_IC_Init+0x14c>
    return HAL_ERROR;
 8009cf8:	2001      	movs	r0, #1
}
 8009cfa:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009cfc:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cfe:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009d04:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d0a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d10:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009d12:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d14:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009d16:	6291      	str	r1, [r2, #40]	; 0x28
 8009d18:	e7c8      	b.n	8009cac <HAL_TIM_IC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 
 8009d1a:	f240 51f2 	movw	r1, #1522	; 0x5f2
 8009d1e:	4809      	ldr	r0, [pc, #36]	; (8009d44 <HAL_TIM_IC_Init+0x1e4>)
 8009d20:	f005 f9d2 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009d24:	69a3      	ldr	r3, [r4, #24]
 8009d26:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009d2a:	f43f af6e 	beq.w	8009c0a <HAL_TIM_IC_Init+0xaa>
 8009d2e:	e767      	b.n	8009c00 <HAL_TIM_IC_Init+0xa0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d30:	6926      	ldr	r6, [r4, #16]
 8009d32:	e7e8      	b.n	8009d06 <HAL_TIM_IC_Init+0x1a6>
    tmpcr1 |= Structure->CounterMode;
 8009d34:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009d3a:	4333      	orrs	r3, r6
 8009d3c:	e78d      	b.n	8009c5a <HAL_TIM_IC_Init+0xfa>
 8009d3e:	bf00      	nop
 8009d40:	40012c00 	.word	0x40012c00
 8009d44:	08015268 	.word	0x08015268
 8009d48:	40014400 	.word	0x40014400
 8009d4c:	40013400 	.word	0x40013400
 8009d50:	40014000 	.word	0x40014000

08009d54 <HAL_TIM_OnePulse_MspInit>:
 8009d54:	4770      	bx	lr
 8009d56:	bf00      	nop

08009d58 <HAL_TIM_OnePulse_Init>:
  if(htim == NULL)
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	f000 80da 	beq.w	8009f12 <HAL_TIM_OnePulse_Init+0x1ba>
{
 8009d5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009d60:	4a83      	ldr	r2, [pc, #524]	; (8009f70 <HAL_TIM_OnePulse_Init+0x218>)
 8009d62:	6803      	ldr	r3, [r0, #0]
 8009d64:	4293      	cmp	r3, r2
 8009d66:	4604      	mov	r4, r0
 8009d68:	460d      	mov	r5, r1
 8009d6a:	d02b      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d70:	d028      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009d72:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d024      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009d7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d020      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009d82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d01c      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009d8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d018      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009d92:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d014      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009d9a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d010      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009da2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d00c      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009daa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d008      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009db2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d004      	beq.n	8009dc4 <HAL_TIM_OnePulse_Init+0x6c>
 8009dba:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009dbe:	486d      	ldr	r0, [pc, #436]	; (8009f74 <HAL_TIM_OnePulse_Init+0x21c>)
 8009dc0:	f005 f982 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009dc4:	68a3      	ldr	r3, [r4, #8]
 8009dc6:	f033 0210 	bics.w	r2, r3, #16
 8009dca:	d00a      	beq.n	8009de2 <HAL_TIM_OnePulse_Init+0x8a>
 8009dcc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009dd0:	2a20      	cmp	r2, #32
 8009dd2:	d006      	beq.n	8009de2 <HAL_TIM_OnePulse_Init+0x8a>
 8009dd4:	2b40      	cmp	r3, #64	; 0x40
 8009dd6:	d004      	beq.n	8009de2 <HAL_TIM_OnePulse_Init+0x8a>
 8009dd8:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8009ddc:	4865      	ldr	r0, [pc, #404]	; (8009f74 <HAL_TIM_OnePulse_Init+0x21c>)
 8009dde:	f005 f973 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009de2:	6923      	ldr	r3, [r4, #16]
 8009de4:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8009de8:	d003      	beq.n	8009df2 <HAL_TIM_OnePulse_Init+0x9a>
 8009dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009dee:	f040 80ad 	bne.w	8009f4c <HAL_TIM_OnePulse_Init+0x1f4>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 8009df2:	f035 0308 	bics.w	r3, r5, #8
 8009df6:	f040 809e 	bne.w	8009f36 <HAL_TIM_OnePulse_Init+0x1de>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009dfa:	69a3      	ldr	r3, [r4, #24]
 8009dfc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009e00:	d004      	beq.n	8009e0c <HAL_TIM_OnePulse_Init+0xb4>
 8009e02:	f240 71d4 	movw	r1, #2004	; 0x7d4
 8009e06:	485b      	ldr	r0, [pc, #364]	; (8009f74 <HAL_TIM_OnePulse_Init+0x21c>)
 8009e08:	f005 f95e 	bl	800f0c8 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8009e0c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8009e10:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d036      	beq.n	8009e86 <HAL_TIM_OnePulse_Init+0x12e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e18:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e1a:	4e55      	ldr	r6, [pc, #340]	; (8009f70 <HAL_TIM_OnePulse_Init+0x218>)
 8009e1c:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8009e20:	68e0      	ldr	r0, [r4, #12]
 8009e22:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8009e24:	2202      	movs	r2, #2
 8009e26:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e2a:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8009e2c:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e2e:	d072      	beq.n	8009f16 <HAL_TIM_OnePulse_Init+0x1be>
 8009e30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e34:	d04e      	beq.n	8009ed4 <HAL_TIM_OnePulse_Init+0x17c>
 8009e36:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8009e3a:	42b3      	cmp	r3, r6
 8009e3c:	d029      	beq.n	8009e92 <HAL_TIM_OnePulse_Init+0x13a>
 8009e3e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009e42:	42b3      	cmp	r3, r6
 8009e44:	d025      	beq.n	8009e92 <HAL_TIM_OnePulse_Init+0x13a>
 8009e46:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8009e4a:	42b3      	cmp	r3, r6
 8009e4c:	d021      	beq.n	8009e92 <HAL_TIM_OnePulse_Init+0x13a>
 8009e4e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8009e52:	42b3      	cmp	r3, r6
 8009e54:	f000 8086 	beq.w	8009f64 <HAL_TIM_OnePulse_Init+0x20c>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e58:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8009e5c:	42b3      	cmp	r3, r6
 8009e5e:	d07f      	beq.n	8009f60 <HAL_TIM_OnePulse_Init+0x208>
 8009e60:	4e45      	ldr	r6, [pc, #276]	; (8009f78 <HAL_TIM_OnePulse_Init+0x220>)
 8009e62:	42b3      	cmp	r3, r6
 8009e64:	d07c      	beq.n	8009f60 <HAL_TIM_OnePulse_Init+0x208>
 8009e66:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009e6a:	42b3      	cmp	r3, r6
 8009e6c:	d078      	beq.n	8009f60 <HAL_TIM_OnePulse_Init+0x208>
 8009e6e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009e72:	42b3      	cmp	r3, r6
 8009e74:	d074      	beq.n	8009f60 <HAL_TIM_OnePulse_Init+0x208>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e7a:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8009e7e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e80:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009e82:	6299      	str	r1, [r3, #40]	; 0x28
 8009e84:	e019      	b.n	8009eba <HAL_TIM_OnePulse_Init+0x162>
    htim->Lock = HAL_UNLOCKED;
 8009e86:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8009e8a:	4620      	mov	r0, r4
 8009e8c:	f7ff ff62 	bl	8009d54 <HAL_TIM_OnePulse_MspInit>
 8009e90:	e7c2      	b.n	8009e18 <HAL_TIM_OnePulse_Init+0xc0>
    tmpcr1 |= Structure->CounterMode;
 8009e92:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009e94:	4f39      	ldr	r7, [pc, #228]	; (8009f7c <HAL_TIM_OnePulse_Init+0x224>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e96:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009e9a:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e9c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e9e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ea2:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ea8:	ea4c 0202 	orr.w	r2, ip, r2
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009eac:	42bb      	cmp	r3, r7
  TIMx->CR1 = tmpcr1;
 8009eae:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009eb0:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009eb2:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009eb4:	d11d      	bne.n	8009ef2 <HAL_TIM_OnePulse_Init+0x19a>
    TIMx->RCR = Structure->RepetitionCounter;
 8009eb6:	6962      	ldr	r2, [r4, #20]
 8009eb8:	631a      	str	r2, [r3, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009eba:	2601      	movs	r6, #1
 8009ebc:	615e      	str	r6, [r3, #20]
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8009ebe:	681a      	ldr	r2, [r3, #0]
 8009ec0:	f022 0208 	bic.w	r2, r2, #8
 8009ec4:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8009ec6:	681a      	ldr	r2, [r3, #0]
 8009ec8:	432a      	orrs	r2, r5
 8009eca:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009ecc:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8009ece:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 8009ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8009ed4:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ed6:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ed8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009edc:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ede:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ee2:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ee4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ee8:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8009eec:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009eee:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009ef0:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009ef2:	4a23      	ldr	r2, [pc, #140]	; (8009f80 <HAL_TIM_OnePulse_Init+0x228>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d0de      	beq.n	8009eb6 <HAL_TIM_OnePulse_Init+0x15e>
 8009ef8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d0da      	beq.n	8009eb6 <HAL_TIM_OnePulse_Init+0x15e>
 8009f00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d0d6      	beq.n	8009eb6 <HAL_TIM_OnePulse_Init+0x15e>
 8009f08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d1d4      	bne.n	8009eba <HAL_TIM_OnePulse_Init+0x162>
 8009f10:	e7d1      	b.n	8009eb6 <HAL_TIM_OnePulse_Init+0x15e>
    return HAL_ERROR;
 8009f12:	2001      	movs	r0, #1
}
 8009f14:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009f16:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f18:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f1a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009f1e:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f20:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f24:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f2a:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8009f2e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f30:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009f32:	6299      	str	r1, [r3, #40]	; 0x28
 8009f34:	e7bf      	b.n	8009eb6 <HAL_TIM_OnePulse_Init+0x15e>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 8009f36:	f240 71d3 	movw	r1, #2003	; 0x7d3
 8009f3a:	480e      	ldr	r0, [pc, #56]	; (8009f74 <HAL_TIM_OnePulse_Init+0x21c>)
 8009f3c:	f005 f8c4 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009f40:	69a3      	ldr	r3, [r4, #24]
 8009f42:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009f46:	f43f af61 	beq.w	8009e0c <HAL_TIM_OnePulse_Init+0xb4>
 8009f4a:	e75a      	b.n	8009e02 <HAL_TIM_OnePulse_Init+0xaa>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009f4c:	f240 71d2 	movw	r1, #2002	; 0x7d2
 8009f50:	4808      	ldr	r0, [pc, #32]	; (8009f74 <HAL_TIM_OnePulse_Init+0x21c>)
 8009f52:	f005 f8b9 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 8009f56:	f035 0308 	bics.w	r3, r5, #8
 8009f5a:	f43f af4e 	beq.w	8009dfa <HAL_TIM_OnePulse_Init+0xa2>
 8009f5e:	e7ea      	b.n	8009f36 <HAL_TIM_OnePulse_Init+0x1de>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f60:	6926      	ldr	r6, [r4, #16]
 8009f62:	e7dd      	b.n	8009f20 <HAL_TIM_OnePulse_Init+0x1c8>
    tmpcr1 |= Structure->CounterMode;
 8009f64:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f66:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009f6a:	4332      	orrs	r2, r6
 8009f6c:	e778      	b.n	8009e60 <HAL_TIM_OnePulse_Init+0x108>
 8009f6e:	bf00      	nop
 8009f70:	40012c00 	.word	0x40012c00
 8009f74:	08015268 	.word	0x08015268
 8009f78:	40014400 	.word	0x40014400
 8009f7c:	40013400 	.word	0x40013400
 8009f80:	40014000 	.word	0x40014000

08009f84 <HAL_TIM_IC_ConfigChannel>:
{
 8009f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f86:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009f88:	48b7      	ldr	r0, [pc, #732]	; (800a268 <HAL_TIM_IC_ConfigChannel+0x2e4>)
 8009f8a:	682b      	ldr	r3, [r5, #0]
 8009f8c:	4283      	cmp	r3, r0
{
 8009f8e:	460c      	mov	r4, r1
 8009f90:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009f92:	d022      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f98:	d01f      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009f9a:	4ab4      	ldr	r2, [pc, #720]	; (800a26c <HAL_TIM_IC_ConfigChannel+0x2e8>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d01c      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009fa0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d018      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009fa8:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d014      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009fb0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d010      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009fb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d00c      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009fc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d008      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009fc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d004      	beq.n	8009fda <HAL_TIM_IC_ConfigChannel+0x56>
 8009fd0:	f640 31de 	movw	r1, #3038	; 0xbde
 8009fd4:	48a6      	ldr	r0, [pc, #664]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 8009fd6:	f005 f877 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8009fda:	6823      	ldr	r3, [r4, #0]
 8009fdc:	f033 0202 	bics.w	r2, r3, #2
 8009fe0:	d002      	beq.n	8009fe8 <HAL_TIM_IC_ConfigChannel+0x64>
 8009fe2:	2b0a      	cmp	r3, #10
 8009fe4:	f040 80fc 	bne.w	800a1e0 <HAL_TIM_IC_ConfigChannel+0x25c>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 8009fe8:	6863      	ldr	r3, [r4, #4]
 8009fea:	3b01      	subs	r3, #1
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	d864      	bhi.n	800a0ba <HAL_TIM_IC_ConfigChannel+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 8009ff0:	68a3      	ldr	r3, [r4, #8]
 8009ff2:	f033 030c 	bics.w	r3, r3, #12
 8009ff6:	d004      	beq.n	800a002 <HAL_TIM_IC_ConfigChannel+0x7e>
 8009ff8:	f640 31e1 	movw	r1, #3041	; 0xbe1
 8009ffc:	489c      	ldr	r0, [pc, #624]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 8009ffe:	f005 f863 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800a002:	68e3      	ldr	r3, [r4, #12]
 800a004:	2b0f      	cmp	r3, #15
 800a006:	d85e      	bhi.n	800a0c6 <HAL_TIM_IC_ConfigChannel+0x142>
  __HAL_LOCK(htim);
 800a008:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d063      	beq.n	800a0d8 <HAL_TIM_IC_ConfigChannel+0x154>
  htim->State = HAL_TIM_STATE_BUSY;
 800a010:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800a012:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800a014:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_LOCK(htim);
 800a018:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
 800a01c:	682b      	ldr	r3, [r5, #0]
  if (Channel == TIM_CHANNEL_1)
 800a01e:	2e00      	cmp	r6, #0
 800a020:	d05c      	beq.n	800a0dc <HAL_TIM_IC_ConfigChannel+0x158>
  else if (Channel == TIM_CHANNEL_2)
 800a022:	2e04      	cmp	r6, #4
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a024:	4a90      	ldr	r2, [pc, #576]	; (800a268 <HAL_TIM_IC_ConfigChannel+0x2e4>)
  else if (Channel == TIM_CHANNEL_2)
 800a026:	f000 8098 	beq.w	800a15a <HAL_TIM_IC_ConfigChannel+0x1d6>
  else if (Channel == TIM_CHANNEL_3)
 800a02a:	2e08      	cmp	r6, #8
 800a02c:	f000 80de 	beq.w	800a1ec <HAL_TIM_IC_ConfigChannel+0x268>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800a030:	4293      	cmp	r3, r2
 800a032:	d018      	beq.n	800a066 <HAL_TIM_IC_ConfigChannel+0xe2>
 800a034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a038:	d015      	beq.n	800a066 <HAL_TIM_IC_ConfigChannel+0xe2>
 800a03a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a03e:	4293      	cmp	r3, r2
 800a040:	d011      	beq.n	800a066 <HAL_TIM_IC_ConfigChannel+0xe2>
 800a042:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a046:	4293      	cmp	r3, r2
 800a048:	d00d      	beq.n	800a066 <HAL_TIM_IC_ConfigChannel+0xe2>
 800a04a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a04e:	4293      	cmp	r3, r2
 800a050:	d009      	beq.n	800a066 <HAL_TIM_IC_ConfigChannel+0xe2>
 800a052:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a056:	4293      	cmp	r3, r2
 800a058:	d005      	beq.n	800a066 <HAL_TIM_IC_ConfigChannel+0xe2>
 800a05a:	f640 4119 	movw	r1, #3097	; 0xc19
 800a05e:	4884      	ldr	r0, [pc, #528]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a060:	f005 f832 	bl	800f0c8 <assert_failed>
 800a064:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a066:	6a1e      	ldr	r6, [r3, #32]
 800a068:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance, 
 800a06c:	e9d4 2700 	ldrd	r2, r7, [r4]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a070:	e9d4 4102 	ldrd	r4, r1, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a074:	621e      	str	r6, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a076:	69d8      	ldr	r0, [r3, #28]
  tmpccer = TIMx->CCER;
 800a078:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a07a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a07e:	0312      	lsls	r2, r2, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a080:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a082:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a086:	f402 4220 	and.w	r2, r2, #40960	; 0xa000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a08a:	b289      	uxth	r1, r1
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a08c:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a090:	f426 4620 	bic.w	r6, r6, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a094:	4332      	orrs	r2, r6
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a096:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 800a098:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a09a:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a09c:	69da      	ldr	r2, [r3, #28]
 800a09e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a0a2:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a0a4:	69da      	ldr	r2, [r3, #28]
 800a0a6:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
 800a0aa:	61dc      	str	r4, [r3, #28]
  htim->State = HAL_TIM_STATE_READY;
 800a0ac:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800a0ae:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800a0b0:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a0b4:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 800a0b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800a0ba:	f44f 613e 	mov.w	r1, #3040	; 0xbe0
 800a0be:	486c      	ldr	r0, [pc, #432]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a0c0:	f005 f802 	bl	800f0c8 <assert_failed>
 800a0c4:	e794      	b.n	8009ff0 <HAL_TIM_IC_ConfigChannel+0x6c>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800a0c6:	f640 31e2 	movw	r1, #3042	; 0xbe2
 800a0ca:	4869      	ldr	r0, [pc, #420]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a0cc:	f004 fffc 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(htim);
 800a0d0:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d19b      	bne.n	800a010 <HAL_TIM_IC_ConfigChannel+0x8c>
 800a0d8:	2002      	movs	r0, #2
}
 800a0da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0dc:	6a1e      	ldr	r6, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a0de:	f8df c188 	ldr.w	ip, [pc, #392]	; 800a268 <HAL_TIM_IC_ConfigChannel+0x2e4>
    TIM_TI1_SetConfig(htim->Instance,
 800a0e2:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0e4:	f026 0601 	bic.w	r6, r6, #1
    TIM_TI1_SetConfig(htim->Instance,
 800a0e8:	e9d4 1000 	ldrd	r1, r0, [r4]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a0ec:	4563      	cmp	r3, ip
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0ee:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a0f0:	699f      	ldr	r7, [r3, #24]
  tmpccer = TIMx->CCER;
 800a0f2:	6a1e      	ldr	r6, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a0f4:	d019      	beq.n	800a12a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a0f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0fa:	d016      	beq.n	800a12a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a0fc:	f5ac 3c94 	sub.w	ip, ip, #75776	; 0x12800
 800a100:	4563      	cmp	r3, ip
 800a102:	d012      	beq.n	800a12a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a104:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800a108:	4563      	cmp	r3, ip
 800a10a:	d00e      	beq.n	800a12a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a10c:	f50c 3c96 	add.w	ip, ip, #76800	; 0x12c00
 800a110:	4563      	cmp	r3, ip
 800a112:	d00a      	beq.n	800a12a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a114:	f50c 6c40 	add.w	ip, ip, #3072	; 0xc00
 800a118:	4563      	cmp	r3, ip
 800a11a:	d006      	beq.n	800a12a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a11c:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 800a120:	4563      	cmp	r3, ip
 800a122:	d002      	beq.n	800a12a <HAL_TIM_IC_ConfigChannel+0x1a6>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a124:	f047 0001 	orr.w	r0, r7, #1
 800a128:	e002      	b.n	800a130 <HAL_TIM_IC_ConfigChannel+0x1ac>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a12a:	f027 0703 	bic.w	r7, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 800a12e:	4338      	orrs	r0, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a130:	0112      	lsls	r2, r2, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a132:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a136:	b2d2      	uxtb	r2, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a138:	f026 060a 	bic.w	r6, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a13c:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a140:	4302      	orrs	r2, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a142:	4331      	orrs	r1, r6
  TIMx->CCMR1 = tmpccmr1;
 800a144:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a146:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a148:	6999      	ldr	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a14a:	68a0      	ldr	r0, [r4, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a14c:	f021 010c 	bic.w	r1, r1, #12
 800a150:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a152:	699a      	ldr	r2, [r3, #24]
 800a154:	4302      	orrs	r2, r0
 800a156:	619a      	str	r2, [r3, #24]
 800a158:	e7a8      	b.n	800a0ac <HAL_TIM_IC_ConfigChannel+0x128>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d01c      	beq.n	800a198 <HAL_TIM_IC_ConfigChannel+0x214>
 800a15e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a162:	d019      	beq.n	800a198 <HAL_TIM_IC_ConfigChannel+0x214>
 800a164:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a168:	4293      	cmp	r3, r2
 800a16a:	d015      	beq.n	800a198 <HAL_TIM_IC_ConfigChannel+0x214>
 800a16c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a170:	4293      	cmp	r3, r2
 800a172:	d011      	beq.n	800a198 <HAL_TIM_IC_ConfigChannel+0x214>
 800a174:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a178:	4293      	cmp	r3, r2
 800a17a:	d00d      	beq.n	800a198 <HAL_TIM_IC_ConfigChannel+0x214>
 800a17c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a180:	4293      	cmp	r3, r2
 800a182:	d009      	beq.n	800a198 <HAL_TIM_IC_ConfigChannel+0x214>
 800a184:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a188:	4293      	cmp	r3, r2
 800a18a:	d005      	beq.n	800a198 <HAL_TIM_IC_ConfigChannel+0x214>
 800a18c:	f640 31f9 	movw	r1, #3065	; 0xbf9
 800a190:	4837      	ldr	r0, [pc, #220]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a192:	f004 ff99 	bl	800f0c8 <assert_failed>
 800a196:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a198:	6a1e      	ldr	r6, [r3, #32]
 800a19a:	f026 0610 	bic.w	r6, r6, #16
    TIM_TI2_SetConfig(htim->Instance, 
 800a19e:	e9d4 2700 	ldrd	r2, r7, [r4]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a1a2:	e9d4 4102 	ldrd	r4, r1, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a1a6:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1a8:	6998      	ldr	r0, [r3, #24]
  tmpccer = TIMx->CCER;
 800a1aa:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a1ac:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a1b0:	0112      	lsls	r2, r2, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a1b2:	0309      	lsls	r1, r1, #12
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a1b4:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a1b8:	f002 02a0 	and.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a1bc:	b289      	uxth	r1, r1
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a1be:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a1c2:	f026 06a0 	bic.w	r6, r6, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a1c6:	4332      	orrs	r2, r6
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a1c8:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 800a1ca:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800a1cc:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a1ce:	699a      	ldr	r2, [r3, #24]
 800a1d0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a1d4:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a1d6:	699a      	ldr	r2, [r3, #24]
 800a1d8:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
 800a1dc:	619c      	str	r4, [r3, #24]
 800a1de:	e765      	b.n	800a0ac <HAL_TIM_IC_ConfigChannel+0x128>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800a1e0:	f640 31df 	movw	r1, #3039	; 0xbdf
 800a1e4:	4822      	ldr	r0, [pc, #136]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a1e6:	f004 ff6f 	bl	800f0c8 <assert_failed>
 800a1ea:	e6fd      	b.n	8009fe8 <HAL_TIM_IC_ConfigChannel+0x64>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d018      	beq.n	800a222 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a1f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1f4:	d015      	beq.n	800a222 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a1f6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d011      	beq.n	800a222 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a1fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a202:	4293      	cmp	r3, r2
 800a204:	d00d      	beq.n	800a222 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a206:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d009      	beq.n	800a222 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a20e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a212:	4293      	cmp	r3, r2
 800a214:	d005      	beq.n	800a222 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a216:	f640 4109 	movw	r1, #3081	; 0xc09
 800a21a:	4815      	ldr	r0, [pc, #84]	; (800a270 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a21c:	f004 ff54 	bl	800f0c8 <assert_failed>
 800a220:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a222:	6a1e      	ldr	r6, [r3, #32]
 800a224:	f426 7680 	bic.w	r6, r6, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,  
 800a228:	e9d4 2000 	ldrd	r2, r0, [r4]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a22c:	e9d4 4102 	ldrd	r4, r1, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a230:	621e      	str	r6, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a232:	69df      	ldr	r7, [r3, #28]
  tmpccer = TIMx->CCER;
 800a234:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a236:	f027 0703 	bic.w	r7, r7, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a23a:	0212      	lsls	r2, r2, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a23c:	0109      	lsls	r1, r1, #4
  tmpccmr2 |= TIM_ICSelection;
 800a23e:	4338      	orrs	r0, r7
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a240:	f402 6220 	and.w	r2, r2, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a244:	b2c9      	uxtb	r1, r1
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a246:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a24a:	f426 6620 	bic.w	r6, r6, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a24e:	4332      	orrs	r2, r6
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a250:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 800a252:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer;
 800a254:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a256:	69da      	ldr	r2, [r3, #28]
 800a258:	f022 020c 	bic.w	r2, r2, #12
 800a25c:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a25e:	69da      	ldr	r2, [r3, #28]
 800a260:	4322      	orrs	r2, r4
 800a262:	61da      	str	r2, [r3, #28]
 800a264:	e722      	b.n	800a0ac <HAL_TIM_IC_ConfigChannel+0x128>
 800a266:	bf00      	nop
 800a268:	40012c00 	.word	0x40012c00
 800a26c:	40000400 	.word	0x40000400
 800a270:	08015268 	.word	0x08015268

0800a274 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800a274:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a278:	2b01      	cmp	r3, #1
 800a27a:	f000 81b2 	beq.w	800a5e2 <HAL_TIM_ConfigClockSource+0x36e>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a27e:	680a      	ldr	r2, [r1, #0]
{
 800a280:	b570      	push	{r4, r5, r6, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 800a282:	2302      	movs	r3, #2
 800a284:	460d      	mov	r5, r1
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a286:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
  __HAL_LOCK(htim);
 800a28a:	f04f 0101 	mov.w	r1, #1
 800a28e:	4604      	mov	r4, r0
 800a290:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800a294:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a298:	d043      	beq.n	800a322 <HAL_TIM_ConfigClockSource+0xae>
 800a29a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800a29e:	f000 8082 	beq.w	800a3a6 <HAL_TIM_ConfigClockSource+0x132>
 800a2a2:	f032 0330 	bics.w	r3, r2, #48	; 0x30
 800a2a6:	f040 80c9 	bne.w	800a43c <HAL_TIM_ConfigClockSource+0x1c8>
  tmpsmcr = htim->Instance->SMCR;
 800a2aa:	6823      	ldr	r3, [r4, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2ac:	49b6      	ldr	r1, [pc, #728]	; (800a588 <HAL_TIM_ConfigClockSource+0x314>)
  tmpsmcr = htim->Instance->SMCR;
 800a2ae:	6898      	ldr	r0, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800a2b0:	2a40      	cmp	r2, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2b2:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800a2b6:	6099      	str	r1, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800a2b8:	f000 8205 	beq.w	800a6c6 <HAL_TIM_ConfigClockSource+0x452>
 800a2bc:	f200 80c8 	bhi.w	800a450 <HAL_TIM_ConfigClockSource+0x1dc>
 800a2c0:	2a10      	cmp	r2, #16
 800a2c2:	f000 8190 	beq.w	800a5e6 <HAL_TIM_ConfigClockSource+0x372>
 800a2c6:	f240 8262 	bls.w	800a78e <HAL_TIM_ConfigClockSource+0x51a>
 800a2ca:	2a20      	cmp	r2, #32
 800a2cc:	f000 8162 	beq.w	800a594 <HAL_TIM_ConfigClockSource+0x320>
 800a2d0:	2a30      	cmp	r2, #48	; 0x30
 800a2d2:	d161      	bne.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a2d4:	4aad      	ldr	r2, [pc, #692]	; (800a58c <HAL_TIM_ConfigClockSource+0x318>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d01c      	beq.n	800a314 <HAL_TIM_ConfigClockSource+0xa0>
 800a2da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2de:	d019      	beq.n	800a314 <HAL_TIM_ConfigClockSource+0xa0>
 800a2e0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d015      	beq.n	800a314 <HAL_TIM_ConfigClockSource+0xa0>
 800a2e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d011      	beq.n	800a314 <HAL_TIM_ConfigClockSource+0xa0>
 800a2f0:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d00d      	beq.n	800a314 <HAL_TIM_ConfigClockSource+0xa0>
 800a2f8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d009      	beq.n	800a314 <HAL_TIM_ConfigClockSource+0xa0>
 800a300:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a304:	4293      	cmp	r3, r2
 800a306:	d005      	beq.n	800a314 <HAL_TIM_ConfigClockSource+0xa0>
 800a308:	f241 0150 	movw	r1, #4176	; 0x1050
 800a30c:	48a0      	ldr	r0, [pc, #640]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a30e:	f004 fedb 	bl	800f0c8 <assert_failed>
 800a312:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a314:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a316:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a31a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 800a31e:	609a      	str	r2, [r3, #8]
 800a320:	e03a      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
  tmpsmcr = htim->Instance->SMCR;
 800a322:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a324:	4a98      	ldr	r2, [pc, #608]	; (800a588 <HAL_TIM_ConfigClockSource+0x314>)
  tmpsmcr = htim->Instance->SMCR;
 800a326:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a328:	400a      	ands	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 800a32a:	609a      	str	r2, [r3, #8]
      assert_param(IS_TIM_INSTANCE(htim->Instance));      
 800a32c:	4a97      	ldr	r2, [pc, #604]	; (800a58c <HAL_TIM_ConfigClockSource+0x318>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d02c      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a336:	d029      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a338:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d025      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a340:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a344:	4293      	cmp	r3, r2
 800a346:	d021      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a348:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d01d      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a350:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a354:	4293      	cmp	r3, r2
 800a356:	d019      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a358:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d015      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a360:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a364:	4293      	cmp	r3, r2
 800a366:	d011      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a368:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d00d      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a370:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a374:	4293      	cmp	r3, r2
 800a376:	d009      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a378:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d005      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0x118>
 800a380:	f640 71d4 	movw	r1, #4052	; 0xfd4
 800a384:	4882      	ldr	r0, [pc, #520]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a386:	f004 fe9f 	bl	800f0c8 <assert_failed>
 800a38a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800a38c:	689a      	ldr	r2, [r3, #8]
 800a38e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a392:	f022 0207 	bic.w	r2, r2, #7
 800a396:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800a398:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800a39a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800a39c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a3a0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800a3a4:	bd70      	pop	{r4, r5, r6, pc}
  tmpsmcr = htim->Instance->SMCR;
 800a3a6:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3a8:	4a77      	ldr	r2, [pc, #476]	; (800a588 <HAL_TIM_ConfigClockSource+0x314>)
  tmpsmcr = htim->Instance->SMCR;
 800a3aa:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3ac:	400a      	ands	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 800a3ae:	609a      	str	r2, [r3, #8]
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800a3b0:	4a76      	ldr	r2, [pc, #472]	; (800a58c <HAL_TIM_ConfigClockSource+0x318>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d017      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x172>
 800a3b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3ba:	d014      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x172>
 800a3bc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d010      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x172>
 800a3c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d00c      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x172>
 800a3cc:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d008      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x172>
 800a3d4:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d004      	beq.n	800a3e6 <HAL_TIM_ConfigClockSource+0x172>
 800a3dc:	f640 71f7 	movw	r1, #4087	; 0xff7
 800a3e0:	486b      	ldr	r0, [pc, #428]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a3e2:	f004 fe71 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a3e6:	68ab      	ldr	r3, [r5, #8]
 800a3e8:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800a3ec:	d004      	beq.n	800a3f8 <HAL_TIM_ConfigClockSource+0x184>
 800a3ee:	f640 71fa 	movw	r1, #4090	; 0xffa
 800a3f2:	4867      	ldr	r0, [pc, #412]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a3f4:	f004 fe68 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a3f8:	686b      	ldr	r3, [r5, #4]
 800a3fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3fe:	d009      	beq.n	800a414 <HAL_TIM_ConfigClockSource+0x1a0>
 800a400:	f033 0202 	bics.w	r2, r3, #2
 800a404:	d006      	beq.n	800a414 <HAL_TIM_ConfigClockSource+0x1a0>
 800a406:	2b0a      	cmp	r3, #10
 800a408:	d004      	beq.n	800a414 <HAL_TIM_ConfigClockSource+0x1a0>
 800a40a:	f640 71fb 	movw	r1, #4091	; 0xffb
 800a40e:	4860      	ldr	r0, [pc, #384]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a410:	f004 fe5a 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a414:	68e8      	ldr	r0, [r5, #12]
 800a416:	280f      	cmp	r0, #15
 800a418:	f200 819d 	bhi.w	800a756 <HAL_TIM_ConfigClockSource+0x4e2>
      TIM_ETR_SetConfig(htim->Instance, 
 800a41c:	6822      	ldr	r2, [r4, #0]
 800a41e:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800a420:	6891      	ldr	r1, [r2, #8]
 800a422:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a424:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800a428:	432b      	orrs	r3, r5
 800a42a:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a42c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800a430:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a432:	6893      	ldr	r3, [r2, #8]
 800a434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a438:	6093      	str	r3, [r2, #8]
    break;
 800a43a:	e7ad      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a43c:	2b40      	cmp	r3, #64	; 0x40
 800a43e:	f43f af34 	beq.w	800a2aa <HAL_TIM_ConfigClockSource+0x36>
 800a442:	f640 71c8 	movw	r1, #4040	; 0xfc8
 800a446:	4852      	ldr	r0, [pc, #328]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a448:	f004 fe3e 	bl	800f0c8 <assert_failed>
 800a44c:	682a      	ldr	r2, [r5, #0]
 800a44e:	e72c      	b.n	800a2aa <HAL_TIM_ConfigClockSource+0x36>
  switch (sClockSourceConfig->ClockSource)
 800a450:	2a70      	cmp	r2, #112	; 0x70
 800a452:	f000 80ef 	beq.w	800a634 <HAL_TIM_ConfigClockSource+0x3c0>
 800a456:	f200 81cb 	bhi.w	800a7f0 <HAL_TIM_ConfigClockSource+0x57c>
 800a45a:	2a50      	cmp	r2, #80	; 0x50
 800a45c:	d04b      	beq.n	800a4f6 <HAL_TIM_ConfigClockSource+0x282>
 800a45e:	2a60      	cmp	r2, #96	; 0x60
 800a460:	d19a      	bne.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a462:	4a4a      	ldr	r2, [pc, #296]	; (800a58c <HAL_TIM_ConfigClockSource+0x318>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d01b      	beq.n	800a4a0 <HAL_TIM_ConfigClockSource+0x22c>
 800a468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a46c:	d018      	beq.n	800a4a0 <HAL_TIM_ConfigClockSource+0x22c>
 800a46e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a472:	4293      	cmp	r3, r2
 800a474:	d014      	beq.n	800a4a0 <HAL_TIM_ConfigClockSource+0x22c>
 800a476:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d010      	beq.n	800a4a0 <HAL_TIM_ConfigClockSource+0x22c>
 800a47e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a482:	4293      	cmp	r3, r2
 800a484:	d00c      	beq.n	800a4a0 <HAL_TIM_ConfigClockSource+0x22c>
 800a486:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d008      	beq.n	800a4a0 <HAL_TIM_ConfigClockSource+0x22c>
 800a48e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a492:	4293      	cmp	r3, r2
 800a494:	d004      	beq.n	800a4a0 <HAL_TIM_ConfigClockSource+0x22c>
 800a496:	f241 011a 	movw	r1, #4122	; 0x101a
 800a49a:	483d      	ldr	r0, [pc, #244]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a49c:	f004 fe14 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a4a0:	686b      	ldr	r3, [r5, #4]
 800a4a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4a6:	d009      	beq.n	800a4bc <HAL_TIM_ConfigClockSource+0x248>
 800a4a8:	f033 0202 	bics.w	r2, r3, #2
 800a4ac:	d006      	beq.n	800a4bc <HAL_TIM_ConfigClockSource+0x248>
 800a4ae:	2b0a      	cmp	r3, #10
 800a4b0:	d004      	beq.n	800a4bc <HAL_TIM_ConfigClockSource+0x248>
 800a4b2:	f241 011d 	movw	r1, #4125	; 0x101d
 800a4b6:	4836      	ldr	r0, [pc, #216]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a4b8:	f004 fe06 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a4bc:	68ee      	ldr	r6, [r5, #12]
 800a4be:	2e0f      	cmp	r6, #15
 800a4c0:	f200 818f 	bhi.w	800a7e2 <HAL_TIM_ConfigClockSource+0x56e>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800a4c4:	6823      	ldr	r3, [r4, #0]
 800a4c6:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a4c8:	6a18      	ldr	r0, [r3, #32]
 800a4ca:	f020 0010 	bic.w	r0, r0, #16
 800a4ce:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4d0:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800a4d2:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a4d4:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a4d8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800a4dc:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a4e0:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800a4e4:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4e6:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800a4e8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a4ea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a4ee:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 800a4f2:	609a      	str	r2, [r3, #8]
 800a4f4:	e750      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a4f6:	4a25      	ldr	r2, [pc, #148]	; (800a58c <HAL_TIM_ConfigClockSource+0x318>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d01b      	beq.n	800a534 <HAL_TIM_ConfigClockSource+0x2c0>
 800a4fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a500:	d018      	beq.n	800a534 <HAL_TIM_ConfigClockSource+0x2c0>
 800a502:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a506:	4293      	cmp	r3, r2
 800a508:	d014      	beq.n	800a534 <HAL_TIM_ConfigClockSource+0x2c0>
 800a50a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a50e:	4293      	cmp	r3, r2
 800a510:	d010      	beq.n	800a534 <HAL_TIM_ConfigClockSource+0x2c0>
 800a512:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a516:	4293      	cmp	r3, r2
 800a518:	d00c      	beq.n	800a534 <HAL_TIM_ConfigClockSource+0x2c0>
 800a51a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a51e:	4293      	cmp	r3, r2
 800a520:	d008      	beq.n	800a534 <HAL_TIM_ConfigClockSource+0x2c0>
 800a522:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a526:	4293      	cmp	r3, r2
 800a528:	d004      	beq.n	800a534 <HAL_TIM_ConfigClockSource+0x2c0>
 800a52a:	f241 010b 	movw	r1, #4107	; 0x100b
 800a52e:	4818      	ldr	r0, [pc, #96]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a530:	f004 fdca 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a534:	686b      	ldr	r3, [r5, #4]
 800a536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a53a:	d009      	beq.n	800a550 <HAL_TIM_ConfigClockSource+0x2dc>
 800a53c:	f033 0202 	bics.w	r2, r3, #2
 800a540:	d006      	beq.n	800a550 <HAL_TIM_ConfigClockSource+0x2dc>
 800a542:	2b0a      	cmp	r3, #10
 800a544:	d004      	beq.n	800a550 <HAL_TIM_ConfigClockSource+0x2dc>
 800a546:	f241 010e 	movw	r1, #4110	; 0x100e
 800a54a:	4811      	ldr	r0, [pc, #68]	; (800a590 <HAL_TIM_ConfigClockSource+0x31c>)
 800a54c:	f004 fdbc 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a550:	68ee      	ldr	r6, [r5, #12]
 800a552:	2e0f      	cmp	r6, #15
 800a554:	f200 8106 	bhi.w	800a764 <HAL_TIM_ConfigClockSource+0x4f0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800a558:	6823      	ldr	r3, [r4, #0]
 800a55a:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800a55c:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a55e:	6a1d      	ldr	r5, [r3, #32]
 800a560:	f025 0501 	bic.w	r5, r5, #1
 800a564:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800a566:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a568:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a56c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a570:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800a574:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800a576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a578:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800a57a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a57c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a580:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 800a584:	609a      	str	r2, [r3, #8]
 800a586:	e707      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
 800a588:	fffe0088 	.word	0xfffe0088
 800a58c:	40012c00 	.word	0x40012c00
 800a590:	08015268 	.word	0x08015268
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a594:	4a9b      	ldr	r2, [pc, #620]	; (800a804 <HAL_TIM_ConfigClockSource+0x590>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d01c      	beq.n	800a5d4 <HAL_TIM_ConfigClockSource+0x360>
 800a59a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a59e:	d019      	beq.n	800a5d4 <HAL_TIM_ConfigClockSource+0x360>
 800a5a0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d015      	beq.n	800a5d4 <HAL_TIM_ConfigClockSource+0x360>
 800a5a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d011      	beq.n	800a5d4 <HAL_TIM_ConfigClockSource+0x360>
 800a5b0:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d00d      	beq.n	800a5d4 <HAL_TIM_ConfigClockSource+0x360>
 800a5b8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d009      	beq.n	800a5d4 <HAL_TIM_ConfigClockSource+0x360>
 800a5c0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d005      	beq.n	800a5d4 <HAL_TIM_ConfigClockSource+0x360>
 800a5c8:	f241 0148 	movw	r1, #4168	; 0x1048
 800a5cc:	488e      	ldr	r0, [pc, #568]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a5ce:	f004 fd7b 	bl	800f0c8 <assert_failed>
 800a5d2:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a5d4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a5d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a5da:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 800a5de:	609a      	str	r2, [r3, #8]
 800a5e0:	e6da      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
  __HAL_LOCK(htim);
 800a5e2:	2002      	movs	r0, #2
}
 800a5e4:	4770      	bx	lr
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a5e6:	4a87      	ldr	r2, [pc, #540]	; (800a804 <HAL_TIM_ConfigClockSource+0x590>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d01c      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x3b2>
 800a5ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5f0:	d019      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x3b2>
 800a5f2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d015      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x3b2>
 800a5fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d011      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x3b2>
 800a602:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a606:	4293      	cmp	r3, r2
 800a608:	d00d      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x3b2>
 800a60a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a60e:	4293      	cmp	r3, r2
 800a610:	d009      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x3b2>
 800a612:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a616:	4293      	cmp	r3, r2
 800a618:	d005      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x3b2>
 800a61a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 800a61e:	487a      	ldr	r0, [pc, #488]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a620:	f004 fd52 	bl	800f0c8 <assert_failed>
 800a624:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a626:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a628:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a62c:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 800a630:	609a      	str	r2, [r3, #8]
 800a632:	e6b1      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800a634:	4a73      	ldr	r2, [pc, #460]	; (800a804 <HAL_TIM_ConfigClockSource+0x590>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d017      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x3f6>
 800a63a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a63e:	d014      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x3f6>
 800a640:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a644:	4293      	cmp	r3, r2
 800a646:	d010      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x3f6>
 800a648:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d00c      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x3f6>
 800a650:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a654:	4293      	cmp	r3, r2
 800a656:	d008      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x3f6>
 800a658:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d004      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x3f6>
 800a660:	f640 71dd 	movw	r1, #4061	; 0xfdd
 800a664:	4868      	ldr	r0, [pc, #416]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a666:	f004 fd2f 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a66a:	68ab      	ldr	r3, [r5, #8]
 800a66c:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800a670:	d004      	beq.n	800a67c <HAL_TIM_ConfigClockSource+0x408>
 800a672:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 800a676:	4864      	ldr	r0, [pc, #400]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a678:	f004 fd26 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a67c:	686b      	ldr	r3, [r5, #4]
 800a67e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a682:	d009      	beq.n	800a698 <HAL_TIM_ConfigClockSource+0x424>
 800a684:	f033 0202 	bics.w	r2, r3, #2
 800a688:	d006      	beq.n	800a698 <HAL_TIM_ConfigClockSource+0x424>
 800a68a:	2b0a      	cmp	r3, #10
 800a68c:	d004      	beq.n	800a698 <HAL_TIM_ConfigClockSource+0x424>
 800a68e:	f640 71e1 	movw	r1, #4065	; 0xfe1
 800a692:	485d      	ldr	r0, [pc, #372]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a694:	f004 fd18 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a698:	68e8      	ldr	r0, [r5, #12]
 800a69a:	280f      	cmp	r0, #15
 800a69c:	d869      	bhi.n	800a772 <HAL_TIM_ConfigClockSource+0x4fe>
      TIM_ETR_SetConfig(htim->Instance, 
 800a69e:	6822      	ldr	r2, [r4, #0]
 800a6a0:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800a6a2:	6891      	ldr	r1, [r2, #8]
 800a6a4:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6a6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800a6aa:	432b      	orrs	r3, r5
 800a6ac:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a6ae:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800a6b2:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800a6b4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a6b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a6ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a6be:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800a6c2:	6093      	str	r3, [r2, #8]
    break;
 800a6c4:	e668      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a6c6:	4a4f      	ldr	r2, [pc, #316]	; (800a804 <HAL_TIM_ConfigClockSource+0x590>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d01b      	beq.n	800a704 <HAL_TIM_ConfigClockSource+0x490>
 800a6cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6d0:	d018      	beq.n	800a704 <HAL_TIM_ConfigClockSource+0x490>
 800a6d2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d014      	beq.n	800a704 <HAL_TIM_ConfigClockSource+0x490>
 800a6da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d010      	beq.n	800a704 <HAL_TIM_ConfigClockSource+0x490>
 800a6e2:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d00c      	beq.n	800a704 <HAL_TIM_ConfigClockSource+0x490>
 800a6ea:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d008      	beq.n	800a704 <HAL_TIM_ConfigClockSource+0x490>
 800a6f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d004      	beq.n	800a704 <HAL_TIM_ConfigClockSource+0x490>
 800a6fa:	f241 0129 	movw	r1, #4137	; 0x1029
 800a6fe:	4842      	ldr	r0, [pc, #264]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a700:	f004 fce2 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a704:	686b      	ldr	r3, [r5, #4]
 800a706:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a70a:	d009      	beq.n	800a720 <HAL_TIM_ConfigClockSource+0x4ac>
 800a70c:	f033 0202 	bics.w	r2, r3, #2
 800a710:	d006      	beq.n	800a720 <HAL_TIM_ConfigClockSource+0x4ac>
 800a712:	2b0a      	cmp	r3, #10
 800a714:	d004      	beq.n	800a720 <HAL_TIM_ConfigClockSource+0x4ac>
 800a716:	f241 012c 	movw	r1, #4140	; 0x102c
 800a71a:	483b      	ldr	r0, [pc, #236]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a71c:	f004 fcd4 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a720:	68ee      	ldr	r6, [r5, #12]
 800a722:	2e0f      	cmp	r6, #15
 800a724:	d82c      	bhi.n	800a780 <HAL_TIM_ConfigClockSource+0x50c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800a726:	6823      	ldr	r3, [r4, #0]
 800a728:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800a72a:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a72c:	6a1d      	ldr	r5, [r3, #32]
 800a72e:	f025 0501 	bic.w	r5, r5, #1
 800a732:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800a734:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a736:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a73a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a73e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800a742:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800a744:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a746:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800a748:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a74a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a74e:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 800a752:	609a      	str	r2, [r3, #8]
 800a754:	e620      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a756:	482c      	ldr	r0, [pc, #176]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a758:	f640 71fc 	movw	r1, #4092	; 0xffc
 800a75c:	f004 fcb4 	bl	800f0c8 <assert_failed>
 800a760:	68e8      	ldr	r0, [r5, #12]
 800a762:	e65b      	b.n	800a41c <HAL_TIM_ConfigClockSource+0x1a8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a764:	f241 010f 	movw	r1, #4111	; 0x100f
 800a768:	4827      	ldr	r0, [pc, #156]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a76a:	f004 fcad 	bl	800f0c8 <assert_failed>
 800a76e:	68ee      	ldr	r6, [r5, #12]
 800a770:	e6f2      	b.n	800a558 <HAL_TIM_ConfigClockSource+0x2e4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a772:	4825      	ldr	r0, [pc, #148]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a774:	f640 71e2 	movw	r1, #4066	; 0xfe2
 800a778:	f004 fca6 	bl	800f0c8 <assert_failed>
 800a77c:	68e8      	ldr	r0, [r5, #12]
 800a77e:	e78e      	b.n	800a69e <HAL_TIM_ConfigClockSource+0x42a>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a780:	f241 012d 	movw	r1, #4141	; 0x102d
 800a784:	4820      	ldr	r0, [pc, #128]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a786:	f004 fc9f 	bl	800f0c8 <assert_failed>
 800a78a:	68ee      	ldr	r6, [r5, #12]
 800a78c:	e7cb      	b.n	800a726 <HAL_TIM_ConfigClockSource+0x4b2>
  switch (sClockSourceConfig->ClockSource)
 800a78e:	2a00      	cmp	r2, #0
 800a790:	f47f ae02 	bne.w	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a794:	4a1b      	ldr	r2, [pc, #108]	; (800a804 <HAL_TIM_ConfigClockSource+0x590>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d01c      	beq.n	800a7d4 <HAL_TIM_ConfigClockSource+0x560>
 800a79a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a79e:	d019      	beq.n	800a7d4 <HAL_TIM_ConfigClockSource+0x560>
 800a7a0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d015      	beq.n	800a7d4 <HAL_TIM_ConfigClockSource+0x560>
 800a7a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d011      	beq.n	800a7d4 <HAL_TIM_ConfigClockSource+0x560>
 800a7b0:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d00d      	beq.n	800a7d4 <HAL_TIM_ConfigClockSource+0x560>
 800a7b8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d009      	beq.n	800a7d4 <HAL_TIM_ConfigClockSource+0x560>
 800a7c0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d005      	beq.n	800a7d4 <HAL_TIM_ConfigClockSource+0x560>
 800a7c8:	f241 0138 	movw	r1, #4152	; 0x1038
 800a7cc:	480e      	ldr	r0, [pc, #56]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a7ce:	f004 fc7b 	bl	800f0c8 <assert_failed>
 800a7d2:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a7d4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a7d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a7da:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800a7de:	609a      	str	r2, [r3, #8]
 800a7e0:	e5da      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a7e2:	f241 011e 	movw	r1, #4126	; 0x101e
 800a7e6:	4808      	ldr	r0, [pc, #32]	; (800a808 <HAL_TIM_ConfigClockSource+0x594>)
 800a7e8:	f004 fc6e 	bl	800f0c8 <assert_failed>
 800a7ec:	68ee      	ldr	r6, [r5, #12]
 800a7ee:	e669      	b.n	800a4c4 <HAL_TIM_ConfigClockSource+0x250>
  switch (sClockSourceConfig->ClockSource)
 800a7f0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800a7f4:	f43f ad9a 	beq.w	800a32c <HAL_TIM_ConfigClockSource+0xb8>
 800a7f8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800a7fc:	f47f adcc 	bne.w	800a398 <HAL_TIM_ConfigClockSource+0x124>
 800a800:	e5d6      	b.n	800a3b0 <HAL_TIM_ConfigClockSource+0x13c>
 800a802:	bf00      	nop
 800a804:	40012c00 	.word	0x40012c00
 800a808:	08015268 	.word	0x08015268

0800a80c <HAL_TIM_SlaveConfigSynchronization>:
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800a80c:	4aad      	ldr	r2, [pc, #692]	; (800aac4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a80e:	6803      	ldr	r3, [r0, #0]
 800a810:	4293      	cmp	r3, r2
{
 800a812:	b570      	push	{r4, r5, r6, lr}
 800a814:	4604      	mov	r4, r0
 800a816:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800a818:	d01b      	beq.n	800a852 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a81a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a81e:	d018      	beq.n	800a852 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a820:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a824:	4293      	cmp	r3, r2
 800a826:	d014      	beq.n	800a852 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a828:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d010      	beq.n	800a852 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a830:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a834:	4293      	cmp	r3, r2
 800a836:	d00c      	beq.n	800a852 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a838:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d008      	beq.n	800a852 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a840:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a844:	4293      	cmp	r3, r2
 800a846:	d004      	beq.n	800a852 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a848:	f241 018f 	movw	r1, #4239	; 0x108f
 800a84c:	489e      	ldr	r0, [pc, #632]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a84e:	f004 fc3b 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800a852:	682b      	ldr	r3, [r5, #0]
 800a854:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800a858:	d007      	beq.n	800a86a <HAL_TIM_SlaveConfigSynchronization+0x5e>
 800a85a:	3b04      	subs	r3, #4
 800a85c:	2b03      	cmp	r3, #3
 800a85e:	d904      	bls.n	800a86a <HAL_TIM_SlaveConfigSynchronization+0x5e>
 800a860:	f241 0190 	movw	r1, #4240	; 0x1090
 800a864:	4898      	ldr	r0, [pc, #608]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a866:	f004 fc2f 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800a86a:	686b      	ldr	r3, [r5, #4]
 800a86c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800a870:	d006      	beq.n	800a880 <HAL_TIM_SlaveConfigSynchronization+0x74>
 800a872:	2b40      	cmp	r3, #64	; 0x40
 800a874:	d004      	beq.n	800a880 <HAL_TIM_SlaveConfigSynchronization+0x74>
 800a876:	f241 0191 	movw	r1, #4241	; 0x1091
 800a87a:	4893      	ldr	r0, [pc, #588]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a87c:	f004 fc24 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(htim);
 800a880:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800a884:	2b01      	cmp	r3, #1
 800a886:	d07a      	beq.n	800a97e <HAL_TIM_SlaveConfigSynchronization+0x172>
  htim->State = HAL_TIM_STATE_BUSY;
 800a888:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 800a88a:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800a88c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a890:	e9d5 1000 	ldrd	r1, r0, [r5]
  tmpsmcr = htim->Instance->SMCR;
 800a894:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a896:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a89a:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a89c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a8a0:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a8a4:	430a      	orrs	r2, r1
  switch (sSlaveConfig->InputTrigger)
 800a8a6:	2830      	cmp	r0, #48	; 0x30
  __HAL_LOCK(htim);
 800a8a8:	f04f 0101 	mov.w	r1, #1
 800a8ac:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 800a8b0:	609a      	str	r2, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800a8b2:	f000 8156 	beq.w	800ab62 <HAL_TIM_SlaveConfigSynchronization+0x356>
 800a8b6:	d94a      	bls.n	800a94e <HAL_TIM_SlaveConfigSynchronization+0x142>
 800a8b8:	2850      	cmp	r0, #80	; 0x50
 800a8ba:	f000 8107 	beq.w	800aacc <HAL_TIM_SlaveConfigSynchronization+0x2c0>
 800a8be:	d960      	bls.n	800a982 <HAL_TIM_SlaveConfigSynchronization+0x176>
 800a8c0:	2860      	cmp	r0, #96	; 0x60
 800a8c2:	f000 80ba 	beq.w	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x22e>
 800a8c6:	2870      	cmp	r0, #112	; 0x70
 800a8c8:	d149      	bne.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800a8ca:	4a7e      	ldr	r2, [pc, #504]	; (800aac4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d017      	beq.n	800a900 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a8d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8d4:	d014      	beq.n	800a900 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a8d6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d010      	beq.n	800a900 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a8de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d00c      	beq.n	800a900 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a8e6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d008      	beq.n	800a900 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a8ee:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d004      	beq.n	800a900 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a8f6:	f241 31b7 	movw	r1, #5047	; 0x13b7
 800a8fa:	4873      	ldr	r0, [pc, #460]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a8fc:	f004 fbe4 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800a900:	68eb      	ldr	r3, [r5, #12]
 800a902:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800a906:	d004      	beq.n	800a912 <HAL_TIM_SlaveConfigSynchronization+0x106>
 800a908:	f241 31b8 	movw	r1, #5048	; 0x13b8
 800a90c:	486e      	ldr	r0, [pc, #440]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a90e:	f004 fbdb 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800a912:	68ab      	ldr	r3, [r5, #8]
 800a914:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a918:	d009      	beq.n	800a92e <HAL_TIM_SlaveConfigSynchronization+0x122>
 800a91a:	f033 0202 	bics.w	r2, r3, #2
 800a91e:	d006      	beq.n	800a92e <HAL_TIM_SlaveConfigSynchronization+0x122>
 800a920:	2b0a      	cmp	r3, #10
 800a922:	d004      	beq.n	800a92e <HAL_TIM_SlaveConfigSynchronization+0x122>
 800a924:	f241 31b9 	movw	r1, #5049	; 0x13b9
 800a928:	4867      	ldr	r0, [pc, #412]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a92a:	f004 fbcd 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800a92e:	6928      	ldr	r0, [r5, #16]
 800a930:	280f      	cmp	r0, #15
 800a932:	f200 819c 	bhi.w	800ac6e <HAL_TIM_SlaveConfigSynchronization+0x462>
      TIM_ETR_SetConfig(htim->Instance, 
 800a936:	6823      	ldr	r3, [r4, #0]
 800a938:	68ea      	ldr	r2, [r5, #12]
  tmpsmcr = TIMx->SMCR;
 800a93a:	6899      	ldr	r1, [r3, #8]
 800a93c:	68ad      	ldr	r5, [r5, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a93e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800a942:	432a      	orrs	r2, r5
 800a944:	430a      	orrs	r2, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a946:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800a94a:	609a      	str	r2, [r3, #8]
 800a94c:	e007      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
  switch (sSlaveConfig->InputTrigger)
 800a94e:	2810      	cmp	r0, #16
 800a950:	d052      	beq.n	800a9f8 <HAL_TIM_SlaveConfigSynchronization+0x1ec>
 800a952:	2820      	cmp	r0, #32
 800a954:	f000 8155 	beq.w	800ac02 <HAL_TIM_SlaveConfigSynchronization+0x3f6>
 800a958:	2800      	cmp	r0, #0
 800a95a:	f000 812a 	beq.w	800abb2 <HAL_TIM_SlaveConfigSynchronization+0x3a6>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a95e:	68da      	ldr	r2, [r3, #12]
 800a960:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a964:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a966:	68da      	ldr	r2, [r3, #12]
  __HAL_UNLOCK(htim);  
 800a968:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 800a96a:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a96c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a970:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 800a972:	4608      	mov	r0, r1
  htim->State = HAL_TIM_STATE_READY;
 800a974:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);  
 800a978:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
} 
 800a97c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800a97e:	2002      	movs	r0, #2
} 
 800a980:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 800a982:	2840      	cmp	r0, #64	; 0x40
 800a984:	d1eb      	bne.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800a986:	4a4f      	ldr	r2, [pc, #316]	; (800aac4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a988:	4293      	cmp	r3, r2
 800a98a:	d023      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a98c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a990:	d020      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a992:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a996:	4293      	cmp	r3, r2
 800a998:	d01c      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a99a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d018      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a9a2:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d014      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a9aa:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d010      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a9b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d00c      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a9ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d008      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a9c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d004      	beq.n	800a9d4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a9ca:	f241 31c6 	movw	r1, #5062	; 0x13c6
 800a9ce:	483e      	ldr	r0, [pc, #248]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a9d0:	f004 fb7a 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800a9d4:	6928      	ldr	r0, [r5, #16]
 800a9d6:	280f      	cmp	r0, #15
 800a9d8:	f200 813b 	bhi.w	800ac52 <HAL_TIM_SlaveConfigSynchronization+0x446>
      tmpccer = htim->Instance->CCER;
 800a9dc:	6823      	ldr	r3, [r4, #0]
 800a9de:	6a1d      	ldr	r5, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a9e0:	6a19      	ldr	r1, [r3, #32]
 800a9e2:	f021 0101 	bic.w	r1, r1, #1
 800a9e6:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 800a9e8:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a9ea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a9ee:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800a9f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 800a9f4:	621d      	str	r5, [r3, #32]
 800a9f6:	e7b2      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a9f8:	4a32      	ldr	r2, [pc, #200]	; (800aac4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d0af      	beq.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a9fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa02:	d0ac      	beq.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa04:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d0a8      	beq.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d0a4      	beq.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa14:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d0a0      	beq.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa1c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d09c      	beq.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa24:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d098      	beq.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa2c:	f241 31ff 	movw	r1, #5119	; 0x13ff
 800aa30:	4825      	ldr	r0, [pc, #148]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800aa32:	f004 fb49 	bl	800f0c8 <assert_failed>
 800aa36:	6823      	ldr	r3, [r4, #0]
 800aa38:	e791      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800aa3a:	4a22      	ldr	r2, [pc, #136]	; (800aac4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d01b      	beq.n	800aa78 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800aa40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa44:	d018      	beq.n	800aa78 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800aa46:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d014      	beq.n	800aa78 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800aa4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d010      	beq.n	800aa78 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800aa56:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d00c      	beq.n	800aa78 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800aa5e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800aa62:	4293      	cmp	r3, r2
 800aa64:	d008      	beq.n	800aa78 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800aa66:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d004      	beq.n	800aa78 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800aa6e:	f241 31ea 	movw	r1, #5098	; 0x13ea
 800aa72:	4815      	ldr	r0, [pc, #84]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800aa74:	f004 fb28 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800aa78:	68ab      	ldr	r3, [r5, #8]
 800aa7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa7e:	d009      	beq.n	800aa94 <HAL_TIM_SlaveConfigSynchronization+0x288>
 800aa80:	f033 0202 	bics.w	r2, r3, #2
 800aa84:	d006      	beq.n	800aa94 <HAL_TIM_SlaveConfigSynchronization+0x288>
 800aa86:	2b0a      	cmp	r3, #10
 800aa88:	d004      	beq.n	800aa94 <HAL_TIM_SlaveConfigSynchronization+0x288>
 800aa8a:	f241 31eb 	movw	r1, #5099	; 0x13eb
 800aa8e:	480e      	ldr	r0, [pc, #56]	; (800aac8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800aa90:	f004 fb1a 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800aa94:	692e      	ldr	r6, [r5, #16]
 800aa96:	2e0f      	cmp	r6, #15
 800aa98:	f200 80e2 	bhi.w	800ac60 <HAL_TIM_SlaveConfigSynchronization+0x454>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	68ad      	ldr	r5, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aaa0:	6a18      	ldr	r0, [r3, #32]
 800aaa2:	f020 0010 	bic.w	r0, r0, #16
 800aaa6:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aaa8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800aaaa:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aaac:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aab0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aab4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800aab8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800aabc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800aabe:	621a      	str	r2, [r3, #32]
 800aac0:	e74d      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aac2:	bf00      	nop
 800aac4:	40012c00 	.word	0x40012c00
 800aac8:	08015268 	.word	0x08015268
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800aacc:	4a6f      	ldr	r2, [pc, #444]	; (800ac8c <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d023      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aad6:	d020      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aad8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800aadc:	4293      	cmp	r3, r2
 800aade:	d01c      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aae0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d018      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aae8:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d014      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aaf0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d010      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aaf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d00c      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800ab00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d008      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800ab08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d004      	beq.n	800ab1a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800ab10:	f241 31dc 	movw	r1, #5084	; 0x13dc
 800ab14:	485e      	ldr	r0, [pc, #376]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ab16:	f004 fad7 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800ab1a:	68ab      	ldr	r3, [r5, #8]
 800ab1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab20:	d009      	beq.n	800ab36 <HAL_TIM_SlaveConfigSynchronization+0x32a>
 800ab22:	f033 0202 	bics.w	r2, r3, #2
 800ab26:	d006      	beq.n	800ab36 <HAL_TIM_SlaveConfigSynchronization+0x32a>
 800ab28:	2b0a      	cmp	r3, #10
 800ab2a:	d004      	beq.n	800ab36 <HAL_TIM_SlaveConfigSynchronization+0x32a>
 800ab2c:	f241 31dd 	movw	r1, #5085	; 0x13dd
 800ab30:	4857      	ldr	r0, [pc, #348]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ab32:	f004 fac9 	bl	800f0c8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ab36:	692e      	ldr	r6, [r5, #16]
 800ab38:	2e0f      	cmp	r6, #15
 800ab3a:	f200 809f 	bhi.w	800ac7c <HAL_TIM_SlaveConfigSynchronization+0x470>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ab3e:	6823      	ldr	r3, [r4, #0]
 800ab40:	68a9      	ldr	r1, [r5, #8]
  tmpccer = TIMx->CCER;
 800ab42:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab44:	6a1d      	ldr	r5, [r3, #32]
 800ab46:	f025 0501 	bic.w	r5, r5, #1
 800ab4a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800ab4c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ab4e:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ab52:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 800ab56:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ab58:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800ab5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab5e:	6219      	str	r1, [r3, #32]
 800ab60:	e6fd      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ab62:	4a4a      	ldr	r2, [pc, #296]	; (800ac8c <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	f43f aefa 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab6e:	f43f aef6 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab72:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800ab76:	4293      	cmp	r3, r2
 800ab78:	f43f aef1 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab7c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ab80:	4293      	cmp	r3, r2
 800ab82:	f43f aeec 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab86:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	f43f aee7 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab90:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800ab94:	4293      	cmp	r3, r2
 800ab96:	f43f aee2 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab9a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	f43f aedd 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aba4:	f241 410d 	movw	r1, #5133	; 0x140d
 800aba8:	4839      	ldr	r0, [pc, #228]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800abaa:	f004 fa8d 	bl	800f0c8 <assert_failed>
 800abae:	6823      	ldr	r3, [r4, #0]
 800abb0:	e6d5      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800abb2:	4a36      	ldr	r2, [pc, #216]	; (800ac8c <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	f43f aed2 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800abba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abbe:	f43f aece 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800abc2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800abc6:	4293      	cmp	r3, r2
 800abc8:	f43f aec9 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800abcc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800abd0:	4293      	cmp	r3, r2
 800abd2:	f43f aec4 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800abd6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800abda:	4293      	cmp	r3, r2
 800abdc:	f43f aebf 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800abe0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800abe4:	4293      	cmp	r3, r2
 800abe6:	f43f aeba 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800abea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800abee:	4293      	cmp	r3, r2
 800abf0:	f43f aeb5 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800abf4:	f241 31f8 	movw	r1, #5112	; 0x13f8
 800abf8:	4825      	ldr	r0, [pc, #148]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800abfa:	f004 fa65 	bl	800f0c8 <assert_failed>
 800abfe:	6823      	ldr	r3, [r4, #0]
 800ac00:	e6ad      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ac02:	4a22      	ldr	r2, [pc, #136]	; (800ac8c <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	f43f aeaa 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ac0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac0e:	f43f aea6 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ac12:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800ac16:	4293      	cmp	r3, r2
 800ac18:	f43f aea1 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ac1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ac20:	4293      	cmp	r3, r2
 800ac22:	f43f ae9c 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ac26:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	f43f ae97 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ac30:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800ac34:	4293      	cmp	r3, r2
 800ac36:	f43f ae92 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ac3a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	f43f ae8d 	beq.w	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ac44:	f241 4106 	movw	r1, #5126	; 0x1406
 800ac48:	4811      	ldr	r0, [pc, #68]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ac4a:	f004 fa3d 	bl	800f0c8 <assert_failed>
 800ac4e:	6823      	ldr	r3, [r4, #0]
 800ac50:	e685      	b.n	800a95e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ac52:	480f      	ldr	r0, [pc, #60]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ac54:	f241 31c7 	movw	r1, #5063	; 0x13c7
 800ac58:	f004 fa36 	bl	800f0c8 <assert_failed>
 800ac5c:	6928      	ldr	r0, [r5, #16]
 800ac5e:	e6bd      	b.n	800a9dc <HAL_TIM_SlaveConfigSynchronization+0x1d0>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ac60:	f241 31ec 	movw	r1, #5100	; 0x13ec
 800ac64:	480a      	ldr	r0, [pc, #40]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ac66:	f004 fa2f 	bl	800f0c8 <assert_failed>
 800ac6a:	692e      	ldr	r6, [r5, #16]
 800ac6c:	e716      	b.n	800aa9c <HAL_TIM_SlaveConfigSynchronization+0x290>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ac6e:	4808      	ldr	r0, [pc, #32]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ac70:	f241 31ba 	movw	r1, #5050	; 0x13ba
 800ac74:	f004 fa28 	bl	800f0c8 <assert_failed>
 800ac78:	6928      	ldr	r0, [r5, #16]
 800ac7a:	e65c      	b.n	800a936 <HAL_TIM_SlaveConfigSynchronization+0x12a>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ac7c:	f241 31de 	movw	r1, #5086	; 0x13de
 800ac80:	4803      	ldr	r0, [pc, #12]	; (800ac90 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ac82:	f004 fa21 	bl	800f0c8 <assert_failed>
 800ac86:	692e      	ldr	r6, [r5, #16]
 800ac88:	e759      	b.n	800ab3e <HAL_TIM_SlaveConfigSynchronization+0x332>
 800ac8a:	bf00      	nop
 800ac8c:	40012c00 	.word	0x40012c00
 800ac90:	08015268 	.word	0x08015268

0800ac94 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac94:	6a02      	ldr	r2, [r0, #32]
{
 800ac96:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac9a:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac9c:	f022 0201 	bic.w	r2, r2, #1
  tmpccer |= OC_Config->OCPolarity;
 800aca0:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800aca2:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aca4:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800aca6:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800aca8:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800acac:	69a3      	ldr	r3, [r4, #24]
{
 800acae:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800acb0:	4943      	ldr	r1, [pc, #268]	; (800adc0 <TIM_OC1_SetConfig+0x12c>)
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800acb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 800acb6:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800acba:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800acbe:	428c      	cmp	r4, r1
  tmpccer |= OC_Config->OCPolarity;
 800acc0:	ea45 0500 	orr.w	r5, r5, r0
  tmpccmrx |= OC_Config->OCMode;
 800acc4:	ea46 0603 	orr.w	r6, r6, r3
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800acc8:	d043      	beq.n	800ad52 <TIM_OC1_SetConfig+0xbe>
 800acca:	4b3e      	ldr	r3, [pc, #248]	; (800adc4 <TIM_OC1_SetConfig+0x130>)
 800accc:	429c      	cmp	r4, r3
 800acce:	d00f      	beq.n	800acf0 <TIM_OC1_SetConfig+0x5c>
 800acd0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800acd4:	429c      	cmp	r4, r3
 800acd6:	d00b      	beq.n	800acf0 <TIM_OC1_SetConfig+0x5c>
 800acd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acdc:	429c      	cmp	r4, r3
 800acde:	d007      	beq.n	800acf0 <TIM_OC1_SetConfig+0x5c>
 800ace0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ace4:	429c      	cmp	r4, r3
 800ace6:	d003      	beq.n	800acf0 <TIM_OC1_SetConfig+0x5c>
 800ace8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acec:	429c      	cmp	r4, r3
 800acee:	d128      	bne.n	800ad42 <TIM_OC1_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f025 0908 	bic.w	r9, r5, #8
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d152      	bne.n	800ada0 <TIM_OC1_SetConfig+0x10c>
    tmpccer &= ~TIM_CCER_CC1NE;
 800acfa:	f025 050c 	bic.w	r5, r5, #12
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800acfe:	4b31      	ldr	r3, [pc, #196]	; (800adc4 <TIM_OC1_SetConfig+0x130>)
 800ad00:	429c      	cmp	r4, r3
 800ad02:	d00f      	beq.n	800ad24 <TIM_OC1_SetConfig+0x90>
 800ad04:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800ad08:	429c      	cmp	r4, r3
 800ad0a:	d00b      	beq.n	800ad24 <TIM_OC1_SetConfig+0x90>
 800ad0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad10:	429c      	cmp	r4, r3
 800ad12:	d007      	beq.n	800ad24 <TIM_OC1_SetConfig+0x90>
 800ad14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad18:	429c      	cmp	r4, r3
 800ad1a:	d003      	beq.n	800ad24 <TIM_OC1_SetConfig+0x90>
 800ad1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad20:	429c      	cmp	r4, r3
 800ad22:	d10e      	bne.n	800ad42 <TIM_OC1_SetConfig+0xae>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ad2a:	d129      	bne.n	800ad80 <TIM_OC1_SetConfig+0xec>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ad32:	d12e      	bne.n	800ad92 <TIM_OC1_SetConfig+0xfe>
 800ad34:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad36:	f428 7840 	bic.w	r8, r8, #768	; 0x300
 800ad3a:	ea48 0802 	orr.w	r8, r8, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad3e:	ea43 0808 	orr.w	r8, r3, r8
  TIMx->CCR1 = OC_Config->Pulse;
 800ad42:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800ad44:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ad48:	61a6      	str	r6, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800ad4a:	6363      	str	r3, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 800ad4c:	6225      	str	r5, [r4, #32]
} 
 800ad4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	f025 0908 	bic.w	r9, r5, #8
 800ad58:	b373      	cbz	r3, 800adb8 <TIM_OC1_SetConfig+0x124>
 800ad5a:	2b08      	cmp	r3, #8
 800ad5c:	d027      	beq.n	800adae <TIM_OC1_SetConfig+0x11a>
 800ad5e:	f241 219b 	movw	r1, #4763	; 0x129b
 800ad62:	4819      	ldr	r0, [pc, #100]	; (800adc8 <TIM_OC1_SetConfig+0x134>)
 800ad64:	f004 f9b0 	bl	800f0c8 <assert_failed>
    tmpccer |= OC_Config->OCNPolarity;
 800ad68:	68fd      	ldr	r5, [r7, #12]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ad6a:	4b15      	ldr	r3, [pc, #84]	; (800adc0 <TIM_OC1_SetConfig+0x12c>)
    tmpccer |= OC_Config->OCNPolarity;
 800ad6c:	ea49 0505 	orr.w	r5, r9, r5
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ad70:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 800ad72:	f025 0504 	bic.w	r5, r5, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ad76:	d1c2      	bne.n	800acfe <TIM_OC1_SetConfig+0x6a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ad78:	69bb      	ldr	r3, [r7, #24]
 800ad7a:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ad7e:	d0d5      	beq.n	800ad2c <TIM_OC1_SetConfig+0x98>
 800ad80:	f241 21a8 	movw	r1, #4776	; 0x12a8
 800ad84:	4810      	ldr	r0, [pc, #64]	; (800adc8 <TIM_OC1_SetConfig+0x134>)
 800ad86:	f004 f99f 	bl	800f0c8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ad90:	d0d0      	beq.n	800ad34 <TIM_OC1_SetConfig+0xa0>
 800ad92:	f241 21a9 	movw	r1, #4777	; 0x12a9
 800ad96:	480c      	ldr	r0, [pc, #48]	; (800adc8 <TIM_OC1_SetConfig+0x134>)
 800ad98:	f004 f996 	bl	800f0c8 <assert_failed>
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	e7c9      	b.n	800ad34 <TIM_OC1_SetConfig+0xa0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ada0:	2b08      	cmp	r3, #8
 800ada2:	d1dc      	bne.n	800ad5e <TIM_OC1_SetConfig+0xca>
 800ada4:	f025 050c 	bic.w	r5, r5, #12
    tmpccer &= ~TIM_CCER_CC1NE;
 800ada8:	f045 0508 	orr.w	r5, r5, #8
 800adac:	e7a7      	b.n	800acfe <TIM_OC1_SetConfig+0x6a>
 800adae:	f025 050c 	bic.w	r5, r5, #12
 800adb2:	f045 0508 	orr.w	r5, r5, #8
 800adb6:	e7b5      	b.n	800ad24 <TIM_OC1_SetConfig+0x90>
 800adb8:	f025 050c 	bic.w	r5, r5, #12
 800adbc:	e7b2      	b.n	800ad24 <TIM_OC1_SetConfig+0x90>
 800adbe:	bf00      	nop
 800adc0:	40012c00 	.word	0x40012c00
 800adc4:	40013400 	.word	0x40013400
 800adc8:	08015268 	.word	0x08015268

0800adcc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800adcc:	6a02      	ldr	r2, [r0, #32]
{
 800adce:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800add2:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800add4:	f022 0210 	bic.w	r2, r2, #16
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800add8:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adda:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800addc:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800adde:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800ade0:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800ade4:	69a3      	ldr	r3, [r4, #24]
{
 800ade6:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ade8:	493d      	ldr	r1, [pc, #244]	; (800aee0 <TIM_OC2_SetConfig+0x114>)
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800adea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800adee:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800adf2:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800adf6:	428c      	cmp	r4, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800adf8:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adfc:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ae00:	d037      	beq.n	800ae72 <TIM_OC2_SetConfig+0xa6>
 800ae02:	4b38      	ldr	r3, [pc, #224]	; (800aee4 <TIM_OC2_SetConfig+0x118>)
 800ae04:	429c      	cmp	r4, r3
 800ae06:	d013      	beq.n	800ae30 <TIM_OC2_SetConfig+0x64>
 800ae08:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800ae0c:	429c      	cmp	r4, r3
 800ae0e:	d00f      	beq.n	800ae30 <TIM_OC2_SetConfig+0x64>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ae10:	4b35      	ldr	r3, [pc, #212]	; (800aee8 <TIM_OC2_SetConfig+0x11c>)
 800ae12:	429c      	cmp	r4, r3
 800ae14:	d016      	beq.n	800ae44 <TIM_OC2_SetConfig+0x78>
 800ae16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae1a:	429c      	cmp	r4, r3
 800ae1c:	d012      	beq.n	800ae44 <TIM_OC2_SetConfig+0x78>
 800ae1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae22:	429c      	cmp	r4, r3
 800ae24:	d00e      	beq.n	800ae44 <TIM_OC2_SetConfig+0x78>
 800ae26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae2a:	429c      	cmp	r4, r3
 800ae2c:	d119      	bne.n	800ae62 <TIM_OC2_SetConfig+0x96>
 800ae2e:	e009      	b.n	800ae44 <TIM_OC2_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f025 0980 	bic.w	r9, r5, #128	; 0x80
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d147      	bne.n	800aeca <TIM_OC2_SetConfig+0xfe>
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae3a:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ae3e:	4b29      	ldr	r3, [pc, #164]	; (800aee4 <TIM_OC2_SetConfig+0x118>)
 800ae40:	429c      	cmp	r4, r3
 800ae42:	d1e5      	bne.n	800ae10 <TIM_OC2_SetConfig+0x44>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ae44:	69bb      	ldr	r3, [r7, #24]
 800ae46:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ae4a:	d120      	bne.n	800ae8e <TIM_OC2_SetConfig+0xc2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ae52:	d125      	bne.n	800aea0 <TIM_OC2_SetConfig+0xd4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae54:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae56:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
 800ae5a:	ea48 0882 	orr.w	r8, r8, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae5e:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800ae62:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800ae64:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ae68:	61a6      	str	r6, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800ae6a:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 800ae6c:	6225      	str	r5, [r4, #32]
}
 800ae6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f025 0980 	bic.w	r9, r5, #128	; 0x80
 800ae78:	b373      	cbz	r3, 800aed8 <TIM_OC2_SetConfig+0x10c>
 800ae7a:	2b08      	cmp	r3, #8
 800ae7c:	d117      	bne.n	800aeae <TIM_OC2_SetConfig+0xe2>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ae7e:	69bb      	ldr	r3, [r7, #24]
 800ae80:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 800ae84:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae88:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ae8c:	d0de      	beq.n	800ae4c <TIM_OC2_SetConfig+0x80>
 800ae8e:	f241 21f3 	movw	r1, #4851	; 0x12f3
 800ae92:	4816      	ldr	r0, [pc, #88]	; (800aeec <TIM_OC2_SetConfig+0x120>)
 800ae94:	f004 f918 	bl	800f0c8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ae9e:	d0d9      	beq.n	800ae54 <TIM_OC2_SetConfig+0x88>
 800aea0:	f241 21f4 	movw	r1, #4852	; 0x12f4
 800aea4:	4811      	ldr	r0, [pc, #68]	; (800aeec <TIM_OC2_SetConfig+0x120>)
 800aea6:	f004 f90f 	bl	800f0c8 <assert_failed>
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	e7d2      	b.n	800ae54 <TIM_OC2_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800aeae:	f241 21e5 	movw	r1, #4837	; 0x12e5
 800aeb2:	480e      	ldr	r0, [pc, #56]	; (800aeec <TIM_OC2_SetConfig+0x120>)
 800aeb4:	f004 f908 	bl	800f0c8 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aeb8:	68fd      	ldr	r5, [r7, #12]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800aeba:	4b09      	ldr	r3, [pc, #36]	; (800aee0 <TIM_OC2_SetConfig+0x114>)
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aebc:	ea49 1505 	orr.w	r5, r9, r5, lsl #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800aec0:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC2NE;
 800aec2:	f025 0540 	bic.w	r5, r5, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800aec6:	d0bd      	beq.n	800ae44 <TIM_OC2_SetConfig+0x78>
 800aec8:	e7b9      	b.n	800ae3e <TIM_OC2_SetConfig+0x72>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800aeca:	2b08      	cmp	r3, #8
 800aecc:	d1ef      	bne.n	800aeae <TIM_OC2_SetConfig+0xe2>
 800aece:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
    tmpccer &= ~TIM_CCER_CC2NE;
 800aed2:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800aed6:	e7b2      	b.n	800ae3e <TIM_OC2_SetConfig+0x72>
 800aed8:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 800aedc:	e7b2      	b.n	800ae44 <TIM_OC2_SetConfig+0x78>
 800aede:	bf00      	nop
 800aee0:	40012c00 	.word	0x40012c00
 800aee4:	40013400 	.word	0x40013400
 800aee8:	40014000 	.word	0x40014000
 800aeec:	08015268 	.word	0x08015268

0800aef0 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aef0:	6a02      	ldr	r2, [r0, #32]
{
 800aef2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aef6:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aef8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aefc:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800aefe:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800af00:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800af02:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800af04:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800af08:	69e3      	ldr	r3, [r4, #28]
{
 800af0a:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af0c:	493d      	ldr	r1, [pc, #244]	; (800b004 <TIM_OC3_SetConfig+0x114>)
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800af0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 800af12:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800af16:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af1a:	428c      	cmp	r4, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af1c:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800af20:	ea46 0603 	orr.w	r6, r6, r3
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af24:	d037      	beq.n	800af96 <TIM_OC3_SetConfig+0xa6>
 800af26:	4b38      	ldr	r3, [pc, #224]	; (800b008 <TIM_OC3_SetConfig+0x118>)
 800af28:	429c      	cmp	r4, r3
 800af2a:	d013      	beq.n	800af54 <TIM_OC3_SetConfig+0x64>
 800af2c:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800af30:	429c      	cmp	r4, r3
 800af32:	d00f      	beq.n	800af54 <TIM_OC3_SetConfig+0x64>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800af34:	4b35      	ldr	r3, [pc, #212]	; (800b00c <TIM_OC3_SetConfig+0x11c>)
 800af36:	429c      	cmp	r4, r3
 800af38:	d016      	beq.n	800af68 <TIM_OC3_SetConfig+0x78>
 800af3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af3e:	429c      	cmp	r4, r3
 800af40:	d012      	beq.n	800af68 <TIM_OC3_SetConfig+0x78>
 800af42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af46:	429c      	cmp	r4, r3
 800af48:	d00e      	beq.n	800af68 <TIM_OC3_SetConfig+0x78>
 800af4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af4e:	429c      	cmp	r4, r3
 800af50:	d119      	bne.n	800af86 <TIM_OC3_SetConfig+0x96>
 800af52:	e009      	b.n	800af68 <TIM_OC3_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f425 6900 	bic.w	r9, r5, #2048	; 0x800
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d147      	bne.n	800afee <TIM_OC3_SetConfig+0xfe>
    tmpccer &= ~TIM_CCER_CC3NE;
 800af5e:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800af62:	4b29      	ldr	r3, [pc, #164]	; (800b008 <TIM_OC3_SetConfig+0x118>)
 800af64:	429c      	cmp	r4, r3
 800af66:	d1e5      	bne.n	800af34 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800af68:	69bb      	ldr	r3, [r7, #24]
 800af6a:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800af6e:	d120      	bne.n	800afb2 <TIM_OC3_SetConfig+0xc2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800af76:	d125      	bne.n	800afc4 <TIM_OC3_SetConfig+0xd4>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af78:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af7a:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
 800af7e:	ea48 1802 	orr.w	r8, r8, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af82:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
  TIMx->CCR3 = OC_Config->Pulse;
 800af86:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800af88:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800af8c:	61e6      	str	r6, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800af8e:	63e3      	str	r3, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 800af90:	6225      	str	r5, [r4, #32]
}
 800af92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f425 6900 	bic.w	r9, r5, #2048	; 0x800
 800af9c:	b373      	cbz	r3, 800affc <TIM_OC3_SetConfig+0x10c>
 800af9e:	2b08      	cmp	r3, #8
 800afa0:	d117      	bne.n	800afd2 <TIM_OC3_SetConfig+0xe2>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800afa2:	69bb      	ldr	r3, [r7, #24]
 800afa4:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
 800afa8:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800afac:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800afb0:	d0de      	beq.n	800af70 <TIM_OC3_SetConfig+0x80>
 800afb2:	f241 3141 	movw	r1, #4929	; 0x1341
 800afb6:	4816      	ldr	r0, [pc, #88]	; (800b010 <TIM_OC3_SetConfig+0x120>)
 800afb8:	f004 f886 	bl	800f0c8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800afc2:	d0d9      	beq.n	800af78 <TIM_OC3_SetConfig+0x88>
 800afc4:	f241 3142 	movw	r1, #4930	; 0x1342
 800afc8:	4811      	ldr	r0, [pc, #68]	; (800b010 <TIM_OC3_SetConfig+0x120>)
 800afca:	f004 f87d 	bl	800f0c8 <assert_failed>
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	e7d2      	b.n	800af78 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800afd2:	f241 3134 	movw	r1, #4916	; 0x1334
 800afd6:	480e      	ldr	r0, [pc, #56]	; (800b010 <TIM_OC3_SetConfig+0x120>)
 800afd8:	f004 f876 	bl	800f0c8 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800afdc:	68fd      	ldr	r5, [r7, #12]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800afde:	4b09      	ldr	r3, [pc, #36]	; (800b004 <TIM_OC3_SetConfig+0x114>)
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800afe0:	ea49 2505 	orr.w	r5, r9, r5, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800afe4:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC3NE;
 800afe6:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800afea:	d0bd      	beq.n	800af68 <TIM_OC3_SetConfig+0x78>
 800afec:	e7b9      	b.n	800af62 <TIM_OC3_SetConfig+0x72>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800afee:	2b08      	cmp	r3, #8
 800aff0:	d1ef      	bne.n	800afd2 <TIM_OC3_SetConfig+0xe2>
 800aff2:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpccer &= ~TIM_CCER_CC3NE;
 800aff6:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 800affa:	e7b2      	b.n	800af62 <TIM_OC3_SetConfig+0x72>
 800affc:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
 800b000:	e7b2      	b.n	800af68 <TIM_OC3_SetConfig+0x78>
 800b002:	bf00      	nop
 800b004:	40012c00 	.word	0x40012c00
 800b008:	40013400 	.word	0x40013400
 800b00c:	40014000 	.word	0x40014000
 800b010:	08015268 	.word	0x08015268

0800b014 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b014:	6a02      	ldr	r2, [r0, #32]
{
 800b016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b01a:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b01c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b020:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b022:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b024:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800b026:	6a26      	ldr	r6, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800b028:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800b02a:	69e3      	ldr	r3, [r4, #28]
{
 800b02c:	4688      	mov	r8, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b02e:	491c      	ldr	r1, [pc, #112]	; (800b0a0 <TIM_OC4_SetConfig+0x8c>)
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b030:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 800b034:	f426 5600 	bic.w	r6, r6, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b038:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b03c:	428c      	cmp	r4, r1
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b03e:	ea46 3600 	orr.w	r6, r6, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b042:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b046:	d012      	beq.n	800b06e <TIM_OC4_SetConfig+0x5a>
 800b048:	4b16      	ldr	r3, [pc, #88]	; (800b0a4 <TIM_OC4_SetConfig+0x90>)
 800b04a:	429c      	cmp	r4, r3
 800b04c:	d00f      	beq.n	800b06e <TIM_OC4_SetConfig+0x5a>
 800b04e:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b052:	429c      	cmp	r4, r3
 800b054:	d00b      	beq.n	800b06e <TIM_OC4_SetConfig+0x5a>
 800b056:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b05a:	429c      	cmp	r4, r3
 800b05c:	d007      	beq.n	800b06e <TIM_OC4_SetConfig+0x5a>
 800b05e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b062:	429c      	cmp	r4, r3
 800b064:	d003      	beq.n	800b06e <TIM_OC4_SetConfig+0x5a>
 800b066:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b06a:	429c      	cmp	r4, r3
 800b06c:	d108      	bne.n	800b080 <TIM_OC4_SetConfig+0x6c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b06e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800b072:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b076:	d10b      	bne.n	800b090 <TIM_OC4_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b078:	f427 4780 	bic.w	r7, r7, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b07c:	ea47 1783 	orr.w	r7, r7, r3, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 800b080:	f8d8 3004 	ldr.w	r3, [r8, #4]
  TIMx->CR2 = tmpcr2;
 800b084:	6067      	str	r7, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800b086:	61e5      	str	r5, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800b088:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 800b08a:	6226      	str	r6, [r4, #32]
}
 800b08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b090:	f241 3182 	movw	r1, #4994	; 0x1382
 800b094:	4804      	ldr	r0, [pc, #16]	; (800b0a8 <TIM_OC4_SetConfig+0x94>)
 800b096:	f004 f817 	bl	800f0c8 <assert_failed>
 800b09a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800b09e:	e7eb      	b.n	800b078 <TIM_OC4_SetConfig+0x64>
 800b0a0:	40012c00 	.word	0x40012c00
 800b0a4:	40013400 	.word	0x40013400
 800b0a8:	08015268 	.word	0x08015268

0800b0ac <TIM_CCxChannelCmd>:
{
 800b0ac:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 800b0ae:	4b24      	ldr	r3, [pc, #144]	; (800b140 <TIM_CCxChannelCmd+0x94>)
 800b0b0:	4298      	cmp	r0, r3
{
 800b0b2:	b083      	sub	sp, #12
 800b0b4:	4604      	mov	r4, r0
 800b0b6:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 800b0b8:	d025      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0ba:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b0be:	d022      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0c0:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b0c4:	4298      	cmp	r0, r3
 800b0c6:	d01e      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0cc:	4298      	cmp	r0, r3
 800b0ce:	d01a      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0d0:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b0d4:	4298      	cmp	r0, r3
 800b0d6:	d016      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0d8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b0dc:	4298      	cmp	r0, r3
 800b0de:	d012      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0e4:	4298      	cmp	r0, r3
 800b0e6:	d00e      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0ec:	4298      	cmp	r0, r3
 800b0ee:	d00a      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0f4:	4298      	cmp	r0, r3
 800b0f6:	d006      	beq.n	800b106 <TIM_CCxChannelCmd+0x5a>
 800b0f8:	f241 5173 	movw	r1, #5491	; 0x1573
 800b0fc:	4811      	ldr	r0, [pc, #68]	; (800b144 <TIM_CCxChannelCmd+0x98>)
 800b0fe:	9201      	str	r2, [sp, #4]
 800b100:	f003 ffe2 	bl	800f0c8 <assert_failed>
 800b104:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 800b106:	2d14      	cmp	r5, #20
 800b108:	d90d      	bls.n	800b126 <TIM_CCxChannelCmd+0x7a>
 800b10a:	2d3c      	cmp	r5, #60	; 0x3c
 800b10c:	d10f      	bne.n	800b12e <TIM_CCxChannelCmd+0x82>
  TIMx->CCER &= ~tmp;
 800b10e:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800b110:	2101      	movs	r1, #1
 800b112:	40a9      	lsls	r1, r5
  TIMx->CCER &= ~tmp;
 800b114:	ea23 0301 	bic.w	r3, r3, r1
 800b118:	6223      	str	r3, [r4, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800b11a:	6a23      	ldr	r3, [r4, #32]
 800b11c:	40aa      	lsls	r2, r5
 800b11e:	431a      	orrs	r2, r3
 800b120:	6222      	str	r2, [r4, #32]
}
 800b122:	b003      	add	sp, #12
 800b124:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800b126:	4b08      	ldr	r3, [pc, #32]	; (800b148 <TIM_CCxChannelCmd+0x9c>)
 800b128:	40eb      	lsrs	r3, r5
 800b12a:	07db      	lsls	r3, r3, #31
 800b12c:	d4ef      	bmi.n	800b10e <TIM_CCxChannelCmd+0x62>
 800b12e:	f241 5174 	movw	r1, #5492	; 0x1574
 800b132:	4804      	ldr	r0, [pc, #16]	; (800b144 <TIM_CCxChannelCmd+0x98>)
 800b134:	9201      	str	r2, [sp, #4]
 800b136:	f003 ffc7 	bl	800f0c8 <assert_failed>
 800b13a:	9a01      	ldr	r2, [sp, #4]
 800b13c:	e7e7      	b.n	800b10e <TIM_CCxChannelCmd+0x62>
 800b13e:	bf00      	nop
 800b140:	40012c00 	.word	0x40012c00
 800b144:	08015268 	.word	0x08015268
 800b148:	00111111 	.word	0x00111111

0800b14c <HAL_TIM_OC_ConfigChannel>:
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef* sConfig,
                                           uint32_t Channel)
{  
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b14c:	2a14      	cmp	r2, #20
{  
 800b14e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b152:	4615      	mov	r5, r2
 800b154:	4604      	mov	r4, r0
 800b156:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b158:	d966      	bls.n	800b228 <HAL_TIM_OC_ConfigChannel+0xdc>
 800b15a:	2a3c      	cmp	r2, #60	; 0x3c
 800b15c:	d168      	bne.n	800b230 <HAL_TIM_OC_ConfigChannel+0xe4>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800b15e:	6833      	ldr	r3, [r6, #0]
 800b160:	f023 0210 	bic.w	r2, r3, #16
 800b164:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800b168:	d009      	beq.n	800b17e <HAL_TIM_OC_ConfigChannel+0x32>
 800b16a:	2a40      	cmp	r2, #64	; 0x40
 800b16c:	d007      	beq.n	800b17e <HAL_TIM_OC_ConfigChannel+0x32>
 800b16e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800b172:	d004      	beq.n	800b17e <HAL_TIM_OC_ConfigChannel+0x32>
 800b174:	f240 6123 	movw	r1, #1571	; 0x623
 800b178:	48a0      	ldr	r0, [pc, #640]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b17a:	f003 ffa5 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800b17e:	68b3      	ldr	r3, [r6, #8]
 800b180:	f033 0302 	bics.w	r3, r3, #2
 800b184:	d004      	beq.n	800b190 <HAL_TIM_OC_ConfigChannel+0x44>
 800b186:	f240 6124 	movw	r1, #1572	; 0x624
 800b18a:	489c      	ldr	r0, [pc, #624]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b18c:	f003 ff9c 	bl	800f0c8 <assert_failed>
  
  /* Check input state */
  __HAL_LOCK(htim); 
 800b190:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800b194:	2b01      	cmp	r3, #1
 800b196:	f000 812d 	beq.w	800b3f4 <HAL_TIM_OC_ConfigChannel+0x2a8>
 800b19a:	2201      	movs	r2, #1
  
  htim->State = HAL_TIM_STATE_BUSY;
 800b19c:	2302      	movs	r3, #2
  __HAL_LOCK(htim); 
 800b19e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800b1a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  
  switch (Channel)
 800b1a6:	2d14      	cmp	r5, #20
 800b1a8:	d836      	bhi.n	800b218 <HAL_TIM_OC_ConfigChannel+0xcc>
 800b1aa:	e8df f005 	tbb	[pc, r5]
 800b1ae:	3547      	.short	0x3547
 800b1b0:	35743535 	.word	0x35743535
 800b1b4:	35993535 	.word	0x35993535
 800b1b8:	35ba3535 	.word	0x35ba3535
 800b1bc:	350b3535 	.word	0x350b3535
 800b1c0:	3535      	.short	0x3535
 800b1c2:	db          	.byte	0xdb
 800b1c3:	00          	.byte	0x00
    break;
    
    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b1c4:	6823      	ldr	r3, [r4, #0]
 800b1c6:	4f8e      	ldr	r7, [pc, #568]	; (800b400 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b1c8:	42bb      	cmp	r3, r7
 800b1ca:	d008      	beq.n	800b1de <HAL_TIM_OC_ConfigChannel+0x92>
 800b1cc:	f8df 8238 	ldr.w	r8, [pc, #568]	; 800b408 <HAL_TIM_OC_ConfigChannel+0x2bc>
 800b1d0:	4543      	cmp	r3, r8
 800b1d2:	d004      	beq.n	800b1de <HAL_TIM_OC_ConfigChannel+0x92>
 800b1d4:	f8df 9238 	ldr.w	r9, [pc, #568]	; 800b410 <HAL_TIM_OC_ConfigChannel+0x2c4>
 800b1d8:	454b      	cmp	r3, r9
 800b1da:	f040 811b 	bne.w	800b414 <HAL_TIM_OC_ConfigChannel+0x2c8>
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b1de:	6a1a      	ldr	r2, [r3, #32]
 800b1e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b1e4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1e6:	6a1f      	ldr	r7, [r3, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800b1e8:	685d      	ldr	r5, [r3, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b1ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b1ec:	68b0      	ldr	r0, [r6, #8]
  tmpccmrx |= OC_Config->OCMode;
 800b1ee:	6831      	ldr	r1, [r6, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b1f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b1f4:	f427 3c00 	bic.w	ip, r7, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b1f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b1fc:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b200:	430a      	orrs	r2, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b202:	6970      	ldr	r0, [r6, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b204:	f425 3180 	bic.w	r1, r5, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b208:	ea41 2500 	orr.w	r5, r1, r0, lsl #8
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b20c:	6871      	ldr	r1, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b20e:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b210:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800b212:	6599      	str	r1, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800b214:	f8c3 c020 	str.w	ip, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 800b218:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 800b21a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b21c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 800b220:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800b224:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b228:	4b76      	ldr	r3, [pc, #472]	; (800b404 <HAL_TIM_OC_ConfigChannel+0x2b8>)
 800b22a:	40d3      	lsrs	r3, r2
 800b22c:	07db      	lsls	r3, r3, #31
 800b22e:	d496      	bmi.n	800b15e <HAL_TIM_OC_ConfigChannel+0x12>
 800b230:	f240 6122 	movw	r1, #1570	; 0x622
 800b234:	4871      	ldr	r0, [pc, #452]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b236:	f003 ff47 	bl	800f0c8 <assert_failed>
 800b23a:	e790      	b.n	800b15e <HAL_TIM_OC_ConfigChannel+0x12>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
 800b23c:	6820      	ldr	r0, [r4, #0]
 800b23e:	4b70      	ldr	r3, [pc, #448]	; (800b400 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b240:	4298      	cmp	r0, r3
 800b242:	d024      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b244:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b248:	d021      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b24a:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b24e:	4298      	cmp	r0, r3
 800b250:	d01d      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b252:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b256:	4298      	cmp	r0, r3
 800b258:	d019      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b25a:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b25e:	4298      	cmp	r0, r3
 800b260:	d015      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b262:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b266:	4298      	cmp	r0, r3
 800b268:	d011      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b26a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b26e:	4298      	cmp	r0, r3
 800b270:	d00d      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b276:	4298      	cmp	r0, r3
 800b278:	d009      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b27a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b27e:	4298      	cmp	r0, r3
 800b280:	d005      	beq.n	800b28e <HAL_TIM_OC_ConfigChannel+0x142>
 800b282:	485e      	ldr	r0, [pc, #376]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b284:	f44f 61c6 	mov.w	r1, #1584	; 0x630
 800b288:	f003 ff1e 	bl	800f0c8 <assert_failed>
 800b28c:	6820      	ldr	r0, [r4, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b28e:	4631      	mov	r1, r6
 800b290:	f7ff fd00 	bl	800ac94 <TIM_OC1_SetConfig>
    break;
 800b294:	e7c0      	b.n	800b218 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
 800b296:	6820      	ldr	r0, [r4, #0]
 800b298:	4b59      	ldr	r3, [pc, #356]	; (800b400 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b29a:	4298      	cmp	r0, r3
 800b29c:	d01c      	beq.n	800b2d8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b29e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b2a2:	d019      	beq.n	800b2d8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b2a4:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b2a8:	4298      	cmp	r0, r3
 800b2aa:	d015      	beq.n	800b2d8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b2ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b2b0:	4298      	cmp	r0, r3
 800b2b2:	d011      	beq.n	800b2d8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b2b4:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b2b8:	4298      	cmp	r0, r3
 800b2ba:	d00d      	beq.n	800b2d8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b2bc:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b2c0:	4298      	cmp	r0, r3
 800b2c2:	d009      	beq.n	800b2d8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b2c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2c8:	4298      	cmp	r0, r3
 800b2ca:	d005      	beq.n	800b2d8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b2cc:	484b      	ldr	r0, [pc, #300]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b2ce:	f240 613a 	movw	r1, #1594	; 0x63a
 800b2d2:	f003 fef9 	bl	800f0c8 <assert_failed>
 800b2d6:	6820      	ldr	r0, [r4, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b2d8:	4631      	mov	r1, r6
 800b2da:	f7ff fd77 	bl	800adcc <TIM_OC2_SetConfig>
    break;
 800b2de:	e79b      	b.n	800b218 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
 800b2e0:	6820      	ldr	r0, [r4, #0]
 800b2e2:	4b47      	ldr	r3, [pc, #284]	; (800b400 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b2e4:	4298      	cmp	r0, r3
 800b2e6:	d018      	beq.n	800b31a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b2e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b2ec:	d015      	beq.n	800b31a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b2ee:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b2f2:	4298      	cmp	r0, r3
 800b2f4:	d011      	beq.n	800b31a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b2f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b2fa:	4298      	cmp	r0, r3
 800b2fc:	d00d      	beq.n	800b31a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b2fe:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b302:	4298      	cmp	r0, r3
 800b304:	d009      	beq.n	800b31a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b306:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b30a:	4298      	cmp	r0, r3
 800b30c:	d005      	beq.n	800b31a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b30e:	483b      	ldr	r0, [pc, #236]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b310:	f240 6144 	movw	r1, #1604	; 0x644
 800b314:	f003 fed8 	bl	800f0c8 <assert_failed>
 800b318:	6820      	ldr	r0, [r4, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b31a:	4631      	mov	r1, r6
 800b31c:	f7ff fde8 	bl	800aef0 <TIM_OC3_SetConfig>
    break;
 800b320:	e77a      	b.n	800b218 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
 800b322:	6820      	ldr	r0, [r4, #0]
 800b324:	4b36      	ldr	r3, [pc, #216]	; (800b400 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b326:	4298      	cmp	r0, r3
 800b328:	d018      	beq.n	800b35c <HAL_TIM_OC_ConfigChannel+0x210>
 800b32a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b32e:	d015      	beq.n	800b35c <HAL_TIM_OC_ConfigChannel+0x210>
 800b330:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b334:	4298      	cmp	r0, r3
 800b336:	d011      	beq.n	800b35c <HAL_TIM_OC_ConfigChannel+0x210>
 800b338:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b33c:	4298      	cmp	r0, r3
 800b33e:	d00d      	beq.n	800b35c <HAL_TIM_OC_ConfigChannel+0x210>
 800b340:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b344:	4298      	cmp	r0, r3
 800b346:	d009      	beq.n	800b35c <HAL_TIM_OC_ConfigChannel+0x210>
 800b348:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b34c:	4298      	cmp	r0, r3
 800b34e:	d005      	beq.n	800b35c <HAL_TIM_OC_ConfigChannel+0x210>
 800b350:	482a      	ldr	r0, [pc, #168]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b352:	f240 614e 	movw	r1, #1614	; 0x64e
 800b356:	f003 feb7 	bl	800f0c8 <assert_failed>
 800b35a:	6820      	ldr	r0, [r4, #0]
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b35c:	4631      	mov	r1, r6
 800b35e:	f7ff fe59 	bl	800b014 <TIM_OC4_SetConfig>
    break;
 800b362:	e759      	b.n	800b218 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
 800b364:	6823      	ldr	r3, [r4, #0]
 800b366:	4a26      	ldr	r2, [pc, #152]	; (800b400 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d00d      	beq.n	800b388 <HAL_TIM_OC_ConfigChannel+0x23c>
 800b36c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b370:	4293      	cmp	r3, r2
 800b372:	d009      	beq.n	800b388 <HAL_TIM_OC_ConfigChannel+0x23c>
 800b374:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800b378:	4293      	cmp	r3, r2
 800b37a:	d005      	beq.n	800b388 <HAL_TIM_OC_ConfigChannel+0x23c>
 800b37c:	f240 6162 	movw	r1, #1634	; 0x662
 800b380:	481e      	ldr	r0, [pc, #120]	; (800b3fc <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b382:	f003 fea1 	bl	800f0c8 <assert_failed>
 800b386:	6823      	ldr	r3, [r4, #0]
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b388:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b38a:	68b7      	ldr	r7, [r6, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b38c:	6835      	ldr	r5, [r6, #0]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b38e:	f8df e070 	ldr.w	lr, [pc, #112]	; 800b400 <HAL_TIM_OC_ConfigChannel+0x2b4>
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b392:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 800b396:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800b398:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b39a:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b39e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b3a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b3a4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b3a8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b3ac:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b3ae:	ea41 5107 	orr.w	r1, r1, r7, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b3b2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b3b6:	d011      	beq.n	800b3dc <HAL_TIM_OC_ConfigChannel+0x290>
 800b3b8:	4d13      	ldr	r5, [pc, #76]	; (800b408 <HAL_TIM_OC_ConfigChannel+0x2bc>)
 800b3ba:	42ab      	cmp	r3, r5
 800b3bc:	d00e      	beq.n	800b3dc <HAL_TIM_OC_ConfigChannel+0x290>
 800b3be:	4813      	ldr	r0, [pc, #76]	; (800b40c <HAL_TIM_OC_ConfigChannel+0x2c0>)
 800b3c0:	4283      	cmp	r3, r0
 800b3c2:	d00b      	beq.n	800b3dc <HAL_TIM_OC_ConfigChannel+0x290>
 800b3c4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b3c8:	4283      	cmp	r3, r0
 800b3ca:	d007      	beq.n	800b3dc <HAL_TIM_OC_ConfigChannel+0x290>
 800b3cc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b3d0:	4283      	cmp	r3, r0
 800b3d2:	d003      	beq.n	800b3dc <HAL_TIM_OC_ConfigChannel+0x290>
 800b3d4:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800b3d8:	4283      	cmp	r3, r0
 800b3da:	d104      	bne.n	800b3e6 <HAL_TIM_OC_ConfigChannel+0x29a>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b3dc:	6975      	ldr	r5, [r6, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b3de:	f42c 2080 	bic.w	r0, ip, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b3e2:	ea40 2c85 	orr.w	ip, r0, r5, lsl #10
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b3e6:	6870      	ldr	r0, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b3e8:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b3ec:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800b3ee:	65d8      	str	r0, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800b3f0:	6219      	str	r1, [r3, #32]
 800b3f2:	e711      	b.n	800b218 <HAL_TIM_OC_ConfigChannel+0xcc>
  __HAL_LOCK(htim); 
 800b3f4:	2002      	movs	r0, #2
}
 800b3f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3fa:	bf00      	nop
 800b3fc:	080152b4 	.word	0x080152b4
 800b400:	40012c00 	.word	0x40012c00
 800b404:	00111111 	.word	0x00111111
 800b408:	40013400 	.word	0x40013400
 800b40c:	40014000 	.word	0x40014000
 800b410:	40015000 	.word	0x40015000
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b414:	f44f 61cb 	mov.w	r1, #1624	; 0x658
 800b418:	4817      	ldr	r0, [pc, #92]	; (800b478 <HAL_TIM_OC_ConfigChannel+0x32c>)
 800b41a:	f003 fe55 	bl	800f0c8 <assert_failed>
       TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b41e:	6823      	ldr	r3, [r4, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b420:	f8d6 e008 	ldr.w	lr, [r6, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b424:	6a19      	ldr	r1, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800b426:	6830      	ldr	r0, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b428:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800b42c:	6219      	str	r1, [r3, #32]
  tmpccer = TIMx->CCER;
 800b42e:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b430:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b432:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b434:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b438:	f421 3c00 	bic.w	ip, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b43c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b440:	42bb      	cmp	r3, r7
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b442:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b446:	ea42 0200 	orr.w	r2, r2, r0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b44a:	f43f aeda 	beq.w	800b202 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b44e:	4543      	cmp	r3, r8
 800b450:	f43f aed7 	beq.w	800b202 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b454:	4909      	ldr	r1, [pc, #36]	; (800b47c <HAL_TIM_OC_ConfigChannel+0x330>)
 800b456:	428b      	cmp	r3, r1
 800b458:	f43f aed3 	beq.w	800b202 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b45c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b460:	428b      	cmp	r3, r1
 800b462:	f43f aece 	beq.w	800b202 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b466:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b46a:	428b      	cmp	r3, r1
 800b46c:	f43f aec9 	beq.w	800b202 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b470:	454b      	cmp	r3, r9
 800b472:	f47f aecb 	bne.w	800b20c <HAL_TIM_OC_ConfigChannel+0xc0>
 800b476:	e6c4      	b.n	800b202 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b478:	080152b4 	.word	0x080152b4
 800b47c:	40014000 	.word	0x40014000

0800b480 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b480:	2a14      	cmp	r2, #20
{
 800b482:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b486:	4616      	mov	r6, r2
 800b488:	4604      	mov	r4, r0
 800b48a:	460d      	mov	r5, r1
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b48c:	f240 8088 	bls.w	800b5a0 <HAL_TIM_PWM_ConfigChannel+0x120>
 800b490:	2a3c      	cmp	r2, #60	; 0x3c
 800b492:	f040 808a 	bne.w	800b5aa <HAL_TIM_PWM_ConfigChannel+0x12a>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800b496:	682b      	ldr	r3, [r5, #0]
 800b498:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b49c:	f022 0210 	bic.w	r2, r2, #16
 800b4a0:	2a60      	cmp	r2, #96	; 0x60
 800b4a2:	f023 0310 	bic.w	r3, r3, #16
 800b4a6:	d007      	beq.n	800b4b8 <HAL_TIM_PWM_ConfigChannel+0x38>
 800b4a8:	4aa2      	ldr	r2, [pc, #648]	; (800b734 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	d004      	beq.n	800b4b8 <HAL_TIM_PWM_ConfigChannel+0x38>
 800b4ae:	f240 618b 	movw	r1, #1675	; 0x68b
 800b4b2:	48a1      	ldr	r0, [pc, #644]	; (800b738 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b4b4:	f003 fe08 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800b4b8:	68ab      	ldr	r3, [r5, #8]
 800b4ba:	f033 0302 	bics.w	r3, r3, #2
 800b4be:	d004      	beq.n	800b4ca <HAL_TIM_PWM_ConfigChannel+0x4a>
 800b4c0:	f240 618c 	movw	r1, #1676	; 0x68c
 800b4c4:	489c      	ldr	r0, [pc, #624]	; (800b738 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b4c6:	f003 fdff 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800b4ca:	692b      	ldr	r3, [r5, #16]
 800b4cc:	f033 0304 	bics.w	r3, r3, #4
 800b4d0:	d004      	beq.n	800b4dc <HAL_TIM_PWM_ConfigChannel+0x5c>
 800b4d2:	f240 618d 	movw	r1, #1677	; 0x68d
 800b4d6:	4898      	ldr	r0, [pc, #608]	; (800b738 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b4d8:	f003 fdf6 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(htim);
 800b4dc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800b4e0:	2b01      	cmp	r3, #1
 800b4e2:	f000 8196 	beq.w	800b812 <HAL_TIM_PWM_ConfigChannel+0x392>
 800b4e6:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800b4e8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800b4ea:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800b4ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800b4f2:	2e14      	cmp	r6, #20
 800b4f4:	d84c      	bhi.n	800b590 <HAL_TIM_PWM_ConfigChannel+0x110>
 800b4f6:	e8df f016 	tbh	[pc, r6, lsl #1]
 800b4fa:	00e2      	.short	0x00e2
 800b4fc:	004b004b 	.word	0x004b004b
 800b500:	012b004b 	.word	0x012b004b
 800b504:	004b004b 	.word	0x004b004b
 800b508:	015e004b 	.word	0x015e004b
 800b50c:	004b004b 	.word	0x004b004b
 800b510:	00b3004b 	.word	0x00b3004b
 800b514:	004b004b 	.word	0x004b004b
 800b518:	0015004b 	.word	0x0015004b
 800b51c:	004b004b 	.word	0x004b004b
 800b520:	005e004b 	.word	0x005e004b
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b524:	6823      	ldr	r3, [r4, #0]
 800b526:	4f85      	ldr	r7, [pc, #532]	; (800b73c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b528:	42bb      	cmp	r3, r7
 800b52a:	d008      	beq.n	800b53e <HAL_TIM_PWM_ConfigChannel+0xbe>
 800b52c:	f8df 8214 	ldr.w	r8, [pc, #532]	; 800b744 <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800b530:	4543      	cmp	r3, r8
 800b532:	d004      	beq.n	800b53e <HAL_TIM_PWM_ConfigChannel+0xbe>
 800b534:	f8df 9214 	ldr.w	r9, [pc, #532]	; 800b74c <HAL_TIM_PWM_ConfigChannel+0x2cc>
 800b538:	454b      	cmp	r3, r9
 800b53a:	f040 816d 	bne.w	800b818 <HAL_TIM_PWM_ConfigChannel+0x398>
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b53e:	6a1a      	ldr	r2, [r3, #32]
 800b540:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b544:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800b546:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b548:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b54a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b54c:	68a8      	ldr	r0, [r5, #8]
  tmpccmrx |= OC_Config->OCMode;
 800b54e:	6829      	ldr	r1, [r5, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b550:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b554:	f427 3c00 	bic.w	ip, r7, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b558:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b55c:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b560:	430a      	orrs	r2, r1
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b562:	6968      	ldr	r0, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b564:	f426 3180 	bic.w	r1, r6, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b568:	ea41 2600 	orr.w	r6, r1, r0, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800b56c:	6869      	ldr	r1, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800b56e:	605e      	str	r6, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b570:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800b572:	6599      	str	r1, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 800b574:	f8c3 c020 	str.w	ip, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b578:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800b57a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b57c:	f041 0108 	orr.w	r1, r1, #8
 800b580:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b582:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b584:	f021 0104 	bic.w	r1, r1, #4
 800b588:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800b58a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b58c:	4302      	orrs	r2, r0
 800b58e:	655a      	str	r2, [r3, #84]	; 0x54
  htim->State = HAL_TIM_STATE_READY;
 800b590:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800b592:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b594:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800b598:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800b59c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b5a0:	4b67      	ldr	r3, [pc, #412]	; (800b740 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 800b5a2:	40d3      	lsrs	r3, r2
 800b5a4:	07db      	lsls	r3, r3, #31
 800b5a6:	f53f af76 	bmi.w	800b496 <HAL_TIM_PWM_ConfigChannel+0x16>
 800b5aa:	f240 618a 	movw	r1, #1674	; 0x68a
 800b5ae:	4862      	ldr	r0, [pc, #392]	; (800b738 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b5b0:	f003 fd8a 	bl	800f0c8 <assert_failed>
 800b5b4:	e76f      	b.n	800b496 <HAL_TIM_PWM_ConfigChannel+0x16>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
 800b5b6:	6823      	ldr	r3, [r4, #0]
 800b5b8:	4a60      	ldr	r2, [pc, #384]	; (800b73c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d00d      	beq.n	800b5da <HAL_TIM_PWM_ConfigChannel+0x15a>
 800b5be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d009      	beq.n	800b5da <HAL_TIM_PWM_ConfigChannel+0x15a>
 800b5c6:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d005      	beq.n	800b5da <HAL_TIM_PWM_ConfigChannel+0x15a>
 800b5ce:	f240 61ee 	movw	r1, #1774	; 0x6ee
 800b5d2:	4859      	ldr	r0, [pc, #356]	; (800b738 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b5d4:	f003 fd78 	bl	800f0c8 <assert_failed>
 800b5d8:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b5da:	6a18      	ldr	r0, [r3, #32]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b5dc:	68af      	ldr	r7, [r5, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b5de:	682e      	ldr	r6, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b5e0:	f8df e158 	ldr.w	lr, [pc, #344]	; 800b73c <HAL_TIM_PWM_ConfigChannel+0x2bc>
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b5e4:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 800b5e8:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800b5ea:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b5ec:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b5f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b5f2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b5f6:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b5fa:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b5fe:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b600:	ea41 5107 	orr.w	r1, r1, r7, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b604:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b608:	d011      	beq.n	800b62e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b60a:	4e4e      	ldr	r6, [pc, #312]	; (800b744 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 800b60c:	42b3      	cmp	r3, r6
 800b60e:	d00e      	beq.n	800b62e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b610:	484d      	ldr	r0, [pc, #308]	; (800b748 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800b612:	4283      	cmp	r3, r0
 800b614:	d00b      	beq.n	800b62e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b616:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b61a:	4283      	cmp	r3, r0
 800b61c:	d007      	beq.n	800b62e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b61e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b622:	4283      	cmp	r3, r0
 800b624:	d003      	beq.n	800b62e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b626:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800b62a:	4283      	cmp	r3, r0
 800b62c:	d104      	bne.n	800b638 <HAL_TIM_PWM_ConfigChannel+0x1b8>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b62e:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b630:	f42c 2080 	bic.w	r0, ip, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b634:	ea40 2c86 	orr.w	ip, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 800b638:	6868      	ldr	r0, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800b63a:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b63e:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800b640:	65d8      	str	r0, [r3, #92]	; 0x5c
  TIMx->CCER = tmpccer;  
 800b642:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b644:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800b646:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b648:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b64c:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b64e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b650:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b654:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800b656:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b658:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b65c:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800b65e:	e797      	b.n	800b590 <HAL_TIM_PWM_ConfigChannel+0x110>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
 800b660:	6820      	ldr	r0, [r4, #0]
 800b662:	4b36      	ldr	r3, [pc, #216]	; (800b73c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b664:	4298      	cmp	r0, r3
 800b666:	d018      	beq.n	800b69a <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b668:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b66c:	d015      	beq.n	800b69a <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b66e:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b672:	4298      	cmp	r0, r3
 800b674:	d011      	beq.n	800b69a <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b676:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b67a:	4298      	cmp	r0, r3
 800b67c:	d00d      	beq.n	800b69a <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b67e:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b682:	4298      	cmp	r0, r3
 800b684:	d009      	beq.n	800b69a <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b686:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b68a:	4298      	cmp	r0, r3
 800b68c:	d005      	beq.n	800b69a <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b68e:	482a      	ldr	r0, [pc, #168]	; (800b738 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b690:	f240 61cc 	movw	r1, #1740	; 0x6cc
 800b694:	f003 fd18 	bl	800f0c8 <assert_failed>
 800b698:	6820      	ldr	r0, [r4, #0]
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b69a:	4629      	mov	r1, r5
 800b69c:	f7ff fcba 	bl	800b014 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b6a0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800b6a2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b6a4:	69d9      	ldr	r1, [r3, #28]
 800b6a6:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b6aa:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b6ac:	69d9      	ldr	r1, [r3, #28]
 800b6ae:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b6b2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800b6b4:	69da      	ldr	r2, [r3, #28]
 800b6b6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b6ba:	61da      	str	r2, [r3, #28]
    break;
 800b6bc:	e768      	b.n	800b590 <HAL_TIM_PWM_ConfigChannel+0x110>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
 800b6be:	6820      	ldr	r0, [r4, #0]
 800b6c0:	4b1e      	ldr	r3, [pc, #120]	; (800b73c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b6c2:	4298      	cmp	r0, r3
 800b6c4:	d024      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6c6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b6ca:	d021      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6cc:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b6d0:	4298      	cmp	r0, r3
 800b6d2:	d01d      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6d8:	4298      	cmp	r0, r3
 800b6da:	d019      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6dc:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b6e0:	4298      	cmp	r0, r3
 800b6e2:	d015      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6e4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b6e8:	4298      	cmp	r0, r3
 800b6ea:	d011      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6f0:	4298      	cmp	r0, r3
 800b6f2:	d00d      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6f8:	4298      	cmp	r0, r3
 800b6fa:	d009      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b6fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b700:	4298      	cmp	r0, r3
 800b702:	d005      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b704:	480c      	ldr	r0, [pc, #48]	; (800b738 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b706:	f240 6199 	movw	r1, #1689	; 0x699
 800b70a:	f003 fcdd 	bl	800f0c8 <assert_failed>
 800b70e:	6820      	ldr	r0, [r4, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b710:	4629      	mov	r1, r5
 800b712:	f7ff fabf 	bl	800ac94 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b716:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b718:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b71a:	6999      	ldr	r1, [r3, #24]
 800b71c:	f041 0108 	orr.w	r1, r1, #8
 800b720:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b722:	6999      	ldr	r1, [r3, #24]
 800b724:	f021 0104 	bic.w	r1, r1, #4
 800b728:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b72a:	699a      	ldr	r2, [r3, #24]
 800b72c:	4302      	orrs	r2, r0
 800b72e:	619a      	str	r2, [r3, #24]
    break;
 800b730:	e72e      	b.n	800b590 <HAL_TIM_PWM_ConfigChannel+0x110>
 800b732:	bf00      	nop
 800b734:	00010040 	.word	0x00010040
 800b738:	080152b4 	.word	0x080152b4
 800b73c:	40012c00 	.word	0x40012c00
 800b740:	00111111 	.word	0x00111111
 800b744:	40013400 	.word	0x40013400
 800b748:	40014000 	.word	0x40014000
 800b74c:	40015000 	.word	0x40015000
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
 800b750:	6820      	ldr	r0, [r4, #0]
 800b752:	4b4a      	ldr	r3, [pc, #296]	; (800b87c <HAL_TIM_PWM_ConfigChannel+0x3fc>)
 800b754:	4298      	cmp	r0, r3
 800b756:	d01c      	beq.n	800b792 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b758:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b75c:	d019      	beq.n	800b792 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b75e:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b762:	4298      	cmp	r0, r3
 800b764:	d015      	beq.n	800b792 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b766:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b76a:	4298      	cmp	r0, r3
 800b76c:	d011      	beq.n	800b792 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b76e:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b772:	4298      	cmp	r0, r3
 800b774:	d00d      	beq.n	800b792 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b776:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b77a:	4298      	cmp	r0, r3
 800b77c:	d009      	beq.n	800b792 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b77e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b782:	4298      	cmp	r0, r3
 800b784:	d005      	beq.n	800b792 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b786:	483e      	ldr	r0, [pc, #248]	; (800b880 <HAL_TIM_PWM_ConfigChannel+0x400>)
 800b788:	f240 61aa 	movw	r1, #1706	; 0x6aa
 800b78c:	f003 fc9c 	bl	800f0c8 <assert_failed>
 800b790:	6820      	ldr	r0, [r4, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b792:	4629      	mov	r1, r5
 800b794:	f7ff fb1a 	bl	800adcc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b798:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b79a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b79c:	6999      	ldr	r1, [r3, #24]
 800b79e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b7a2:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b7a4:	6999      	ldr	r1, [r3, #24]
 800b7a6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b7aa:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b7ac:	699a      	ldr	r2, [r3, #24]
 800b7ae:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b7b2:	619a      	str	r2, [r3, #24]
    break;
 800b7b4:	e6ec      	b.n	800b590 <HAL_TIM_PWM_ConfigChannel+0x110>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
 800b7b6:	6820      	ldr	r0, [r4, #0]
 800b7b8:	4b30      	ldr	r3, [pc, #192]	; (800b87c <HAL_TIM_PWM_ConfigChannel+0x3fc>)
 800b7ba:	4298      	cmp	r0, r3
 800b7bc:	d018      	beq.n	800b7f0 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b7be:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b7c2:	d015      	beq.n	800b7f0 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b7c4:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b7c8:	4298      	cmp	r0, r3
 800b7ca:	d011      	beq.n	800b7f0 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b7cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b7d0:	4298      	cmp	r0, r3
 800b7d2:	d00d      	beq.n	800b7f0 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b7d4:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b7d8:	4298      	cmp	r0, r3
 800b7da:	d009      	beq.n	800b7f0 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b7dc:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b7e0:	4298      	cmp	r0, r3
 800b7e2:	d005      	beq.n	800b7f0 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b7e4:	4826      	ldr	r0, [pc, #152]	; (800b880 <HAL_TIM_PWM_ConfigChannel+0x400>)
 800b7e6:	f240 61bb 	movw	r1, #1723	; 0x6bb
 800b7ea:	f003 fc6d 	bl	800f0c8 <assert_failed>
 800b7ee:	6820      	ldr	r0, [r4, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b7f0:	4629      	mov	r1, r5
 800b7f2:	f7ff fb7d 	bl	800aef0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b7f6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800b7f8:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b7fa:	69d9      	ldr	r1, [r3, #28]
 800b7fc:	f041 0108 	orr.w	r1, r1, #8
 800b800:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b802:	69d9      	ldr	r1, [r3, #28]
 800b804:	f021 0104 	bic.w	r1, r1, #4
 800b808:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800b80a:	69da      	ldr	r2, [r3, #28]
 800b80c:	4302      	orrs	r2, r0
 800b80e:	61da      	str	r2, [r3, #28]
    break;
 800b810:	e6be      	b.n	800b590 <HAL_TIM_PWM_ConfigChannel+0x110>
  __HAL_LOCK(htim);
 800b812:	2002      	movs	r0, #2
}
 800b814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b818:	f240 61dd 	movw	r1, #1757	; 0x6dd
 800b81c:	4818      	ldr	r0, [pc, #96]	; (800b880 <HAL_TIM_PWM_ConfigChannel+0x400>)
 800b81e:	f003 fc53 	bl	800f0c8 <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b822:	6823      	ldr	r3, [r4, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b824:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b828:	6a19      	ldr	r1, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800b82a:	6828      	ldr	r0, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b82c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800b830:	6219      	str	r1, [r3, #32]
  tmpccer = TIMx->CCER;
 800b832:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b834:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b836:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b838:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b83c:	f421 3c00 	bic.w	ip, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b840:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b844:	42bb      	cmp	r3, r7
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b846:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b84a:	ea42 0200 	orr.w	r2, r2, r0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b84e:	f43f ae88 	beq.w	800b562 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b852:	4543      	cmp	r3, r8
 800b854:	f43f ae85 	beq.w	800b562 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b858:	490a      	ldr	r1, [pc, #40]	; (800b884 <HAL_TIM_PWM_ConfigChannel+0x404>)
 800b85a:	428b      	cmp	r3, r1
 800b85c:	f43f ae81 	beq.w	800b562 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b860:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b864:	428b      	cmp	r3, r1
 800b866:	f43f ae7c 	beq.w	800b562 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b86a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b86e:	428b      	cmp	r3, r1
 800b870:	f43f ae77 	beq.w	800b562 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b874:	454b      	cmp	r3, r9
 800b876:	f47f ae79 	bne.w	800b56c <HAL_TIM_PWM_ConfigChannel+0xec>
 800b87a:	e672      	b.n	800b562 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b87c:	40012c00 	.word	0x40012c00
 800b880:	080152b4 	.word	0x080152b4
 800b884:	40014000 	.word	0x40014000

0800b888 <HAL_TIMEx_MasterConfigSynchronization>:
{
 800b888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800b88a:	4a3f      	ldr	r2, [pc, #252]	; (800b988 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b88c:	6803      	ldr	r3, [r0, #0]
 800b88e:	4293      	cmp	r3, r2
{
 800b890:	4605      	mov	r5, r0
 800b892:	460e      	mov	r6, r1
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800b894:	d023      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b89a:	d020      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b89c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d01c      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b8a8:	4293      	cmp	r3, r2
 800b8aa:	d018      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b8b0:	4293      	cmp	r3, r2
 800b8b2:	d014      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	d010      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8bc:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d00c      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8c4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	d008      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8cc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d004      	beq.n	800b8de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8d4:	f240 7117 	movw	r1, #1815	; 0x717
 800b8d8:	482c      	ldr	r0, [pc, #176]	; (800b98c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b8da:	f003 fbf5 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800b8de:	6833      	ldr	r3, [r6, #0]
 800b8e0:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800b8e4:	d006      	beq.n	800b8f4 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 800b8e6:	2b40      	cmp	r3, #64	; 0x40
 800b8e8:	d004      	beq.n	800b8f4 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 800b8ea:	f44f 61e3 	mov.w	r1, #1816	; 0x718
 800b8ee:	4827      	ldr	r0, [pc, #156]	; (800b98c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b8f0:	f003 fbea 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800b8f4:	68b3      	ldr	r3, [r6, #8]
 800b8f6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800b8fa:	d13a      	bne.n	800b972 <HAL_TIMEx_MasterConfigSynchronization+0xea>
  __HAL_LOCK(htim);
 800b8fc:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800b900:	2b01      	cmp	r3, #1
 800b902:	d03f      	beq.n	800b984 <HAL_TIMEx_MasterConfigSynchronization+0xfc>
  tmpcr2 = htim->Instance->CR2;
 800b904:	682b      	ldr	r3, [r5, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b906:	4a20      	ldr	r2, [pc, #128]	; (800b988 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
  tmpcr2 = htim->Instance->CR2;
 800b908:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800b90a:	689f      	ldr	r7, [r3, #8]
  __HAL_LOCK(htim);
 800b90c:	2101      	movs	r1, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b90e:	4293      	cmp	r3, r2
  __HAL_LOCK(htim);
 800b910:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b914:	d007      	beq.n	800b926 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800b916:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b91a:	4293      	cmp	r3, r2
 800b91c:	d003      	beq.n	800b926 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800b91e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800b922:	4293      	cmp	r3, r2
 800b924:	d116      	bne.n	800b954 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800b926:	6872      	ldr	r2, [r6, #4]
 800b928:	f432 1140 	bics.w	r1, r2, #3145728	; 0x300000
 800b92c:	d00f      	beq.n	800b94e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b92e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800b932:	d00c      	beq.n	800b94e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b934:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800b938:	d009      	beq.n	800b94e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b93a:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 800b93e:	d006      	beq.n	800b94e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b940:	f44f 61e5 	mov.w	r1, #1832	; 0x728
 800b944:	4811      	ldr	r0, [pc, #68]	; (800b98c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b946:	f003 fbbf 	bl	800f0c8 <assert_failed>
 800b94a:	6872      	ldr	r2, [r6, #4]
 800b94c:	682b      	ldr	r3, [r5, #0]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b94e:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b952:	4314      	orrs	r4, r2
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b954:	68b2      	ldr	r2, [r6, #8]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b956:	6831      	ldr	r1, [r6, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800b958:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800b95c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b960:	4317      	orrs	r7, r2
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b962:	430c      	orrs	r4, r1
  __HAL_UNLOCK(htim);
 800b964:	2200      	movs	r2, #0
  htim->Instance->CR2 = tmpcr2;
 800b966:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 800b968:	4610      	mov	r0, r2
  htim->Instance->SMCR = tmpsmcr;
 800b96a:	609f      	str	r7, [r3, #8]
  __HAL_UNLOCK(htim);
 800b96c:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
} 
 800b970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800b972:	f240 7119 	movw	r1, #1817	; 0x719
 800b976:	4805      	ldr	r0, [pc, #20]	; (800b98c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b978:	f003 fba6 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(htim);
 800b97c:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800b980:	2b01      	cmp	r3, #1
 800b982:	d1bf      	bne.n	800b904 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800b984:	2002      	movs	r0, #2
} 
 800b986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b988:	40012c00 	.word	0x40012c00
 800b98c:	080152b4 	.word	0x080152b4

0800b990 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800b990:	4a70      	ldr	r2, [pc, #448]	; (800bb54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c4>)
 800b992:	6803      	ldr	r3, [r0, #0]
 800b994:	4293      	cmp	r3, r2
{
 800b996:	b570      	push	{r4, r5, r6, lr}
 800b998:	4606      	mov	r6, r0
 800b99a:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800b99c:	d018      	beq.n	800b9d0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b99e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d014      	beq.n	800b9d0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b9a6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d010      	beq.n	800b9d0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b9ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b9b2:	4293      	cmp	r3, r2
 800b9b4:	d00c      	beq.n	800b9d0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b9b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	d008      	beq.n	800b9d0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b9be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d004      	beq.n	800b9d0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b9c6:	f240 7184 	movw	r1, #1924	; 0x784
 800b9ca:	4863      	ldr	r0, [pc, #396]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800b9cc:	f003 fb7c 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800b9d0:	682b      	ldr	r3, [r5, #0]
 800b9d2:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800b9d6:	f040 80a5 	bne.w	800bb24 <HAL_TIMEx_ConfigBreakDeadTime+0x194>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800b9da:	686b      	ldr	r3, [r5, #4]
 800b9dc:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800b9e0:	f040 809a 	bne.w	800bb18 <HAL_TIMEx_ConfigBreakDeadTime+0x188>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800b9e4:	68ab      	ldr	r3, [r5, #8]
 800b9e6:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800b9ea:	d004      	beq.n	800b9f6 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800b9ec:	f240 7187 	movw	r1, #1927	; 0x787
 800b9f0:	4859      	ldr	r0, [pc, #356]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800b9f2:	f003 fb69 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800b9f6:	68eb      	ldr	r3, [r5, #12]
 800b9f8:	2bff      	cmp	r3, #255	; 0xff
 800b9fa:	d87d      	bhi.n	800baf8 <HAL_TIMEx_ConfigBreakDeadTime+0x168>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800b9fc:	692b      	ldr	r3, [r5, #16]
 800b9fe:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800ba02:	f040 8083 	bne.w	800bb0c <HAL_TIMEx_ConfigBreakDeadTime+0x17c>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800ba06:	696b      	ldr	r3, [r5, #20]
 800ba08:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800ba0c:	d004      	beq.n	800ba18 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
 800ba0e:	f240 718a 	movw	r1, #1930	; 0x78a
 800ba12:	4851      	ldr	r0, [pc, #324]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba14:	f003 fb58 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800ba18:	69ab      	ldr	r3, [r5, #24]
 800ba1a:	2b0f      	cmp	r3, #15
 800ba1c:	d858      	bhi.n	800bad0 <HAL_TIMEx_ConfigBreakDeadTime+0x140>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800ba1e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800ba20:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800ba24:	d15d      	bne.n	800bae2 <HAL_TIMEx_ConfigBreakDeadTime+0x152>
  __HAL_LOCK(htim);
 800ba26:	f896 303c 	ldrb.w	r3, [r6, #60]	; 0x3c
 800ba2a:	2b01      	cmp	r3, #1
 800ba2c:	d062      	beq.n	800baf4 <HAL_TIMEx_ConfigBreakDeadTime+0x164>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ba2e:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ba32:	e9d5 2100 	ldrd	r2, r1, [r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ba36:	f423 7440 	bic.w	r4, r3, #768	; 0x300
 800ba3a:	4304      	orrs	r4, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ba3c:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800ba40:	430c      	orrs	r4, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ba42:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800ba46:	4314      	orrs	r4, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ba48:	e9d5 1204 	ldrd	r1, r2, [r5, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ba4c:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800ba50:	430c      	orrs	r4, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ba52:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ba56:	6aab      	ldr	r3, [r5, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800ba58:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ba5a:	4314      	orrs	r4, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ba5c:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
 800ba60:	431c      	orrs	r4, r3
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ba62:	4a3c      	ldr	r2, [pc, #240]	; (800bb54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c4>)
 800ba64:	6833      	ldr	r3, [r6, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800ba66:	f424 2470 	bic.w	r4, r4, #983040	; 0xf0000
 800ba6a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ba6e:	4293      	cmp	r3, r2
  __HAL_LOCK(htim);
 800ba70:	f04f 0101 	mov.w	r1, #1
 800ba74:	f886 103c 	strb.w	r1, [r6, #60]	; 0x3c
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ba78:	d007      	beq.n	800ba8a <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800ba7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ba7e:	4293      	cmp	r3, r2
 800ba80:	d003      	beq.n	800ba8a <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800ba82:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d11c      	bne.n	800bac4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800ba8a:	69eb      	ldr	r3, [r5, #28]
 800ba8c:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 800ba90:	d155      	bne.n	800bb3e <HAL_TIMEx_ConfigBreakDeadTime+0x1ae>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800ba92:	6a2b      	ldr	r3, [r5, #32]
 800ba94:	f033 7300 	bics.w	r3, r3, #33554432	; 0x2000000
 800ba98:	d004      	beq.n	800baa4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>
 800ba9a:	f240 71a2 	movw	r1, #1954	; 0x7a2
 800ba9e:	482e      	ldr	r0, [pc, #184]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800baa0:	f003 fb12 	bl	800f0c8 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800baa4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800baa6:	2a0f      	cmp	r2, #15
 800baa8:	d842      	bhi.n	800bb30 <HAL_TIMEx_ConfigBreakDeadTime+0x1a0>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800baaa:	e9d5 0107 	ldrd	r0, r1, [r5, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 800baae:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
 800bab2:	ea44 5402 	orr.w	r4, r4, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bab6:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 800baba:	4304      	orrs	r4, r0
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800babc:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 800bac0:	6833      	ldr	r3, [r6, #0]
 800bac2:	430c      	orrs	r4, r1
  __HAL_UNLOCK(htim);
 800bac4:	2200      	movs	r2, #0
  htim->Instance->BDTR = tmpbdtr;
 800bac6:	645c      	str	r4, [r3, #68]	; 0x44
  return HAL_OK;
 800bac8:	4610      	mov	r0, r2
  __HAL_UNLOCK(htim);
 800baca:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
}
 800bace:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800bad0:	f240 718b 	movw	r1, #1931	; 0x78b
 800bad4:	4820      	ldr	r0, [pc, #128]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bad6:	f003 faf7 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800bada:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800badc:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800bae0:	d0a1      	beq.n	800ba26 <HAL_TIMEx_ConfigBreakDeadTime+0x96>
 800bae2:	f240 718c 	movw	r1, #1932	; 0x78c
 800bae6:	481c      	ldr	r0, [pc, #112]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bae8:	f003 faee 	bl	800f0c8 <assert_failed>
  __HAL_LOCK(htim);
 800baec:	f896 303c 	ldrb.w	r3, [r6, #60]	; 0x3c
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d19c      	bne.n	800ba2e <HAL_TIMEx_ConfigBreakDeadTime+0x9e>
 800baf4:	2002      	movs	r0, #2
}
 800baf6:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800baf8:	f44f 61f1 	mov.w	r1, #1928	; 0x788
 800bafc:	4816      	ldr	r0, [pc, #88]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bafe:	f003 fae3 	bl	800f0c8 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800bb02:	692b      	ldr	r3, [r5, #16]
 800bb04:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800bb08:	f43f af7d 	beq.w	800ba06 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
 800bb0c:	f240 7189 	movw	r1, #1929	; 0x789
 800bb10:	4811      	ldr	r0, [pc, #68]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bb12:	f003 fad9 	bl	800f0c8 <assert_failed>
 800bb16:	e776      	b.n	800ba06 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800bb18:	f240 7186 	movw	r1, #1926	; 0x786
 800bb1c:	480e      	ldr	r0, [pc, #56]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bb1e:	f003 fad3 	bl	800f0c8 <assert_failed>
 800bb22:	e75f      	b.n	800b9e4 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800bb24:	f240 7185 	movw	r1, #1925	; 0x785
 800bb28:	480b      	ldr	r0, [pc, #44]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bb2a:	f003 facd 	bl	800f0c8 <assert_failed>
 800bb2e:	e754      	b.n	800b9da <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800bb30:	f240 71a3 	movw	r1, #1955	; 0x7a3
 800bb34:	4808      	ldr	r0, [pc, #32]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bb36:	f003 fac7 	bl	800f0c8 <assert_failed>
 800bb3a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800bb3c:	e7b5      	b.n	800baaa <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800bb3e:	f240 71a1 	movw	r1, #1953	; 0x7a1
 800bb42:	4805      	ldr	r0, [pc, #20]	; (800bb58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800bb44:	f003 fac0 	bl	800f0c8 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800bb48:	6a2b      	ldr	r3, [r5, #32]
 800bb4a:	f033 7300 	bics.w	r3, r3, #33554432	; 0x2000000
 800bb4e:	d0a9      	beq.n	800baa4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>
 800bb50:	e7a3      	b.n	800ba9a <HAL_TIMEx_ConfigBreakDeadTime+0x10a>
 800bb52:	bf00      	nop
 800bb54:	40012c00 	.word	0x40012c00
 800bb58:	080152b4 	.word	0x080152b4

0800bb5c <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb5e:	460f      	mov	r7, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800bb60:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 800bb64:	2920      	cmp	r1, #32
{
 800bb66:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 800bb68:	d130      	bne.n	800bbcc <HAL_UART_Transmit+0x70>
  {
    if((pData == NULL ) || (Size == 0U))
 800bb6a:	b397      	cbz	r7, 800bbd2 <HAL_UART_Transmit+0x76>
 800bb6c:	9201      	str	r2, [sp, #4]
 800bb6e:	b382      	cbz	r2, 800bbd2 <HAL_UART_Transmit+0x76>
 800bb70:	461d      	mov	r5, r3
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bb72:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	4604      	mov	r4, r0
 800bb7a:	d027      	beq.n	800bbcc <HAL_UART_Transmit+0x70>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	66c3      	str	r3, [r0, #108]	; 0x6c
    __HAL_LOCK(huart);
 800bb80:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb82:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 800bb84:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb88:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800bb8c:	f7f9 fd10 	bl	80055b0 <HAL_GetTick>

    huart->TxXferSize = Size;
 800bb90:	9a01      	ldr	r2, [sp, #4]
 800bb92:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800bb96:	4606      	mov	r6, r0
 800bb98:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 800bb9a:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 800bb9e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	b313      	cbz	r3, 800bbec <HAL_UART_Transmit+0x90>
    {
      huart->TxXferCount--;
 800bba6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 800bbaa:	3a01      	subs	r2, #1
 800bbac:	b292      	uxth	r2, r2
 800bbae:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 800bbb2:	1c69      	adds	r1, r5, #1
 800bbb4:	d126      	bne.n	800bc04 <HAL_UART_Transmit+0xa8>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bbb6:	69c2      	ldr	r2, [r0, #28]
 800bbb8:	0612      	lsls	r2, r2, #24
 800bbba:	d5fc      	bpl.n	800bbb6 <HAL_UART_Transmit+0x5a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbbc:	68a3      	ldr	r3, [r4, #8]
 800bbbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbc2:	d03b      	beq.n	800bc3c <HAL_UART_Transmit+0xe0>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800bbc4:	783b      	ldrb	r3, [r7, #0]
 800bbc6:	8503      	strh	r3, [r0, #40]	; 0x28
 800bbc8:	3701      	adds	r7, #1
 800bbca:	e7e8      	b.n	800bb9e <HAL_UART_Transmit+0x42>
    return HAL_BUSY;
 800bbcc:	2002      	movs	r0, #2
}
 800bbce:	b003      	add	sp, #12
 800bbd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 800bbd2:	2001      	movs	r0, #1
}
 800bbd4:	b003      	add	sp, #12
 800bbd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bbd8:	69c3      	ldr	r3, [r0, #28]
 800bbda:	065b      	lsls	r3, r3, #25
 800bbdc:	d40b      	bmi.n	800bbf6 <HAL_UART_Transmit+0x9a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bbde:	b1dd      	cbz	r5, 800bc18 <HAL_UART_Transmit+0xbc>
 800bbe0:	f7f9 fce6 	bl	80055b0 <HAL_GetTick>
 800bbe4:	1b80      	subs	r0, r0, r6
 800bbe6:	4285      	cmp	r5, r0
 800bbe8:	6820      	ldr	r0, [r4, #0]
 800bbea:	d315      	bcc.n	800bc18 <HAL_UART_Transmit+0xbc>
 800bbec:	1c69      	adds	r1, r5, #1
 800bbee:	d1f3      	bne.n	800bbd8 <HAL_UART_Transmit+0x7c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bbf0:	69c3      	ldr	r3, [r0, #28]
 800bbf2:	065a      	lsls	r2, r3, #25
 800bbf4:	d5fc      	bpl.n	800bbf0 <HAL_UART_Transmit+0x94>
    huart->gState = HAL_UART_STATE_READY;
 800bbf6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800bbf8:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 800bbfa:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 800bbfe:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 800bc02:	e7e4      	b.n	800bbce <HAL_UART_Transmit+0x72>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bc04:	69c3      	ldr	r3, [r0, #28]
 800bc06:	061b      	lsls	r3, r3, #24
 800bc08:	d4d8      	bmi.n	800bbbc <HAL_UART_Transmit+0x60>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bc0a:	b12d      	cbz	r5, 800bc18 <HAL_UART_Transmit+0xbc>
 800bc0c:	f7f9 fcd0 	bl	80055b0 <HAL_GetTick>
 800bc10:	1b80      	subs	r0, r0, r6
 800bc12:	4285      	cmp	r5, r0
 800bc14:	6820      	ldr	r0, [r4, #0]
 800bc16:	d2cc      	bcs.n	800bbb2 <HAL_UART_Transmit+0x56>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bc18:	6803      	ldr	r3, [r0, #0]
 800bc1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bc1e:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc20:	6883      	ldr	r3, [r0, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800bc22:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc24:	f023 0301 	bic.w	r3, r3, #1
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800bc28:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc2a:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800bc2c:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
      return HAL_TIMEOUT;
 800bc30:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800bc32:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800bc36:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 800bc3a:	e7c8      	b.n	800bbce <HAL_UART_Transmit+0x72>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bc3c:	6923      	ldr	r3, [r4, #16]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d1c0      	bne.n	800bbc4 <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800bc42:	f837 3b02 	ldrh.w	r3, [r7], #2
 800bc46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc4a:	8503      	strh	r3, [r0, #40]	; 0x28
        pData += 2U;
 800bc4c:	e7a7      	b.n	800bb9e <HAL_UART_Transmit+0x42>
 800bc4e:	bf00      	nop

0800bc50 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800bc50:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bc52:	2bff      	cmp	r3, #255	; 0xff
{
 800bc54:	b510      	push	{r4, lr}
 800bc56:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800bc58:	f200 8095 	bhi.w	800bd86 <UART_AdvFeatureConfig+0x136>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bc5c:	07da      	lsls	r2, r3, #31
 800bc5e:	d50a      	bpl.n	800bc76 <UART_AdvFeatureConfig+0x26>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800bc60:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800bc62:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 800bc66:	f040 8095 	bne.w	800bd94 <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bc6a:	6820      	ldr	r0, [r4, #0]
 800bc6c:	6842      	ldr	r2, [r0, #4]
 800bc6e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800bc72:	430a      	orrs	r2, r1
 800bc74:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bc76:	0798      	lsls	r0, r3, #30
 800bc78:	d50a      	bpl.n	800bc90 <UART_AdvFeatureConfig+0x40>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800bc7a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bc7c:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800bc80:	f040 8090 	bne.w	800bda4 <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bc84:	6820      	ldr	r0, [r4, #0]
 800bc86:	6842      	ldr	r2, [r0, #4]
 800bc88:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800bc8c:	430a      	orrs	r2, r1
 800bc8e:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bc90:	0759      	lsls	r1, r3, #29
 800bc92:	d50a      	bpl.n	800bcaa <UART_AdvFeatureConfig+0x5a>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800bc94:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bc96:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800bc9a:	f040 808b 	bne.w	800bdb4 <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bc9e:	6820      	ldr	r0, [r4, #0]
 800bca0:	6842      	ldr	r2, [r0, #4]
 800bca2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bca6:	430a      	orrs	r2, r1
 800bca8:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bcaa:	071a      	lsls	r2, r3, #28
 800bcac:	d50a      	bpl.n	800bcc4 <UART_AdvFeatureConfig+0x74>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800bcae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcb0:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 800bcb4:	f040 8086 	bne.w	800bdc4 <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bcb8:	6820      	ldr	r0, [r4, #0]
 800bcba:	6842      	ldr	r2, [r0, #4]
 800bcbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bcc0:	430a      	orrs	r2, r1
 800bcc2:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bcc4:	06d8      	lsls	r0, r3, #27
 800bcc6:	d50a      	bpl.n	800bcde <UART_AdvFeatureConfig+0x8e>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800bcc8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bcca:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 800bcce:	f040 8081 	bne.w	800bdd4 <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bcd2:	6820      	ldr	r0, [r4, #0]
 800bcd4:	6882      	ldr	r2, [r0, #8]
 800bcd6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bcda:	430a      	orrs	r2, r1
 800bcdc:	6082      	str	r2, [r0, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bcde:	0699      	lsls	r1, r3, #26
 800bce0:	d509      	bpl.n	800bcf6 <UART_AdvFeatureConfig+0xa6>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800bce2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bce4:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 800bce8:	d17c      	bne.n	800bde4 <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bcea:	6820      	ldr	r0, [r4, #0]
 800bcec:	6882      	ldr	r2, [r0, #8]
 800bcee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bcf2:	430a      	orrs	r2, r1
 800bcf4:	6082      	str	r2, [r0, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bcf6:	065a      	lsls	r2, r3, #25
 800bcf8:	d52b      	bpl.n	800bd52 <UART_AdvFeatureConfig+0x102>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800bcfa:	6823      	ldr	r3, [r4, #0]
 800bcfc:	4a46      	ldr	r2, [pc, #280]	; (800be18 <UART_AdvFeatureConfig+0x1c8>)
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d00c      	beq.n	800bd1c <UART_AdvFeatureConfig+0xcc>
 800bd02:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 800bd06:	4293      	cmp	r3, r2
 800bd08:	d008      	beq.n	800bd1c <UART_AdvFeatureConfig+0xcc>
 800bd0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d004      	beq.n	800bd1c <UART_AdvFeatureConfig+0xcc>
 800bd12:	f640 01d1 	movw	r1, #2257	; 0x8d1
 800bd16:	4841      	ldr	r0, [pc, #260]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bd18:	f003 f9d6 	bl	800f0c8 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800bd1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bd1e:	b35b      	cbz	r3, 800bd78 <UART_AdvFeatureConfig+0x128>
 800bd20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bd24:	d166      	bne.n	800bdf4 <UART_AdvFeatureConfig+0x1a4>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bd26:	6822      	ldr	r2, [r4, #0]
 800bd28:	6853      	ldr	r3, [r2, #4]
 800bd2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd2e:	6053      	str	r3, [r2, #4]
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800bd30:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800bd32:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 800bd36:	d006      	beq.n	800bd46 <UART_AdvFeatureConfig+0xf6>
 800bd38:	4838      	ldr	r0, [pc, #224]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bd3a:	f640 01d7 	movw	r1, #2263	; 0x8d7
 800bd3e:	f003 f9c3 	bl	800f0c8 <assert_failed>
 800bd42:	6822      	ldr	r2, [r4, #0]
 800bd44:	6c60      	ldr	r0, [r4, #68]	; 0x44
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bd46:	6851      	ldr	r1, [r2, #4]
 800bd48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd4a:	f421 01c0 	bic.w	r1, r1, #6291456	; 0x600000
 800bd4e:	4301      	orrs	r1, r0
 800bd50:	6051      	str	r1, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bd52:	061b      	lsls	r3, r3, #24
 800bd54:	d50f      	bpl.n	800bd76 <UART_AdvFeatureConfig+0x126>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800bd56:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800bd58:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 800bd5c:	d005      	beq.n	800bd6a <UART_AdvFeatureConfig+0x11a>
 800bd5e:	f640 01df 	movw	r1, #2271	; 0x8df
 800bd62:	482e      	ldr	r0, [pc, #184]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bd64:	f003 f9b0 	bl	800f0c8 <assert_failed>
 800bd68:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bd6a:	6821      	ldr	r1, [r4, #0]
 800bd6c:	684b      	ldr	r3, [r1, #4]
 800bd6e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800bd72:	4313      	orrs	r3, r2
 800bd74:	604b      	str	r3, [r1, #4]
}
 800bd76:	bd10      	pop	{r4, pc}
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bd78:	6821      	ldr	r1, [r4, #0]
 800bd7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd7c:	684a      	ldr	r2, [r1, #4]
 800bd7e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800bd82:	604a      	str	r2, [r1, #4]
 800bd84:	e7e5      	b.n	800bd52 <UART_AdvFeatureConfig+0x102>
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800bd86:	f640 01a2 	movw	r1, #2210	; 0x8a2
 800bd8a:	4824      	ldr	r0, [pc, #144]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bd8c:	f003 f99c 	bl	800f0c8 <assert_failed>
 800bd90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd92:	e763      	b.n	800bc5c <UART_AdvFeatureConfig+0xc>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800bd94:	f640 01a7 	movw	r1, #2215	; 0x8a7
 800bd98:	4820      	ldr	r0, [pc, #128]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bd9a:	f003 f995 	bl	800f0c8 <assert_failed>
 800bd9e:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 800bda2:	e762      	b.n	800bc6a <UART_AdvFeatureConfig+0x1a>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800bda4:	f640 01ae 	movw	r1, #2222	; 0x8ae
 800bda8:	481c      	ldr	r0, [pc, #112]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bdaa:	f003 f98d 	bl	800f0c8 <assert_failed>
 800bdae:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bdb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdb2:	e767      	b.n	800bc84 <UART_AdvFeatureConfig+0x34>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800bdb4:	f640 01b5 	movw	r1, #2229	; 0x8b5
 800bdb8:	4818      	ldr	r0, [pc, #96]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bdba:	f003 f985 	bl	800f0c8 <assert_failed>
 800bdbe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bdc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdc2:	e76c      	b.n	800bc9e <UART_AdvFeatureConfig+0x4e>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800bdc4:	f640 01bc 	movw	r1, #2236	; 0x8bc
 800bdc8:	4814      	ldr	r0, [pc, #80]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bdca:	f003 f97d 	bl	800f0c8 <assert_failed>
 800bdce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bdd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdd2:	e771      	b.n	800bcb8 <UART_AdvFeatureConfig+0x68>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800bdd4:	f640 01c3 	movw	r1, #2243	; 0x8c3
 800bdd8:	4810      	ldr	r0, [pc, #64]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bdda:	f003 f975 	bl	800f0c8 <assert_failed>
 800bdde:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bde0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bde2:	e776      	b.n	800bcd2 <UART_AdvFeatureConfig+0x82>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800bde4:	f640 01ca 	movw	r1, #2250	; 0x8ca
 800bde8:	480c      	ldr	r0, [pc, #48]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bdea:	f003 f96d 	bl	800f0c8 <assert_failed>
 800bdee:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bdf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdf2:	e77a      	b.n	800bcea <UART_AdvFeatureConfig+0x9a>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800bdf4:	f640 01d2 	movw	r1, #2258	; 0x8d2
 800bdf8:	4808      	ldr	r0, [pc, #32]	; (800be1c <UART_AdvFeatureConfig+0x1cc>)
 800bdfa:	f003 f965 	bl	800f0c8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bdfe:	6822      	ldr	r2, [r4, #0]
 800be00:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800be02:	6853      	ldr	r3, [r2, #4]
 800be04:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800be08:	430b      	orrs	r3, r1
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800be0a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800be0e:	6053      	str	r3, [r2, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800be10:	d08e      	beq.n	800bd30 <UART_AdvFeatureConfig+0xe0>
 800be12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be14:	e79d      	b.n	800bd52 <UART_AdvFeatureConfig+0x102>
 800be16:	bf00      	nop
 800be18:	40013800 	.word	0x40013800
 800be1c:	08015308 	.word	0x08015308

0800be20 <HAL_UART_Init>:
  if(huart == NULL)
 800be20:	2800      	cmp	r0, #0
 800be22:	f000 81bf 	beq.w	800c1a4 <HAL_UART_Init+0x384>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800be26:	6982      	ldr	r2, [r0, #24]
{
 800be28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be2a:	4604      	mov	r4, r0
 800be2c:	6803      	ldr	r3, [r0, #0]
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800be2e:	2a00      	cmp	r2, #0
 800be30:	f000 8099 	beq.w	800bf66 <HAL_UART_Init+0x146>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800be34:	4ab5      	ldr	r2, [pc, #724]	; (800c10c <HAL_UART_Init+0x2ec>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d00c      	beq.n	800be54 <HAL_UART_Init+0x34>
 800be3a:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 800be3e:	4293      	cmp	r3, r2
 800be40:	d008      	beq.n	800be54 <HAL_UART_Init+0x34>
 800be42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800be46:	4293      	cmp	r3, r2
 800be48:	d004      	beq.n	800be54 <HAL_UART_Init+0x34>
 800be4a:	f240 1131 	movw	r1, #305	; 0x131
 800be4e:	48b0      	ldr	r0, [pc, #704]	; (800c110 <HAL_UART_Init+0x2f0>)
 800be50:	f003 f93a 	bl	800f0c8 <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 800be54:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 800be58:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	f000 80a6 	beq.w	800bfae <HAL_UART_Init+0x18e>
  huart->gState = HAL_UART_STATE_BUSY;
 800be62:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800be64:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800be66:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 800be6a:	6813      	ldr	r3, [r2, #0]
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800be6c:	6860      	ldr	r0, [r4, #4]
 800be6e:	49a9      	ldr	r1, [pc, #676]	; (800c114 <HAL_UART_Init+0x2f4>)
  __HAL_UART_DISABLE(huart);
 800be70:	f023 0301 	bic.w	r3, r3, #1
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800be74:	4288      	cmp	r0, r1
  __HAL_UART_DISABLE(huart);
 800be76:	6013      	str	r3, [r2, #0]
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800be78:	f200 8093 	bhi.w	800bfa2 <HAL_UART_Init+0x182>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800be7c:	68a3      	ldr	r3, [r4, #8]
 800be7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be82:	d007      	beq.n	800be94 <HAL_UART_Init+0x74>
 800be84:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800be88:	d004      	beq.n	800be94 <HAL_UART_Init+0x74>
 800be8a:	f640 013a 	movw	r1, #2106	; 0x83a
 800be8e:	48a0      	ldr	r0, [pc, #640]	; (800c110 <HAL_UART_Init+0x2f0>)
 800be90:	f003 f91a 	bl	800f0c8 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800be94:	68e3      	ldr	r3, [r4, #12]
 800be96:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800be9a:	d004      	beq.n	800bea6 <HAL_UART_Init+0x86>
 800be9c:	f640 013b 	movw	r1, #2107	; 0x83b
 800bea0:	489b      	ldr	r0, [pc, #620]	; (800c110 <HAL_UART_Init+0x2f0>)
 800bea2:	f003 f911 	bl	800f0c8 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800bea6:	6923      	ldr	r3, [r4, #16]
 800bea8:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800beac:	d003      	beq.n	800beb6 <HAL_UART_Init+0x96>
 800beae:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800beb2:	f040 80a3 	bne.w	800bffc <HAL_UART_Init+0x1dc>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800beb6:	6963      	ldr	r3, [r4, #20]
 800beb8:	f033 020c 	bics.w	r2, r3, #12
 800bebc:	d100      	bne.n	800bec0 <HAL_UART_Init+0xa0>
 800bebe:	b923      	cbnz	r3, 800beca <HAL_UART_Init+0xaa>
 800bec0:	f640 013d 	movw	r1, #2109	; 0x83d
 800bec4:	4892      	ldr	r0, [pc, #584]	; (800c110 <HAL_UART_Init+0x2f0>)
 800bec6:	f003 f8ff 	bl	800f0c8 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800beca:	69a3      	ldr	r3, [r4, #24]
 800becc:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800bed0:	d004      	beq.n	800bedc <HAL_UART_Init+0xbc>
 800bed2:	f640 013e 	movw	r1, #2110	; 0x83e
 800bed6:	488e      	ldr	r0, [pc, #568]	; (800c110 <HAL_UART_Init+0x2f0>)
 800bed8:	f003 f8f6 	bl	800f0c8 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800bedc:	6a23      	ldr	r3, [r4, #32]
 800bede:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800bee2:	d004      	beq.n	800beee <HAL_UART_Init+0xce>
 800bee4:	f640 013f 	movw	r1, #2111	; 0x83f
 800bee8:	4889      	ldr	r0, [pc, #548]	; (800c110 <HAL_UART_Init+0x2f0>)
 800beea:	f003 f8ed 	bl	800f0c8 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800beee:	69e0      	ldr	r0, [r4, #28]
 800bef0:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800bef4:	d005      	beq.n	800bf02 <HAL_UART_Init+0xe2>
 800bef6:	4886      	ldr	r0, [pc, #536]	; (800c110 <HAL_UART_Init+0x2f0>)
 800bef8:	f44f 6104 	mov.w	r1, #2112	; 0x840
 800befc:	f003 f8e4 	bl	800f0c8 <assert_failed>
 800bf00:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800bf02:	6823      	ldr	r3, [r4, #0]
 800bf04:	68a2      	ldr	r2, [r4, #8]
 800bf06:	6927      	ldr	r7, [r4, #16]
 800bf08:	681e      	ldr	r6, [r3, #0]
 800bf0a:	6965      	ldr	r5, [r4, #20]
 800bf0c:	4982      	ldr	r1, [pc, #520]	; (800c118 <HAL_UART_Init+0x2f8>)
 800bf0e:	433a      	orrs	r2, r7
 800bf10:	4031      	ands	r1, r6
 800bf12:	432a      	orrs	r2, r5
 800bf14:	430a      	orrs	r2, r1
 800bf16:	4302      	orrs	r2, r0
 800bf18:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bf1a:	6859      	ldr	r1, [r3, #4]
 800bf1c:	68e5      	ldr	r5, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800bf1e:	69a2      	ldr	r2, [r4, #24]
 800bf20:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bf22:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800bf26:	4329      	orrs	r1, r5
 800bf28:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800bf2a:	6899      	ldr	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf2c:	4d77      	ldr	r5, [pc, #476]	; (800c10c <HAL_UART_Init+0x2ec>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800bf2e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800bf32:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800bf34:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf36:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800bf38:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf3a:	d03e      	beq.n	800bfba <HAL_UART_Init+0x19a>
 800bf3c:	4a77      	ldr	r2, [pc, #476]	; (800c11c <HAL_UART_Init+0x2fc>)
 800bf3e:	4293      	cmp	r3, r2
 800bf40:	f000 80f8 	beq.w	800c134 <HAL_UART_Init+0x314>
 800bf44:	4a76      	ldr	r2, [pc, #472]	; (800c120 <HAL_UART_Init+0x300>)
 800bf46:	4293      	cmp	r3, r2
 800bf48:	f000 811c 	beq.w	800c184 <HAL_UART_Init+0x364>
 800bf4c:	4a75      	ldr	r2, [pc, #468]	; (800c124 <HAL_UART_Init+0x304>)
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	d05a      	beq.n	800c008 <HAL_UART_Init+0x1e8>
 800bf52:	4a75      	ldr	r2, [pc, #468]	; (800c128 <HAL_UART_Init+0x308>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	f000 80ca 	beq.w	800c0ee <HAL_UART_Init+0x2ce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bf5a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bf5e:	f000 8168 	beq.w	800c232 <HAL_UART_Init+0x412>
    return HAL_ERROR;
 800bf62:	2001      	movs	r0, #1
}
 800bf64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800bf66:	4a69      	ldr	r2, [pc, #420]	; (800c10c <HAL_UART_Init+0x2ec>)
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	f43f af73 	beq.w	800be54 <HAL_UART_Init+0x34>
 800bf6e:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 800bf72:	4293      	cmp	r3, r2
 800bf74:	f43f af6e 	beq.w	800be54 <HAL_UART_Init+0x34>
 800bf78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	f43f af69 	beq.w	800be54 <HAL_UART_Init+0x34>
 800bf82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf86:	4293      	cmp	r3, r2
 800bf88:	f43f af64 	beq.w	800be54 <HAL_UART_Init+0x34>
 800bf8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf90:	4293      	cmp	r3, r2
 800bf92:	f43f af5f 	beq.w	800be54 <HAL_UART_Init+0x34>
 800bf96:	f44f 719b 	mov.w	r1, #310	; 0x136
 800bf9a:	485d      	ldr	r0, [pc, #372]	; (800c110 <HAL_UART_Init+0x2f0>)
 800bf9c:	f003 f894 	bl	800f0c8 <assert_failed>
 800bfa0:	e758      	b.n	800be54 <HAL_UART_Init+0x34>
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800bfa2:	f640 0139 	movw	r1, #2105	; 0x839
 800bfa6:	485a      	ldr	r0, [pc, #360]	; (800c110 <HAL_UART_Init+0x2f0>)
 800bfa8:	f003 f88e 	bl	800f0c8 <assert_failed>
 800bfac:	e766      	b.n	800be7c <HAL_UART_Init+0x5c>
    huart->Lock = HAL_UNLOCKED;
 800bfae:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800bfb2:	4620      	mov	r0, r4
 800bfb4:	f005 ff0e 	bl	8011dd4 <HAL_UART_MspInit>
 800bfb8:	e753      	b.n	800be62 <HAL_UART_Init+0x42>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bfba:	4a5c      	ldr	r2, [pc, #368]	; (800c12c <HAL_UART_Init+0x30c>)
 800bfbc:	495c      	ldr	r1, [pc, #368]	; (800c130 <HAL_UART_Init+0x310>)
 800bfbe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bfc0:	f002 0203 	and.w	r2, r2, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bfc4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bfc8:	5c8a      	ldrb	r2, [r1, r2]
 800bfca:	f000 80ed 	beq.w	800c1a8 <HAL_UART_Init+0x388>
    switch (clocksource)
 800bfce:	2a08      	cmp	r2, #8
 800bfd0:	d8c7      	bhi.n	800bf62 <HAL_UART_Init+0x142>
 800bfd2:	a101      	add	r1, pc, #4	; (adr r1, 800bfd8 <HAL_UART_Init+0x1b8>)
 800bfd4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bfd8:	0800c0e9 	.word	0x0800c0e9
 800bfdc:	0800c02d 	.word	0x0800c02d
 800bfe0:	0800c165 	.word	0x0800c165
 800bfe4:	0800bf63 	.word	0x0800bf63
 800bfe8:	0800c107 	.word	0x0800c107
 800bfec:	0800bf63 	.word	0x0800bf63
 800bff0:	0800bf63 	.word	0x0800bf63
 800bff4:	0800bf63 	.word	0x0800bf63
 800bff8:	0800c153 	.word	0x0800c153
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800bffc:	f640 013c 	movw	r1, #2108	; 0x83c
 800c000:	4843      	ldr	r0, [pc, #268]	; (800c110 <HAL_UART_Init+0x2f0>)
 800c002:	f003 f861 	bl	800f0c8 <assert_failed>
 800c006:	e756      	b.n	800beb6 <HAL_UART_Init+0x96>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c008:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 800c00c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c00e:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 800c012:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800c016:	d072      	beq.n	800c0fe <HAL_UART_Init+0x2de>
 800c018:	d95f      	bls.n	800c0da <HAL_UART_Init+0x2ba>
 800c01a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800c01e:	f000 8095 	beq.w	800c14c <HAL_UART_Init+0x32c>
 800c022:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800c026:	f000 80cc 	beq.w	800c1c2 <HAL_UART_Init+0x3a2>
 800c02a:	e796      	b.n	800bf5a <HAL_UART_Init+0x13a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800c02c:	f7fc fb32 	bl	8008694 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c030:	e9d4 3100 	ldrd	r3, r1, [r4]
 800c034:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 800c038:	fbb2 f2f1 	udiv	r2, r2, r1
 800c03c:	b292      	uxth	r2, r2
 800c03e:	60da      	str	r2, [r3, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c040:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c042:	2a00      	cmp	r2, #0
 800c044:	f040 8099 	bne.w	800c17a <HAL_UART_Init+0x35a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c048:	685a      	ldr	r2, [r3, #4]
 800c04a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c04e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c050:	689a      	ldr	r2, [r3, #8]
 800c052:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c056:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800c058:	681a      	ldr	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c05a:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 800c05c:	f042 0201 	orr.w	r2, r2, #1
 800c060:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c062:	66e1      	str	r1, [r4, #108]	; 0x6c
  tickstart = HAL_GetTick();
 800c064:	f7f9 faa4 	bl	80055b0 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c068:	6823      	ldr	r3, [r4, #0]
 800c06a:	681a      	ldr	r2, [r3, #0]
 800c06c:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 800c06e:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c070:	d40b      	bmi.n	800c08a <HAL_UART_Init+0x26a>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c072:	681a      	ldr	r2, [r3, #0]
 800c074:	0752      	lsls	r2, r2, #29
 800c076:	d424      	bmi.n	800c0c2 <HAL_UART_Init+0x2a2>
  huart->gState  = HAL_UART_STATE_READY;
 800c078:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800c07a:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800c07c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800c080:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 800c084:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 800c088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c08a:	69dd      	ldr	r5, [r3, #28]
 800c08c:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 800c090:	d1ef      	bne.n	800c072 <HAL_UART_Init+0x252>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800c092:	f7f9 fa8d 	bl	80055b0 <HAL_GetTick>
 800c096:	1b80      	subs	r0, r0, r6
 800c098:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c09c:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800c09e:	d3f4      	bcc.n	800c08a <HAL_UART_Init+0x26a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c0a0:	681a      	ldr	r2, [r3, #0]
 800c0a2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c0a6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c0a8:	689a      	ldr	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800c0aa:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c0ac:	f022 0201 	bic.w	r2, r2, #1
 800c0b0:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 800c0b2:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 800c0b4:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800c0b8:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800c0bc:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
}
 800c0c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0c2:	69dd      	ldr	r5, [r3, #28]
 800c0c4:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 800c0c8:	d1d6      	bne.n	800c078 <HAL_UART_Init+0x258>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800c0ca:	f7f9 fa71 	bl	80055b0 <HAL_GetTick>
 800c0ce:	1b80      	subs	r0, r0, r6
 800c0d0:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c0d4:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800c0d6:	d3f4      	bcc.n	800c0c2 <HAL_UART_Init+0x2a2>
 800c0d8:	e7e2      	b.n	800c0a0 <HAL_UART_Init+0x280>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c0da:	2a00      	cmp	r2, #0
 800c0dc:	f47f af3d 	bne.w	800bf5a <HAL_UART_Init+0x13a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c0e0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c0e4:	f000 80a2 	beq.w	800c22c <HAL_UART_Init+0x40c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800c0e8:	f7fc fabc 	bl	8008664 <HAL_RCC_GetPCLK1Freq>
 800c0ec:	e7a0      	b.n	800c030 <HAL_UART_Init+0x210>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c0ee:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800c0f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c0f4:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 800c0f8:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800c0fc:	d174      	bne.n	800c1e8 <HAL_UART_Init+0x3c8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c0fe:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c102:	f000 808b 	beq.w	800c21c <HAL_UART_Init+0x3fc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c106:	f7fc fa79 	bl	80085fc <HAL_RCC_GetSysClockFreq>
 800c10a:	e791      	b.n	800c030 <HAL_UART_Init+0x210>
 800c10c:	40013800 	.word	0x40013800
 800c110:	08015308 	.word	0x08015308
 800c114:	00895440 	.word	0x00895440
 800c118:	efff69f3 	.word	0xefff69f3
 800c11c:	40004400 	.word	0x40004400
 800c120:	40004800 	.word	0x40004800
 800c124:	40004c00 	.word	0x40004c00
 800c128:	40005000 	.word	0x40005000
 800c12c:	40021000 	.word	0x40021000
 800c130:	08015304 	.word	0x08015304
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c134:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 800c138:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c13a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800c13e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800c142:	d0dc      	beq.n	800c0fe <HAL_UART_Init+0x2de>
 800c144:	d9c9      	bls.n	800c0da <HAL_UART_Init+0x2ba>
 800c146:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800c14a:	d136      	bne.n	800c1ba <HAL_UART_Init+0x39a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c14c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c150:	d067      	beq.n	800c222 <HAL_UART_Init+0x402>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800c152:	6861      	ldr	r1, [r4, #4]
 800c154:	084a      	lsrs	r2, r1, #1
 800c156:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800c15a:	fbb2 f2f1 	udiv	r2, r2, r1
 800c15e:	b292      	uxth	r2, r2
 800c160:	60da      	str	r2, [r3, #12]
 800c162:	e76d      	b.n	800c040 <HAL_UART_Init+0x220>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800c164:	6861      	ldr	r1, [r4, #4]
 800c166:	084a      	lsrs	r2, r1, #1
 800c168:	f502 02f4 	add.w	r2, r2, #7995392	; 0x7a0000
 800c16c:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 800c170:	fbb2 f2f1 	udiv	r2, r2, r1
 800c174:	b292      	uxth	r2, r2
 800c176:	60da      	str	r2, [r3, #12]
 800c178:	e762      	b.n	800c040 <HAL_UART_Init+0x220>
    UART_AdvFeatureConfig(huart);
 800c17a:	4620      	mov	r0, r4
 800c17c:	f7ff fd68 	bl	800bc50 <UART_AdvFeatureConfig>
 800c180:	6823      	ldr	r3, [r4, #0]
 800c182:	e761      	b.n	800c048 <HAL_UART_Init+0x228>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c184:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 800c188:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c18a:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800c18e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800c192:	d0b4      	beq.n	800c0fe <HAL_UART_Init+0x2de>
 800c194:	d9a1      	bls.n	800c0da <HAL_UART_Init+0x2ba>
 800c196:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 800c19a:	d0d7      	beq.n	800c14c <HAL_UART_Init+0x32c>
 800c19c:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 800c1a0:	d00f      	beq.n	800c1c2 <HAL_UART_Init+0x3a2>
 800c1a2:	e6da      	b.n	800bf5a <HAL_UART_Init+0x13a>
    return HAL_ERROR;
 800c1a4:	2001      	movs	r0, #1
}
 800c1a6:	4770      	bx	lr
    switch (clocksource)
 800c1a8:	2a08      	cmp	r2, #8
 800c1aa:	d842      	bhi.n	800c232 <HAL_UART_Init+0x412>
 800c1ac:	e8df f002 	tbb	[pc, r2]
 800c1b0:	410c253e 	.word	0x410c253e
 800c1b4:	41414136 	.word	0x41414136
 800c1b8:	39          	.byte	0x39
 800c1b9:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c1ba:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 800c1be:	f47f aecc 	bne.w	800bf5a <HAL_UART_Init+0x13a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c1c2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c1c6:	d1cd      	bne.n	800c164 <HAL_UART_Init+0x344>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800c1c8:	6861      	ldr	r1, [r4, #4]
 800c1ca:	084a      	lsrs	r2, r1, #1
 800c1cc:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
 800c1d0:	f502 5210 	add.w	r2, r2, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800c1d4:	fbb2 f2f1 	udiv	r2, r2, r1
    brrtemp = usartdiv & 0xFFF0U;
 800c1d8:	f022 010f 	bic.w	r1, r2, #15
 800c1dc:	b289      	uxth	r1, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c1de:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 800c1e2:	430a      	orrs	r2, r1
 800c1e4:	60da      	str	r2, [r3, #12]
 800c1e6:	e72b      	b.n	800c040 <HAL_UART_Init+0x220>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c1e8:	f67f af77 	bls.w	800c0da <HAL_UART_Init+0x2ba>
 800c1ec:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800c1f0:	d0ac      	beq.n	800c14c <HAL_UART_Init+0x32c>
 800c1f2:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 800c1f6:	d0e4      	beq.n	800c1c2 <HAL_UART_Init+0x3a2>
 800c1f8:	e6af      	b.n	800bf5a <HAL_UART_Init+0x13a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800c1fa:	f7fc fa4b 	bl	8008694 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = brrtemp;
 800c1fe:	e9d4 3100 	ldrd	r3, r1, [r4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c202:	084a      	lsrs	r2, r1, #1
 800c204:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800c208:	fbb0 f0f1 	udiv	r0, r0, r1
    brrtemp = usartdiv & 0xFFF0U;
 800c20c:	f020 020f 	bic.w	r2, r0, #15
 800c210:	b292      	uxth	r2, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c212:	f3c0 0042 	ubfx	r0, r0, #1, #3
    huart->Instance->BRR = brrtemp;
 800c216:	4310      	orrs	r0, r2
 800c218:	60d8      	str	r0, [r3, #12]
 800c21a:	e711      	b.n	800c040 <HAL_UART_Init+0x220>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c21c:	f7fc f9ee 	bl	80085fc <HAL_RCC_GetSysClockFreq>
 800c220:	e7ed      	b.n	800c1fe <HAL_UART_Init+0x3de>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800c222:	6861      	ldr	r1, [r4, #4]
 800c224:	084a      	lsrs	r2, r1, #1
 800c226:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800c22a:	e7d3      	b.n	800c1d4 <HAL_UART_Init+0x3b4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800c22c:	f7fc fa1a 	bl	8008664 <HAL_RCC_GetPCLK1Freq>
 800c230:	e7e5      	b.n	800c1fe <HAL_UART_Init+0x3de>
    huart->Instance->BRR = brrtemp;
 800c232:	2200      	movs	r2, #0
 800c234:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 800c236:	2001      	movs	r0, #1
}
 800c238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c23a:	bf00      	nop

0800c23c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c23c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800c23e:	f000 fe8f 	bl	800cf60 <vTaskStartScheduler>
  
  return osOK;
}
 800c242:	2000      	movs	r0, #0
 800c244:	bd08      	pop	{r3, pc}
 800c246:	bf00      	nop

0800c248 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c248:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c24a:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 800c24e:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800c250:	2c84      	cmp	r4, #132	; 0x84
{
 800c252:	4602      	mov	r2, r0
    fpriority += (priority - osPriorityIdle);
 800c254:	bf14      	ite	ne
 800c256:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c258:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c25a:	ad03      	add	r5, sp, #12
{
 800c25c:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c25e:	6840      	ldr	r0, [r0, #4]
 800c260:	6811      	ldr	r1, [r2, #0]
 800c262:	8a12      	ldrh	r2, [r2, #16]
 800c264:	e9cd 4500 	strd	r4, r5, [sp]
 800c268:	f000 fd38 	bl	800ccdc <xTaskCreate>
 800c26c:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c26e:	bf0c      	ite	eq
 800c270:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 800c272:	2000      	movne	r0, #0
}
 800c274:	b005      	add	sp, #20
 800c276:	bd30      	pop	{r4, r5, pc}

0800c278 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c278:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c27a:	2800      	cmp	r0, #0
 800c27c:	bf08      	it	eq
 800c27e:	2001      	moveq	r0, #1
 800c280:	f001 f8c6 	bl	800d410 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c284:	2000      	movs	r0, #0
 800c286:	bd08      	pop	{r3, pc}

0800c288 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c288:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c28c:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c290:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c292:	6081      	str	r1, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c294:	e9c0 2300 	strd	r2, r3, [r0]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c298:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c29c:	4770      	bx	lr
 800c29e:	bf00      	nop

0800c2a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop

0800c2a8 <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800c2a8:	e9d0 2300 	ldrd	r2, r3, [r0]
{
 800c2ac:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c2ae:	689c      	ldr	r4, [r3, #8]
 800c2b0:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c2b2:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 800c2b4:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800c2b6:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c2b8:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c2ba:	6099      	str	r1, [r3, #8]
}
 800c2bc:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c2c0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800c2c2:	6002      	str	r2, [r0, #0]
}
 800c2c4:	4770      	bx	lr
 800c2c6:	bf00      	nop

0800c2c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c2c8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c2ca:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c2cc:	1c6b      	adds	r3, r5, #1
 800c2ce:	d011      	beq.n	800c2f4 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c2d0:	f100 0208 	add.w	r2, r0, #8
 800c2d4:	e000      	b.n	800c2d8 <vListInsert+0x10>
 800c2d6:	461a      	mov	r2, r3
 800c2d8:	6853      	ldr	r3, [r2, #4]
 800c2da:	681c      	ldr	r4, [r3, #0]
 800c2dc:	42ac      	cmp	r4, r5
 800c2de:	d9fa      	bls.n	800c2d6 <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800c2e0:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 800c2e2:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800c2e4:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c2e6:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c2e8:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800c2ea:	6051      	str	r1, [r2, #4]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c2ec:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800c2ee:	6004      	str	r4, [r0, #0]
}
 800c2f0:	bc30      	pop	{r4, r5}
 800c2f2:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 800c2f4:	6902      	ldr	r2, [r0, #16]
 800c2f6:	6853      	ldr	r3, [r2, #4]
 800c2f8:	e7f2      	b.n	800c2e0 <vListInsert+0x18>
 800c2fa:	bf00      	nop

0800c2fc <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c2fc:	6843      	ldr	r3, [r0, #4]
 800c2fe:	6881      	ldr	r1, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800c300:	6902      	ldr	r2, [r0, #16]
{
 800c302:	b410      	push	{r4}
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c304:	6099      	str	r1, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c306:	6881      	ldr	r1, [r0, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c308:	6854      	ldr	r4, [r2, #4]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c30a:	604b      	str	r3, [r1, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
	( pxList->uxNumberOfItems )--;
 800c30c:	6813      	ldr	r3, [r2, #0]
	if( pxList->pxIndex == pxItemToRemove )
 800c30e:	4284      	cmp	r4, r0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c310:	bf08      	it	eq
 800c312:	6051      	streq	r1, [r2, #4]
	( pxList->uxNumberOfItems )--;
 800c314:	3b01      	subs	r3, #1
	pxItemToRemove->pvContainer = NULL;
 800c316:	2100      	movs	r1, #0
 800c318:	6101      	str	r1, [r0, #16]

	return pxList->uxNumberOfItems;
}
 800c31a:	f85d 4b04 	ldr.w	r4, [sp], #4
	( pxList->uxNumberOfItems )--;
 800c31e:	6013      	str	r3, [r2, #0]
}
 800c320:	4618      	mov	r0, r3
 800c322:	4770      	bx	lr

0800c324 <xQueueGenericCreate>:
	{
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c324:	b940      	cbnz	r0, 800c338 <xQueueGenericCreate+0x14>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c32a:	f383 8811 	msr	BASEPRI, r3
 800c32e:	f3bf 8f6f 	isb	sy
 800c332:	f3bf 8f4f 	dsb	sy
 800c336:	e7fe      	b.n	800c336 <xQueueGenericCreate+0x12>
	{
 800c338:	b570      	push	{r4, r5, r6, lr}
 800c33a:	4606      	mov	r6, r0
 800c33c:	460d      	mov	r5, r1

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c33e:	b151      	cbz	r1, 800c356 <xQueueGenericCreate+0x32>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c340:	fb01 f000 	mul.w	r0, r1, r0
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c344:	3048      	adds	r0, #72	; 0x48
 800c346:	f001 fc87 	bl	800dc58 <pvPortMalloc>

		if( pxNewQueue != NULL )
 800c34a:	4604      	mov	r4, r0
 800c34c:	b358      	cbz	r0, 800c3a6 <xQueueGenericCreate+0x82>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800c34e:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c352:	6003      	str	r3, [r0, #0]
 800c354:	e005      	b.n	800c362 <xQueueGenericCreate+0x3e>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c356:	2048      	movs	r0, #72	; 0x48
 800c358:	f001 fc7e 	bl	800dc58 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800c35c:	4604      	mov	r4, r0
 800c35e:	b310      	cbz	r0, 800c3a6 <xQueueGenericCreate+0x82>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c360:	6024      	str	r4, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
	pxNewQueue->uxItemSize = uxItemSize;
 800c362:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	taskENTER_CRITICAL();
 800c366:	f001 fb15 	bl	800d994 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c36a:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 800c36e:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c370:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c372:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c376:	1acb      	subs	r3, r1, r3
 800c378:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c37a:	2000      	movs	r0, #0
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c37c:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 800c37e:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c380:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c382:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c384:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c388:	6062      	str	r2, [r4, #4]
		pxQueue->cTxLock = queueUNLOCKED;
 800c38a:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c38e:	f104 0010 	add.w	r0, r4, #16
 800c392:	f7ff ff79 	bl	800c288 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c396:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c39a:	f7ff ff75 	bl	800c288 <vListInitialise>
	taskEXIT_CRITICAL();
 800c39e:	f001 fb1b 	bl	800d9d8 <vPortExitCritical>
	}
 800c3a2:	4620      	mov	r0, r4
 800c3a4:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c3a6:	2400      	movs	r4, #0
	}
 800c3a8:	4620      	mov	r0, r4
 800c3aa:	bd70      	pop	{r4, r5, r6, pc}

0800c3ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b0:	b085      	sub	sp, #20
 800c3b2:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	f000 8122 	beq.w	800c5fe <xQueueGenericSend+0x252>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c3ba:	2900      	cmp	r1, #0
 800c3bc:	f000 8112 	beq.w	800c5e4 <xQueueGenericSend+0x238>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	d10b      	bne.n	800c3dc <xQueueGenericSend+0x30>
 800c3c4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c3c6:	2a01      	cmp	r2, #1
 800c3c8:	d008      	beq.n	800c3dc <xQueueGenericSend+0x30>
 800c3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ce:	f383 8811 	msr	BASEPRI, r3
 800c3d2:	f3bf 8f6f 	isb	sy
 800c3d6:	f3bf 8f4f 	dsb	sy
 800c3da:	e7fe      	b.n	800c3da <xQueueGenericSend+0x2e>
 800c3dc:	4604      	mov	r4, r0
 800c3de:	461e      	mov	r6, r3
 800c3e0:	460f      	mov	r7, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c3e2:	f001 f9bf 	bl	800d764 <xTaskGetSchedulerState>
 800c3e6:	2800      	cmp	r0, #0
 800c3e8:	f040 80f9 	bne.w	800c5de <xQueueGenericSend+0x232>
 800c3ec:	9b01      	ldr	r3, [sp, #4]
 800c3ee:	b143      	cbz	r3, 800c402 <xQueueGenericSend+0x56>
 800c3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f4:	f383 8811 	msr	BASEPRI, r3
 800c3f8:	f3bf 8f6f 	isb	sy
 800c3fc:	f3bf 8f4f 	dsb	sy
 800c400:	e7fe      	b.n	800c400 <xQueueGenericSend+0x54>
 800c402:	469a      	mov	sl, r3
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c404:	f001 fac6 	bl	800d994 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c408:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c40a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
 800c40c:	f8df 9314 	ldr.w	r9, [pc, #788]	; 800c724 <xQueueGenericSend+0x378>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c410:	429a      	cmp	r2, r3
		prvLockQueue( pxQueue );
 800c412:	f04f 0800 	mov.w	r8, #0
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c416:	d375      	bcc.n	800c504 <xQueueGenericSend+0x158>
 800c418:	2e02      	cmp	r6, #2
 800c41a:	f000 80f9 	beq.w	800c610 <xQueueGenericSend+0x264>
				if( xTicksToWait == ( TickType_t ) 0 )
 800c41e:	9d01      	ldr	r5, [sp, #4]
 800c420:	2d00      	cmp	r5, #0
 800c422:	f000 814c 	beq.w	800c6be <xQueueGenericSend+0x312>
				else if( xEntryTimeSet == pdFALSE )
 800c426:	f1ba 0f00 	cmp.w	sl, #0
 800c42a:	d102      	bne.n	800c432 <xQueueGenericSend+0x86>
					vTaskSetTimeOutState( &xTimeOut );
 800c42c:	a802      	add	r0, sp, #8
 800c42e:	f001 f937 	bl	800d6a0 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 800c432:	f001 fad1 	bl	800d9d8 <vPortExitCritical>
		vTaskSuspendAll();
 800c436:	f000 fe9f 	bl	800d178 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c43a:	f001 faab 	bl	800d994 <vPortEnterCritical>
 800c43e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c442:	2bff      	cmp	r3, #255	; 0xff
 800c444:	bf08      	it	eq
 800c446:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800c44a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c44e:	2bff      	cmp	r3, #255	; 0xff
 800c450:	bf08      	it	eq
 800c452:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800c456:	f001 fabf 	bl	800d9d8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c45a:	a901      	add	r1, sp, #4
 800c45c:	a802      	add	r0, sp, #8
 800c45e:	f001 f935 	bl	800d6cc <xTaskCheckForTimeOut>
 800c462:	2800      	cmp	r0, #0
 800c464:	f040 8111 	bne.w	800c68a <xQueueGenericSend+0x2de>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c468:	f001 fa94 	bl	800d994 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c46c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c46e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c470:	429a      	cmp	r2, r3
 800c472:	d067      	beq.n	800c544 <xQueueGenericSend+0x198>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800c474:	f001 fab0 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c478:	f001 fa8c 	bl	800d994 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c47c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c480:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c482:	2d00      	cmp	r5, #0
 800c484:	dd11      	ble.n	800c4aa <xQueueGenericSend+0xfe>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c486:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c488:	b17b      	cbz	r3, 800c4aa <xQueueGenericSend+0xfe>
 800c48a:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 800c48e:	e001      	b.n	800c494 <xQueueGenericSend+0xe8>
 800c490:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c492:	b153      	cbz	r3, 800c4aa <xQueueGenericSend+0xfe>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c494:	4650      	mov	r0, sl
 800c496:	f001 f8bf 	bl	800d618 <xTaskRemoveFromEventList>
 800c49a:	b108      	cbz	r0, 800c4a0 <xQueueGenericSend+0xf4>
						vTaskMissedYield();
 800c49c:	f001 f956 	bl	800d74c <vTaskMissedYield>
 800c4a0:	3d01      	subs	r5, #1
 800c4a2:	b2eb      	uxtb	r3, r5
 800c4a4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d1f2      	bne.n	800c490 <xQueueGenericSend+0xe4>
		pxQueue->cTxLock = queueUNLOCKED;
 800c4aa:	23ff      	movs	r3, #255	; 0xff
 800c4ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c4b0:	f001 fa92 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c4b4:	f001 fa6e 	bl	800d994 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c4b8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c4bc:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4be:	2d00      	cmp	r5, #0
 800c4c0:	dd11      	ble.n	800c4e6 <xQueueGenericSend+0x13a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c4c2:	6923      	ldr	r3, [r4, #16]
 800c4c4:	b17b      	cbz	r3, 800c4e6 <xQueueGenericSend+0x13a>
 800c4c6:	f104 0a10 	add.w	sl, r4, #16
 800c4ca:	e001      	b.n	800c4d0 <xQueueGenericSend+0x124>
 800c4cc:	6923      	ldr	r3, [r4, #16]
 800c4ce:	b153      	cbz	r3, 800c4e6 <xQueueGenericSend+0x13a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c4d0:	4650      	mov	r0, sl
 800c4d2:	f001 f8a1 	bl	800d618 <xTaskRemoveFromEventList>
 800c4d6:	b108      	cbz	r0, 800c4dc <xQueueGenericSend+0x130>
					vTaskMissedYield();
 800c4d8:	f001 f938 	bl	800d74c <vTaskMissedYield>
 800c4dc:	3d01      	subs	r5, #1
 800c4de:	b2eb      	uxtb	r3, r5
 800c4e0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d1f2      	bne.n	800c4cc <xQueueGenericSend+0x120>
		pxQueue->cRxLock = queueUNLOCKED;
 800c4e6:	23ff      	movs	r3, #255	; 0xff
 800c4e8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c4ec:	f001 fa74 	bl	800d9d8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800c4f0:	f000 ff04 	bl	800d2fc <xTaskResumeAll>
		taskENTER_CRITICAL();
 800c4f4:	f001 fa4e 	bl	800d994 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c4f8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c4fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c4fc:	429a      	cmp	r2, r3
 800c4fe:	f04f 0a01 	mov.w	sl, #1
 800c502:	d289      	bcs.n	800c418 <xQueueGenericSend+0x6c>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c504:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c506:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c508:	2a00      	cmp	r2, #0
 800c50a:	f000 8086 	beq.w	800c61a <xQueueGenericSend+0x26e>
	else if( xPosition == queueSEND_TO_BACK )
 800c50e:	2e00      	cmp	r6, #0
 800c510:	f000 80a1 	beq.w	800c656 <xQueueGenericSend+0x2aa>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c514:	4639      	mov	r1, r7
 800c516:	68e0      	ldr	r0, [r4, #12]
 800c518:	f005 fcec 	bl	8011ef4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c51c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c51e:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c520:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c522:	425b      	negs	r3, r3
 800c524:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c526:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c528:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c52a:	d202      	bcs.n	800c532 <xQueueGenericSend+0x186>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800c52c:	6862      	ldr	r2, [r4, #4]
 800c52e:	4413      	add	r3, r2
 800c530:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800c532:	2e02      	cmp	r6, #2
 800c534:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c536:	f000 80c6 	beq.w	800c6c6 <xQueueGenericSend+0x31a>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c53a:	3501      	adds	r5, #1
 800c53c:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d071      	beq.n	800c626 <xQueueGenericSend+0x27a>
 800c542:	e09b      	b.n	800c67c <xQueueGenericSend+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c544:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 800c548:	f001 fa46 	bl	800d9d8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c54c:	4650      	mov	r0, sl
 800c54e:	9901      	ldr	r1, [sp, #4]
 800c550:	f001 f812 	bl	800d578 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 800c554:	f001 fa1e 	bl	800d994 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c558:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c55c:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c55e:	2d00      	cmp	r5, #0
 800c560:	dd11      	ble.n	800c586 <xQueueGenericSend+0x1da>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c562:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c564:	b17b      	cbz	r3, 800c586 <xQueueGenericSend+0x1da>
 800c566:	f104 0b24 	add.w	fp, r4, #36	; 0x24
 800c56a:	e001      	b.n	800c570 <xQueueGenericSend+0x1c4>
 800c56c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c56e:	b153      	cbz	r3, 800c586 <xQueueGenericSend+0x1da>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c570:	4658      	mov	r0, fp
 800c572:	f001 f851 	bl	800d618 <xTaskRemoveFromEventList>
 800c576:	b108      	cbz	r0, 800c57c <xQueueGenericSend+0x1d0>
						vTaskMissedYield();
 800c578:	f001 f8e8 	bl	800d74c <vTaskMissedYield>
 800c57c:	3d01      	subs	r5, #1
 800c57e:	b2eb      	uxtb	r3, r5
 800c580:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c582:	2b00      	cmp	r3, #0
 800c584:	d1f2      	bne.n	800c56c <xQueueGenericSend+0x1c0>
		pxQueue->cTxLock = queueUNLOCKED;
 800c586:	23ff      	movs	r3, #255	; 0xff
 800c588:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c58c:	f001 fa24 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c590:	f001 fa00 	bl	800d994 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c594:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c598:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c59a:	2d00      	cmp	r5, #0
 800c59c:	dc0a      	bgt.n	800c5b4 <xQueueGenericSend+0x208>
 800c59e:	e00c      	b.n	800c5ba <xQueueGenericSend+0x20e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c5a0:	4650      	mov	r0, sl
 800c5a2:	f001 f839 	bl	800d618 <xTaskRemoveFromEventList>
 800c5a6:	b108      	cbz	r0, 800c5ac <xQueueGenericSend+0x200>
					vTaskMissedYield();
 800c5a8:	f001 f8d0 	bl	800d74c <vTaskMissedYield>
 800c5ac:	3d01      	subs	r5, #1
 800c5ae:	b2eb      	uxtb	r3, r5
 800c5b0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c5b2:	b113      	cbz	r3, 800c5ba <xQueueGenericSend+0x20e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c5b4:	6923      	ldr	r3, [r4, #16]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d1f2      	bne.n	800c5a0 <xQueueGenericSend+0x1f4>
		pxQueue->cRxLock = queueUNLOCKED;
 800c5ba:	23ff      	movs	r3, #255	; 0xff
 800c5bc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c5c0:	f001 fa0a 	bl	800d9d8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800c5c4:	f000 fe9a 	bl	800d2fc <xTaskResumeAll>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	d193      	bne.n	800c4f4 <xQueueGenericSend+0x148>
					portYIELD_WITHIN_API();
 800c5cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c5d0:	f8c9 3000 	str.w	r3, [r9]
 800c5d4:	f3bf 8f4f 	dsb	sy
 800c5d8:	f3bf 8f6f 	isb	sy
 800c5dc:	e78a      	b.n	800c4f4 <xQueueGenericSend+0x148>
 800c5de:	f04f 0a00 	mov.w	sl, #0
 800c5e2:	e70f      	b.n	800c404 <xQueueGenericSend+0x58>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5e4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800c5e6:	2a00      	cmp	r2, #0
 800c5e8:	f43f aeea 	beq.w	800c3c0 <xQueueGenericSend+0x14>
 800c5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f0:	f383 8811 	msr	BASEPRI, r3
 800c5f4:	f3bf 8f6f 	isb	sy
 800c5f8:	f3bf 8f4f 	dsb	sy
 800c5fc:	e7fe      	b.n	800c5fc <xQueueGenericSend+0x250>
 800c5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c602:	f383 8811 	msr	BASEPRI, r3
 800c606:	f3bf 8f6f 	isb	sy
 800c60a:	f3bf 8f4f 	dsb	sy
 800c60e:	e7fe      	b.n	800c60e <xQueueGenericSend+0x262>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c610:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c612:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c614:	2a00      	cmp	r2, #0
 800c616:	f47f af7d 	bne.w	800c514 <xQueueGenericSend+0x168>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c61a:	6826      	ldr	r6, [r4, #0]
 800c61c:	3501      	adds	r5, #1
 800c61e:	b146      	cbz	r6, 800c632 <xQueueGenericSend+0x286>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c620:	6a63      	ldr	r3, [r4, #36]	; 0x24
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c622:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c624:	bb53      	cbnz	r3, 800c67c <xQueueGenericSend+0x2d0>
				taskEXIT_CRITICAL();
 800c626:	f001 f9d7 	bl	800d9d8 <vPortExitCritical>
				return pdPASS;
 800c62a:	2001      	movs	r0, #1
}
 800c62c:	b005      	add	sp, #20
 800c62e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800c632:	6860      	ldr	r0, [r4, #4]
 800c634:	f001 f8f0 	bl	800d818 <xTaskPriorityDisinherit>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c638:	6a63      	ldr	r3, [r4, #36]	; 0x24
				pxQueue->pxMutexHolder = NULL;
 800c63a:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c63c:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c63e:	b9eb      	cbnz	r3, 800c67c <xQueueGenericSend+0x2d0>
					else if( xYieldRequired != pdFALSE )
 800c640:	2800      	cmp	r0, #0
 800c642:	d0f0      	beq.n	800c626 <xQueueGenericSend+0x27a>
						queueYIELD_IF_USING_PREEMPTION();
 800c644:	4b37      	ldr	r3, [pc, #220]	; (800c724 <xQueueGenericSend+0x378>)
 800c646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c64a:	601a      	str	r2, [r3, #0]
 800c64c:	f3bf 8f4f 	dsb	sy
 800c650:	f3bf 8f6f 	isb	sy
 800c654:	e7e7      	b.n	800c626 <xQueueGenericSend+0x27a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800c656:	4639      	mov	r1, r7
 800c658:	68a0      	ldr	r0, [r4, #8]
 800c65a:	f005 fc4b 	bl	8011ef4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c65e:	68a3      	ldr	r3, [r4, #8]
 800c660:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c662:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c664:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c666:	4293      	cmp	r3, r2
 800c668:	f105 0501 	add.w	r5, r5, #1
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c66c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c66e:	d3d7      	bcc.n	800c620 <xQueueGenericSend+0x274>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c670:	6a63      	ldr	r3, [r4, #36]	; 0x24
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c672:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c674:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c676:	60a2      	str	r2, [r4, #8]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d0d4      	beq.n	800c626 <xQueueGenericSend+0x27a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c67c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c680:	f000 ffca 	bl	800d618 <xTaskRemoveFromEventList>
 800c684:	2800      	cmp	r0, #0
 800c686:	d1dd      	bne.n	800c644 <xQueueGenericSend+0x298>
 800c688:	e7cd      	b.n	800c626 <xQueueGenericSend+0x27a>
	taskENTER_CRITICAL();
 800c68a:	f001 f983 	bl	800d994 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c68e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c692:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c694:	2d00      	cmp	r5, #0
 800c696:	dd1d      	ble.n	800c6d4 <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c698:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c69a:	b1db      	cbz	r3, 800c6d4 <xQueueGenericSend+0x328>
 800c69c:	f104 0624 	add.w	r6, r4, #36	; 0x24
 800c6a0:	e005      	b.n	800c6ae <xQueueGenericSend+0x302>
 800c6a2:	3d01      	subs	r5, #1
 800c6a4:	b2eb      	uxtb	r3, r5
 800c6a6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c6a8:	b1a3      	cbz	r3, 800c6d4 <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c6ac:	b193      	cbz	r3, 800c6d4 <xQueueGenericSend+0x328>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c6ae:	4630      	mov	r0, r6
 800c6b0:	f000 ffb2 	bl	800d618 <xTaskRemoveFromEventList>
 800c6b4:	2800      	cmp	r0, #0
 800c6b6:	d0f4      	beq.n	800c6a2 <xQueueGenericSend+0x2f6>
						vTaskMissedYield();
 800c6b8:	f001 f848 	bl	800d74c <vTaskMissedYield>
 800c6bc:	e7f1      	b.n	800c6a2 <xQueueGenericSend+0x2f6>
					taskEXIT_CRITICAL();
 800c6be:	f001 f98b 	bl	800d9d8 <vPortExitCritical>
					return errQUEUE_FULL;
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	e7b2      	b.n	800c62c <xQueueGenericSend+0x280>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c6c6:	2d00      	cmp	r5, #0
 800c6c8:	d1ab      	bne.n	800c622 <xQueueGenericSend+0x276>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	63a2      	str	r2, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d0a9      	beq.n	800c626 <xQueueGenericSend+0x27a>
 800c6d2:	e7d3      	b.n	800c67c <xQueueGenericSend+0x2d0>
		pxQueue->cTxLock = queueUNLOCKED;
 800c6d4:	23ff      	movs	r3, #255	; 0xff
 800c6d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c6da:	f001 f97d 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c6de:	f001 f959 	bl	800d994 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c6e2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c6e6:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c6e8:	2d00      	cmp	r5, #0
 800c6ea:	dd12      	ble.n	800c712 <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c6ec:	6923      	ldr	r3, [r4, #16]
 800c6ee:	b183      	cbz	r3, 800c712 <xQueueGenericSend+0x366>
 800c6f0:	f104 0610 	add.w	r6, r4, #16
 800c6f4:	e005      	b.n	800c702 <xQueueGenericSend+0x356>
 800c6f6:	3d01      	subs	r5, #1
 800c6f8:	b2eb      	uxtb	r3, r5
 800c6fa:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c6fc:	b14b      	cbz	r3, 800c712 <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c6fe:	6923      	ldr	r3, [r4, #16]
 800c700:	b13b      	cbz	r3, 800c712 <xQueueGenericSend+0x366>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c702:	4630      	mov	r0, r6
 800c704:	f000 ff88 	bl	800d618 <xTaskRemoveFromEventList>
 800c708:	2800      	cmp	r0, #0
 800c70a:	d0f4      	beq.n	800c6f6 <xQueueGenericSend+0x34a>
					vTaskMissedYield();
 800c70c:	f001 f81e 	bl	800d74c <vTaskMissedYield>
 800c710:	e7f1      	b.n	800c6f6 <xQueueGenericSend+0x34a>
		pxQueue->cRxLock = queueUNLOCKED;
 800c712:	23ff      	movs	r3, #255	; 0xff
 800c714:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c718:	f001 f95e 	bl	800d9d8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 800c71c:	f000 fdee 	bl	800d2fc <xTaskResumeAll>
			return errQUEUE_FULL;
 800c720:	2000      	movs	r0, #0
 800c722:	e783      	b.n	800c62c <xQueueGenericSend+0x280>
 800c724:	e000ed04 	.word	0xe000ed04

0800c728 <xQueueCreateMutex>:
	{
 800c728:	b570      	push	{r4, r5, r6, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c72a:	2048      	movs	r0, #72	; 0x48
 800c72c:	f001 fa94 	bl	800dc58 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800c730:	4604      	mov	r4, r0
 800c732:	b350      	cbz	r0, 800c78a <xQueueCreateMutex+0x62>
	pxNewQueue->uxItemSize = uxItemSize;
 800c734:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 800c736:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c738:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 800c73a:	e9c0 350f 	strd	r3, r5, [r0, #60]	; 0x3c
	taskENTER_CRITICAL();
 800c73e:	f001 f929 	bl	800d994 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c742:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 800c746:	6821      	ldr	r1, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c748:	63a5      	str	r5, [r4, #56]	; 0x38
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c74a:	fb03 f302 	mul.w	r3, r3, r2
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c74e:	1a9a      	subs	r2, r3, r2
 800c750:	440a      	add	r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c752:	440b      	add	r3, r1
		pxQueue->cRxLock = queueUNLOCKED;
 800c754:	26ff      	movs	r6, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c756:	e9c4 3101 	strd	r3, r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c75a:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c75c:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c760:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 800c764:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c768:	f7ff fd8e 	bl	800c288 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c76c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c770:	f7ff fd8a 	bl	800c288 <vListInitialise>
	taskEXIT_CRITICAL();
 800c774:	f001 f930 	bl	800d9d8 <vPortExitCritical>
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c778:	e9c4 5500 	strd	r5, r5, [r4]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800c77c:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c77e:	462b      	mov	r3, r5
 800c780:	462a      	mov	r2, r5
 800c782:	4629      	mov	r1, r5
 800c784:	4620      	mov	r0, r4
 800c786:	f7ff fe11 	bl	800c3ac <xQueueGenericSend>
	}
 800c78a:	4620      	mov	r0, r4
 800c78c:	bd70      	pop	{r4, r5, r6, pc}
 800c78e:	bf00      	nop

0800c790 <xQueueGiveMutexRecursive>:
	{
 800c790:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 800c792:	b138      	cbz	r0, 800c7a4 <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 800c794:	6845      	ldr	r5, [r0, #4]
 800c796:	4604      	mov	r4, r0
 800c798:	f000 ffde 	bl	800d758 <xTaskGetCurrentTaskHandle>
 800c79c:	4285      	cmp	r5, r0
 800c79e:	d00a      	beq.n	800c7b6 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 800c7a0:	2000      	movs	r0, #0
	}
 800c7a2:	bd38      	pop	{r3, r4, r5, pc}
 800c7a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a8:	f383 8811 	msr	BASEPRI, r3
 800c7ac:	f3bf 8f6f 	isb	sy
 800c7b0:	f3bf 8f4f 	dsb	sy
 800c7b4:	e7fe      	b.n	800c7b4 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.uxRecursiveCallCount )--;
 800c7b6:	68e3      	ldr	r3, [r4, #12]
 800c7b8:	3b01      	subs	r3, #1
 800c7ba:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800c7bc:	b10b      	cbz	r3, 800c7c2 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 800c7be:	2001      	movs	r0, #1
	}
 800c7c0:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800c7c2:	4620      	mov	r0, r4
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	f7ff fdf0 	bl	800c3ac <xQueueGenericSend>
			xReturn = pdPASS;
 800c7cc:	2001      	movs	r0, #1
	}
 800c7ce:	bd38      	pop	{r3, r4, r5, pc}

0800c7d0 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 800c7d0:	2800      	cmp	r0, #0
 800c7d2:	d037      	beq.n	800c844 <xQueueGenericSendFromISR+0x74>
{
 800c7d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c7d8:	b341      	cbz	r1, 800c82c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c7da:	2b02      	cmp	r3, #2
 800c7dc:	d10b      	bne.n	800c7f6 <xQueueGenericSendFromISR+0x26>
 800c7de:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800c7e0:	2c01      	cmp	r4, #1
 800c7e2:	d008      	beq.n	800c7f6 <xQueueGenericSendFromISR+0x26>
 800c7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e8:	f383 8811 	msr	BASEPRI, r3
 800c7ec:	f3bf 8f6f 	isb	sy
 800c7f0:	f3bf 8f4f 	dsb	sy
 800c7f4:	e7fe      	b.n	800c7f4 <xQueueGenericSendFromISR+0x24>
 800c7f6:	4604      	mov	r4, r0
 800c7f8:	461f      	mov	r7, r3
 800c7fa:	4691      	mov	r9, r2
 800c7fc:	468a      	mov	sl, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c7fe:	f001 f9d5 	bl	800dbac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c802:	f3ef 8811 	mrs	r8, BASEPRI
 800c806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c80a:	f383 8811 	msr	BASEPRI, r3
 800c80e:	f3bf 8f6f 	isb	sy
 800c812:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c816:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c818:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d31b      	bcc.n	800c856 <xQueueGenericSendFromISR+0x86>
 800c81e:	2f02      	cmp	r7, #2
 800c820:	d034      	beq.n	800c88c <xQueueGenericSendFromISR+0xbc>
			xReturn = errQUEUE_FULL;
 800c822:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c824:	f388 8811 	msr	BASEPRI, r8
}
 800c828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c82c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800c82e:	2c00      	cmp	r4, #0
 800c830:	d0d3      	beq.n	800c7da <xQueueGenericSendFromISR+0xa>
	__asm volatile
 800c832:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c836:	f383 8811 	msr	BASEPRI, r3
 800c83a:	f3bf 8f6f 	isb	sy
 800c83e:	f3bf 8f4f 	dsb	sy
 800c842:	e7fe      	b.n	800c842 <xQueueGenericSendFromISR+0x72>
 800c844:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c848:	f383 8811 	msr	BASEPRI, r3
 800c84c:	f3bf 8f6f 	isb	sy
 800c850:	f3bf 8f4f 	dsb	sy
 800c854:	e7fe      	b.n	800c854 <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 800c856:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c85a:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c85c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 800c85e:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c860:	b1da      	cbz	r2, 800c89a <xQueueGenericSendFromISR+0xca>
	else if( xPosition == queueSEND_TO_BACK )
 800c862:	b36f      	cbz	r7, 800c8c0 <xQueueGenericSendFromISR+0xf0>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c864:	4651      	mov	r1, sl
 800c866:	68e0      	ldr	r0, [r4, #12]
 800c868:	f005 fb44 	bl	8011ef4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c86c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c86e:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c870:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c872:	425b      	negs	r3, r3
 800c874:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c876:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c878:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c87a:	d202      	bcs.n	800c882 <xQueueGenericSendFromISR+0xb2>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800c87c:	6862      	ldr	r2, [r4, #4]
 800c87e:	4413      	add	r3, r2
 800c880:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800c882:	2f02      	cmp	r7, #2
 800c884:	d10f      	bne.n	800c8a6 <xQueueGenericSendFromISR+0xd6>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c886:	b176      	cbz	r6, 800c8a6 <xQueueGenericSendFromISR+0xd6>
				--uxMessagesWaiting;
 800c888:	3e01      	subs	r6, #1
 800c88a:	e00c      	b.n	800c8a6 <xQueueGenericSendFromISR+0xd6>
			const int8_t cTxLock = pxQueue->cTxLock;
 800c88c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c890:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c892:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 800c894:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c896:	2a00      	cmp	r2, #0
 800c898:	d1e4      	bne.n	800c864 <xQueueGenericSendFromISR+0x94>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c89a:	6827      	ldr	r7, [r4, #0]
 800c89c:	b91f      	cbnz	r7, 800c8a6 <xQueueGenericSendFromISR+0xd6>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800c89e:	6860      	ldr	r0, [r4, #4]
 800c8a0:	f000 ffba 	bl	800d818 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800c8a4:	6067      	str	r7, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c8a6:	3601      	adds	r6, #1
			if( cTxLock == queueUNLOCKED )
 800c8a8:	1c6b      	adds	r3, r5, #1
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c8aa:	63a6      	str	r6, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 800c8ac:	d016      	beq.n	800c8dc <xQueueGenericSendFromISR+0x10c>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c8ae:	1c6b      	adds	r3, r5, #1
 800c8b0:	b25b      	sxtb	r3, r3
 800c8b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 800c8b6:	2001      	movs	r0, #1
	__asm volatile
 800c8b8:	f388 8811 	msr	BASEPRI, r8
}
 800c8bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800c8c0:	4651      	mov	r1, sl
 800c8c2:	68a0      	ldr	r0, [r4, #8]
 800c8c4:	f005 fb16 	bl	8011ef4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c8c8:	68a3      	ldr	r3, [r4, #8]
 800c8ca:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c8cc:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c8ce:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c8d0:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c8d2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c8d4:	d3e7      	bcc.n	800c8a6 <xQueueGenericSendFromISR+0xd6>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c8d6:	6823      	ldr	r3, [r4, #0]
 800c8d8:	60a3      	str	r3, [r4, #8]
 800c8da:	e7e4      	b.n	800c8a6 <xQueueGenericSendFromISR+0xd6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d0e9      	beq.n	800c8b6 <xQueueGenericSendFromISR+0xe6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8e2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c8e6:	f000 fe97 	bl	800d618 <xTaskRemoveFromEventList>
 800c8ea:	2800      	cmp	r0, #0
 800c8ec:	d0e3      	beq.n	800c8b6 <xQueueGenericSendFromISR+0xe6>
							if( pxHigherPriorityTaskWoken != NULL )
 800c8ee:	f1b9 0f00 	cmp.w	r9, #0
 800c8f2:	d0e0      	beq.n	800c8b6 <xQueueGenericSendFromISR+0xe6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c8f4:	2001      	movs	r0, #1
 800c8f6:	f8c9 0000 	str.w	r0, [r9]
 800c8fa:	e793      	b.n	800c824 <xQueueGenericSendFromISR+0x54>

0800c8fc <xQueueGenericReceive>:
{
 800c8fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c900:	b085      	sub	sp, #20
 800c902:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800c904:	2800      	cmp	r0, #0
 800c906:	f000 8158 	beq.w	800cbba <xQueueGenericReceive+0x2be>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c90a:	2900      	cmp	r1, #0
 800c90c:	f000 8148 	beq.w	800cba0 <xQueueGenericReceive+0x2a4>
 800c910:	4604      	mov	r4, r0
 800c912:	4698      	mov	r8, r3
 800c914:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c916:	f000 ff25 	bl	800d764 <xTaskGetSchedulerState>
 800c91a:	b950      	cbnz	r0, 800c932 <xQueueGenericReceive+0x36>
 800c91c:	9b01      	ldr	r3, [sp, #4]
 800c91e:	b143      	cbz	r3, 800c932 <xQueueGenericReceive+0x36>
	__asm volatile
 800c920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c924:	f383 8811 	msr	BASEPRI, r3
 800c928:	f3bf 8f6f 	isb	sy
 800c92c:	f3bf 8f4f 	dsb	sy
 800c930:	e7fe      	b.n	800c930 <xQueueGenericReceive+0x34>
		taskENTER_CRITICAL();
 800c932:	f001 f82f 	bl	800d994 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c936:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c938:	2d00      	cmp	r5, #0
 800c93a:	f040 80ba 	bne.w	800cab2 <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 800c93e:	9b01      	ldr	r3, [sp, #4]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d06a      	beq.n	800ca1a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
 800c944:	a802      	add	r0, sp, #8
 800c946:	f000 feab 	bl	800d6a0 <vTaskSetTimeOutState>
					portYIELD_WITHIN_API();
 800c94a:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 800cc08 <xQueueGenericReceive+0x30c>
		prvLockQueue( pxQueue );
 800c94e:	46aa      	mov	sl, r5
 800c950:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 800c954:	f001 f840 	bl	800d9d8 <vPortExitCritical>
		vTaskSuspendAll();
 800c958:	f000 fc0e 	bl	800d178 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c95c:	f001 f81a 	bl	800d994 <vPortEnterCritical>
 800c960:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c964:	2bff      	cmp	r3, #255	; 0xff
 800c966:	bf08      	it	eq
 800c968:	f884 a044 	strbeq.w	sl, [r4, #68]	; 0x44
 800c96c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c970:	2bff      	cmp	r3, #255	; 0xff
 800c972:	bf08      	it	eq
 800c974:	f884 a045 	strbeq.w	sl, [r4, #69]	; 0x45
 800c978:	f001 f82e 	bl	800d9d8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c97c:	a901      	add	r1, sp, #4
 800c97e:	a802      	add	r0, sp, #8
 800c980:	f000 fea4 	bl	800d6cc <xTaskCheckForTimeOut>
 800c984:	2800      	cmp	r0, #0
 800c986:	d14e      	bne.n	800ca26 <xQueueGenericReceive+0x12a>
	taskENTER_CRITICAL();
 800c988:	f001 f804 	bl	800d994 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c98c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c98e:	2b00      	cmp	r3, #0
 800c990:	f000 80b9 	beq.w	800cb06 <xQueueGenericReceive+0x20a>
	taskEXIT_CRITICAL();
 800c994:	f001 f820 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c998:	f000 fffc 	bl	800d994 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c99c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c9a0:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c9a2:	2d00      	cmp	r5, #0
 800c9a4:	dc0a      	bgt.n	800c9bc <xQueueGenericReceive+0xc0>
 800c9a6:	e00c      	b.n	800c9c2 <xQueueGenericReceive+0xc6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c9a8:	4630      	mov	r0, r6
 800c9aa:	f000 fe35 	bl	800d618 <xTaskRemoveFromEventList>
 800c9ae:	b108      	cbz	r0, 800c9b4 <xQueueGenericReceive+0xb8>
						vTaskMissedYield();
 800c9b0:	f000 fecc 	bl	800d74c <vTaskMissedYield>
 800c9b4:	3d01      	subs	r5, #1
 800c9b6:	b2eb      	uxtb	r3, r5
 800c9b8:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c9ba:	b113      	cbz	r3, 800c9c2 <xQueueGenericReceive+0xc6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c9bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d1f2      	bne.n	800c9a8 <xQueueGenericReceive+0xac>
		pxQueue->cTxLock = queueUNLOCKED;
 800c9c2:	23ff      	movs	r3, #255	; 0xff
 800c9c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c9c8:	f001 f806 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c9cc:	f000 ffe2 	bl	800d994 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c9d0:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c9d4:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c9d6:	2d00      	cmp	r5, #0
 800c9d8:	dd10      	ble.n	800c9fc <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c9da:	6923      	ldr	r3, [r4, #16]
 800c9dc:	b173      	cbz	r3, 800c9fc <xQueueGenericReceive+0x100>
 800c9de:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c9e2:	4648      	mov	r0, r9
 800c9e4:	f000 fe18 	bl	800d618 <xTaskRemoveFromEventList>
 800c9e8:	b108      	cbz	r0, 800c9ee <xQueueGenericReceive+0xf2>
					vTaskMissedYield();
 800c9ea:	f000 feaf 	bl	800d74c <vTaskMissedYield>
 800c9ee:	3d01      	subs	r5, #1
 800c9f0:	b2eb      	uxtb	r3, r5
 800c9f2:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c9f4:	b113      	cbz	r3, 800c9fc <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c9f6:	6923      	ldr	r3, [r4, #16]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d1f2      	bne.n	800c9e2 <xQueueGenericReceive+0xe6>
		pxQueue->cRxLock = queueUNLOCKED;
 800c9fc:	23ff      	movs	r3, #255	; 0xff
 800c9fe:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800ca02:	f000 ffe9 	bl	800d9d8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800ca06:	f000 fc79 	bl	800d2fc <xTaskResumeAll>
		taskENTER_CRITICAL();
 800ca0a:	f000 ffc3 	bl	800d994 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca0e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ca10:	2d00      	cmp	r5, #0
 800ca12:	d14e      	bne.n	800cab2 <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 800ca14:	9b01      	ldr	r3, [sp, #4]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d19c      	bne.n	800c954 <xQueueGenericReceive+0x58>
					taskEXIT_CRITICAL();
 800ca1a:	f000 ffdd 	bl	800d9d8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800ca1e:	2000      	movs	r0, #0
}
 800ca20:	b005      	add	sp, #20
 800ca22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	taskENTER_CRITICAL();
 800ca26:	f000 ffb5 	bl	800d994 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800ca2a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800ca2e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca30:	2d00      	cmp	r5, #0
 800ca32:	dc0a      	bgt.n	800ca4a <xQueueGenericReceive+0x14e>
 800ca34:	e00c      	b.n	800ca50 <xQueueGenericReceive+0x154>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ca36:	4630      	mov	r0, r6
 800ca38:	f000 fdee 	bl	800d618 <xTaskRemoveFromEventList>
 800ca3c:	b108      	cbz	r0, 800ca42 <xQueueGenericReceive+0x146>
						vTaskMissedYield();
 800ca3e:	f000 fe85 	bl	800d74c <vTaskMissedYield>
 800ca42:	3d01      	subs	r5, #1
 800ca44:	b2eb      	uxtb	r3, r5
 800ca46:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca48:	b113      	cbz	r3, 800ca50 <xQueueGenericReceive+0x154>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ca4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d1f2      	bne.n	800ca36 <xQueueGenericReceive+0x13a>
		pxQueue->cTxLock = queueUNLOCKED;
 800ca50:	23ff      	movs	r3, #255	; 0xff
 800ca52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800ca56:	f000 ffbf 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800ca5a:	f000 ff9b 	bl	800d994 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800ca5e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800ca62:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca64:	2d00      	cmp	r5, #0
 800ca66:	dd11      	ble.n	800ca8c <xQueueGenericReceive+0x190>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca68:	6923      	ldr	r3, [r4, #16]
 800ca6a:	b17b      	cbz	r3, 800ca8c <xQueueGenericReceive+0x190>
 800ca6c:	f104 0910 	add.w	r9, r4, #16
 800ca70:	e001      	b.n	800ca76 <xQueueGenericReceive+0x17a>
 800ca72:	6923      	ldr	r3, [r4, #16]
 800ca74:	b153      	cbz	r3, 800ca8c <xQueueGenericReceive+0x190>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca76:	4648      	mov	r0, r9
 800ca78:	f000 fdce 	bl	800d618 <xTaskRemoveFromEventList>
 800ca7c:	b108      	cbz	r0, 800ca82 <xQueueGenericReceive+0x186>
					vTaskMissedYield();
 800ca7e:	f000 fe65 	bl	800d74c <vTaskMissedYield>
 800ca82:	3d01      	subs	r5, #1
 800ca84:	b2eb      	uxtb	r3, r5
 800ca86:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d1f2      	bne.n	800ca72 <xQueueGenericReceive+0x176>
		pxQueue->cRxLock = queueUNLOCKED;
 800ca8c:	23ff      	movs	r3, #255	; 0xff
 800ca8e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800ca92:	f000 ffa1 	bl	800d9d8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 800ca96:	f000 fc31 	bl	800d2fc <xTaskResumeAll>
	taskENTER_CRITICAL();
 800ca9a:	f000 ff7b 	bl	800d994 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ca9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d0ba      	beq.n	800ca1a <xQueueGenericReceive+0x11e>
	taskEXIT_CRITICAL();
 800caa4:	f000 ff98 	bl	800d9d8 <vPortExitCritical>
		taskENTER_CRITICAL();
 800caa8:	f000 ff74 	bl	800d994 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800caac:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800caae:	2d00      	cmp	r5, #0
 800cab0:	d0b0      	beq.n	800ca14 <xQueueGenericReceive+0x118>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cab2:	6c22      	ldr	r2, [r4, #64]	; 0x40
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800cab4:	68e6      	ldr	r6, [r4, #12]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cab6:	b152      	cbz	r2, 800cace <xQueueGenericReceive+0x1d2>
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cab8:	6861      	ldr	r1, [r4, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800caba:	18b3      	adds	r3, r6, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cabc:	428b      	cmp	r3, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800cabe:	60e3      	str	r3, [r4, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800cac0:	bf24      	itt	cs
 800cac2:	6823      	ldrcs	r3, [r4, #0]
 800cac4:	60e3      	strcs	r3, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800cac6:	4638      	mov	r0, r7
 800cac8:	68e1      	ldr	r1, [r4, #12]
 800caca:	f005 fa13 	bl	8011ef4 <memcpy>
				if( xJustPeeking == pdFALSE )
 800cace:	f1b8 0f00 	cmp.w	r8, #0
 800cad2:	f040 8083 	bne.w	800cbdc <xQueueGenericReceive+0x2e0>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cad6:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800cad8:	3d01      	subs	r5, #1
 800cada:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cadc:	2b00      	cmp	r3, #0
 800cade:	f000 8086 	beq.w	800cbee <xQueueGenericReceive+0x2f2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cae2:	6923      	ldr	r3, [r4, #16]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d07c      	beq.n	800cbe2 <xQueueGenericReceive+0x2e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cae8:	f104 0010 	add.w	r0, r4, #16
 800caec:	f000 fd94 	bl	800d618 <xTaskRemoveFromEventList>
 800caf0:	2800      	cmp	r0, #0
 800caf2:	d076      	beq.n	800cbe2 <xQueueGenericReceive+0x2e6>
							queueYIELD_IF_USING_PREEMPTION();
 800caf4:	4b44      	ldr	r3, [pc, #272]	; (800cc08 <xQueueGenericReceive+0x30c>)
 800caf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cafa:	601a      	str	r2, [r3, #0]
 800cafc:	f3bf 8f4f 	dsb	sy
 800cb00:	f3bf 8f6f 	isb	sy
 800cb04:	e06d      	b.n	800cbe2 <xQueueGenericReceive+0x2e6>
	taskEXIT_CRITICAL();
 800cb06:	f000 ff67 	bl	800d9d8 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cb0a:	6823      	ldr	r3, [r4, #0]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d05d      	beq.n	800cbcc <xQueueGenericReceive+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cb10:	9901      	ldr	r1, [sp, #4]
 800cb12:	4630      	mov	r0, r6
 800cb14:	f000 fd30 	bl	800d578 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 800cb18:	f000 ff3c 	bl	800d994 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800cb1c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800cb20:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cb22:	2d00      	cmp	r5, #0
 800cb24:	dc0a      	bgt.n	800cb3c <xQueueGenericReceive+0x240>
 800cb26:	e00c      	b.n	800cb42 <xQueueGenericReceive+0x246>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cb28:	4630      	mov	r0, r6
 800cb2a:	f000 fd75 	bl	800d618 <xTaskRemoveFromEventList>
 800cb2e:	b108      	cbz	r0, 800cb34 <xQueueGenericReceive+0x238>
						vTaskMissedYield();
 800cb30:	f000 fe0c 	bl	800d74c <vTaskMissedYield>
 800cb34:	3d01      	subs	r5, #1
 800cb36:	b2eb      	uxtb	r3, r5
 800cb38:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cb3a:	b113      	cbz	r3, 800cb42 <xQueueGenericReceive+0x246>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cb3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d1f2      	bne.n	800cb28 <xQueueGenericReceive+0x22c>
		pxQueue->cTxLock = queueUNLOCKED;
 800cb42:	23ff      	movs	r3, #255	; 0xff
 800cb44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800cb48:	f000 ff46 	bl	800d9d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800cb4c:	f000 ff22 	bl	800d994 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800cb50:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800cb54:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cb56:	2d00      	cmp	r5, #0
 800cb58:	dd10      	ble.n	800cb7c <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cb5a:	6923      	ldr	r3, [r4, #16]
 800cb5c:	b173      	cbz	r3, 800cb7c <xQueueGenericReceive+0x280>
 800cb5e:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cb62:	4648      	mov	r0, r9
 800cb64:	f000 fd58 	bl	800d618 <xTaskRemoveFromEventList>
 800cb68:	b108      	cbz	r0, 800cb6e <xQueueGenericReceive+0x272>
					vTaskMissedYield();
 800cb6a:	f000 fdef 	bl	800d74c <vTaskMissedYield>
 800cb6e:	3d01      	subs	r5, #1
 800cb70:	b2eb      	uxtb	r3, r5
 800cb72:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cb74:	b113      	cbz	r3, 800cb7c <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cb76:	6923      	ldr	r3, [r4, #16]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d1f2      	bne.n	800cb62 <xQueueGenericReceive+0x266>
		pxQueue->cRxLock = queueUNLOCKED;
 800cb7c:	23ff      	movs	r3, #255	; 0xff
 800cb7e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800cb82:	f000 ff29 	bl	800d9d8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800cb86:	f000 fbb9 	bl	800d2fc <xTaskResumeAll>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	d18c      	bne.n	800caa8 <xQueueGenericReceive+0x1ac>
					portYIELD_WITHIN_API();
 800cb8e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800cb92:	f8cb 3000 	str.w	r3, [fp]
 800cb96:	f3bf 8f4f 	dsb	sy
 800cb9a:	f3bf 8f6f 	isb	sy
 800cb9e:	e783      	b.n	800caa8 <xQueueGenericReceive+0x1ac>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cba0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800cba2:	2a00      	cmp	r2, #0
 800cba4:	f43f aeb4 	beq.w	800c910 <xQueueGenericReceive+0x14>
 800cba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbac:	f383 8811 	msr	BASEPRI, r3
 800cbb0:	f3bf 8f6f 	isb	sy
 800cbb4:	f3bf 8f4f 	dsb	sy
 800cbb8:	e7fe      	b.n	800cbb8 <xQueueGenericReceive+0x2bc>
 800cbba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbbe:	f383 8811 	msr	BASEPRI, r3
 800cbc2:	f3bf 8f6f 	isb	sy
 800cbc6:	f3bf 8f4f 	dsb	sy
 800cbca:	e7fe      	b.n	800cbca <xQueueGenericReceive+0x2ce>
						taskENTER_CRITICAL();
 800cbcc:	f000 fee2 	bl	800d994 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800cbd0:	6860      	ldr	r0, [r4, #4]
 800cbd2:	f000 fdd7 	bl	800d784 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800cbd6:	f000 feff 	bl	800d9d8 <vPortExitCritical>
 800cbda:	e799      	b.n	800cb10 <xQueueGenericReceive+0x214>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cbdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800cbde:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cbe0:	b94b      	cbnz	r3, 800cbf6 <xQueueGenericReceive+0x2fa>
				taskEXIT_CRITICAL();
 800cbe2:	f000 fef9 	bl	800d9d8 <vPortExitCritical>
				return pdPASS;
 800cbe6:	2001      	movs	r0, #1
}
 800cbe8:	b005      	add	sp, #20
 800cbea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800cbee:	f000 fe6b 	bl	800d8c8 <pvTaskIncrementMutexHeldCount>
 800cbf2:	6060      	str	r0, [r4, #4]
 800cbf4:	e775      	b.n	800cae2 <xQueueGenericReceive+0x1e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cbf6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800cbfa:	f000 fd0d 	bl	800d618 <xTaskRemoveFromEventList>
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	f47f af78 	bne.w	800caf4 <xQueueGenericReceive+0x1f8>
 800cc04:	e7ed      	b.n	800cbe2 <xQueueGenericReceive+0x2e6>
 800cc06:	bf00      	nop
 800cc08:	e000ed04 	.word	0xe000ed04

0800cc0c <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 800cc0c:	b190      	cbz	r0, 800cc34 <xQueueTakeMutexRecursive+0x28>
	{
 800cc0e:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800cc10:	6846      	ldr	r6, [r0, #4]
 800cc12:	4604      	mov	r4, r0
 800cc14:	460d      	mov	r5, r1
 800cc16:	f000 fd9f 	bl	800d758 <xTaskGetCurrentTaskHandle>
 800cc1a:	4286      	cmp	r6, r0
 800cc1c:	d013      	beq.n	800cc46 <xQueueTakeMutexRecursive+0x3a>
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
 800cc1e:	2300      	movs	r3, #0
 800cc20:	462a      	mov	r2, r5
 800cc22:	4619      	mov	r1, r3
 800cc24:	4620      	mov	r0, r4
 800cc26:	f7ff fe69 	bl	800c8fc <xQueueGenericReceive>
			if( xReturn != pdFAIL )
 800cc2a:	b110      	cbz	r0, 800cc32 <xQueueTakeMutexRecursive+0x26>
				( pxMutex->u.uxRecursiveCallCount )++;
 800cc2c:	68e3      	ldr	r3, [r4, #12]
 800cc2e:	3301      	adds	r3, #1
 800cc30:	60e3      	str	r3, [r4, #12]
	}
 800cc32:	bd70      	pop	{r4, r5, r6, pc}
 800cc34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc38:	f383 8811 	msr	BASEPRI, r3
 800cc3c:	f3bf 8f6f 	isb	sy
 800cc40:	f3bf 8f4f 	dsb	sy
 800cc44:	e7fe      	b.n	800cc44 <xQueueTakeMutexRecursive+0x38>
			( pxMutex->u.uxRecursiveCallCount )++;
 800cc46:	68e3      	ldr	r3, [r4, #12]
 800cc48:	3301      	adds	r3, #1
 800cc4a:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 800cc4c:	2001      	movs	r0, #1
	}
 800cc4e:	bd70      	pop	{r4, r5, r6, pc}

0800cc50 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cc52:	4b1b      	ldr	r3, [pc, #108]	; (800ccc0 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc54:	4e1b      	ldr	r6, [pc, #108]	; (800ccc4 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 800cc56:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc58:	6833      	ldr	r3, [r6, #0]
{
 800cc5a:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc5c:	1d18      	adds	r0, r3, #4
{
 800cc5e:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc60:	f7ff fb4c 	bl	800c2fc <uxListRemove>
 800cc64:	b940      	cbnz	r0, 800cc78 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800cc66:	6833      	ldr	r3, [r6, #0]
 800cc68:	4917      	ldr	r1, [pc, #92]	; (800ccc8 <prvAddCurrentTaskToDelayedList+0x78>)
 800cc6a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800cc6c:	680b      	ldr	r3, [r1, #0]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	4082      	lsls	r2, r0
 800cc72:	ea23 0302 	bic.w	r3, r3, r2
 800cc76:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cc78:	1c6b      	adds	r3, r5, #1
 800cc7a:	d017      	beq.n	800ccac <prvAddCurrentTaskToDelayedList+0x5c>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cc7c:	6833      	ldr	r3, [r6, #0]
 800cc7e:	1964      	adds	r4, r4, r5
 800cc80:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800cc82:	d20b      	bcs.n	800cc9c <prvAddCurrentTaskToDelayedList+0x4c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cc84:	4b11      	ldr	r3, [pc, #68]	; (800cccc <prvAddCurrentTaskToDelayedList+0x7c>)
 800cc86:	6818      	ldr	r0, [r3, #0]
 800cc88:	6831      	ldr	r1, [r6, #0]
 800cc8a:	3104      	adds	r1, #4
 800cc8c:	f7ff fb1c 	bl	800c2c8 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 800cc90:	4b0f      	ldr	r3, [pc, #60]	; (800ccd0 <prvAddCurrentTaskToDelayedList+0x80>)
 800cc92:	681a      	ldr	r2, [r3, #0]
 800cc94:	42a2      	cmp	r2, r4
				{
					xNextTaskUnblockTime = xTimeToWake;
 800cc96:	bf88      	it	hi
 800cc98:	601c      	strhi	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cc9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cc9c:	4b0d      	ldr	r3, [pc, #52]	; (800ccd4 <prvAddCurrentTaskToDelayedList+0x84>)
 800cc9e:	6818      	ldr	r0, [r3, #0]
 800cca0:	6831      	ldr	r1, [r6, #0]
}
 800cca2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cca6:	3104      	adds	r1, #4
 800cca8:	f7ff bb0e 	b.w	800c2c8 <vListInsert>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ccac:	2f00      	cmp	r7, #0
 800ccae:	d0e5      	beq.n	800cc7c <prvAddCurrentTaskToDelayedList+0x2c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ccb0:	6831      	ldr	r1, [r6, #0]
 800ccb2:	4809      	ldr	r0, [pc, #36]	; (800ccd8 <prvAddCurrentTaskToDelayedList+0x88>)
 800ccb4:	3104      	adds	r1, #4
}
 800ccb6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ccba:	f7ff baf5 	b.w	800c2a8 <vListInsertEnd>
 800ccbe:	bf00      	nop
 800ccc0:	20000994 	.word	0x20000994
 800ccc4:	20000870 	.word	0x20000870
 800ccc8:	2000091c 	.word	0x2000091c
 800cccc:	20000874 	.word	0x20000874
 800ccd0:	2000094c 	.word	0x2000094c
 800ccd4:	20000878 	.word	0x20000878
 800ccd8:	2000096c 	.word	0x2000096c

0800ccdc <xTaskCreate>:
	{
 800ccdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cce0:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 800cce4:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cce6:	4650      	mov	r0, sl
	{
 800cce8:	460d      	mov	r5, r1
 800ccea:	4699      	mov	r9, r3
 800ccec:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccee:	f000 ffb3 	bl	800dc58 <pvPortMalloc>
			if( pxStack != NULL )
 800ccf2:	2800      	cmp	r0, #0
 800ccf4:	f000 810e 	beq.w	800cf14 <xTaskCreate+0x238>
 800ccf8:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800ccfa:	20b4      	movs	r0, #180	; 0xb4
 800ccfc:	f000 ffac 	bl	800dc58 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800cd00:	4604      	mov	r4, r0
 800cd02:	2800      	cmp	r0, #0
 800cd04:	f000 80da 	beq.w	800cebc <xTaskCreate+0x1e0>
					pxNewTCB->pxStack = pxStack;
 800cd08:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd0a:	782b      	ldrb	r3, [r5, #0]
 800cd0c:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cd10:	f1aa 0a04 	sub.w	sl, sl, #4
		if( pcName[ x ] == 0x00 )
 800cd14:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cd16:	4456      	add	r6, sl
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800cd18:	f026 0607 	bic.w	r6, r6, #7
		if( pcName[ x ] == 0x00 )
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d04d      	beq.n	800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd20:	786b      	ldrb	r3, [r5, #1]
 800cd22:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
		if( pcName[ x ] == 0x00 )
 800cd26:	786b      	ldrb	r3, [r5, #1]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d047      	beq.n	800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd2c:	78ab      	ldrb	r3, [r5, #2]
 800cd2e:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
		if( pcName[ x ] == 0x00 )
 800cd32:	78ab      	ldrb	r3, [r5, #2]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d041      	beq.n	800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd38:	78eb      	ldrb	r3, [r5, #3]
 800cd3a:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
		if( pcName[ x ] == 0x00 )
 800cd3e:	78eb      	ldrb	r3, [r5, #3]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d03b      	beq.n	800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd44:	792b      	ldrb	r3, [r5, #4]
 800cd46:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
		if( pcName[ x ] == 0x00 )
 800cd4a:	792b      	ldrb	r3, [r5, #4]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d035      	beq.n	800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd50:	796b      	ldrb	r3, [r5, #5]
 800cd52:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
		if( pcName[ x ] == 0x00 )
 800cd56:	796b      	ldrb	r3, [r5, #5]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d02f      	beq.n	800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd5c:	79ab      	ldrb	r3, [r5, #6]
 800cd5e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
		if( pcName[ x ] == 0x00 )
 800cd62:	79ab      	ldrb	r3, [r5, #6]
 800cd64:	b353      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd66:	79eb      	ldrb	r3, [r5, #7]
 800cd68:	f880 303b 	strb.w	r3, [r0, #59]	; 0x3b
		if( pcName[ x ] == 0x00 )
 800cd6c:	79eb      	ldrb	r3, [r5, #7]
 800cd6e:	b32b      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd70:	7a2b      	ldrb	r3, [r5, #8]
 800cd72:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
		if( pcName[ x ] == 0x00 )
 800cd76:	7a2b      	ldrb	r3, [r5, #8]
 800cd78:	b303      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd7a:	7a6b      	ldrb	r3, [r5, #9]
 800cd7c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		if( pcName[ x ] == 0x00 )
 800cd80:	7a6b      	ldrb	r3, [r5, #9]
 800cd82:	b1db      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd84:	7aab      	ldrb	r3, [r5, #10]
 800cd86:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		if( pcName[ x ] == 0x00 )
 800cd8a:	7aab      	ldrb	r3, [r5, #10]
 800cd8c:	b1b3      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd8e:	7aeb      	ldrb	r3, [r5, #11]
 800cd90:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
		if( pcName[ x ] == 0x00 )
 800cd94:	7aeb      	ldrb	r3, [r5, #11]
 800cd96:	b18b      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd98:	7b2b      	ldrb	r3, [r5, #12]
 800cd9a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
		if( pcName[ x ] == 0x00 )
 800cd9e:	7b2b      	ldrb	r3, [r5, #12]
 800cda0:	b163      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cda2:	7b6b      	ldrb	r3, [r5, #13]
 800cda4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
		if( pcName[ x ] == 0x00 )
 800cda8:	7b6b      	ldrb	r3, [r5, #13]
 800cdaa:	b13b      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cdac:	7bab      	ldrb	r3, [r5, #14]
 800cdae:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
		if( pcName[ x ] == 0x00 )
 800cdb2:	7bab      	ldrb	r3, [r5, #14]
 800cdb4:	b113      	cbz	r3, 800cdbc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cdb6:	7beb      	ldrb	r3, [r5, #15]
 800cdb8:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800cdbc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800cdbe:	2d06      	cmp	r5, #6
 800cdc0:	bf28      	it	cs
 800cdc2:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cdc4:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cdc8:	f104 0a04 	add.w	sl, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 800cdcc:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800cdce:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cdd0:	4650      	mov	r0, sl
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cdd2:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 800cdd6:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cdda:	f7ff fa61 	bl	800c2a0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdde:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cde2:	f104 0018 	add.w	r0, r4, #24
 800cde6:	f7ff fa5b 	bl	800c2a0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdea:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 800cdec:	f8c4 b0ac 	str.w	fp, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cdf0:	4659      	mov	r1, fp
 800cdf2:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cdf4:	f884 b0b0 	strb.w	fp, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cdf8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cdfa:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cdfc:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 800ce00:	f005 f883 	bl	8011f0a <memset>
 800ce04:	4d45      	ldr	r5, [pc, #276]	; (800cf1c <xTaskCreate+0x240>)
 800ce06:	4b46      	ldr	r3, [pc, #280]	; (800cf20 <xTaskCreate+0x244>)
 800ce08:	4a46      	ldr	r2, [pc, #280]	; (800cf24 <xTaskCreate+0x248>)
 800ce0a:	6522      	str	r2, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ce0c:	4641      	mov	r1, r8
 800ce0e:	464a      	mov	r2, r9
 800ce10:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ce12:	e9c4 5315 	strd	r5, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ce16:	f000 fd95 	bl	800d944 <pxPortInitialiseStack>
 800ce1a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800ce1c:	b107      	cbz	r7, 800ce20 <xTaskCreate+0x144>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ce1e:	603c      	str	r4, [r7, #0]
	taskENTER_CRITICAL();
 800ce20:	f000 fdb8 	bl	800d994 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800ce24:	4a40      	ldr	r2, [pc, #256]	; (800cf28 <xTaskCreate+0x24c>)
		if( pxCurrentTCB == NULL )
 800ce26:	4e41      	ldr	r6, [pc, #260]	; (800cf2c <xTaskCreate+0x250>)
		uxCurrentNumberOfTasks++;
 800ce28:	6813      	ldr	r3, [r2, #0]
 800ce2a:	3301      	adds	r3, #1
 800ce2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ce2e:	6833      	ldr	r3, [r6, #0]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d03a      	beq.n	800ceaa <xTaskCreate+0x1ce>
			if( xSchedulerRunning == pdFALSE )
 800ce34:	4f3e      	ldr	r7, [pc, #248]	; (800cf30 <xTaskCreate+0x254>)
 800ce36:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ce38:	683a      	ldr	r2, [r7, #0]
 800ce3a:	b35a      	cbz	r2, 800ce94 <xTaskCreate+0x1b8>
 800ce3c:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800cf54 <xTaskCreate+0x278>
		uxTaskNumber++;
 800ce40:	4a3c      	ldr	r2, [pc, #240]	; (800cf34 <xTaskCreate+0x258>)
		prvAddTaskToReadyList( pxNewTCB );
 800ce42:	f8df c114 	ldr.w	ip, [pc, #276]	; 800cf58 <xTaskCreate+0x27c>
		uxTaskNumber++;
 800ce46:	6810      	ldr	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800ce48:	f8dc e000 	ldr.w	lr, [ip]
 800ce4c:	2501      	movs	r5, #1
		uxTaskNumber++;
 800ce4e:	4428      	add	r0, r5
 800ce50:	6010      	str	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800ce52:	fa05 f203 	lsl.w	r2, r5, r3
 800ce56:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ce5a:	ea42 020e 	orr.w	r2, r2, lr
 800ce5e:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 800ce62:	4651      	mov	r1, sl
 800ce64:	f8cc 2000 	str.w	r2, [ip]
 800ce68:	f7ff fa1e 	bl	800c2a8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800ce6c:	f000 fdb4 	bl	800d9d8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800ce70:	683b      	ldr	r3, [r7, #0]
 800ce72:	b1bb      	cbz	r3, 800cea4 <xTaskCreate+0x1c8>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ce74:	6832      	ldr	r2, [r6, #0]
 800ce76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ce78:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	d212      	bcs.n	800cea4 <xTaskCreate+0x1c8>
			taskYIELD_IF_USING_PREEMPTION();
 800ce7e:	4b2e      	ldr	r3, [pc, #184]	; (800cf38 <xTaskCreate+0x25c>)
 800ce80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce84:	601a      	str	r2, [r3, #0]
 800ce86:	f3bf 8f4f 	dsb	sy
 800ce8a:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
 800ce8e:	4628      	mov	r0, r5
	}
 800ce90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ce94:	6832      	ldr	r2, [r6, #0]
 800ce96:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800cf54 <xTaskCreate+0x278>
 800ce9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ce9c:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800ce9e:	bf98      	it	ls
 800cea0:	6034      	strls	r4, [r6, #0]
 800cea2:	e7cd      	b.n	800ce40 <xTaskCreate+0x164>
			xReturn = pdPASS;
 800cea4:	4628      	mov	r0, r5
	}
 800cea6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pxCurrentTCB = pxNewTCB;
 800ceaa:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ceac:	6813      	ldr	r3, [r2, #0]
 800ceae:	2b01      	cmp	r3, #1
 800ceb0:	d00b      	beq.n	800ceca <xTaskCreate+0x1ee>
 800ceb2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ceb4:	f8df 809c 	ldr.w	r8, [pc, #156]	; 800cf54 <xTaskCreate+0x278>
 800ceb8:	4f1d      	ldr	r7, [pc, #116]	; (800cf30 <xTaskCreate+0x254>)
 800ceba:	e7c1      	b.n	800ce40 <xTaskCreate+0x164>
					vPortFree( pxStack );
 800cebc:	4630      	mov	r0, r6
 800cebe:	f000 ff57 	bl	800dd70 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cec2:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800cec6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceca:	f8df 8088 	ldr.w	r8, [pc, #136]	; 800cf54 <xTaskCreate+0x278>
 800cece:	4645      	mov	r5, r8
 800ced0:	f108 078c 	add.w	r7, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ced4:	4628      	mov	r0, r5
 800ced6:	3514      	adds	r5, #20
 800ced8:	f7ff f9d6 	bl	800c288 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cedc:	42bd      	cmp	r5, r7
 800cede:	d1f9      	bne.n	800ced4 <xTaskCreate+0x1f8>
	vListInitialise( &xDelayedTaskList1 );
 800cee0:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800cf5c <xTaskCreate+0x280>
	vListInitialise( &xDelayedTaskList2 );
 800cee4:	4d15      	ldr	r5, [pc, #84]	; (800cf3c <xTaskCreate+0x260>)
 800cee6:	4f12      	ldr	r7, [pc, #72]	; (800cf30 <xTaskCreate+0x254>)
	vListInitialise( &xDelayedTaskList1 );
 800cee8:	4648      	mov	r0, r9
 800ceea:	f7ff f9cd 	bl	800c288 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ceee:	4628      	mov	r0, r5
 800cef0:	f7ff f9ca 	bl	800c288 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cef4:	4812      	ldr	r0, [pc, #72]	; (800cf40 <xTaskCreate+0x264>)
 800cef6:	f7ff f9c7 	bl	800c288 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800cefa:	4812      	ldr	r0, [pc, #72]	; (800cf44 <xTaskCreate+0x268>)
 800cefc:	f7ff f9c4 	bl	800c288 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800cf00:	4811      	ldr	r0, [pc, #68]	; (800cf48 <xTaskCreate+0x26c>)
 800cf02:	f7ff f9c1 	bl	800c288 <vListInitialise>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cf06:	4b11      	ldr	r3, [pc, #68]	; (800cf4c <xTaskCreate+0x270>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800cf08:	4a11      	ldr	r2, [pc, #68]	; (800cf50 <xTaskCreate+0x274>)
 800cf0a:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cf0e:	601d      	str	r5, [r3, #0]
 800cf10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cf12:	e795      	b.n	800ce40 <xTaskCreate+0x164>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf14:	f04f 30ff 	mov.w	r0, #4294967295
 800cf18:	e7ba      	b.n	800ce90 <xTaskCreate+0x1b4>
 800cf1a:	bf00      	nop
 800cf1c:	08015530 	.word	0x08015530
 800cf20:	080154f0 	.word	0x080154f0
 800cf24:	08015510 	.word	0x08015510
 800cf28:	20000908 	.word	0x20000908
 800cf2c:	20000870 	.word	0x20000870
 800cf30:	20000968 	.word	0x20000968
 800cf34:	20000918 	.word	0x20000918
 800cf38:	e000ed04 	.word	0xe000ed04
 800cf3c:	20000934 	.word	0x20000934
 800cf40:	20000954 	.word	0x20000954
 800cf44:	20000980 	.word	0x20000980
 800cf48:	2000096c 	.word	0x2000096c
 800cf4c:	20000878 	.word	0x20000878
 800cf50:	20000874 	.word	0x20000874
 800cf54:	2000087c 	.word	0x2000087c
 800cf58:	2000091c 	.word	0x2000091c
 800cf5c:	20000920 	.word	0x20000920

0800cf60 <vTaskStartScheduler>:
{
 800cf60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf64:	f44f 7000 	mov.w	r0, #512	; 0x200
 800cf68:	f000 fe76 	bl	800dc58 <pvPortMalloc>
			if( pxStack != NULL )
 800cf6c:	2800      	cmp	r0, #0
 800cf6e:	f000 80a4 	beq.w	800d0ba <vTaskStartScheduler+0x15a>
 800cf72:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800cf74:	20b4      	movs	r0, #180	; 0xb4
 800cf76:	f000 fe6f 	bl	800dc58 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800cf7a:	4604      	mov	r4, r0
 800cf7c:	2800      	cmp	r0, #0
 800cf7e:	f000 8099 	beq.w	800d0b4 <vTaskStartScheduler+0x154>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cf82:	2500      	movs	r5, #0
 800cf84:	4b65      	ldr	r3, [pc, #404]	; (800d11c <vTaskStartScheduler+0x1bc>)
 800cf86:	6343      	str	r3, [r0, #52]	; 0x34
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cf88:	1d07      	adds	r7, r0, #4
					pxNewTCB->pxStack = pxStack;
 800cf8a:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cf8c:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cf90:	f880 5043 	strb.w	r5, [r0, #67]	; 0x43
	pxNewTCB->uxPriority = uxPriority;
 800cf94:	62c5      	str	r5, [r0, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 800cf96:	e9c0 5511 	strd	r5, r5, [r0, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cf9a:	4638      	mov	r0, r7
 800cf9c:	f7ff f980 	bl	800c2a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cfa0:	f104 0018 	add.w	r0, r4, #24
 800cfa4:	f7ff f97c 	bl	800c2a0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cfa8:	2307      	movs	r3, #7
		pxNewTCB->ulNotifiedValue = 0;
 800cfaa:	f8c4 50ac 	str.w	r5, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cfae:	4629      	mov	r1, r5
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cfb0:	61a3      	str	r3, [r4, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cfb2:	2260      	movs	r2, #96	; 0x60
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cfb4:	6124      	str	r4, [r4, #16]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cfb6:	f884 50b0 	strb.w	r5, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cfba:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cfbc:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 800cfc0:	f004 ffa3 	bl	8011f0a <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cfc4:	f506 76fe 	add.w	r6, r6, #508	; 0x1fc
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cfc8:	4b55      	ldr	r3, [pc, #340]	; (800d120 <vTaskStartScheduler+0x1c0>)
 800cfca:	4956      	ldr	r1, [pc, #344]	; (800d124 <vTaskStartScheduler+0x1c4>)
 800cfcc:	4a56      	ldr	r2, [pc, #344]	; (800d128 <vTaskStartScheduler+0x1c8>)
 800cfce:	6522      	str	r2, [r4, #80]	; 0x50
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800cfd0:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cfd4:	462a      	mov	r2, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cfd6:	e9c4 1315 	strd	r1, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cfda:	4630      	mov	r0, r6
 800cfdc:	4953      	ldr	r1, [pc, #332]	; (800d12c <vTaskStartScheduler+0x1cc>)
		if( pxCurrentTCB == NULL )
 800cfde:	4e54      	ldr	r6, [pc, #336]	; (800d130 <vTaskStartScheduler+0x1d0>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cfe0:	f000 fcb0 	bl	800d944 <pxPortInitialiseStack>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cfe4:	4b53      	ldr	r3, [pc, #332]	; (800d134 <vTaskStartScheduler+0x1d4>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cfe6:	6020      	str	r0, [r4, #0]
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cfe8:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 800cfea:	f000 fcd3 	bl	800d994 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800cfee:	4b52      	ldr	r3, [pc, #328]	; (800d138 <vTaskStartScheduler+0x1d8>)
 800cff0:	681a      	ldr	r2, [r3, #0]
 800cff2:	3201      	adds	r2, #1
 800cff4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800cff6:	6832      	ldr	r2, [r6, #0]
 800cff8:	2a00      	cmp	r2, #0
 800cffa:	d052      	beq.n	800d0a2 <vTaskStartScheduler+0x142>
			if( xSchedulerRunning == pdFALSE )
 800cffc:	f8df 8164 	ldr.w	r8, [pc, #356]	; 800d164 <vTaskStartScheduler+0x204>
 800d000:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800d002:	f8d8 3000 	ldr.w	r3, [r8]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d044      	beq.n	800d094 <vTaskStartScheduler+0x134>
 800d00a:	4d4c      	ldr	r5, [pc, #304]	; (800d13c <vTaskStartScheduler+0x1dc>)
		uxTaskNumber++;
 800d00c:	f8df e158 	ldr.w	lr, [pc, #344]	; 800d168 <vTaskStartScheduler+0x208>
		prvAddTaskToReadyList( pxNewTCB );
 800d010:	f8df c158 	ldr.w	ip, [pc, #344]	; 800d16c <vTaskStartScheduler+0x20c>
		uxTaskNumber++;
 800d014:	f8de 3000 	ldr.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 800d018:	f8dc 9000 	ldr.w	r9, [ip]
 800d01c:	2201      	movs	r2, #1
 800d01e:	4082      	lsls	r2, r0
 800d020:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		uxTaskNumber++;
 800d024:	3301      	adds	r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 800d026:	ea42 0209 	orr.w	r2, r2, r9
 800d02a:	4639      	mov	r1, r7
 800d02c:	eb05 0080 	add.w	r0, r5, r0, lsl #2
		uxTaskNumber++;
 800d030:	f8ce 3000 	str.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 800d034:	f8cc 2000 	str.w	r2, [ip]
 800d038:	f7ff f936 	bl	800c2a8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800d03c:	f000 fccc 	bl	800d9d8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800d040:	f8d8 3000 	ldr.w	r3, [r8]
 800d044:	b163      	cbz	r3, 800d060 <vTaskStartScheduler+0x100>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d046:	6832      	ldr	r2, [r6, #0]
 800d048:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800d04a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d04c:	429a      	cmp	r2, r3
 800d04e:	d207      	bcs.n	800d060 <vTaskStartScheduler+0x100>
			taskYIELD_IF_USING_PREEMPTION();
 800d050:	4b3b      	ldr	r3, [pc, #236]	; (800d140 <vTaskStartScheduler+0x1e0>)
 800d052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d056:	601a      	str	r2, [r3, #0]
 800d058:	f3bf 8f4f 	dsb	sy
 800d05c:	f3bf 8f6f 	isb	sy
 800d060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d064:	f383 8811 	msr	BASEPRI, r3
 800d068:	f3bf 8f6f 	isb	sy
 800d06c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d070:	6833      	ldr	r3, [r6, #0]
 800d072:	4934      	ldr	r1, [pc, #208]	; (800d144 <vTaskStartScheduler+0x1e4>)
		xNextTaskUnblockTime = portMAX_DELAY;
 800d074:	4834      	ldr	r0, [pc, #208]	; (800d148 <vTaskStartScheduler+0x1e8>)
		xTickCount = ( TickType_t ) 0U;
 800d076:	4a35      	ldr	r2, [pc, #212]	; (800d14c <vTaskStartScheduler+0x1ec>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d078:	334c      	adds	r3, #76	; 0x4c
		xNextTaskUnblockTime = portMAX_DELAY;
 800d07a:	f04f 34ff 	mov.w	r4, #4294967295
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d07e:	600b      	str	r3, [r1, #0]
		xSchedulerRunning = pdTRUE;
 800d080:	2101      	movs	r1, #1
		xNextTaskUnblockTime = portMAX_DELAY;
 800d082:	6004      	str	r4, [r0, #0]
		xTickCount = ( TickType_t ) 0U;
 800d084:	2300      	movs	r3, #0
		xSchedulerRunning = pdTRUE;
 800d086:	f8c8 1000 	str.w	r1, [r8]
}
 800d08a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		xTickCount = ( TickType_t ) 0U;
 800d08e:	6013      	str	r3, [r2, #0]
		if( xPortStartScheduler() != pdFALSE )
 800d090:	f000 bd14 	b.w	800dabc <xPortStartScheduler>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d094:	6833      	ldr	r3, [r6, #0]
 800d096:	4d29      	ldr	r5, [pc, #164]	; (800d13c <vTaskStartScheduler+0x1dc>)
 800d098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d09a:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 800d09c:	bf98      	it	ls
 800d09e:	6034      	strls	r4, [r6, #0]
 800d0a0:	e7b4      	b.n	800d00c <vTaskStartScheduler+0xac>
			pxCurrentTCB = pxNewTCB;
 800d0a2:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	2b01      	cmp	r3, #1
 800d0a8:	d010      	beq.n	800d0cc <vTaskStartScheduler+0x16c>
 800d0aa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800d0ac:	4d23      	ldr	r5, [pc, #140]	; (800d13c <vTaskStartScheduler+0x1dc>)
 800d0ae:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 800d164 <vTaskStartScheduler+0x204>
 800d0b2:	e7ab      	b.n	800d00c <vTaskStartScheduler+0xac>
					vPortFree( pxStack );
 800d0b4:	4630      	mov	r0, r6
 800d0b6:	f000 fe5b 	bl	800dd70 <vPortFree>
 800d0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0be:	f383 8811 	msr	BASEPRI, r3
 800d0c2:	f3bf 8f6f 	isb	sy
 800d0c6:	f3bf 8f4f 	dsb	sy
 800d0ca:	e7fe      	b.n	800d0ca <vTaskStartScheduler+0x16a>
 800d0cc:	4d1b      	ldr	r5, [pc, #108]	; (800d13c <vTaskStartScheduler+0x1dc>)
 800d0ce:	46a8      	mov	r8, r5
 800d0d0:	f105 098c 	add.w	r9, r5, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d0d4:	4640      	mov	r0, r8
 800d0d6:	f108 0814 	add.w	r8, r8, #20
 800d0da:	f7ff f8d5 	bl	800c288 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d0de:	45c1      	cmp	r9, r8
 800d0e0:	d1f8      	bne.n	800d0d4 <vTaskStartScheduler+0x174>
	vListInitialise( &xDelayedTaskList1 );
 800d0e2:	f8df a08c 	ldr.w	sl, [pc, #140]	; 800d170 <vTaskStartScheduler+0x210>
	vListInitialise( &xDelayedTaskList2 );
 800d0e6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800d174 <vTaskStartScheduler+0x214>
 800d0ea:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800d164 <vTaskStartScheduler+0x204>
	vListInitialise( &xDelayedTaskList1 );
 800d0ee:	4650      	mov	r0, sl
 800d0f0:	f7ff f8ca 	bl	800c288 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d0f4:	4648      	mov	r0, r9
 800d0f6:	f7ff f8c7 	bl	800c288 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d0fa:	4815      	ldr	r0, [pc, #84]	; (800d150 <vTaskStartScheduler+0x1f0>)
 800d0fc:	f7ff f8c4 	bl	800c288 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800d100:	4814      	ldr	r0, [pc, #80]	; (800d154 <vTaskStartScheduler+0x1f4>)
 800d102:	f7ff f8c1 	bl	800c288 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800d106:	4814      	ldr	r0, [pc, #80]	; (800d158 <vTaskStartScheduler+0x1f8>)
 800d108:	f7ff f8be 	bl	800c288 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800d10c:	4a13      	ldr	r2, [pc, #76]	; (800d15c <vTaskStartScheduler+0x1fc>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d10e:	4b14      	ldr	r3, [pc, #80]	; (800d160 <vTaskStartScheduler+0x200>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800d110:	f8c2 a000 	str.w	sl, [r2]
 800d114:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d116:	f8c3 9000 	str.w	r9, [r3]
 800d11a:	e777      	b.n	800d00c <vTaskStartScheduler+0xac>
 800d11c:	454c4449 	.word	0x454c4449
 800d120:	080154f0 	.word	0x080154f0
 800d124:	08015530 	.word	0x08015530
 800d128:	08015510 	.word	0x08015510
 800d12c:	0800d459 	.word	0x0800d459
 800d130:	20000870 	.word	0x20000870
 800d134:	20000948 	.word	0x20000948
 800d138:	20000908 	.word	0x20000908
 800d13c:	2000087c 	.word	0x2000087c
 800d140:	e000ed04 	.word	0xe000ed04
 800d144:	20000018 	.word	0x20000018
 800d148:	2000094c 	.word	0x2000094c
 800d14c:	20000994 	.word	0x20000994
 800d150:	20000954 	.word	0x20000954
 800d154:	20000980 	.word	0x20000980
 800d158:	2000096c 	.word	0x2000096c
 800d15c:	20000874 	.word	0x20000874
 800d160:	20000878 	.word	0x20000878
 800d164:	20000968 	.word	0x20000968
 800d168:	20000918 	.word	0x20000918
 800d16c:	2000091c 	.word	0x2000091c
 800d170:	20000920 	.word	0x20000920
 800d174:	20000934 	.word	0x20000934

0800d178 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800d178:	4a02      	ldr	r2, [pc, #8]	; (800d184 <vTaskSuspendAll+0xc>)
 800d17a:	6813      	ldr	r3, [r2, #0]
 800d17c:	3301      	adds	r3, #1
 800d17e:	6013      	str	r3, [r2, #0]
}
 800d180:	4770      	bx	lr
 800d182:	bf00      	nop
 800d184:	20000914 	.word	0x20000914

0800d188 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800d188:	4b01      	ldr	r3, [pc, #4]	; (800d190 <xTaskGetTickCount+0x8>)
 800d18a:	6818      	ldr	r0, [r3, #0]
}
 800d18c:	4770      	bx	lr
 800d18e:	bf00      	nop
 800d190:	20000994 	.word	0x20000994

0800d194 <xTaskGetTickCountFromISR>:
{
 800d194:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d196:	f000 fd09 	bl	800dbac <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800d19a:	4b01      	ldr	r3, [pc, #4]	; (800d1a0 <xTaskGetTickCountFromISR+0xc>)
 800d19c:	6818      	ldr	r0, [r3, #0]
}
 800d19e:	bd08      	pop	{r3, pc}
 800d1a0:	20000994 	.word	0x20000994

0800d1a4 <xTaskIncrementTick>:
{
 800d1a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d1a8:	4b49      	ldr	r3, [pc, #292]	; (800d2d0 <xTaskIncrementTick+0x12c>)
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	b9cb      	cbnz	r3, 800d1e2 <xTaskIncrementTick+0x3e>
		const TickType_t xConstTickCount = xTickCount + 1;
 800d1ae:	4b49      	ldr	r3, [pc, #292]	; (800d2d4 <xTaskIncrementTick+0x130>)
 800d1b0:	681e      	ldr	r6, [r3, #0]
 800d1b2:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 800d1b4:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 800d1b6:	b30e      	cbz	r6, 800d1fc <xTaskIncrementTick+0x58>
 800d1b8:	f8df b138 	ldr.w	fp, [pc, #312]	; 800d2f4 <xTaskIncrementTick+0x150>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d1bc:	f8db 2000 	ldr.w	r2, [fp]
 800d1c0:	42b2      	cmp	r2, r6
 800d1c2:	d929      	bls.n	800d218 <xTaskIncrementTick+0x74>
 800d1c4:	4f44      	ldr	r7, [pc, #272]	; (800d2d8 <xTaskIncrementTick+0x134>)
 800d1c6:	f8df 8130 	ldr.w	r8, [pc, #304]	; 800d2f8 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 800d1ca:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d1cc:	f8d8 3000 	ldr.w	r3, [r8]
 800d1d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800d1d6:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
				xSwitchRequired = pdTRUE;
 800d1da:	2b02      	cmp	r3, #2
 800d1dc:	bf28      	it	cs
 800d1de:	2501      	movcs	r5, #1
 800d1e0:	e004      	b.n	800d1ec <xTaskIncrementTick+0x48>
		++uxPendedTicks;
 800d1e2:	4a3e      	ldr	r2, [pc, #248]	; (800d2dc <xTaskIncrementTick+0x138>)
 800d1e4:	6813      	ldr	r3, [r2, #0]
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800d1ea:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 800d1ec:	4b3c      	ldr	r3, [pc, #240]	; (800d2e0 <xTaskIncrementTick+0x13c>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 800d1f0:	2b00      	cmp	r3, #0
}
 800d1f2:	bf0c      	ite	eq
 800d1f4:	4628      	moveq	r0, r5
 800d1f6:	2001      	movne	r0, #1
 800d1f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800d1fc:	4c39      	ldr	r4, [pc, #228]	; (800d2e4 <xTaskIncrementTick+0x140>)
 800d1fe:	6823      	ldr	r3, [r4, #0]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d048      	beq.n	800d298 <xTaskIncrementTick+0xf4>
 800d206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d20a:	f383 8811 	msr	BASEPRI, r3
 800d20e:	f3bf 8f6f 	isb	sy
 800d212:	f3bf 8f4f 	dsb	sy
 800d216:	e7fe      	b.n	800d216 <xTaskIncrementTick+0x72>
 800d218:	4c32      	ldr	r4, [pc, #200]	; (800d2e4 <xTaskIncrementTick+0x140>)
 800d21a:	4f2f      	ldr	r7, [pc, #188]	; (800d2d8 <xTaskIncrementTick+0x134>)
 800d21c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 800d2f8 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 800d220:	2500      	movs	r5, #0
 800d222:	e02d      	b.n	800d280 <xTaskIncrementTick+0xdc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d224:	6822      	ldr	r2, [r4, #0]
 800d226:	68d2      	ldr	r2, [r2, #12]
 800d228:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d22c:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d230:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 800d234:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d236:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 800d238:	d32b      	bcc.n	800d292 <xTaskIncrementTick+0xee>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d23a:	f7ff f85f 	bl	800c2fc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d23e:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d242:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d246:	b109      	cbz	r1, 800d24c <xTaskIncrementTick+0xa8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d248:	f7ff f858 	bl	800c2fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d24c:	4a26      	ldr	r2, [pc, #152]	; (800d2e8 <xTaskIncrementTick+0x144>)
 800d24e:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 800d252:	6813      	ldr	r3, [r2, #0]
 800d254:	2101      	movs	r1, #1
 800d256:	fa01 fc00 	lsl.w	ip, r1, r0
 800d25a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d25e:	4651      	mov	r1, sl
 800d260:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800d264:	ea4c 0c03 	orr.w	ip, ip, r3
 800d268:	f8c2 c000 	str.w	ip, [r2]
 800d26c:	f7ff f81c 	bl	800c2a8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d270:	f8d8 0000 	ldr.w	r0, [r8]
 800d274:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 800d278:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800d27a:	4291      	cmp	r1, r2
 800d27c:	bf28      	it	cs
 800d27e:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d280:	6822      	ldr	r2, [r4, #0]
 800d282:	6812      	ldr	r2, [r2, #0]
 800d284:	2a00      	cmp	r2, #0
 800d286:	d1cd      	bne.n	800d224 <xTaskIncrementTick+0x80>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d288:	f04f 32ff 	mov.w	r2, #4294967295
 800d28c:	f8cb 2000 	str.w	r2, [fp]
					break;
 800d290:	e79c      	b.n	800d1cc <xTaskIncrementTick+0x28>
						xNextTaskUnblockTime = xItemValue;
 800d292:	f8cb 1000 	str.w	r1, [fp]
						break;
 800d296:	e799      	b.n	800d1cc <xTaskIncrementTick+0x28>
			taskSWITCH_DELAYED_LISTS();
 800d298:	4b14      	ldr	r3, [pc, #80]	; (800d2ec <xTaskIncrementTick+0x148>)
 800d29a:	6821      	ldr	r1, [r4, #0]
 800d29c:	4a14      	ldr	r2, [pc, #80]	; (800d2f0 <xTaskIncrementTick+0x14c>)
 800d29e:	6818      	ldr	r0, [r3, #0]
 800d2a0:	6020      	str	r0, [r4, #0]
 800d2a2:	6019      	str	r1, [r3, #0]
 800d2a4:	6813      	ldr	r3, [r2, #0]
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2aa:	6823      	ldr	r3, [r4, #0]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	b933      	cbnz	r3, 800d2be <xTaskIncrementTick+0x11a>
		xNextTaskUnblockTime = portMAX_DELAY;
 800d2b0:	f8df b040 	ldr.w	fp, [pc, #64]	; 800d2f4 <xTaskIncrementTick+0x150>
 800d2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2b8:	f8cb 2000 	str.w	r2, [fp]
 800d2bc:	e77e      	b.n	800d1bc <xTaskIncrementTick+0x18>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d2be:	6822      	ldr	r2, [r4, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d2c0:	f8df b030 	ldr.w	fp, [pc, #48]	; 800d2f4 <xTaskIncrementTick+0x150>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d2c4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d2c6:	68d2      	ldr	r2, [r2, #12]
 800d2c8:	6852      	ldr	r2, [r2, #4]
 800d2ca:	f8cb 2000 	str.w	r2, [fp]
 800d2ce:	e775      	b.n	800d1bc <xTaskIncrementTick+0x18>
 800d2d0:	20000914 	.word	0x20000914
 800d2d4:	20000994 	.word	0x20000994
 800d2d8:	2000087c 	.word	0x2000087c
 800d2dc:	20000910 	.word	0x20000910
 800d2e0:	20000998 	.word	0x20000998
 800d2e4:	20000874 	.word	0x20000874
 800d2e8:	2000091c 	.word	0x2000091c
 800d2ec:	20000878 	.word	0x20000878
 800d2f0:	20000950 	.word	0x20000950
 800d2f4:	2000094c 	.word	0x2000094c
 800d2f8:	20000870 	.word	0x20000870

0800d2fc <xTaskResumeAll>:
{
 800d2fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 800d300:	4c38      	ldr	r4, [pc, #224]	; (800d3e4 <xTaskResumeAll+0xe8>)
 800d302:	6823      	ldr	r3, [r4, #0]
 800d304:	b943      	cbnz	r3, 800d318 <xTaskResumeAll+0x1c>
 800d306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d30a:	f383 8811 	msr	BASEPRI, r3
 800d30e:	f3bf 8f6f 	isb	sy
 800d312:	f3bf 8f4f 	dsb	sy
 800d316:	e7fe      	b.n	800d316 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 800d318:	f000 fb3c 	bl	800d994 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800d31c:	6823      	ldr	r3, [r4, #0]
 800d31e:	3b01      	subs	r3, #1
 800d320:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d322:	6824      	ldr	r4, [r4, #0]
 800d324:	bb7c      	cbnz	r4, 800d386 <xTaskResumeAll+0x8a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d326:	4b30      	ldr	r3, [pc, #192]	; (800d3e8 <xTaskResumeAll+0xec>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	b363      	cbz	r3, 800d386 <xTaskResumeAll+0x8a>
 800d32c:	4d2f      	ldr	r5, [pc, #188]	; (800d3ec <xTaskResumeAll+0xf0>)
 800d32e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d404 <xTaskResumeAll+0x108>
					prvAddTaskToReadyList( pxTCB );
 800d332:	4e2f      	ldr	r6, [pc, #188]	; (800d3f0 <xTaskResumeAll+0xf4>)
 800d334:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 800d408 <xTaskResumeAll+0x10c>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d338:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 800d40c <xTaskResumeAll+0x110>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d33c:	f8da 3000 	ldr.w	r3, [sl]
					prvAddTaskToReadyList( pxTCB );
 800d340:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d342:	b333      	cbz	r3, 800d392 <xTaskResumeAll+0x96>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800d344:	f8da 300c 	ldr.w	r3, [sl, #12]
 800d348:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d34a:	f104 0804 	add.w	r8, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d34e:	f104 0018 	add.w	r0, r4, #24
 800d352:	f7fe ffd3 	bl	800c2fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d356:	4640      	mov	r0, r8
 800d358:	f7fe ffd0 	bl	800c2fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d35c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800d35e:	6832      	ldr	r2, [r6, #0]
 800d360:	fa07 f300 	lsl.w	r3, r7, r0
 800d364:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d368:	4313      	orrs	r3, r2
 800d36a:	4641      	mov	r1, r8
 800d36c:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 800d370:	6033      	str	r3, [r6, #0]
 800d372:	f7fe ff99 	bl	800c2a8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d376:	f8db 3000 	ldr.w	r3, [fp]
 800d37a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800d37c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d37e:	429a      	cmp	r2, r3
 800d380:	d3dc      	bcc.n	800d33c <xTaskResumeAll+0x40>
						xYieldPending = pdTRUE;
 800d382:	602f      	str	r7, [r5, #0]
 800d384:	e7da      	b.n	800d33c <xTaskResumeAll+0x40>
BaseType_t xAlreadyYielded = pdFALSE;
 800d386:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800d388:	f000 fb26 	bl	800d9d8 <vPortExitCritical>
}
 800d38c:	4620      	mov	r0, r4
 800d38e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxTCB != NULL )
 800d392:	b13c      	cbz	r4, 800d3a4 <xTaskResumeAll+0xa8>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d394:	4b17      	ldr	r3, [pc, #92]	; (800d3f4 <xTaskResumeAll+0xf8>)
 800d396:	681a      	ldr	r2, [r3, #0]
 800d398:	6812      	ldr	r2, [r2, #0]
 800d39a:	b9da      	cbnz	r2, 800d3d4 <xTaskResumeAll+0xd8>
		xNextTaskUnblockTime = portMAX_DELAY;
 800d39c:	4b16      	ldr	r3, [pc, #88]	; (800d3f8 <xTaskResumeAll+0xfc>)
 800d39e:	f04f 32ff 	mov.w	r2, #4294967295
 800d3a2:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d3a4:	4e15      	ldr	r6, [pc, #84]	; (800d3fc <xTaskResumeAll+0x100>)
 800d3a6:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d3a8:	b13c      	cbz	r4, 800d3ba <xTaskResumeAll+0xbe>
								xYieldPending = pdTRUE;
 800d3aa:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800d3ac:	f7ff fefa 	bl	800d1a4 <xTaskIncrementTick>
 800d3b0:	b100      	cbz	r0, 800d3b4 <xTaskResumeAll+0xb8>
								xYieldPending = pdTRUE;
 800d3b2:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d3b4:	3c01      	subs	r4, #1
 800d3b6:	d1f9      	bne.n	800d3ac <xTaskResumeAll+0xb0>
						uxPendedTicks = 0;
 800d3b8:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 800d3ba:	682b      	ldr	r3, [r5, #0]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d0e2      	beq.n	800d386 <xTaskResumeAll+0x8a>
					taskYIELD_IF_USING_PREEMPTION();
 800d3c0:	4b0f      	ldr	r3, [pc, #60]	; (800d400 <xTaskResumeAll+0x104>)
 800d3c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3c6:	601a      	str	r2, [r3, #0]
 800d3c8:	f3bf 8f4f 	dsb	sy
 800d3cc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800d3d0:	2401      	movs	r4, #1
 800d3d2:	e7d9      	b.n	800d388 <xTaskResumeAll+0x8c>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d3d4:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d3d6:	4b08      	ldr	r3, [pc, #32]	; (800d3f8 <xTaskResumeAll+0xfc>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d3d8:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d3da:	68d2      	ldr	r2, [r2, #12]
 800d3dc:	6852      	ldr	r2, [r2, #4]
 800d3de:	601a      	str	r2, [r3, #0]
 800d3e0:	e7e0      	b.n	800d3a4 <xTaskResumeAll+0xa8>
 800d3e2:	bf00      	nop
 800d3e4:	20000914 	.word	0x20000914
 800d3e8:	20000908 	.word	0x20000908
 800d3ec:	20000998 	.word	0x20000998
 800d3f0:	2000091c 	.word	0x2000091c
 800d3f4:	20000874 	.word	0x20000874
 800d3f8:	2000094c 	.word	0x2000094c
 800d3fc:	20000910 	.word	0x20000910
 800d400:	e000ed04 	.word	0xe000ed04
 800d404:	20000954 	.word	0x20000954
 800d408:	2000087c 	.word	0x2000087c
 800d40c:	20000870 	.word	0x20000870

0800d410 <vTaskDelay>:
	{
 800d410:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d412:	b198      	cbz	r0, 800d43c <vTaskDelay+0x2c>
			configASSERT( uxSchedulerSuspended == 0 );
 800d414:	4b0e      	ldr	r3, [pc, #56]	; (800d450 <vTaskDelay+0x40>)
 800d416:	6819      	ldr	r1, [r3, #0]
 800d418:	b141      	cbz	r1, 800d42c <vTaskDelay+0x1c>
 800d41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d41e:	f383 8811 	msr	BASEPRI, r3
 800d422:	f3bf 8f6f 	isb	sy
 800d426:	f3bf 8f4f 	dsb	sy
 800d42a:	e7fe      	b.n	800d42a <vTaskDelay+0x1a>
	++uxSchedulerSuspended;
 800d42c:	681a      	ldr	r2, [r3, #0]
 800d42e:	3201      	adds	r2, #1
 800d430:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d432:	f7ff fc0d 	bl	800cc50 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800d436:	f7ff ff61 	bl	800d2fc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800d43a:	b938      	cbnz	r0, 800d44c <vTaskDelay+0x3c>
			portYIELD_WITHIN_API();
 800d43c:	4b05      	ldr	r3, [pc, #20]	; (800d454 <vTaskDelay+0x44>)
 800d43e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d442:	601a      	str	r2, [r3, #0]
 800d444:	f3bf 8f4f 	dsb	sy
 800d448:	f3bf 8f6f 	isb	sy
	}
 800d44c:	bd08      	pop	{r3, pc}
 800d44e:	bf00      	nop
 800d450:	20000914 	.word	0x20000914
 800d454:	e000ed04 	.word	0xe000ed04

0800d458 <prvIdleTask>:
{
 800d458:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 800d45c:	4c1e      	ldr	r4, [pc, #120]	; (800d4d8 <prvIdleTask+0x80>)
 800d45e:	4e1f      	ldr	r6, [pc, #124]	; (800d4dc <prvIdleTask+0x84>)
 800d460:	4d1f      	ldr	r5, [pc, #124]	; (800d4e0 <prvIdleTask+0x88>)
 800d462:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800d4e8 <prvIdleTask+0x90>
				taskYIELD();
 800d466:	f8df a084 	ldr.w	sl, [pc, #132]	; 800d4ec <prvIdleTask+0x94>
 800d46a:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 800d46e:	e006      	b.n	800d47e <prvIdleTask+0x26>
	++uxSchedulerSuspended;
 800d470:	6823      	ldr	r3, [r4, #0]
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800d472:	6837      	ldr	r7, [r6, #0]
	++uxSchedulerSuspended;
 800d474:	3301      	adds	r3, #1
 800d476:	6023      	str	r3, [r4, #0]
			( void ) xTaskResumeAll();
 800d478:	f7ff ff40 	bl	800d2fc <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800d47c:	b96f      	cbnz	r7, 800d49a <prvIdleTask+0x42>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d47e:	682b      	ldr	r3, [r5, #0]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d1f5      	bne.n	800d470 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d484:	f8d8 3000 	ldr.w	r3, [r8]
 800d488:	2b01      	cmp	r3, #1
 800d48a:	d9f8      	bls.n	800d47e <prvIdleTask+0x26>
				taskYIELD();
 800d48c:	f8ca 9000 	str.w	r9, [sl]
 800d490:	f3bf 8f4f 	dsb	sy
 800d494:	f3bf 8f6f 	isb	sy
 800d498:	e7f1      	b.n	800d47e <prvIdleTask+0x26>
				taskENTER_CRITICAL();
 800d49a:	f000 fa7b 	bl	800d994 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800d49e:	68f3      	ldr	r3, [r6, #12]
 800d4a0:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4a4:	f10b 0004 	add.w	r0, fp, #4
 800d4a8:	f7fe ff28 	bl	800c2fc <uxListRemove>
					--uxCurrentNumberOfTasks;
 800d4ac:	4a0d      	ldr	r2, [pc, #52]	; (800d4e4 <prvIdleTask+0x8c>)
 800d4ae:	6813      	ldr	r3, [r2, #0]
 800d4b0:	3b01      	subs	r3, #1
 800d4b2:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800d4b4:	682b      	ldr	r3, [r5, #0]
 800d4b6:	3b01      	subs	r3, #1
 800d4b8:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
 800d4ba:	f000 fa8d 	bl	800d9d8 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d4be:	f10b 004c 	add.w	r0, fp, #76	; 0x4c
 800d4c2:	f005 f8db 	bl	801267c <_reclaim_reent>
			vPortFree( pxTCB->pxStack );
 800d4c6:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 800d4ca:	f000 fc51 	bl	800dd70 <vPortFree>
			vPortFree( pxTCB );
 800d4ce:	4658      	mov	r0, fp
 800d4d0:	f000 fc4e 	bl	800dd70 <vPortFree>
 800d4d4:	e7d3      	b.n	800d47e <prvIdleTask+0x26>
 800d4d6:	bf00      	nop
 800d4d8:	20000914 	.word	0x20000914
 800d4dc:	20000980 	.word	0x20000980
 800d4e0:	2000090c 	.word	0x2000090c
 800d4e4:	20000908 	.word	0x20000908
 800d4e8:	2000087c 	.word	0x2000087c
 800d4ec:	e000ed04 	.word	0xe000ed04

0800d4f0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d4f0:	4b1b      	ldr	r3, [pc, #108]	; (800d560 <vTaskSwitchContext+0x70>)
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	bb0b      	cbnz	r3, 800d53a <vTaskSwitchContext+0x4a>
		xYieldPending = pdFALSE;
 800d4f6:	491b      	ldr	r1, [pc, #108]	; (800d564 <vTaskSwitchContext+0x74>)
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d4f8:	4a1b      	ldr	r2, [pc, #108]	; (800d568 <vTaskSwitchContext+0x78>)
{
 800d4fa:	b410      	push	{r4}
		xYieldPending = pdFALSE;
 800d4fc:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d4fe:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800d500:	fab3 f383 	clz	r3, r3
 800d504:	b2db      	uxtb	r3, r3
 800d506:	f1c3 031f 	rsb	r3, r3, #31
 800d50a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800d50e:	0092      	lsls	r2, r2, #2
 800d510:	4816      	ldr	r0, [pc, #88]	; (800d56c <vTaskSwitchContext+0x7c>)
 800d512:	5881      	ldr	r1, [r0, r2]
 800d514:	1884      	adds	r4, r0, r2
 800d516:	b1a1      	cbz	r1, 800d542 <vTaskSwitchContext+0x52>
 800d518:	6861      	ldr	r1, [r4, #4]
 800d51a:	3208      	adds	r2, #8
 800d51c:	6849      	ldr	r1, [r1, #4]
 800d51e:	6061      	str	r1, [r4, #4]
 800d520:	4402      	add	r2, r0
 800d522:	4291      	cmp	r1, r2
 800d524:	d016      	beq.n	800d554 <vTaskSwitchContext+0x64>
 800d526:	4b12      	ldr	r3, [pc, #72]	; (800d570 <vTaskSwitchContext+0x80>)
 800d528:	68ca      	ldr	r2, [r1, #12]
 800d52a:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4a11      	ldr	r2, [pc, #68]	; (800d574 <vTaskSwitchContext+0x84>)
}
 800d530:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d534:	334c      	adds	r3, #76	; 0x4c
 800d536:	6013      	str	r3, [r2, #0]
}
 800d538:	4770      	bx	lr
		xYieldPending = pdTRUE;
 800d53a:	4b0a      	ldr	r3, [pc, #40]	; (800d564 <vTaskSwitchContext+0x74>)
 800d53c:	2201      	movs	r2, #1
 800d53e:	601a      	str	r2, [r3, #0]
 800d540:	4770      	bx	lr
	__asm volatile
 800d542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d546:	f383 8811 	msr	BASEPRI, r3
 800d54a:	f3bf 8f6f 	isb	sy
 800d54e:	f3bf 8f4f 	dsb	sy
 800d552:	e7fe      	b.n	800d552 <vTaskSwitchContext+0x62>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d554:	2214      	movs	r2, #20
 800d556:	fb02 0303 	mla	r3, r2, r3, r0
 800d55a:	6849      	ldr	r1, [r1, #4]
 800d55c:	6059      	str	r1, [r3, #4]
 800d55e:	e7e2      	b.n	800d526 <vTaskSwitchContext+0x36>
 800d560:	20000914 	.word	0x20000914
 800d564:	20000998 	.word	0x20000998
 800d568:	2000091c 	.word	0x2000091c
 800d56c:	2000087c 	.word	0x2000087c
 800d570:	20000870 	.word	0x20000870
 800d574:	20000018 	.word	0x20000018

0800d578 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800d578:	b940      	cbnz	r0, 800d58c <vTaskPlaceOnEventList+0x14>
 800d57a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d57e:	f383 8811 	msr	BASEPRI, r3
 800d582:	f3bf 8f6f 	isb	sy
 800d586:	f3bf 8f4f 	dsb	sy
 800d58a:	e7fe      	b.n	800d58a <vTaskPlaceOnEventList+0x12>
{
 800d58c:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d58e:	4d1b      	ldr	r5, [pc, #108]	; (800d5fc <vTaskPlaceOnEventList+0x84>)
 800d590:	460c      	mov	r4, r1
 800d592:	6829      	ldr	r1, [r5, #0]
 800d594:	3118      	adds	r1, #24
 800d596:	f7fe fe97 	bl	800c2c8 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 800d59a:	4b19      	ldr	r3, [pc, #100]	; (800d600 <vTaskPlaceOnEventList+0x88>)
 800d59c:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d59e:	6828      	ldr	r0, [r5, #0]
 800d5a0:	3004      	adds	r0, #4
 800d5a2:	f7fe feab 	bl	800c2fc <uxListRemove>
 800d5a6:	b940      	cbnz	r0, 800d5ba <vTaskPlaceOnEventList+0x42>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800d5a8:	682b      	ldr	r3, [r5, #0]
 800d5aa:	4916      	ldr	r1, [pc, #88]	; (800d604 <vTaskPlaceOnEventList+0x8c>)
 800d5ac:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800d5ae:	680b      	ldr	r3, [r1, #0]
 800d5b0:	2201      	movs	r2, #1
 800d5b2:	4082      	lsls	r2, r0
 800d5b4:	ea23 0302 	bic.w	r3, r3, r2
 800d5b8:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d5ba:	1c63      	adds	r3, r4, #1
 800d5bc:	d00f      	beq.n	800d5de <vTaskPlaceOnEventList+0x66>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d5be:	682b      	ldr	r3, [r5, #0]
 800d5c0:	19a4      	adds	r4, r4, r6
 800d5c2:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d5c4:	d212      	bcs.n	800d5ec <vTaskPlaceOnEventList+0x74>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5c6:	4b10      	ldr	r3, [pc, #64]	; (800d608 <vTaskPlaceOnEventList+0x90>)
 800d5c8:	6818      	ldr	r0, [r3, #0]
 800d5ca:	6829      	ldr	r1, [r5, #0]
 800d5cc:	3104      	adds	r1, #4
 800d5ce:	f7fe fe7b 	bl	800c2c8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d5d2:	4b0e      	ldr	r3, [pc, #56]	; (800d60c <vTaskPlaceOnEventList+0x94>)
 800d5d4:	681a      	ldr	r2, [r3, #0]
 800d5d6:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800d5d8:	bf38      	it	cc
 800d5da:	601c      	strcc	r4, [r3, #0]
}
 800d5dc:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5de:	6829      	ldr	r1, [r5, #0]
 800d5e0:	480b      	ldr	r0, [pc, #44]	; (800d610 <vTaskPlaceOnEventList+0x98>)
 800d5e2:	3104      	adds	r1, #4
}
 800d5e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5e8:	f7fe be5e 	b.w	800c2a8 <vListInsertEnd>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5ec:	4b09      	ldr	r3, [pc, #36]	; (800d614 <vTaskPlaceOnEventList+0x9c>)
 800d5ee:	6818      	ldr	r0, [r3, #0]
 800d5f0:	6829      	ldr	r1, [r5, #0]
}
 800d5f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5f6:	3104      	adds	r1, #4
 800d5f8:	f7fe be66 	b.w	800c2c8 <vListInsert>
 800d5fc:	20000870 	.word	0x20000870
 800d600:	20000994 	.word	0x20000994
 800d604:	2000091c 	.word	0x2000091c
 800d608:	20000874 	.word	0x20000874
 800d60c:	2000094c 	.word	0x2000094c
 800d610:	2000096c 	.word	0x2000096c
 800d614:	20000878 	.word	0x20000878

0800d618 <xTaskRemoveFromEventList>:
{
 800d618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800d61a:	68c3      	ldr	r3, [r0, #12]
 800d61c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800d61e:	b32c      	cbz	r4, 800d66c <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d620:	f104 0518 	add.w	r5, r4, #24
 800d624:	4628      	mov	r0, r5
 800d626:	f7fe fe69 	bl	800c2fc <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d62a:	4b17      	ldr	r3, [pc, #92]	; (800d688 <xTaskRemoveFromEventList+0x70>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	bb33      	cbnz	r3, 800d67e <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d630:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d632:	4d16      	ldr	r5, [pc, #88]	; (800d68c <xTaskRemoveFromEventList+0x74>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d634:	4630      	mov	r0, r6
 800d636:	f7fe fe61 	bl	800c2fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d63a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800d63c:	682f      	ldr	r7, [r5, #0]
 800d63e:	4814      	ldr	r0, [pc, #80]	; (800d690 <xTaskRemoveFromEventList+0x78>)
 800d640:	2301      	movs	r3, #1
 800d642:	4093      	lsls	r3, r2
 800d644:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800d648:	433b      	orrs	r3, r7
 800d64a:	4631      	mov	r1, r6
 800d64c:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800d650:	602b      	str	r3, [r5, #0]
 800d652:	f7fe fe29 	bl	800c2a8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d656:	4b0f      	ldr	r3, [pc, #60]	; (800d694 <xTaskRemoveFromEventList+0x7c>)
 800d658:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d65e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800d660:	bf83      	ittte	hi
 800d662:	4b0d      	ldrhi	r3, [pc, #52]	; (800d698 <xTaskRemoveFromEventList+0x80>)
 800d664:	2001      	movhi	r0, #1
 800d666:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800d668:	2000      	movls	r0, #0
}
 800d66a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d66c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d670:	f383 8811 	msr	BASEPRI, r3
 800d674:	f3bf 8f6f 	isb	sy
 800d678:	f3bf 8f4f 	dsb	sy
 800d67c:	e7fe      	b.n	800d67c <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d67e:	4629      	mov	r1, r5
 800d680:	4806      	ldr	r0, [pc, #24]	; (800d69c <xTaskRemoveFromEventList+0x84>)
 800d682:	f7fe fe11 	bl	800c2a8 <vListInsertEnd>
 800d686:	e7e6      	b.n	800d656 <xTaskRemoveFromEventList+0x3e>
 800d688:	20000914 	.word	0x20000914
 800d68c:	2000091c 	.word	0x2000091c
 800d690:	2000087c 	.word	0x2000087c
 800d694:	20000870 	.word	0x20000870
 800d698:	20000998 	.word	0x20000998
 800d69c:	20000954 	.word	0x20000954

0800d6a0 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 800d6a0:	b130      	cbz	r0, 800d6b0 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d6a2:	4a08      	ldr	r2, [pc, #32]	; (800d6c4 <vTaskSetTimeOutState+0x24>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d6a4:	4b08      	ldr	r3, [pc, #32]	; (800d6c8 <vTaskSetTimeOutState+0x28>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d6a6:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	e9c0 2300 	strd	r2, r3, [r0]
}
 800d6ae:	4770      	bx	lr
 800d6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b4:	f383 8811 	msr	BASEPRI, r3
 800d6b8:	f3bf 8f6f 	isb	sy
 800d6bc:	f3bf 8f4f 	dsb	sy
 800d6c0:	e7fe      	b.n	800d6c0 <vTaskSetTimeOutState+0x20>
 800d6c2:	bf00      	nop
 800d6c4:	20000950 	.word	0x20000950
 800d6c8:	20000994 	.word	0x20000994

0800d6cc <xTaskCheckForTimeOut>:
{
 800d6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800d6ce:	b360      	cbz	r0, 800d72a <xTaskCheckForTimeOut+0x5e>
	configASSERT( pxTicksToWait );
 800d6d0:	b311      	cbz	r1, 800d718 <xTaskCheckForTimeOut+0x4c>
 800d6d2:	460d      	mov	r5, r1
 800d6d4:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800d6d6:	f000 f95d 	bl	800d994 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800d6da:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800d6dc:	f8df c068 	ldr.w	ip, [pc, #104]	; 800d748 <xTaskCheckForTimeOut+0x7c>
			if( *pxTicksToWait == portMAX_DELAY )
 800d6e0:	1c5a      	adds	r2, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 800d6e2:	f8dc 1000 	ldr.w	r1, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 800d6e6:	d029      	beq.n	800d73c <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d6e8:	4e16      	ldr	r6, [pc, #88]	; (800d744 <xTaskCheckForTimeOut+0x78>)
 800d6ea:	e9d4 0200 	ldrd	r0, r2, [r4]
 800d6ee:	6837      	ldr	r7, [r6, #0]
 800d6f0:	42b8      	cmp	r0, r7
 800d6f2:	d001      	beq.n	800d6f8 <xTaskCheckForTimeOut+0x2c>
 800d6f4:	4291      	cmp	r1, r2
 800d6f6:	d223      	bcs.n	800d740 <xTaskCheckForTimeOut+0x74>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d6f8:	1a8f      	subs	r7, r1, r2
 800d6fa:	42bb      	cmp	r3, r7
 800d6fc:	d920      	bls.n	800d740 <xTaskCheckForTimeOut+0x74>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800d6fe:	1a5b      	subs	r3, r3, r1
 800d700:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d702:	6831      	ldr	r1, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d704:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800d708:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d70a:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 800d70e:	2500      	movs	r5, #0
	taskEXIT_CRITICAL();
 800d710:	f000 f962 	bl	800d9d8 <vPortExitCritical>
}
 800d714:	4628      	mov	r0, r5
 800d716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d71c:	f383 8811 	msr	BASEPRI, r3
 800d720:	f3bf 8f6f 	isb	sy
 800d724:	f3bf 8f4f 	dsb	sy
 800d728:	e7fe      	b.n	800d728 <xTaskCheckForTimeOut+0x5c>
 800d72a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d72e:	f383 8811 	msr	BASEPRI, r3
 800d732:	f3bf 8f6f 	isb	sy
 800d736:	f3bf 8f4f 	dsb	sy
 800d73a:	e7fe      	b.n	800d73a <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 800d73c:	2500      	movs	r5, #0
 800d73e:	e7e7      	b.n	800d710 <xTaskCheckForTimeOut+0x44>
			xReturn = pdTRUE;
 800d740:	2501      	movs	r5, #1
 800d742:	e7e5      	b.n	800d710 <xTaskCheckForTimeOut+0x44>
 800d744:	20000950 	.word	0x20000950
 800d748:	20000994 	.word	0x20000994

0800d74c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800d74c:	4b01      	ldr	r3, [pc, #4]	; (800d754 <vTaskMissedYield+0x8>)
 800d74e:	2201      	movs	r2, #1
 800d750:	601a      	str	r2, [r3, #0]
}
 800d752:	4770      	bx	lr
 800d754:	20000998 	.word	0x20000998

0800d758 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800d758:	4b01      	ldr	r3, [pc, #4]	; (800d760 <xTaskGetCurrentTaskHandle+0x8>)
 800d75a:	6818      	ldr	r0, [r3, #0]
	}
 800d75c:	4770      	bx	lr
 800d75e:	bf00      	nop
 800d760:	20000870 	.word	0x20000870

0800d764 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800d764:	4b05      	ldr	r3, [pc, #20]	; (800d77c <xTaskGetSchedulerState+0x18>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	b133      	cbz	r3, 800d778 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d76a:	4b05      	ldr	r3, [pc, #20]	; (800d780 <xTaskGetSchedulerState+0x1c>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800d770:	bf0c      	ite	eq
 800d772:	2002      	moveq	r0, #2
 800d774:	2000      	movne	r0, #0
 800d776:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d778:	2001      	movs	r0, #1
	}
 800d77a:	4770      	bx	lr
 800d77c:	20000968 	.word	0x20000968
 800d780:	20000914 	.word	0x20000914

0800d784 <vTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 800d784:	b1d0      	cbz	r0, 800d7bc <vTaskPriorityInherit+0x38>
	{
 800d786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d788:	4c20      	ldr	r4, [pc, #128]	; (800d80c <vTaskPriorityInherit+0x88>)
 800d78a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800d78c:	6822      	ldr	r2, [r4, #0]
 800d78e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d790:	4293      	cmp	r3, r2
 800d792:	d212      	bcs.n	800d7ba <vTaskPriorityInherit+0x36>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d794:	6982      	ldr	r2, [r0, #24]
 800d796:	2a00      	cmp	r2, #0
 800d798:	db04      	blt.n	800d7a4 <vTaskPriorityInherit+0x20>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d79a:	6822      	ldr	r2, [r4, #0]
 800d79c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d79e:	f1c2 0207 	rsb	r2, r2, #7
 800d7a2:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d7a4:	4d1a      	ldr	r5, [pc, #104]	; (800d810 <vTaskPriorityInherit+0x8c>)
 800d7a6:	6942      	ldr	r2, [r0, #20]
 800d7a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800d7ac:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d7b0:	429a      	cmp	r2, r3
 800d7b2:	d004      	beq.n	800d7be <vTaskPriorityInherit+0x3a>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d7b4:	6823      	ldr	r3, [r4, #0]
 800d7b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7b8:	62c3      	str	r3, [r0, #44]	; 0x2c
	}
 800d7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7bc:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d7be:	1d07      	adds	r7, r0, #4
 800d7c0:	4606      	mov	r6, r0
 800d7c2:	4638      	mov	r0, r7
 800d7c4:	f7fe fd9a 	bl	800c2fc <uxListRemove>
 800d7c8:	b970      	cbnz	r0, 800d7e8 <vTaskPriorityInherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d7ca:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800d7cc:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800d7d0:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800d7d4:	b942      	cbnz	r2, 800d7e8 <vTaskPriorityInherit+0x64>
 800d7d6:	4a0f      	ldr	r2, [pc, #60]	; (800d814 <vTaskPriorityInherit+0x90>)
 800d7d8:	2001      	movs	r0, #1
 800d7da:	6811      	ldr	r1, [r2, #0]
 800d7dc:	fa00 f303 	lsl.w	r3, r0, r3
 800d7e0:	ea21 0303 	bic.w	r3, r1, r3
 800d7e4:	6013      	str	r3, [r2, #0]
 800d7e6:	e000      	b.n	800d7ea <vTaskPriorityInherit+0x66>
 800d7e8:	4a0a      	ldr	r2, [pc, #40]	; (800d814 <vTaskPriorityInherit+0x90>)
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d7ea:	6823      	ldr	r3, [r4, #0]
					prvAddTaskToReadyList( pxTCB );
 800d7ec:	6814      	ldr	r4, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d7ee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800d7f0:	62f0      	str	r0, [r6, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	4083      	lsls	r3, r0
 800d7f6:	4323      	orrs	r3, r4
 800d7f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d7fc:	4639      	mov	r1, r7
 800d7fe:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800d802:	6013      	str	r3, [r2, #0]
	}
 800d804:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
					prvAddTaskToReadyList( pxTCB );
 800d808:	f7fe bd4e 	b.w	800c2a8 <vListInsertEnd>
 800d80c:	20000870 	.word	0x20000870
 800d810:	2000087c 	.word	0x2000087c
 800d814:	2000091c 	.word	0x2000091c

0800d818 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800d818:	b168      	cbz	r0, 800d836 <xTaskPriorityDisinherit+0x1e>
	{
 800d81a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 800d81c:	4b27      	ldr	r3, [pc, #156]	; (800d8bc <xTaskPriorityDisinherit+0xa4>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4283      	cmp	r3, r0
 800d822:	d00a      	beq.n	800d83a <xTaskPriorityDisinherit+0x22>
 800d824:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d828:	f383 8811 	msr	BASEPRI, r3
 800d82c:	f3bf 8f6f 	isb	sy
 800d830:	f3bf 8f4f 	dsb	sy
 800d834:	e7fe      	b.n	800d834 <xTaskPriorityDisinherit+0x1c>
	BaseType_t xReturn = pdFALSE;
 800d836:	2000      	movs	r0, #0
	}
 800d838:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 800d83a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d83c:	b943      	cbnz	r3, 800d850 <xTaskPriorityDisinherit+0x38>
 800d83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d842:	f383 8811 	msr	BASEPRI, r3
 800d846:	f3bf 8f6f 	isb	sy
 800d84a:	f3bf 8f4f 	dsb	sy
 800d84e:	e7fe      	b.n	800d84e <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d850:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800d852:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 800d854:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d856:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800d858:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d85a:	d000      	beq.n	800d85e <xTaskPriorityDisinherit+0x46>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d85c:	b10b      	cbz	r3, 800d862 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800d85e:	2000      	movs	r0, #0
	}
 800d860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d862:	1d06      	adds	r6, r0, #4
 800d864:	4604      	mov	r4, r0
 800d866:	4630      	mov	r0, r6
 800d868:	f7fe fd48 	bl	800c2fc <uxListRemove>
 800d86c:	b1a8      	cbz	r0, 800d89a <xTaskPriorityDisinherit+0x82>
 800d86e:	4814      	ldr	r0, [pc, #80]	; (800d8c0 <xTaskPriorityDisinherit+0xa8>)
 800d870:	4b14      	ldr	r3, [pc, #80]	; (800d8c4 <xTaskPriorityDisinherit+0xac>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d872:	6c62      	ldr	r2, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 800d874:	681f      	ldr	r7, [r3, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d876:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800d878:	2501      	movs	r5, #1
 800d87a:	f04f 0c14 	mov.w	ip, #20
 800d87e:	fb0c 0002 	mla	r0, ip, r2, r0
 800d882:	4631      	mov	r1, r6
 800d884:	fa05 f602 	lsl.w	r6, r5, r2
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d888:	f1c2 0207 	rsb	r2, r2, #7
 800d88c:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800d88e:	433e      	orrs	r6, r7
 800d890:	601e      	str	r6, [r3, #0]
 800d892:	f7fe fd09 	bl	800c2a8 <vListInsertEnd>
					xReturn = pdTRUE;
 800d896:	4628      	mov	r0, r5
	}
 800d898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d89a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800d89c:	4808      	ldr	r0, [pc, #32]	; (800d8c0 <xTaskPriorityDisinherit+0xa8>)
 800d89e:	2314      	movs	r3, #20
 800d8a0:	fb03 f301 	mul.w	r3, r3, r1
 800d8a4:	58c3      	ldr	r3, [r0, r3]
 800d8a6:	b10b      	cbz	r3, 800d8ac <xTaskPriorityDisinherit+0x94>
 800d8a8:	4b06      	ldr	r3, [pc, #24]	; (800d8c4 <xTaskPriorityDisinherit+0xac>)
 800d8aa:	e7e2      	b.n	800d872 <xTaskPriorityDisinherit+0x5a>
 800d8ac:	4b05      	ldr	r3, [pc, #20]	; (800d8c4 <xTaskPriorityDisinherit+0xac>)
 800d8ae:	2501      	movs	r5, #1
 800d8b0:	681a      	ldr	r2, [r3, #0]
 800d8b2:	408d      	lsls	r5, r1
 800d8b4:	ea22 0205 	bic.w	r2, r2, r5
 800d8b8:	601a      	str	r2, [r3, #0]
 800d8ba:	e7da      	b.n	800d872 <xTaskPriorityDisinherit+0x5a>
 800d8bc:	20000870 	.word	0x20000870
 800d8c0:	2000087c 	.word	0x2000087c
 800d8c4:	2000091c 	.word	0x2000091c

0800d8c8 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800d8c8:	4b04      	ldr	r3, [pc, #16]	; (800d8dc <pvTaskIncrementMutexHeldCount+0x14>)
 800d8ca:	681a      	ldr	r2, [r3, #0]
 800d8cc:	b11a      	cbz	r2, 800d8d6 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800d8ce:	6819      	ldr	r1, [r3, #0]
 800d8d0:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800d8d2:	3201      	adds	r2, #1
 800d8d4:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 800d8d6:	6818      	ldr	r0, [r3, #0]
	}
 800d8d8:	4770      	bx	lr
 800d8da:	bf00      	nop
 800d8dc:	20000870 	.word	0x20000870

0800d8e0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d8e0:	4b0a      	ldr	r3, [pc, #40]	; (800d90c <prvTaskExitError+0x2c>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	3301      	adds	r3, #1
 800d8e6:	d008      	beq.n	800d8fa <prvTaskExitError+0x1a>
 800d8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ec:	f383 8811 	msr	BASEPRI, r3
 800d8f0:	f3bf 8f6f 	isb	sy
 800d8f4:	f3bf 8f4f 	dsb	sy
 800d8f8:	e7fe      	b.n	800d8f8 <prvTaskExitError+0x18>
 800d8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	e7fe      	b.n	800d90a <prvTaskExitError+0x2a>
 800d90c:	20000008 	.word	0x20000008

0800d910 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800d910:	4806      	ldr	r0, [pc, #24]	; (800d92c <prvPortStartFirstTask+0x1c>)
 800d912:	6800      	ldr	r0, [r0, #0]
 800d914:	6800      	ldr	r0, [r0, #0]
 800d916:	f380 8808 	msr	MSP, r0
 800d91a:	b662      	cpsie	i
 800d91c:	b661      	cpsie	f
 800d91e:	f3bf 8f4f 	dsb	sy
 800d922:	f3bf 8f6f 	isb	sy
 800d926:	df00      	svc	0
 800d928:	bf00      	nop
 800d92a:	0000      	.short	0x0000
 800d92c:	e000ed08 	.word	0xe000ed08

0800d930 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d930:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d940 <vPortEnableVFP+0x10>
 800d934:	6801      	ldr	r1, [r0, #0]
 800d936:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d93a:	6001      	str	r1, [r0, #0]
 800d93c:	4770      	bx	lr
 800d93e:	0000      	.short	0x0000
 800d940:	e000ed88 	.word	0xe000ed88

0800d944 <pxPortInitialiseStack>:
{
 800d944:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d946:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d94a:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d94e:	4c07      	ldr	r4, [pc, #28]	; (800d96c <pxPortInitialiseStack+0x28>)
 800d950:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800d954:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d958:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d95c:	e940 1502 	strd	r1, r5, [r0, #-8]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800d960:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800d964:	bc30      	pop	{r4, r5}
 800d966:	3844      	subs	r0, #68	; 0x44
 800d968:	4770      	bx	lr
 800d96a:	bf00      	nop
 800d96c:	0800d8e1 	.word	0x0800d8e1

0800d970 <SVC_Handler>:
	__asm volatile (
 800d970:	4b07      	ldr	r3, [pc, #28]	; (800d990 <pxCurrentTCBConst2>)
 800d972:	6819      	ldr	r1, [r3, #0]
 800d974:	6808      	ldr	r0, [r1, #0]
 800d976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d97a:	f380 8809 	msr	PSP, r0
 800d97e:	f3bf 8f6f 	isb	sy
 800d982:	f04f 0000 	mov.w	r0, #0
 800d986:	f380 8811 	msr	BASEPRI, r0
 800d98a:	4770      	bx	lr
 800d98c:	f3af 8000 	nop.w

0800d990 <pxCurrentTCBConst2>:
 800d990:	20000870 	.word	0x20000870

0800d994 <vPortEnterCritical>:
 800d994:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d998:	f383 8811 	msr	BASEPRI, r3
 800d99c:	f3bf 8f6f 	isb	sy
 800d9a0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800d9a4:	4a0a      	ldr	r2, [pc, #40]	; (800d9d0 <vPortEnterCritical+0x3c>)
 800d9a6:	6813      	ldr	r3, [r2, #0]
 800d9a8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800d9aa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800d9ac:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800d9ae:	d000      	beq.n	800d9b2 <vPortEnterCritical+0x1e>
}
 800d9b0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d9b2:	4b08      	ldr	r3, [pc, #32]	; (800d9d4 <vPortEnterCritical+0x40>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d9ba:	d0f9      	beq.n	800d9b0 <vPortEnterCritical+0x1c>
 800d9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9c0:	f383 8811 	msr	BASEPRI, r3
 800d9c4:	f3bf 8f6f 	isb	sy
 800d9c8:	f3bf 8f4f 	dsb	sy
 800d9cc:	e7fe      	b.n	800d9cc <vPortEnterCritical+0x38>
 800d9ce:	bf00      	nop
 800d9d0:	20000008 	.word	0x20000008
 800d9d4:	e000ed04 	.word	0xe000ed04

0800d9d8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800d9d8:	4a08      	ldr	r2, [pc, #32]	; (800d9fc <vPortExitCritical+0x24>)
 800d9da:	6813      	ldr	r3, [r2, #0]
 800d9dc:	b943      	cbnz	r3, 800d9f0 <vPortExitCritical+0x18>
 800d9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9e2:	f383 8811 	msr	BASEPRI, r3
 800d9e6:	f3bf 8f6f 	isb	sy
 800d9ea:	f3bf 8f4f 	dsb	sy
 800d9ee:	e7fe      	b.n	800d9ee <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800d9f0:	3b01      	subs	r3, #1
 800d9f2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d9f4:	b90b      	cbnz	r3, 800d9fa <vPortExitCritical+0x22>
	__asm volatile
 800d9f6:	f383 8811 	msr	BASEPRI, r3
}
 800d9fa:	4770      	bx	lr
 800d9fc:	20000008 	.word	0x20000008

0800da00 <PendSV_Handler>:
	__asm volatile
 800da00:	f3ef 8009 	mrs	r0, PSP
 800da04:	f3bf 8f6f 	isb	sy
 800da08:	4b15      	ldr	r3, [pc, #84]	; (800da60 <pxCurrentTCBConst>)
 800da0a:	681a      	ldr	r2, [r3, #0]
 800da0c:	f01e 0f10 	tst.w	lr, #16
 800da10:	bf08      	it	eq
 800da12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800da16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da1a:	6010      	str	r0, [r2, #0]
 800da1c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800da20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800da24:	f380 8811 	msr	BASEPRI, r0
 800da28:	f3bf 8f4f 	dsb	sy
 800da2c:	f3bf 8f6f 	isb	sy
 800da30:	f7ff fd5e 	bl	800d4f0 <vTaskSwitchContext>
 800da34:	f04f 0000 	mov.w	r0, #0
 800da38:	f380 8811 	msr	BASEPRI, r0
 800da3c:	bc08      	pop	{r3}
 800da3e:	6819      	ldr	r1, [r3, #0]
 800da40:	6808      	ldr	r0, [r1, #0]
 800da42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da46:	f01e 0f10 	tst.w	lr, #16
 800da4a:	bf08      	it	eq
 800da4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800da50:	f380 8809 	msr	PSP, r0
 800da54:	f3bf 8f6f 	isb	sy
 800da58:	4770      	bx	lr
 800da5a:	bf00      	nop
 800da5c:	f3af 8000 	nop.w

0800da60 <pxCurrentTCBConst>:
 800da60:	20000870 	.word	0x20000870

0800da64 <SysTick_Handler>:
{
 800da64:	b508      	push	{r3, lr}
	__asm volatile
 800da66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da6a:	f383 8811 	msr	BASEPRI, r3
 800da6e:	f3bf 8f6f 	isb	sy
 800da72:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800da76:	f7ff fb95 	bl	800d1a4 <xTaskIncrementTick>
 800da7a:	b118      	cbz	r0, 800da84 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800da7c:	4b03      	ldr	r3, [pc, #12]	; (800da8c <SysTick_Handler+0x28>)
 800da7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da82:	601a      	str	r2, [r3, #0]
	__asm volatile
 800da84:	2300      	movs	r3, #0
 800da86:	f383 8811 	msr	BASEPRI, r3
}
 800da8a:	bd08      	pop	{r3, pc}
 800da8c:	e000ed04 	.word	0xe000ed04

0800da90 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800da90:	4b06      	ldr	r3, [pc, #24]	; (800daac <vPortSetupTimerInterrupt+0x1c>)
 800da92:	4907      	ldr	r1, [pc, #28]	; (800dab0 <vPortSetupTimerInterrupt+0x20>)
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	4807      	ldr	r0, [pc, #28]	; (800dab4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800da98:	4a07      	ldr	r2, [pc, #28]	; (800dab8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800da9a:	fba1 1303 	umull	r1, r3, r1, r3
 800da9e:	099b      	lsrs	r3, r3, #6
 800daa0:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800daa2:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800daa4:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800daa6:	6011      	str	r1, [r2, #0]
}
 800daa8:	4770      	bx	lr
 800daaa:	bf00      	nop
 800daac:	2000000c 	.word	0x2000000c
 800dab0:	10624dd3 	.word	0x10624dd3
 800dab4:	e000e014 	.word	0xe000e014
 800dab8:	e000e010 	.word	0xe000e010

0800dabc <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dabc:	4b32      	ldr	r3, [pc, #200]	; (800db88 <xPortStartScheduler+0xcc>)
 800dabe:	4a33      	ldr	r2, [pc, #204]	; (800db8c <xPortStartScheduler+0xd0>)
 800dac0:	6819      	ldr	r1, [r3, #0]
 800dac2:	4291      	cmp	r1, r2
 800dac4:	d04e      	beq.n	800db64 <xPortStartScheduler+0xa8>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800dac6:	681a      	ldr	r2, [r3, #0]
 800dac8:	4b31      	ldr	r3, [pc, #196]	; (800db90 <xPortStartScheduler+0xd4>)
 800daca:	429a      	cmp	r2, r3
 800dacc:	d053      	beq.n	800db76 <xPortStartScheduler+0xba>
{
 800dace:	b510      	push	{r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dad0:	4b30      	ldr	r3, [pc, #192]	; (800db94 <xPortStartScheduler+0xd8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dad2:	4c31      	ldr	r4, [pc, #196]	; (800db98 <xPortStartScheduler+0xdc>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dad4:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dad6:	4931      	ldr	r1, [pc, #196]	; (800db9c <xPortStartScheduler+0xe0>)
{
 800dad8:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dada:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dadc:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dade:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dae0:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dae2:	781b      	ldrb	r3, [r3, #0]
 800dae4:	b2db      	uxtb	r3, r3
 800dae6:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800daea:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800daee:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800daf2:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800daf6:	2007      	movs	r0, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800daf8:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dafa:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dafc:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dafe:	d50f      	bpl.n	800db20 <xPortStartScheduler+0x64>
 800db00:	2206      	movs	r2, #6
 800db02:	e000      	b.n	800db06 <xPortStartScheduler+0x4a>
 800db04:	4602      	mov	r2, r0
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800db06:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800db0a:	005b      	lsls	r3, r3, #1
 800db0c:	b2db      	uxtb	r3, r3
 800db0e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db12:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800db16:	061b      	lsls	r3, r3, #24
 800db18:	f102 30ff 	add.w	r0, r2, #4294967295
 800db1c:	d4f2      	bmi.n	800db04 <xPortStartScheduler+0x48>
 800db1e:	600a      	str	r2, [r1, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800db20:	680b      	ldr	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db22:	9801      	ldr	r0, [sp, #4]
 800db24:	4c1b      	ldr	r4, [pc, #108]	; (800db94 <xPortStartScheduler+0xd8>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800db26:	4a1e      	ldr	r2, [pc, #120]	; (800dba0 <xPortStartScheduler+0xe4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800db28:	021b      	lsls	r3, r3, #8
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db2a:	b2c0      	uxtb	r0, r0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800db2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800db30:	600b      	str	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db32:	7020      	strb	r0, [r4, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800db34:	6813      	ldr	r3, [r2, #0]
 800db36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800db3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800db3c:	6813      	ldr	r3, [r2, #0]
 800db3e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800db42:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 800db44:	f7ff ffa4 	bl	800da90 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800db48:	4b16      	ldr	r3, [pc, #88]	; (800dba4 <xPortStartScheduler+0xe8>)
 800db4a:	2200      	movs	r2, #0
 800db4c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 800db4e:	f7ff feef 	bl	800d930 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800db52:	4a15      	ldr	r2, [pc, #84]	; (800dba8 <xPortStartScheduler+0xec>)
 800db54:	6813      	ldr	r3, [r2, #0]
 800db56:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800db5a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800db5c:	f7ff fed8 	bl	800d910 <prvPortStartFirstTask>
	prvTaskExitError();
 800db60:	f7ff febe 	bl	800d8e0 <prvTaskExitError>
	__asm volatile
 800db64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db68:	f383 8811 	msr	BASEPRI, r3
 800db6c:	f3bf 8f6f 	isb	sy
 800db70:	f3bf 8f4f 	dsb	sy
 800db74:	e7fe      	b.n	800db74 <xPortStartScheduler+0xb8>
 800db76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db7a:	f383 8811 	msr	BASEPRI, r3
 800db7e:	f3bf 8f6f 	isb	sy
 800db82:	f3bf 8f4f 	dsb	sy
 800db86:	e7fe      	b.n	800db86 <xPortStartScheduler+0xca>
 800db88:	e000ed00 	.word	0xe000ed00
 800db8c:	410fc271 	.word	0x410fc271
 800db90:	410fc270 	.word	0x410fc270
 800db94:	e000e400 	.word	0xe000e400
 800db98:	2000099c 	.word	0x2000099c
 800db9c:	200009a0 	.word	0x200009a0
 800dba0:	e000ed20 	.word	0xe000ed20
 800dba4:	20000008 	.word	0x20000008
 800dba8:	e000ef34 	.word	0xe000ef34

0800dbac <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800dbac:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dbb0:	2b0f      	cmp	r3, #15
 800dbb2:	d90e      	bls.n	800dbd2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dbb4:	4910      	ldr	r1, [pc, #64]	; (800dbf8 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dbb6:	4a11      	ldr	r2, [pc, #68]	; (800dbfc <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dbb8:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dbba:	7812      	ldrb	r2, [r2, #0]
 800dbbc:	429a      	cmp	r2, r3
 800dbbe:	d908      	bls.n	800dbd2 <vPortValidateInterruptPriority+0x26>
 800dbc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc4:	f383 8811 	msr	BASEPRI, r3
 800dbc8:	f3bf 8f6f 	isb	sy
 800dbcc:	f3bf 8f4f 	dsb	sy
 800dbd0:	e7fe      	b.n	800dbd0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dbd2:	4b0b      	ldr	r3, [pc, #44]	; (800dc00 <vPortValidateInterruptPriority+0x54>)
 800dbd4:	4a0b      	ldr	r2, [pc, #44]	; (800dc04 <vPortValidateInterruptPriority+0x58>)
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	6812      	ldr	r2, [r2, #0]
 800dbda:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d908      	bls.n	800dbf4 <vPortValidateInterruptPriority+0x48>
 800dbe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbe6:	f383 8811 	msr	BASEPRI, r3
 800dbea:	f3bf 8f6f 	isb	sy
 800dbee:	f3bf 8f4f 	dsb	sy
 800dbf2:	e7fe      	b.n	800dbf2 <vPortValidateInterruptPriority+0x46>
	}
 800dbf4:	4770      	bx	lr
 800dbf6:	bf00      	nop
 800dbf8:	e000e3f0 	.word	0xe000e3f0
 800dbfc:	2000099c 	.word	0x2000099c
 800dc00:	e000ed0c 	.word	0xe000ed0c
 800dc04:	200009a0 	.word	0x200009a0

0800dc08 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dc08:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dc0a:	4b11      	ldr	r3, [pc, #68]	; (800dc50 <prvInsertBlockIntoFreeList+0x48>)
 800dc0c:	681a      	ldr	r2, [r3, #0]
 800dc0e:	4282      	cmp	r2, r0
 800dc10:	d201      	bcs.n	800dc16 <prvInsertBlockIntoFreeList+0xe>
 800dc12:	4613      	mov	r3, r2
 800dc14:	e7fa      	b.n	800dc0c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dc16:	685c      	ldr	r4, [r3, #4]
 800dc18:	1919      	adds	r1, r3, r4
 800dc1a:	4288      	cmp	r0, r1
 800dc1c:	d103      	bne.n	800dc26 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dc1e:	6841      	ldr	r1, [r0, #4]
 800dc20:	4421      	add	r1, r4
 800dc22:	6059      	str	r1, [r3, #4]
 800dc24:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dc26:	6844      	ldr	r4, [r0, #4]
 800dc28:	1901      	adds	r1, r0, r4
 800dc2a:	428a      	cmp	r2, r1
 800dc2c:	d109      	bne.n	800dc42 <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dc2e:	4909      	ldr	r1, [pc, #36]	; (800dc54 <prvInsertBlockIntoFreeList+0x4c>)
 800dc30:	6809      	ldr	r1, [r1, #0]
 800dc32:	428a      	cmp	r2, r1
 800dc34:	d005      	beq.n	800dc42 <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dc36:	e9d2 2100 	ldrd	r2, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dc3a:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dc3c:	6002      	str	r2, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dc3e:	6041      	str	r1, [r0, #4]
 800dc40:	e000      	b.n	800dc44 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dc42:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dc44:	4298      	cmp	r0, r3
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dc46:	bf18      	it	ne
 800dc48:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc4e:	4770      	bx	lr
 800dc50:	20004c80 	.word	0x20004c80
 800dc54:	200009a4 	.word	0x200009a4

0800dc58 <pvPortMalloc>:
{
 800dc58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxEnd == NULL )
 800dc5a:	4d3e      	ldr	r5, [pc, #248]	; (800dd54 <pvPortMalloc+0xfc>)
{
 800dc5c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800dc5e:	f7ff fa8b 	bl	800d178 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800dc62:	682a      	ldr	r2, [r5, #0]
 800dc64:	2a00      	cmp	r2, #0
 800dc66:	d056      	beq.n	800dd16 <pvPortMalloc+0xbe>
 800dc68:	4b3b      	ldr	r3, [pc, #236]	; (800dd58 <pvPortMalloc+0x100>)
 800dc6a:	681d      	ldr	r5, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dc6c:	422c      	tst	r4, r5
 800dc6e:	d14d      	bne.n	800dd0c <pvPortMalloc+0xb4>
			if( xWantedSize > 0 )
 800dc70:	2c00      	cmp	r4, #0
 800dc72:	d04b      	beq.n	800dd0c <pvPortMalloc+0xb4>
				xWantedSize += xHeapStructSize;
 800dc74:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dc78:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dc7a:	bf1c      	itt	ne
 800dc7c:	f023 0307 	bicne.w	r3, r3, #7
 800dc80:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d042      	beq.n	800dd0c <pvPortMalloc+0xb4>
 800dc86:	4f35      	ldr	r7, [pc, #212]	; (800dd5c <pvPortMalloc+0x104>)
 800dc88:	683e      	ldr	r6, [r7, #0]
 800dc8a:	429e      	cmp	r6, r3
 800dc8c:	d33e      	bcc.n	800dd0c <pvPortMalloc+0xb4>
				pxBlock = xStart.pxNextFreeBlock;
 800dc8e:	4834      	ldr	r0, [pc, #208]	; (800dd60 <pvPortMalloc+0x108>)
 800dc90:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dc92:	e006      	b.n	800dca2 <pvPortMalloc+0x4a>
 800dc94:	f8d4 c000 	ldr.w	ip, [r4]
 800dc98:	f1bc 0f00 	cmp.w	ip, #0
 800dc9c:	d004      	beq.n	800dca8 <pvPortMalloc+0x50>
 800dc9e:	4620      	mov	r0, r4
 800dca0:	4664      	mov	r4, ip
 800dca2:	6861      	ldr	r1, [r4, #4]
 800dca4:	4299      	cmp	r1, r3
 800dca6:	d3f5      	bcc.n	800dc94 <pvPortMalloc+0x3c>
				if( pxBlock != pxEnd )
 800dca8:	4294      	cmp	r4, r2
 800dcaa:	d02f      	beq.n	800dd0c <pvPortMalloc+0xb4>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dcac:	6822      	ldr	r2, [r4, #0]
 800dcae:	6002      	str	r2, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dcb0:	1aca      	subs	r2, r1, r3
 800dcb2:	2a10      	cmp	r2, #16
 800dcb4:	d910      	bls.n	800dcd8 <pvPortMalloc+0x80>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dcb6:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dcb8:	0741      	lsls	r1, r0, #29
 800dcba:	d008      	beq.n	800dcce <pvPortMalloc+0x76>
 800dcbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcc0:	f383 8811 	msr	BASEPRI, r3
 800dcc4:	f3bf 8f6f 	isb	sy
 800dcc8:	f3bf 8f4f 	dsb	sy
 800dccc:	e7fe      	b.n	800dccc <pvPortMalloc+0x74>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dcce:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dcd0:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dcd2:	f7ff ff99 	bl	800dc08 <prvInsertBlockIntoFreeList>
 800dcd6:	6861      	ldr	r1, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dcd8:	4a22      	ldr	r2, [pc, #136]	; (800dd64 <pvPortMalloc+0x10c>)
 800dcda:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dcdc:	1a76      	subs	r6, r6, r1
					pxBlock->pxNextFreeBlock = NULL;
 800dcde:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dce0:	4329      	orrs	r1, r5
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dce2:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800dce4:	e9c4 3100 	strd	r3, r1, [r4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dce8:	f104 0408 	add.w	r4, r4, #8
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dcec:	bf38      	it	cc
 800dcee:	6016      	strcc	r6, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dcf0:	603e      	str	r6, [r7, #0]
	( void ) xTaskResumeAll();
 800dcf2:	f7ff fb03 	bl	800d2fc <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dcf6:	0763      	lsls	r3, r4, #29
 800dcf8:	d00b      	beq.n	800dd12 <pvPortMalloc+0xba>
 800dcfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcfe:	f383 8811 	msr	BASEPRI, r3
 800dd02:	f3bf 8f6f 	isb	sy
 800dd06:	f3bf 8f4f 	dsb	sy
 800dd0a:	e7fe      	b.n	800dd0a <pvPortMalloc+0xb2>
	( void ) xTaskResumeAll();
 800dd0c:	f7ff faf6 	bl	800d2fc <xTaskResumeAll>
 800dd10:	2400      	movs	r4, #0
}
 800dd12:	4620      	mov	r0, r4
 800dd14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uxAddress = ( size_t ) ucHeap;
 800dd16:	4b14      	ldr	r3, [pc, #80]	; (800dd68 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 800dd18:	4a14      	ldr	r2, [pc, #80]	; (800dd6c <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dd1a:	4911      	ldr	r1, [pc, #68]	; (800dd60 <pvPortMalloc+0x108>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd1c:	4f11      	ldr	r7, [pc, #68]	; (800dd64 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dd1e:	075e      	lsls	r6, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dd20:	bf18      	it	ne
 800dd22:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd24:	f022 0207 	bic.w	r2, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd28:	bf18      	it	ne
 800dd2a:	f023 0307 	bicne.w	r3, r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd2e:	4e0b      	ldr	r6, [pc, #44]	; (800dd5c <pvPortMalloc+0x104>)
	pxEnd = ( void * ) uxAddress;
 800dd30:	602a      	str	r2, [r5, #0]
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dd32:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dd34:	1ad3      	subs	r3, r2, r3
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dd36:	4d08      	ldr	r5, [pc, #32]	; (800dd58 <pvPortMalloc+0x100>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd38:	6033      	str	r3, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dd3a:	2600      	movs	r6, #0
 800dd3c:	e9c1 0600 	strd	r0, r6, [r1]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dd40:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
	pxEnd->pxNextFreeBlock = NULL;
 800dd44:	e9c2 6600 	strd	r6, r6, [r2]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dd48:	6029      	str	r1, [r5, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd4a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dd4c:	e9c0 2300 	strd	r2, r3, [r0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dd50:	460d      	mov	r5, r1
 800dd52:	e78b      	b.n	800dc6c <pvPortMalloc+0x14>
 800dd54:	200009a4 	.word	0x200009a4
 800dd58:	20004c74 	.word	0x20004c74
 800dd5c:	20004c78 	.word	0x20004c78
 800dd60:	20004c80 	.word	0x20004c80
 800dd64:	20004c7c 	.word	0x20004c7c
 800dd68:	200009a8 	.word	0x200009a8
 800dd6c:	20004c6c 	.word	0x20004c6c

0800dd70 <vPortFree>:
	if( pv != NULL )
 800dd70:	b1d0      	cbz	r0, 800dda8 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dd72:	4a19      	ldr	r2, [pc, #100]	; (800ddd8 <vPortFree+0x68>)
 800dd74:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800dd78:	6812      	ldr	r2, [r2, #0]
 800dd7a:	4213      	tst	r3, r2
 800dd7c:	d108      	bne.n	800dd90 <vPortFree+0x20>
 800dd7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd82:	f383 8811 	msr	BASEPRI, r3
 800dd86:	f3bf 8f6f 	isb	sy
 800dd8a:	f3bf 8f4f 	dsb	sy
 800dd8e:	e7fe      	b.n	800dd8e <vPortFree+0x1e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dd90:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800dd94:	b149      	cbz	r1, 800ddaa <vPortFree+0x3a>
 800dd96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd9a:	f383 8811 	msr	BASEPRI, r3
 800dd9e:	f3bf 8f6f 	isb	sy
 800dda2:	f3bf 8f4f 	dsb	sy
 800dda6:	e7fe      	b.n	800dda6 <vPortFree+0x36>
 800dda8:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ddaa:	ea23 0302 	bic.w	r3, r3, r2
{
 800ddae:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ddb0:	f840 3c04 	str.w	r3, [r0, #-4]
 800ddb4:	4604      	mov	r4, r0
				vTaskSuspendAll();
 800ddb6:	f7ff f9df 	bl	800d178 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ddba:	4a08      	ldr	r2, [pc, #32]	; (800dddc <vPortFree+0x6c>)
 800ddbc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ddc0:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ddc2:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ddc6:	440b      	add	r3, r1
 800ddc8:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ddca:	f7ff ff1d 	bl	800dc08 <prvInsertBlockIntoFreeList>
}
 800ddce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800ddd2:	f7ff ba93 	b.w	800d2fc <xTaskResumeAll>
 800ddd6:	bf00      	nop
 800ddd8:	20004c74 	.word	0x20004c74
 800dddc:	20004c78 	.word	0x20004c78

0800dde0 <MX_ADC1_Init>:
uint8_t ADCInterleaved = 0;
uint8_t ADCChannel[MAX_ADC_CHANNELS]={0};

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800dde0:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc1.Init.Resolution = ADCResolution;
 800dde2:	4b1b      	ldr	r3, [pc, #108]	; (800de50 <MX_ADC1_Init+0x70>)
  hadc1.Instance = ADC1;
 800dde4:	4c1b      	ldr	r4, [pc, #108]	; (800de54 <MX_ADC1_Init+0x74>)
  hadc1.Init.Resolution = ADCResolution;
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	60a3      	str	r3, [r4, #8]
  hadc1.Instance = ADC1;
 800ddea:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800ddee:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800ddf2:	b086      	sub	sp, #24
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 800ddf4:	2601      	movs	r6, #1
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800ddf6:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ddfa:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ddfe:	2304      	movs	r3, #4
  hadc1.Instance = ADC1;
 800de00:	6020      	str	r0, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800de02:	6065      	str	r5, [r4, #4]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc1);
 800de04:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800de06:	2500      	movs	r5, #0
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800de08:	6321      	str	r1, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800de0a:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800de0c:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800de10:	61e5      	str	r5, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800de12:	6265      	str	r5, [r4, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800de14:	60e5      	str	r5, [r4, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800de16:	61a5      	str	r5, [r4, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800de18:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800de1a:	6226      	str	r6, [r4, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800de1c:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc1);
 800de1e:	f7f7 fc0b 	bl	8005638 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800de22:	4b0d      	ldr	r3, [pc, #52]	; (800de58 <MX_ADC1_Init+0x78>)
 800de24:	4a0d      	ldr	r2, [pc, #52]	; (800de5c <MX_ADC1_Init+0x7c>)
 800de26:	7819      	ldrb	r1, [r3, #0]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800de28:	4b0d      	ldr	r3, [pc, #52]	; (800de60 <MX_ADC1_Init+0x80>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800de2a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800de2e:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800de30:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800de32:	4669      	mov	r1, sp
 800de34:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800de36:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800de38:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800de3a:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800de3e:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800de40:	f7f8 fc4c 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800de44:	4629      	mov	r1, r5
 800de46:	4620      	mov	r0, r4
 800de48:	f7f8 fab6 	bl	80063b8 <HAL_ADCEx_Calibration_Start>

}
 800de4c:	b006      	add	sp, #24
 800de4e:	bd70      	pop	{r4, r5, r6, pc}
 800de50:	20004c98 	.word	0x20004c98
 800de54:	2000e820 	.word	0x2000e820
 800de58:	20004c90 	.word	0x20004c90
 800de5c:	08015354 	.word	0x08015354
 800de60:	20004c9c 	.word	0x20004c9c

0800de64 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800de64:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc2.Instance = ADC2;
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc2.Init.Resolution = ADCResolution;
 800de66:	4b1b      	ldr	r3, [pc, #108]	; (800ded4 <MX_ADC2_Init+0x70>)
  hadc2.Instance = ADC2;
 800de68:	4c1b      	ldr	r4, [pc, #108]	; (800ded8 <MX_ADC2_Init+0x74>)
  hadc2.Init.Resolution = ADCResolution;
 800de6a:	681b      	ldr	r3, [r3, #0]
  hadc2.Instance = ADC2;
 800de6c:	481b      	ldr	r0, [pc, #108]	; (800dedc <MX_ADC2_Init+0x78>)
  hadc2.Init.Resolution = ADCResolution;
 800de6e:	60a3      	str	r3, [r4, #8]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800de70:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800de74:	b086      	sub	sp, #24
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
 800de76:	2601      	movs	r6, #1
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800de78:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800de7c:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc2.Init.DMAContinuousRequests = ENABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800de80:	2304      	movs	r3, #4
  hadc2.Instance = ADC2;
 800de82:	6020      	str	r0, [r4, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800de84:	6065      	str	r5, [r4, #4]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc2);
 800de86:	4620      	mov	r0, r4
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800de88:	2500      	movs	r5, #0
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800de8a:	6321      	str	r1, [r4, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800de8c:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800de8e:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800de92:	61e5      	str	r5, [r4, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800de94:	6265      	str	r5, [r4, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800de96:	60e5      	str	r5, [r4, #12]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800de98:	61a5      	str	r5, [r4, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800de9a:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc2.Init.NbrOfConversion = 1;
 800de9c:	6226      	str	r6, [r4, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800de9e:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc2);
 800dea0:	f7f7 fbca 	bl	8005638 <HAL_ADC_Init>
	
	

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800dea4:	4b0e      	ldr	r3, [pc, #56]	; (800dee0 <MX_ADC2_Init+0x7c>)
 800dea6:	4a0f      	ldr	r2, [pc, #60]	; (800dee4 <MX_ADC2_Init+0x80>)
 800dea8:	7859      	ldrb	r1, [r3, #1]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800deaa:	4b0f      	ldr	r3, [pc, #60]	; (800dee8 <MX_ADC2_Init+0x84>)
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800deac:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800deb0:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800deb2:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800deb4:	4669      	mov	r1, sp
 800deb6:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800deb8:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800deba:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800debc:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800dec0:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800dec2:	f7f8 fc0b 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800dec6:	4629      	mov	r1, r5
 800dec8:	4620      	mov	r0, r4
 800deca:	f7f8 fa75 	bl	80063b8 <HAL_ADCEx_Calibration_Start>

}
 800dece:	b006      	add	sp, #24
 800ded0:	bd70      	pop	{r4, r5, r6, pc}
 800ded2:	bf00      	nop
 800ded4:	20004c98 	.word	0x20004c98
 800ded8:	2000e788 	.word	0x2000e788
 800dedc:	50000100 	.word	0x50000100
 800dee0:	20004c90 	.word	0x20004c90
 800dee4:	08015378 	.word	0x08015378
 800dee8:	20004c9c 	.word	0x20004c9c

0800deec <MX_ADC3_Init>:

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800deec:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc3.Instance = ADC3;
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc3.Init.Resolution = ADCResolution;
 800deee:	4b1b      	ldr	r3, [pc, #108]	; (800df5c <MX_ADC3_Init+0x70>)
  hadc3.Instance = ADC3;
 800def0:	4c1b      	ldr	r4, [pc, #108]	; (800df60 <MX_ADC3_Init+0x74>)
  hadc3.Init.Resolution = ADCResolution;
 800def2:	681b      	ldr	r3, [r3, #0]
  hadc3.Instance = ADC3;
 800def4:	481b      	ldr	r0, [pc, #108]	; (800df64 <MX_ADC3_Init+0x78>)
  hadc3.Init.Resolution = ADCResolution;
 800def6:	60a3      	str	r3, [r4, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800def8:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800defc:	b086      	sub	sp, #24
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
 800defe:	2601      	movs	r6, #1
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800df00:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800df04:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800df08:	2304      	movs	r3, #4
  hadc3.Instance = ADC3;
 800df0a:	6020      	str	r0, [r4, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800df0c:	6065      	str	r5, [r4, #4]
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc3);
 800df0e:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800df10:	2500      	movs	r5, #0
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800df12:	6321      	str	r1, [r4, #48]	; 0x30
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800df14:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800df16:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800df1a:	61e5      	str	r5, [r4, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800df1c:	6265      	str	r5, [r4, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800df1e:	60e5      	str	r5, [r4, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800df20:	61a5      	str	r5, [r4, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800df22:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc3.Init.NbrOfConversion = 1;
 800df24:	6226      	str	r6, [r4, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800df26:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc3);
 800df28:	f7f7 fb86 	bl	8005638 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800df2c:	4b0e      	ldr	r3, [pc, #56]	; (800df68 <MX_ADC3_Init+0x7c>)
 800df2e:	4a0f      	ldr	r2, [pc, #60]	; (800df6c <MX_ADC3_Init+0x80>)
 800df30:	7899      	ldrb	r1, [r3, #2]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800df32:	4b0f      	ldr	r3, [pc, #60]	; (800df70 <MX_ADC3_Init+0x84>)
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800df34:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800df38:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800df3a:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800df3c:	4669      	mov	r1, sp
 800df3e:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800df40:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800df42:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800df44:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800df48:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800df4a:	f7f8 fbc7 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800df4e:	4629      	mov	r1, r5
 800df50:	4620      	mov	r0, r4
 800df52:	f7f8 fa31 	bl	80063b8 <HAL_ADCEx_Calibration_Start>

}
 800df56:	b006      	add	sp, #24
 800df58:	bd70      	pop	{r4, r5, r6, pc}
 800df5a:	bf00      	nop
 800df5c:	20004c98 	.word	0x20004c98
 800df60:	2000e874 	.word	0x2000e874
 800df64:	50000400 	.word	0x50000400
 800df68:	20004c90 	.word	0x20004c90
 800df6c:	080153a0 	.word	0x080153a0
 800df70:	20004c9c 	.word	0x20004c9c

0800df74 <MX_ADC4_Init>:

/* ADC4 init function */
void MX_ADC4_Init(void)
{
 800df74:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc4.Instance = ADC4;
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc4.Init.Resolution = ADCResolution;
 800df76:	4b1b      	ldr	r3, [pc, #108]	; (800dfe4 <MX_ADC4_Init+0x70>)
  hadc4.Instance = ADC4;
 800df78:	4c1b      	ldr	r4, [pc, #108]	; (800dfe8 <MX_ADC4_Init+0x74>)
  hadc4.Init.Resolution = ADCResolution;
 800df7a:	681b      	ldr	r3, [r3, #0]
  hadc4.Instance = ADC4;
 800df7c:	481b      	ldr	r0, [pc, #108]	; (800dfec <MX_ADC4_Init+0x78>)
  hadc4.Init.Resolution = ADCResolution;
 800df7e:	60a3      	str	r3, [r4, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800df80:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800df84:	b086      	sub	sp, #24
  hadc4.Init.ContinuousConvMode = DISABLE;
  hadc4.Init.DiscontinuousConvMode = DISABLE;
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc4.Init.NbrOfConversion = 1;
 800df86:	2601      	movs	r6, #1
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800df88:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800df8c:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc4.Init.DMAContinuousRequests = ENABLE;
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800df90:	2304      	movs	r3, #4
  hadc4.Instance = ADC4;
 800df92:	6020      	str	r0, [r4, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800df94:	6065      	str	r5, [r4, #4]
  hadc4.Init.LowPowerAutoWait = DISABLE;
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc4);
 800df96:	4620      	mov	r0, r4
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800df98:	2500      	movs	r5, #0
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800df9a:	6321      	str	r1, [r4, #48]	; 0x30
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800df9c:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800df9e:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800dfa2:	61e5      	str	r5, [r4, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800dfa4:	6265      	str	r5, [r4, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dfa6:	60e5      	str	r5, [r4, #12]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800dfa8:	61a5      	str	r5, [r4, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800dfaa:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc4.Init.NbrOfConversion = 1;
 800dfac:	6226      	str	r6, [r4, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800dfae:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc4);
 800dfb0:	f7f7 fb42 	bl	8005638 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800dfb4:	4b0e      	ldr	r3, [pc, #56]	; (800dff0 <MX_ADC4_Init+0x7c>)
 800dfb6:	4a0f      	ldr	r2, [pc, #60]	; (800dff4 <MX_ADC4_Init+0x80>)
 800dfb8:	78d9      	ldrb	r1, [r3, #3]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800dfba:	4b0f      	ldr	r3, [pc, #60]	; (800dff8 <MX_ADC4_Init+0x84>)
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800dfbc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800dfc0:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800dfc2:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800dfc4:	4669      	mov	r1, sp
 800dfc6:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800dfc8:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800dfca:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800dfcc:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800dfd0:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800dfd2:	f7f8 fb83 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800dfd6:	4629      	mov	r1, r5
 800dfd8:	4620      	mov	r0, r4
 800dfda:	f7f8 f9ed 	bl	80063b8 <HAL_ADCEx_Calibration_Start>

}
 800dfde:	b006      	add	sp, #24
 800dfe0:	bd70      	pop	{r4, r5, r6, pc}
 800dfe2:	bf00      	nop
 800dfe4:	20004c98 	.word	0x20004c98
 800dfe8:	2000e90c 	.word	0x2000e90c
 800dfec:	50000500 	.word	0x50000500
 800dff0:	20004c90 	.word	0x20004c90
 800dff4:	080153b0 	.word	0x080153b0
 800dff8:	20004c9c 	.word	0x20004c9c

0800dffc <MX_ADC12_Interleaved_Init>:


void MX_ADC12_Interleaved_Init(){
 800dffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	  ADC_ChannelConfTypeDef sConfig;
	  ADC_MultiModeTypeDef   mode;

	  hadc2.Instance = ADC2;
 800e000:	4e38      	ldr	r6, [pc, #224]	; (800e0e4 <MX_ADC12_Interleaved_Init+0xe8>)
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc2.Init.Resolution = ADCResolution;
 800e002:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 800e0f8 <MX_ADC12_Interleaved_Init+0xfc>
	  hadc2.Instance = ADC2;
 800e006:	4b38      	ldr	r3, [pc, #224]	; (800e0e8 <MX_ADC12_Interleaved_Init+0xec>)
	  hadc2.Init.Resolution = ADCResolution;
 800e008:	f8d8 2000 	ldr.w	r2, [r8]
 800e00c:	60b2      	str	r2, [r6, #8]
void MX_ADC12_Interleaved_Init(){
 800e00e:	b08b      	sub	sp, #44	; 0x2c
	  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
	  hadc2.Init.ContinuousConvMode = DISABLE;
 800e010:	2400      	movs	r4, #0
	  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800e012:	2701      	movs	r7, #1
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc2.Init.NbrOfConversion =1;
	  hadc2.Init.DMAContinuousRequests = ENABLE;
	  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e014:	f04f 0904 	mov.w	r9, #4
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e018:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
	  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e01c:	f44f 7a60 	mov.w	sl, #896	; 0x380
	  hadc2.Init.LowPowerAutoWait = DISABLE;
	  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc2);
 800e020:	4630      	mov	r0, r6
	  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800e022:	6137      	str	r7, [r6, #16]
	  hadc2.Init.NbrOfConversion =1;
 800e024:	6237      	str	r7, [r6, #32]
	  hadc2.Init.DMAContinuousRequests = ENABLE;
 800e026:	6377      	str	r7, [r6, #52]	; 0x34
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e028:	e9c6 3b00 	strd	r3, fp, [r6]
	  hadc2.Init.ContinuousConvMode = DISABLE;
 800e02c:	61f4      	str	r4, [r6, #28]
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800e02e:	6274      	str	r4, [r6, #36]	; 0x24
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e030:	6334      	str	r4, [r6, #48]	; 0x30
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e032:	60f4      	str	r4, [r6, #12]
	  hadc2.Init.LowPowerAutoWait = DISABLE;
 800e034:	61b4      	str	r4, [r6, #24]
	  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e036:	63b4      	str	r4, [r6, #56]	; 0x38
	  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e038:	f8c6 a02c 	str.w	sl, [r6, #44]	; 0x2c
	  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e03c:	f8c6 9014 	str.w	r9, [r6, #20]
	  HAL_ADC_Init(&hadc2);
 800e040:	f7f7 fafa 	bl	8005638 <HAL_ADC_Init>

	    /**Configure Regular Channel
	    */
	  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800e044:	4a29      	ldr	r2, [pc, #164]	; (800e0ec <MX_ADC12_Interleaved_Init+0xf0>)
 800e046:	4b2a      	ldr	r3, [pc, #168]	; (800e0f0 <MX_ADC12_Interleaved_Init+0xf4>)
 800e048:	7812      	ldrb	r2, [r2, #0]
	  sConfig.Offset = 0;
	  HAL_ADC_ConfigChannel(&hadc2, &sConfig);

	    /**Common config
	    */
	  hadc1.Instance = ADC1;
 800e04a:	4d2a      	ldr	r5, [pc, #168]	; (800e0f4 <MX_ADC12_Interleaved_Init+0xf8>)
	  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800e04c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
	  sConfig.Rank = 1;
 800e050:	9705      	str	r7, [sp, #20]
	  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e052:	a904      	add	r1, sp, #16
 800e054:	4630      	mov	r0, r6
	  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800e056:	9304      	str	r3, [sp, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800e058:	e9cd 4406 	strd	r4, r4, [sp, #24]
	  sConfig.Offset = 0;
 800e05c:	e9cd 4408 	strd	r4, r4, [sp, #32]
	  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e060:	f7f8 fb3c 	bl	80066dc <HAL_ADC_ConfigChannel>
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc1.Init.Resolution = ADCResolution;
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
	  hadc1.Init.ContinuousConvMode = DISABLE;
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e064:	f44f 6280 	mov.w	r2, #1024	; 0x400
	  hadc1.Init.Resolution = ADCResolution;
 800e068:	f8d8 3000 	ldr.w	r3, [r8]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e06c:	632a      	str	r2, [r5, #48]	; 0x30
	  hadc1.Instance = ADC1;
 800e06e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
	  hadc1.Init.NbrOfConversion = 1;
	  hadc1.Init.DMAContinuousRequests = ENABLE;
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
	  hadc1.Init.LowPowerAutoWait = DISABLE;
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc1);
 800e072:	4628      	mov	r0, r5
	  hadc1.Init.NbrOfConversion = 1;
 800e074:	622f      	str	r7, [r5, #32]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 800e076:	636f      	str	r7, [r5, #52]	; 0x34
	  hadc1.Init.Resolution = ADCResolution;
 800e078:	60ab      	str	r3, [r5, #8]
	  hadc1.Instance = ADC1;
 800e07a:	6029      	str	r1, [r5, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e07c:	f8c5 b004 	str.w	fp, [r5, #4]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e080:	612c      	str	r4, [r5, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 800e082:	61ec      	str	r4, [r5, #28]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800e084:	626c      	str	r4, [r5, #36]	; 0x24
	  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e086:	f8c5 a02c 	str.w	sl, [r5, #44]	; 0x2c
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e08a:	60ec      	str	r4, [r5, #12]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 800e08c:	e9c5 9405 	strd	r9, r4, [r5, #20]
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e090:	63ac      	str	r4, [r5, #56]	; 0x38
	  HAL_ADC_Init(&hadc1);
 800e092:	f7f7 fad1 	bl	8005638 <HAL_ADC_Init>

	  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800e096:	a904      	add	r1, sp, #16
 800e098:	4628      	mov	r0, r5
 800e09a:	f7f8 fb1f 	bl	80066dc <HAL_ADC_ConfigChannel>

	  mode.Mode = ADC_DUALMODE_INTERL;
	  if(ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e09e:	f8d8 3000 	ldr.w	r3, [r8]
 800e0a2:	f023 0308 	bic.w	r3, r3, #8
 800e0a6:	2b10      	cmp	r3, #16
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_8_6_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_4CYCLES;
	  }else{
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_6CYCLES;
 800e0a8:	bf0b      	itete	eq
 800e0aa:	f44f 7740 	moveq.w	r7, #768	; 0x300
 800e0ae:	f44f 67a0 	movne.w	r7, #1280	; 0x500
 800e0b2:	f44f 4240 	moveq.w	r2, #49152	; 0xc000
 800e0b6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
	  mode.Mode = ADC_DUALMODE_INTERL;
 800e0ba:	2307      	movs	r3, #7
	  }
	  HAL_ADCEx_MultiModeConfigChannel(&hadc1, &mode);
 800e0bc:	eb0d 0109 	add.w	r1, sp, r9
 800e0c0:	4628      	mov	r0, r5
 800e0c2:	e9cd 2702 	strd	r2, r7, [sp, #8]
	  mode.Mode = ADC_DUALMODE_INTERL;
 800e0c6:	9301      	str	r3, [sp, #4]
	  HAL_ADCEx_MultiModeConfigChannel(&hadc1, &mode);
 800e0c8:	f7f8 fd3e 	bl	8006b48 <HAL_ADCEx_MultiModeConfigChannel>

	  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800e0cc:	4621      	mov	r1, r4
 800e0ce:	4628      	mov	r0, r5
 800e0d0:	f7f8 f972 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
	  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800e0d4:	4621      	mov	r1, r4
 800e0d6:	4630      	mov	r0, r6
 800e0d8:	f7f8 f96e 	bl	80063b8 <HAL_ADCEx_Calibration_Start>

}
 800e0dc:	b00b      	add	sp, #44	; 0x2c
 800e0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0e2:	bf00      	nop
 800e0e4:	2000e788 	.word	0x2000e788
 800e0e8:	50000100 	.word	0x50000100
 800e0ec:	20004c90 	.word	0x20004c90
 800e0f0:	08015354 	.word	0x08015354
 800e0f4:	2000e820 	.word	0x2000e820
 800e0f8:	20004c98 	.word	0x20004c98

0800e0fc <MX_ADC34_Interleaved_Init>:
void MX_ADC34_Interleaved_Init(){
 800e0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	  ADC_ChannelConfTypeDef sConfig;
	  ADC_MultiModeTypeDef   mode;

	  hadc4.Instance = ADC4;
 800e100:	4e37      	ldr	r6, [pc, #220]	; (800e1e0 <MX_ADC34_Interleaved_Init+0xe4>)
	  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc4.Init.Resolution = ADCResolution;
 800e102:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 800e1f8 <MX_ADC34_Interleaved_Init+0xfc>
	  hadc4.Instance = ADC4;
 800e106:	4b37      	ldr	r3, [pc, #220]	; (800e1e4 <MX_ADC34_Interleaved_Init+0xe8>)
	  hadc4.Init.Resolution = ADCResolution;
 800e108:	f8d8 2000 	ldr.w	r2, [r8]
 800e10c:	60b2      	str	r2, [r6, #8]
void MX_ADC34_Interleaved_Init(){
 800e10e:	b08b      	sub	sp, #44	; 0x2c
	  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
	  hadc4.Init.ContinuousConvMode = DISABLE;
 800e110:	2400      	movs	r4, #0
	  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800e112:	2701      	movs	r7, #1
	  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
	  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc4.Init.NbrOfConversion =1;
	  hadc4.Init.DMAContinuousRequests = ENABLE;
	  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e114:	f04f 0904 	mov.w	r9, #4
	  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e118:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
	  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e11c:	f44f 7a60 	mov.w	sl, #896	; 0x380
	  hadc4.Init.LowPowerAutoWait = DISABLE;
	  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc4);
 800e120:	4630      	mov	r0, r6
	  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800e122:	6137      	str	r7, [r6, #16]
	  hadc4.Init.NbrOfConversion =1;
 800e124:	6237      	str	r7, [r6, #32]
	  hadc4.Init.DMAContinuousRequests = ENABLE;
 800e126:	6377      	str	r7, [r6, #52]	; 0x34
	  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e128:	e9c6 3b00 	strd	r3, fp, [r6]
	  hadc4.Init.ContinuousConvMode = DISABLE;
 800e12c:	61f4      	str	r4, [r6, #28]
	  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800e12e:	6274      	str	r4, [r6, #36]	; 0x24
	  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e130:	6334      	str	r4, [r6, #48]	; 0x30
	  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e132:	60f4      	str	r4, [r6, #12]
	  hadc4.Init.LowPowerAutoWait = DISABLE;
 800e134:	61b4      	str	r4, [r6, #24]
	  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e136:	63b4      	str	r4, [r6, #56]	; 0x38
	  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e138:	f8c6 a02c 	str.w	sl, [r6, #44]	; 0x2c
	  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e13c:	f8c6 9014 	str.w	r9, [r6, #20]
	  HAL_ADC_Init(&hadc4);
 800e140:	f7f7 fa7a 	bl	8005638 <HAL_ADC_Init>

	    /**Configure Regular Channel
	    */
	  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e144:	4a28      	ldr	r2, [pc, #160]	; (800e1e8 <MX_ADC34_Interleaved_Init+0xec>)
 800e146:	4b29      	ldr	r3, [pc, #164]	; (800e1ec <MX_ADC34_Interleaved_Init+0xf0>)
 800e148:	7892      	ldrb	r2, [r2, #2]
	  sConfig.Offset = 0;
	  HAL_ADC_ConfigChannel(&hadc4, &sConfig);

	    /**Common config
	    */
	  hadc3.Instance = ADC3;
 800e14a:	4d29      	ldr	r5, [pc, #164]	; (800e1f0 <MX_ADC34_Interleaved_Init+0xf4>)
	  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e14c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
	  sConfig.Rank = 1;
 800e150:	9705      	str	r7, [sp, #20]
	  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800e152:	a904      	add	r1, sp, #16
 800e154:	4630      	mov	r0, r6
	  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e156:	9304      	str	r3, [sp, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800e158:	e9cd 4406 	strd	r4, r4, [sp, #24]
	  sConfig.Offset = 0;
 800e15c:	e9cd 4408 	strd	r4, r4, [sp, #32]
	  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800e160:	f7f8 fabc 	bl	80066dc <HAL_ADC_ConfigChannel>
	  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc3.Init.Resolution = ADCResolution;
	  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
	  hadc3.Init.ContinuousConvMode = DISABLE;
	  hadc3.Init.DiscontinuousConvMode = DISABLE;
	  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e164:	f44f 6280 	mov.w	r2, #1024	; 0x400
	  hadc3.Init.Resolution = ADCResolution;
 800e168:	f8d8 3000 	ldr.w	r3, [r8]
	  hadc3.Instance = ADC3;
 800e16c:	4921      	ldr	r1, [pc, #132]	; (800e1f4 <MX_ADC34_Interleaved_Init+0xf8>)
	  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e16e:	632a      	str	r2, [r5, #48]	; 0x30
	  hadc3.Init.NbrOfConversion = 1;
	  hadc3.Init.DMAContinuousRequests = ENABLE;
	  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
	  hadc3.Init.LowPowerAutoWait = DISABLE;
	  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc3);
 800e170:	4628      	mov	r0, r5
	  hadc3.Init.NbrOfConversion = 1;
 800e172:	622f      	str	r7, [r5, #32]
	  hadc3.Init.DMAContinuousRequests = ENABLE;
 800e174:	636f      	str	r7, [r5, #52]	; 0x34
	  hadc3.Init.Resolution = ADCResolution;
 800e176:	60ab      	str	r3, [r5, #8]
	  hadc3.Instance = ADC3;
 800e178:	6029      	str	r1, [r5, #0]
	  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e17a:	f8c5 b004 	str.w	fp, [r5, #4]
	  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e17e:	612c      	str	r4, [r5, #16]
	  hadc3.Init.ContinuousConvMode = DISABLE;
 800e180:	61ec      	str	r4, [r5, #28]
	  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800e182:	626c      	str	r4, [r5, #36]	; 0x24
	  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e184:	f8c5 a02c 	str.w	sl, [r5, #44]	; 0x2c
	  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e188:	60ec      	str	r4, [r5, #12]
	  hadc3.Init.LowPowerAutoWait = DISABLE;
 800e18a:	e9c5 9405 	strd	r9, r4, [r5, #20]
	  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e18e:	63ac      	str	r4, [r5, #56]	; 0x38
	  HAL_ADC_Init(&hadc3);
 800e190:	f7f7 fa52 	bl	8005638 <HAL_ADC_Init>

	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800e194:	a904      	add	r1, sp, #16
 800e196:	4628      	mov	r0, r5
 800e198:	f7f8 faa0 	bl	80066dc <HAL_ADC_ConfigChannel>

	  mode.Mode = ADC_DUALMODE_INTERL;
	  if(ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e19c:	f8d8 3000 	ldr.w	r3, [r8]
 800e1a0:	f023 0308 	bic.w	r3, r3, #8
 800e1a4:	2b10      	cmp	r3, #16
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_8_6_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_4CYCLES;
	  }else{
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_6CYCLES;
 800e1a6:	bf0b      	itete	eq
 800e1a8:	f44f 7740 	moveq.w	r7, #768	; 0x300
 800e1ac:	f44f 67a0 	movne.w	r7, #1280	; 0x500
 800e1b0:	f44f 4240 	moveq.w	r2, #49152	; 0xc000
 800e1b4:	f44f 4200 	movne.w	r2, #32768	; 0x8000
	  mode.Mode = ADC_DUALMODE_INTERL;
 800e1b8:	2307      	movs	r3, #7
	  }
	  HAL_ADCEx_MultiModeConfigChannel(&hadc3, &mode);
 800e1ba:	eb0d 0109 	add.w	r1, sp, r9
 800e1be:	4628      	mov	r0, r5
 800e1c0:	e9cd 2702 	strd	r2, r7, [sp, #8]
	  mode.Mode = ADC_DUALMODE_INTERL;
 800e1c4:	9301      	str	r3, [sp, #4]
	  HAL_ADCEx_MultiModeConfigChannel(&hadc3, &mode);
 800e1c6:	f7f8 fcbf 	bl	8006b48 <HAL_ADCEx_MultiModeConfigChannel>

	  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800e1ca:	4621      	mov	r1, r4
 800e1cc:	4628      	mov	r0, r5
 800e1ce:	f7f8 f8f3 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
	  HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800e1d2:	4621      	mov	r1, r4
 800e1d4:	4630      	mov	r0, r6
 800e1d6:	f7f8 f8ef 	bl	80063b8 <HAL_ADCEx_Calibration_Start>

}
 800e1da:	b00b      	add	sp, #44	; 0x2c
 800e1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1e0:	2000e90c 	.word	0x2000e90c
 800e1e4:	50000500 	.word	0x50000500
 800e1e8:	20004c90 	.word	0x20004c90
 800e1ec:	080153a0 	.word	0x080153a0
 800e1f0:	2000e874 	.word	0x2000e874
 800e1f4:	50000400 	.word	0x50000400
 800e1f8:	20004c98 	.word	0x20004c98

0800e1fc <HAL_ADC_MspInit>:



void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e1fc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800e1fe:	6803      	ldr	r3, [r0, #0]
 800e200:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800e204:	b08a      	sub	sp, #40	; 0x28
 800e206:	4604      	mov	r4, r0
  if(hadc->Instance==ADC1)
 800e208:	d03b      	beq.n	800e282 <HAL_ADC_MspInit+0x86>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800e20a:	4aa4      	ldr	r2, [pc, #656]	; (800e49c <HAL_ADC_MspInit+0x2a0>)
 800e20c:	4293      	cmp	r3, r2
 800e20e:	d009      	beq.n	800e224 <HAL_ADC_MspInit+0x28>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 800e210:	4aa3      	ldr	r2, [pc, #652]	; (800e4a0 <HAL_ADC_MspInit+0x2a4>)
 800e212:	4293      	cmp	r3, r2
 800e214:	f000 809d 	beq.w	800e352 <HAL_ADC_MspInit+0x156>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(hadc->Instance==ADC4)
 800e218:	4aa2      	ldr	r2, [pc, #648]	; (800e4a4 <HAL_ADC_MspInit+0x2a8>)
 800e21a:	4293      	cmp	r3, r2
 800e21c:	f000 80db 	beq.w	800e3d6 <HAL_ADC_MspInit+0x1da>
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800e220:	b00a      	add	sp, #40	; 0x28
 800e222:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800e224:	4aa0      	ldr	r2, [pc, #640]	; (800e4a8 <HAL_ADC_MspInit+0x2ac>)
 800e226:	6813      	ldr	r3, [r2, #0]
 800e228:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800e22a:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800e22c:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800e22e:	d073      	beq.n	800e318 <HAL_ADC_MspInit+0x11c>
    if(ANALOG_PIN_ADC2[ADCChannel[1]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e230:	4b9e      	ldr	r3, [pc, #632]	; (800e4ac <HAL_ADC_MspInit+0x2b0>)
 800e232:	4a9f      	ldr	r2, [pc, #636]	; (800e4b0 <HAL_ADC_MspInit+0x2b4>)
 800e234:	785b      	ldrb	r3, [r3, #1]
 800e236:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e23a:	2a00      	cmp	r2, #0
 800e23c:	d17d      	bne.n	800e33a <HAL_ADC_MspInit+0x13e>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e23e:	4b9d      	ldr	r3, [pc, #628]	; (800e4b4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc2.Instance = DMA2_Channel1;
 800e240:	4d9d      	ldr	r5, [pc, #628]	; (800e4b8 <HAL_ADC_MspInit+0x2bc>)
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e242:	681a      	ldr	r2, [r3, #0]
    hdma_adc2.Instance = DMA2_Channel1;
 800e244:	4b9d      	ldr	r3, [pc, #628]	; (800e4bc <HAL_ADC_MspInit+0x2c0>)
 800e246:	602b      	str	r3, [r5, #0]
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e248:	f022 0208 	bic.w	r2, r2, #8
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e24c:	2300      	movs	r3, #0
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e24e:	2a10      	cmp	r2, #16
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e250:	f04f 0180 	mov.w	r1, #128	; 0x80
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e254:	e9c5 3301 	strd	r3, r3, [r5, #4]
    HAL_DMA_Init(&hdma_adc2);
 800e258:	4897      	ldr	r0, [pc, #604]	; (800e4b8 <HAL_ADC_MspInit+0x2bc>)
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e25a:	60e9      	str	r1, [r5, #12]
			hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e25c:	bf16      	itet	ne
 800e25e:	f44f 7380 	movne.w	r3, #256	; 0x100
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800e262:	461e      	moveq	r6, r3
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e264:	f44f 6680 	movne.w	r6, #1024	; 0x400
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e268:	2120      	movs	r1, #32
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800e26a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e26e:	612b      	str	r3, [r5, #16]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800e270:	e9c5 6105 	strd	r6, r1, [r5, #20]
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800e274:	61ea      	str	r2, [r5, #28]
    HAL_DMA_Init(&hdma_adc4);
 800e276:	f7f8 ffc9 	bl	800720c <HAL_DMA_Init>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 800e27a:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e27c:	626c      	str	r4, [r5, #36]	; 0x24
}
 800e27e:	b00a      	add	sp, #40	; 0x28
 800e280:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800e282:	4a89      	ldr	r2, [pc, #548]	; (800e4a8 <HAL_ADC_MspInit+0x2ac>)
 800e284:	6813      	ldr	r3, [r2, #0]
 800e286:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800e288:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800e28a:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800e28c:	d033      	beq.n	800e2f6 <HAL_ADC_MspInit+0xfa>
    if(ANALOG_PIN_ADC1[ADCChannel[0]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e28e:	4b87      	ldr	r3, [pc, #540]	; (800e4ac <HAL_ADC_MspInit+0x2b0>)
 800e290:	4a8b      	ldr	r2, [pc, #556]	; (800e4c0 <HAL_ADC_MspInit+0x2c4>)
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e298:	2a00      	cmp	r2, #0
 800e29a:	f040 80d4 	bne.w	800e446 <HAL_ADC_MspInit+0x24a>
	if(ADCInterleaved){
 800e29e:	4a89      	ldr	r2, [pc, #548]	; (800e4c4 <HAL_ADC_MspInit+0x2c8>)
 800e2a0:	4b84      	ldr	r3, [pc, #528]	; (800e4b4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc1.Instance = DMA1_Channel1;
 800e2a2:	4d89      	ldr	r5, [pc, #548]	; (800e4c8 <HAL_ADC_MspInit+0x2cc>)
 800e2a4:	681b      	ldr	r3, [r3, #0]
	if(ADCInterleaved){
 800e2a6:	7811      	ldrb	r1, [r2, #0]
    hdma_adc1.Instance = DMA1_Channel1;
 800e2a8:	4a88      	ldr	r2, [pc, #544]	; (800e4cc <HAL_ADC_MspInit+0x2d0>)
 800e2aa:	602a      	str	r2, [r5, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e2ac:	2080      	movs	r0, #128	; 0x80
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	f023 0308 	bic.w	r3, r3, #8
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e2b4:	60e8      	str	r0, [r5, #12]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e2b6:	e9c5 2201 	strd	r2, r2, [r5, #4]
	if(ADCInterleaved){
 800e2ba:	b999      	cbnz	r1, 800e2e4 <HAL_ADC_MspInit+0xe8>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e2bc:	2b10      	cmp	r3, #16
 800e2be:	f000 80ce 	beq.w	800e45e <HAL_ADC_MspInit+0x262>
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e2c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e2c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e2ca:	e9c5 3204 	strd	r3, r2, [r5, #16]
    HAL_DMA_Init(&hdma_adc1);
 800e2ce:	487e      	ldr	r0, [pc, #504]	; (800e4c8 <HAL_ADC_MspInit+0x2cc>)
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e2d0:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e2d2:	2300      	movs	r3, #0
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800e2d4:	e9c5 2306 	strd	r2, r3, [r5, #24]
    HAL_DMA_Init(&hdma_adc3);
 800e2d8:	f7f8 ff98 	bl	800720c <HAL_DMA_Init>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800e2dc:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e2de:	626c      	str	r4, [r5, #36]	; 0x24
}
 800e2e0:	b00a      	add	sp, #40	; 0x28
 800e2e2:	bd70      	pop	{r4, r5, r6, pc}
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e2e4:	2b10      	cmp	r3, #16
 800e2e6:	d0ec      	beq.n	800e2c2 <HAL_ADC_MspInit+0xc6>
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e2e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e2ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e2f0:	e9c5 3204 	strd	r3, r2, [r5, #16]
 800e2f4:	e7eb      	b.n	800e2ce <HAL_ADC_MspInit+0xd2>
    	__HAL_RCC_ADC12_CLK_ENABLE();
 800e2f6:	4b76      	ldr	r3, [pc, #472]	; (800e4d0 <HAL_ADC_MspInit+0x2d4>)
 800e2f8:	695a      	ldr	r2, [r3, #20]
 800e2fa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e2fe:	615a      	str	r2, [r3, #20]
 800e300:	695a      	ldr	r2, [r3, #20]
 800e302:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800e306:	9201      	str	r2, [sp, #4]
 800e308:	9a01      	ldr	r2, [sp, #4]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800e30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e30c:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800e310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e314:	62da      	str	r2, [r3, #44]	; 0x2c
 800e316:	e7ba      	b.n	800e28e <HAL_ADC_MspInit+0x92>
    	__HAL_RCC_ADC12_CLK_ENABLE();
 800e318:	4b6d      	ldr	r3, [pc, #436]	; (800e4d0 <HAL_ADC_MspInit+0x2d4>)
 800e31a:	695a      	ldr	r2, [r3, #20]
 800e31c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e320:	615a      	str	r2, [r3, #20]
 800e322:	695a      	ldr	r2, [r3, #20]
 800e324:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800e328:	9202      	str	r2, [sp, #8]
 800e32a:	9a02      	ldr	r2, [sp, #8]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800e32c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e32e:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800e332:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e336:	62da      	str	r2, [r3, #44]	; 0x2c
 800e338:	e77a      	b.n	800e230 <HAL_ADC_MspInit+0x34>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e33a:	4966      	ldr	r1, [pc, #408]	; (800e4d4 <HAL_ADC_MspInit+0x2d8>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800e33c:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e33e:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e342:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e344:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e346:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e348:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e34c:	f7f9 fa3a 	bl	80077c4 <HAL_GPIO_Init>
 800e350:	e775      	b.n	800e23e <HAL_ADC_MspInit+0x42>
    ADC34_CLK_ENABLED++;
 800e352:	4a61      	ldr	r2, [pc, #388]	; (800e4d8 <HAL_ADC_MspInit+0x2dc>)
 800e354:	6813      	ldr	r3, [r2, #0]
 800e356:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800e358:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800e35a:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800e35c:	d10f      	bne.n	800e37e <HAL_ADC_MspInit+0x182>
    	__HAL_RCC_ADC34_CLK_ENABLE();
 800e35e:	4b5c      	ldr	r3, [pc, #368]	; (800e4d0 <HAL_ADC_MspInit+0x2d4>)
 800e360:	695a      	ldr	r2, [r3, #20]
 800e362:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800e366:	615a      	str	r2, [r3, #20]
 800e368:	695a      	ldr	r2, [r3, #20]
 800e36a:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800e36e:	9203      	str	r2, [sp, #12]
 800e370:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800e372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e374:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800e378:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e37c:	62da      	str	r2, [r3, #44]	; 0x2c
    if(ANALOG_PIN_ADC3[ADCChannel[2]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e37e:	4b4b      	ldr	r3, [pc, #300]	; (800e4ac <HAL_ADC_MspInit+0x2b0>)
 800e380:	4a56      	ldr	r2, [pc, #344]	; (800e4dc <HAL_ADC_MspInit+0x2e0>)
 800e382:	789b      	ldrb	r3, [r3, #2]
 800e384:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e388:	2a00      	cmp	r2, #0
 800e38a:	d16e      	bne.n	800e46a <HAL_ADC_MspInit+0x26e>
	if(ADCInterleaved){
 800e38c:	4a4d      	ldr	r2, [pc, #308]	; (800e4c4 <HAL_ADC_MspInit+0x2c8>)
 800e38e:	4b49      	ldr	r3, [pc, #292]	; (800e4b4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc3.Instance = DMA2_Channel5;
 800e390:	4d53      	ldr	r5, [pc, #332]	; (800e4e0 <HAL_ADC_MspInit+0x2e4>)
 800e392:	681b      	ldr	r3, [r3, #0]
	if(ADCInterleaved){
 800e394:	7811      	ldrb	r1, [r2, #0]
    hdma_adc3.Instance = DMA2_Channel5;
 800e396:	4a53      	ldr	r2, [pc, #332]	; (800e4e4 <HAL_ADC_MspInit+0x2e8>)
 800e398:	602a      	str	r2, [r5, #0]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800e39a:	2080      	movs	r0, #128	; 0x80
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e39c:	2200      	movs	r2, #0
 800e39e:	f023 0308 	bic.w	r3, r3, #8
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800e3a2:	60e8      	str	r0, [r5, #12]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800e3a4:	e9c5 2201 	strd	r2, r2, [r5, #4]
	if(ADCInterleaved){
 800e3a8:	b141      	cbz	r1, 800e3bc <HAL_ADC_MspInit+0x1c0>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e3aa:	2b10      	cmp	r3, #16
 800e3ac:	d008      	beq.n	800e3c0 <HAL_ADC_MspInit+0x1c4>
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e3ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e3b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e3b6:	e9c5 3204 	strd	r3, r2, [r5, #16]
 800e3ba:	e007      	b.n	800e3cc <HAL_ADC_MspInit+0x1d0>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e3bc:	2b10      	cmp	r3, #16
 800e3be:	d051      	beq.n	800e464 <HAL_ADC_MspInit+0x268>
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e3c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e3c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e3c8:	e9c5 3204 	strd	r3, r2, [r5, #16]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800e3cc:	2220      	movs	r2, #32
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800e3ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_DMA_Init(&hdma_adc3);
 800e3d2:	4843      	ldr	r0, [pc, #268]	; (800e4e0 <HAL_ADC_MspInit+0x2e4>)
 800e3d4:	e77e      	b.n	800e2d4 <HAL_ADC_MspInit+0xd8>
    ADC34_CLK_ENABLED++;
 800e3d6:	4a40      	ldr	r2, [pc, #256]	; (800e4d8 <HAL_ADC_MspInit+0x2dc>)
 800e3d8:	6813      	ldr	r3, [r2, #0]
 800e3da:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800e3dc:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800e3de:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800e3e0:	d10f      	bne.n	800e402 <HAL_ADC_MspInit+0x206>
    	__HAL_RCC_ADC34_CLK_ENABLE();
 800e3e2:	4b3b      	ldr	r3, [pc, #236]	; (800e4d0 <HAL_ADC_MspInit+0x2d4>)
 800e3e4:	695a      	ldr	r2, [r3, #20]
 800e3e6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800e3ea:	615a      	str	r2, [r3, #20]
 800e3ec:	695a      	ldr	r2, [r3, #20]
 800e3ee:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800e3f2:	9204      	str	r2, [sp, #16]
 800e3f4:	9a04      	ldr	r2, [sp, #16]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800e3f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3f8:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800e3fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e400:	62da      	str	r2, [r3, #44]	; 0x2c
    if(ANALOG_PIN_ADC4[ADCChannel[3]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e402:	4b2a      	ldr	r3, [pc, #168]	; (800e4ac <HAL_ADC_MspInit+0x2b0>)
 800e404:	4a38      	ldr	r2, [pc, #224]	; (800e4e8 <HAL_ADC_MspInit+0x2ec>)
 800e406:	78db      	ldrb	r3, [r3, #3]
 800e408:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e40c:	2a00      	cmp	r2, #0
 800e40e:	d138      	bne.n	800e482 <HAL_ADC_MspInit+0x286>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e410:	4b28      	ldr	r3, [pc, #160]	; (800e4b4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc4.Instance = DMA2_Channel2;
 800e412:	4d36      	ldr	r5, [pc, #216]	; (800e4ec <HAL_ADC_MspInit+0x2f0>)
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e414:	681a      	ldr	r2, [r3, #0]
    hdma_adc4.Instance = DMA2_Channel2;
 800e416:	4b36      	ldr	r3, [pc, #216]	; (800e4f0 <HAL_ADC_MspInit+0x2f4>)
 800e418:	602b      	str	r3, [r5, #0]
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e41a:	f022 0208 	bic.w	r2, r2, #8
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e41e:	2300      	movs	r3, #0
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e420:	2a10      	cmp	r2, #16
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800e422:	f04f 0180 	mov.w	r1, #128	; 0x80
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800e426:	e9c5 3301 	strd	r3, r3, [r5, #4]
			hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e42a:	bf18      	it	ne
 800e42c:	f44f 7380 	movne.w	r3, #256	; 0x100
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800e430:	60e9      	str	r1, [r5, #12]
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800e432:	bf0c      	ite	eq
 800e434:	461e      	moveq	r6, r3
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e436:	f44f 6680 	movne.w	r6, #1024	; 0x400
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800e43a:	2120      	movs	r1, #32
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800e43c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e440:	612b      	str	r3, [r5, #16]
    HAL_DMA_Init(&hdma_adc4);
 800e442:	482a      	ldr	r0, [pc, #168]	; (800e4ec <HAL_ADC_MspInit+0x2f0>)
 800e444:	e714      	b.n	800e270 <HAL_ADC_MspInit+0x74>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e446:	492b      	ldr	r1, [pc, #172]	; (800e4f4 <HAL_ADC_MspInit+0x2f8>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800e448:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e44a:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e44e:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e450:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e452:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e454:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e458:	f7f9 f9b4 	bl	80077c4 <HAL_GPIO_Init>
 800e45c:	e71f      	b.n	800e29e <HAL_ADC_MspInit+0xa2>
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e45e:	e9c5 1104 	strd	r1, r1, [r5, #16]
 800e462:	e734      	b.n	800e2ce <HAL_ADC_MspInit+0xd2>
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e464:	e9c5 1104 	strd	r1, r1, [r5, #16]
 800e468:	e7b0      	b.n	800e3cc <HAL_ADC_MspInit+0x1d0>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e46a:	4923      	ldr	r1, [pc, #140]	; (800e4f8 <HAL_ADC_MspInit+0x2fc>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800e46c:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e46e:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e472:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e474:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e476:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e478:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e47c:	f7f9 f9a2 	bl	80077c4 <HAL_GPIO_Init>
 800e480:	e784      	b.n	800e38c <HAL_ADC_MspInit+0x190>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e482:	491e      	ldr	r1, [pc, #120]	; (800e4fc <HAL_ADC_MspInit+0x300>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800e484:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e486:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e48a:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e48c:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e48e:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e490:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e494:	f7f9 f996 	bl	80077c4 <HAL_GPIO_Init>
 800e498:	e7ba      	b.n	800e410 <HAL_ADC_MspInit+0x214>
 800e49a:	bf00      	nop
 800e49c:	50000100 	.word	0x50000100
 800e4a0:	50000400 	.word	0x50000400
 800e4a4:	50000500 	.word	0x50000500
 800e4a8:	20004c88 	.word	0x20004c88
 800e4ac:	20004c90 	.word	0x20004c90
 800e4b0:	08015430 	.word	0x08015430
 800e4b4:	20004c98 	.word	0x20004c98
 800e4b8:	2000e960 	.word	0x2000e960
 800e4bc:	40020408 	.word	0x40020408
 800e4c0:	0801541c 	.word	0x0801541c
 800e4c4:	20004c94 	.word	0x20004c94
 800e4c8:	2000e8c8 	.word	0x2000e8c8
 800e4cc:	40020008 	.word	0x40020008
 800e4d0:	40021000 	.word	0x40021000
 800e4d4:	080153e4 	.word	0x080153e4
 800e4d8:	20004c8c 	.word	0x20004c8c
 800e4dc:	08015444 	.word	0x08015444
 800e4e0:	2000e7dc 	.word	0x2000e7dc
 800e4e4:	40020458 	.word	0x40020458
 800e4e8:	0801544c 	.word	0x0801544c
 800e4ec:	2000e744 	.word	0x2000e744
 800e4f0:	4002041c 	.word	0x4002041c
 800e4f4:	080153c0 	.word	0x080153c0
 800e4f8:	0801540c 	.word	0x0801540c
 800e4fc:	0801540c 	.word	0x0801540c

0800e500 <ADC_DMA_Reconfig>:
//  }

//} 

/* USER CODE BEGIN 1 */
void ADC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800e500:	b530      	push	{r4, r5, lr}
 800e502:	460c      	mov	r4, r1
 800e504:	b097      	sub	sp, #92	; 0x5c
 800e506:	4615      	mov	r5, r2
	ADC_HandleTypeDef adcHandler;
	switch(chan){
 800e508:	2803      	cmp	r0, #3
 800e50a:	d808      	bhi.n	800e51e <ADC_DMA_Reconfig+0x1e>
 800e50c:	e8df f000 	tbb	[pc, r0]
 800e510:	0212181e 	.word	0x0212181e
		break;
		case 2:
			adcHandler=hadc3;
		break;
		case 3:
			adcHandler=hadc4;
 800e514:	2254      	movs	r2, #84	; 0x54
 800e516:	4910      	ldr	r1, [pc, #64]	; (800e558 <ADC_DMA_Reconfig+0x58>)
 800e518:	a801      	add	r0, sp, #4
 800e51a:	f003 fceb 	bl	8011ef4 <memcpy>
		break;
	}
	
	if(buff!=NULL && len!=0){
 800e51e:	b104      	cbz	r4, 800e522 <ADC_DMA_Reconfig+0x22>
 800e520:	b90d      	cbnz	r5, 800e526 <ADC_DMA_Reconfig+0x26>
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
	}
}
 800e522:	b017      	add	sp, #92	; 0x5c
 800e524:	bd30      	pop	{r4, r5, pc}
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
 800e526:	462a      	mov	r2, r5
 800e528:	4621      	mov	r1, r4
 800e52a:	a801      	add	r0, sp, #4
 800e52c:	f7f7 fd5e 	bl	8005fec <HAL_ADC_Start_DMA>
}
 800e530:	b017      	add	sp, #92	; 0x5c
 800e532:	bd30      	pop	{r4, r5, pc}
			adcHandler=hadc3;
 800e534:	2254      	movs	r2, #84	; 0x54
 800e536:	4909      	ldr	r1, [pc, #36]	; (800e55c <ADC_DMA_Reconfig+0x5c>)
 800e538:	a801      	add	r0, sp, #4
 800e53a:	f003 fcdb 	bl	8011ef4 <memcpy>
		break;
 800e53e:	e7ee      	b.n	800e51e <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc2;
 800e540:	2254      	movs	r2, #84	; 0x54
 800e542:	4907      	ldr	r1, [pc, #28]	; (800e560 <ADC_DMA_Reconfig+0x60>)
 800e544:	a801      	add	r0, sp, #4
 800e546:	f003 fcd5 	bl	8011ef4 <memcpy>
		break;
 800e54a:	e7e8      	b.n	800e51e <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc1;
 800e54c:	2254      	movs	r2, #84	; 0x54
 800e54e:	4905      	ldr	r1, [pc, #20]	; (800e564 <ADC_DMA_Reconfig+0x64>)
 800e550:	a801      	add	r0, sp, #4
 800e552:	f003 fccf 	bl	8011ef4 <memcpy>
		break;
 800e556:	e7e2      	b.n	800e51e <ADC_DMA_Reconfig+0x1e>
 800e558:	2000e90c 	.word	0x2000e90c
 800e55c:	2000e874 	.word	0x2000e874
 800e560:	2000e788 	.word	0x2000e788
 800e564:	2000e820 	.word	0x2000e820

0800e568 <ADC_DMA_Reconfig_Interleave>:

void ADC_DMA_Reconfig_Interleave(uint8_t chan, uint32_t *buff, uint32_t len){
 800e568:	b530      	push	{r4, r5, lr}
 800e56a:	460c      	mov	r4, r1
 800e56c:	b0ab      	sub	sp, #172	; 0xac
 800e56e:	4615      	mov	r5, r2
	ADC_HandleTypeDef adcHandlerMaster;
	ADC_HandleTypeDef adcHandlerSlave;
	switch(chan){
 800e570:	b1d8      	cbz	r0, 800e5aa <ADC_DMA_Reconfig_Interleave+0x42>
 800e572:	2801      	cmp	r0, #1
 800e574:	d003      	beq.n	800e57e <ADC_DMA_Reconfig_Interleave+0x16>
			adcHandlerMaster=hadc3;
			adcHandlerSlave=hadc4;
		break;
	}

	if(buff!=NULL && len!=0){
 800e576:	b104      	cbz	r4, 800e57a <ADC_DMA_Reconfig_Interleave+0x12>
 800e578:	b96d      	cbnz	r5, 800e596 <ADC_DMA_Reconfig_Interleave+0x2e>
		HAL_ADC_Start(&adcHandlerSlave);
		HAL_ADCEx_MultiModeStart_DMA(&adcHandlerMaster, buff,len);
	}

}
 800e57a:	b02b      	add	sp, #172	; 0xac
 800e57c:	bd30      	pop	{r4, r5, pc}
			adcHandlerMaster=hadc3;
 800e57e:	2254      	movs	r2, #84	; 0x54
 800e580:	4910      	ldr	r1, [pc, #64]	; (800e5c4 <ADC_DMA_Reconfig_Interleave+0x5c>)
 800e582:	4668      	mov	r0, sp
 800e584:	f003 fcb6 	bl	8011ef4 <memcpy>
			adcHandlerSlave=hadc4;
 800e588:	2254      	movs	r2, #84	; 0x54
 800e58a:	490f      	ldr	r1, [pc, #60]	; (800e5c8 <ADC_DMA_Reconfig_Interleave+0x60>)
 800e58c:	eb0d 0002 	add.w	r0, sp, r2
 800e590:	f003 fcb0 	bl	8011ef4 <memcpy>
		break;
 800e594:	e7ef      	b.n	800e576 <ADC_DMA_Reconfig_Interleave+0xe>
		HAL_ADC_Start(&adcHandlerSlave);
 800e596:	a815      	add	r0, sp, #84	; 0x54
 800e598:	f7f7 fc4a 	bl	8005e30 <HAL_ADC_Start>
		HAL_ADCEx_MultiModeStart_DMA(&adcHandlerMaster, buff,len);
 800e59c:	462a      	mov	r2, r5
 800e59e:	4621      	mov	r1, r4
 800e5a0:	4668      	mov	r0, sp
 800e5a2:	f7f7 ff9d 	bl	80064e0 <HAL_ADCEx_MultiModeStart_DMA>
}
 800e5a6:	b02b      	add	sp, #172	; 0xac
 800e5a8:	bd30      	pop	{r4, r5, pc}
			adcHandlerMaster=hadc1;
 800e5aa:	2254      	movs	r2, #84	; 0x54
 800e5ac:	4907      	ldr	r1, [pc, #28]	; (800e5cc <ADC_DMA_Reconfig_Interleave+0x64>)
 800e5ae:	4668      	mov	r0, sp
 800e5b0:	f003 fca0 	bl	8011ef4 <memcpy>
			adcHandlerSlave=hadc2;
 800e5b4:	2254      	movs	r2, #84	; 0x54
 800e5b6:	4906      	ldr	r1, [pc, #24]	; (800e5d0 <ADC_DMA_Reconfig_Interleave+0x68>)
 800e5b8:	eb0d 0002 	add.w	r0, sp, r2
 800e5bc:	f003 fc9a 	bl	8011ef4 <memcpy>
		break;
 800e5c0:	e7d9      	b.n	800e576 <ADC_DMA_Reconfig_Interleave+0xe>
 800e5c2:	bf00      	nop
 800e5c4:	2000e874 	.word	0x2000e874
 800e5c8:	2000e90c 	.word	0x2000e90c
 800e5cc:	2000e820 	.word	0x2000e820
 800e5d0:	2000e788 	.word	0x2000e788

0800e5d4 <ADC_DMA_Stop>:

void ADC_DMA_Stop(void){
 800e5d4:	b508      	push	{r3, lr}
	HAL_ADC_Stop_DMA(&hadc1);
 800e5d6:	4807      	ldr	r0, [pc, #28]	; (800e5f4 <ADC_DMA_Stop+0x20>)
 800e5d8:	f7f7 fde8 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800e5dc:	4806      	ldr	r0, [pc, #24]	; (800e5f8 <ADC_DMA_Stop+0x24>)
 800e5de:	f7f7 fde5 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800e5e2:	4806      	ldr	r0, [pc, #24]	; (800e5fc <ADC_DMA_Stop+0x28>)
 800e5e4:	f7f7 fde2 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800e5e8:	4805      	ldr	r0, [pc, #20]	; (800e600 <ADC_DMA_Stop+0x2c>)
	
	//CalibrateADC();
}
 800e5ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADC_Stop_DMA(&hadc4);
 800e5ee:	f7f7 bddd 	b.w	80061ac <HAL_ADC_Stop_DMA>
 800e5f2:	bf00      	nop
 800e5f4:	2000e820 	.word	0x2000e820
 800e5f8:	2000e788 	.word	0x2000e788
 800e5fc:	2000e874 	.word	0x2000e874
 800e600:	2000e90c 	.word	0x2000e90c

0800e604 <DMA_GetCurrDataCounter>:
  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *          to 7 to select the DMA Stream.
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800e604:	b500      	push	{lr}
  /* Return the number of remaining data units for DMAy Streamx */
		ADC_HandleTypeDef adcHandler;
	switch(channel){
 800e606:	3801      	subs	r0, #1
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800e608:	b097      	sub	sp, #92	; 0x5c
	switch(channel){
 800e60a:	2803      	cmp	r0, #3
 800e60c:	d808      	bhi.n	800e620 <DMA_GetCurrDataCounter+0x1c>
 800e60e:	e8df f000 	tbb	[pc, r0]
 800e612:	191f      	.short	0x191f
 800e614:	0213      	.short	0x0213
		break;
		case 3:
			adcHandler=hadc3;
		break;
		case 4:
			adcHandler=hadc4;
 800e616:	2254      	movs	r2, #84	; 0x54
 800e618:	4910      	ldr	r1, [pc, #64]	; (800e65c <DMA_GetCurrDataCounter+0x58>)
 800e61a:	a801      	add	r0, sp, #4
 800e61c:	f003 fc6a 	bl	8011ef4 <memcpy>
 800e620:	9b10      	ldr	r3, [sp, #64]	; 0x40
		break;
	}

	if(ADCInterleaved==1){
 800e622:	4a0f      	ldr	r2, [pc, #60]	; (800e660 <DMA_GetCurrDataCounter+0x5c>)
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	7812      	ldrb	r2, [r2, #0]
		return (adcHandler.DMA_Handle->Instance->CNDTR)*2;
 800e628:	6858      	ldr	r0, [r3, #4]
	if(ADCInterleaved==1){
 800e62a:	2a01      	cmp	r2, #1
		return (adcHandler.DMA_Handle->Instance->CNDTR)*2;
 800e62c:	bf08      	it	eq
 800e62e:	0040      	lsleq	r0, r0, #1
	}else{
		return adcHandler.DMA_Handle->Instance->CNDTR;
 800e630:	b280      	uxth	r0, r0
	}


}
 800e632:	b017      	add	sp, #92	; 0x5c
 800e634:	f85d fb04 	ldr.w	pc, [sp], #4
			adcHandler=hadc3;
 800e638:	2254      	movs	r2, #84	; 0x54
 800e63a:	490a      	ldr	r1, [pc, #40]	; (800e664 <DMA_GetCurrDataCounter+0x60>)
 800e63c:	a801      	add	r0, sp, #4
 800e63e:	f003 fc59 	bl	8011ef4 <memcpy>
		break;
 800e642:	e7ed      	b.n	800e620 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc2;
 800e644:	2254      	movs	r2, #84	; 0x54
 800e646:	4908      	ldr	r1, [pc, #32]	; (800e668 <DMA_GetCurrDataCounter+0x64>)
 800e648:	a801      	add	r0, sp, #4
 800e64a:	f003 fc53 	bl	8011ef4 <memcpy>
		break;
 800e64e:	e7e7      	b.n	800e620 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc1;
 800e650:	2254      	movs	r2, #84	; 0x54
 800e652:	4906      	ldr	r1, [pc, #24]	; (800e66c <DMA_GetCurrDataCounter+0x68>)
 800e654:	a801      	add	r0, sp, #4
 800e656:	f003 fc4d 	bl	8011ef4 <memcpy>
		break;
 800e65a:	e7e1      	b.n	800e620 <DMA_GetCurrDataCounter+0x1c>
 800e65c:	2000e90c 	.word	0x2000e90c
 800e660:	20004c94 	.word	0x20004c94
 800e664:	2000e874 	.word	0x2000e874
 800e668:	2000e788 	.word	0x2000e788
 800e66c:	2000e820 	.word	0x2000e820

0800e670 <ADC_set_sampling_time>:
/**
  * @brief  This function will estimate maximum time to connect sampling capacitor to reduce equivalen current
  * @param  None
  * @retval None
  */
void ADC_set_sampling_time(uint32_t realfreq){
 800e670:	b538      	push	{r3, r4, r5, lr}
	uint8_t ADCRes;
	uint32_t cyclesForConversion;
	switch(ADCResolution){
 800e672:	4b24      	ldr	r3, [pc, #144]	; (800e704 <ADC_set_sampling_time+0x94>)
 800e674:	681b      	ldr	r3, [r3, #0]
void ADC_set_sampling_time(uint32_t realfreq){
 800e676:	4604      	mov	r4, r0
	switch(ADCResolution){
 800e678:	2b18      	cmp	r3, #24
 800e67a:	d82f      	bhi.n	800e6dc <ADC_set_sampling_time+0x6c>
 800e67c:	e8df f003 	tbb	[pc, r3]
 800e680:	2e2e2e0d 	.word	0x2e2e2e0d
 800e684:	2e2e2e2e 	.word	0x2e2e2e2e
 800e688:	2e2e2e2c 	.word	0x2e2e2e2c
 800e68c:	2e2e2e2e 	.word	0x2e2e2e2e
 800e690:	2e2e2e2a 	.word	0x2e2e2e2a
 800e694:	2e2e2e2e 	.word	0x2e2e2e2e
 800e698:	28          	.byte	0x28
 800e699:	00          	.byte	0x00
 800e69a:	250c      	movs	r5, #12
		case ADC_RESOLUTION_6B:
			ADCRes=6;
			break;
	}
	
	cyclesForConversion=HAL_RCC_GetPCLK2Freq()/realfreq-ADCRes-1;
 800e69c:	f7f9 fffa 	bl	8008694 <HAL_RCC_GetPCLK2Freq>
 800e6a0:	fbb0 f0f4 	udiv	r0, r0, r4
 800e6a4:	1b40      	subs	r0, r0, r5
 800e6a6:	3801      	subs	r0, #1
	if(cyclesForConversion>=601){
 800e6a8:	f5b0 7f16 	cmp.w	r0, #600	; 0x258
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800e6ac:	4b16      	ldr	r3, [pc, #88]	; (800e708 <ADC_set_sampling_time+0x98>)
	if(cyclesForConversion>=601){
 800e6ae:	d817      	bhi.n	800e6e0 <ADC_set_sampling_time+0x70>
	}else if(cyclesForConversion>=181){
 800e6b0:	28b4      	cmp	r0, #180	; 0xb4
 800e6b2:	d818      	bhi.n	800e6e6 <ADC_set_sampling_time+0x76>
		ADCSamplingTime=ADC_SAMPLETIME_181CYCLES_5;
	}else if(cyclesForConversion>=61){
 800e6b4:	283c      	cmp	r0, #60	; 0x3c
 800e6b6:	d819      	bhi.n	800e6ec <ADC_set_sampling_time+0x7c>
		ADCSamplingTime=ADC_SAMPLETIME_61CYCLES_5;
	}else if(cyclesForConversion>=19){
 800e6b8:	2812      	cmp	r0, #18
 800e6ba:	d81a      	bhi.n	800e6f2 <ADC_set_sampling_time+0x82>
		ADCSamplingTime=ADC_SAMPLETIME_19CYCLES_5;
	}else if(cyclesForConversion>=7){
 800e6bc:	2806      	cmp	r0, #6
 800e6be:	d81b      	bhi.n	800e6f8 <ADC_set_sampling_time+0x88>
		ADCSamplingTime=ADC_SAMPLETIME_7CYCLES_5;
	}else if(cyclesForConversion>=4){
 800e6c0:	2803      	cmp	r0, #3
 800e6c2:	d81c      	bhi.n	800e6fe <ADC_set_sampling_time+0x8e>
		ADCSamplingTime=ADC_SAMPLETIME_4CYCLES_5;
	}else if(cyclesForConversion>=2){
 800e6c4:	2801      	cmp	r0, #1
		ADCSamplingTime=ADC_SAMPLETIME_2CYCLES_5;
 800e6c6:	bf8c      	ite	hi
 800e6c8:	2201      	movhi	r2, #1
	}else {
		ADCSamplingTime=ADC_SAMPLETIME_1CYCLE_5;
 800e6ca:	2200      	movls	r2, #0
 800e6cc:	601a      	str	r2, [r3, #0]
	}	
}
 800e6ce:	bd38      	pop	{r3, r4, r5, pc}
			break;
 800e6d0:	2506      	movs	r5, #6
 800e6d2:	e7e3      	b.n	800e69c <ADC_set_sampling_time+0x2c>
			break;
 800e6d4:	2508      	movs	r5, #8
 800e6d6:	e7e1      	b.n	800e69c <ADC_set_sampling_time+0x2c>
	switch(ADCResolution){
 800e6d8:	250a      	movs	r5, #10
 800e6da:	e7df      	b.n	800e69c <ADC_set_sampling_time+0x2c>
 800e6dc:	2500      	movs	r5, #0
 800e6de:	e7dd      	b.n	800e69c <ADC_set_sampling_time+0x2c>
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800e6e0:	2207      	movs	r2, #7
 800e6e2:	601a      	str	r2, [r3, #0]
}
 800e6e4:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_181CYCLES_5;
 800e6e6:	2206      	movs	r2, #6
 800e6e8:	601a      	str	r2, [r3, #0]
}
 800e6ea:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_61CYCLES_5;
 800e6ec:	2205      	movs	r2, #5
 800e6ee:	601a      	str	r2, [r3, #0]
}
 800e6f0:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_19CYCLES_5;
 800e6f2:	2204      	movs	r2, #4
 800e6f4:	601a      	str	r2, [r3, #0]
}
 800e6f6:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_7CYCLES_5;
 800e6f8:	2203      	movs	r2, #3
 800e6fa:	601a      	str	r2, [r3, #0]
}
 800e6fc:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_4CYCLES_5;
 800e6fe:	2202      	movs	r2, #2
 800e700:	601a      	str	r2, [r3, #0]
}
 800e702:	bd38      	pop	{r3, r4, r5, pc}
 800e704:	20004c98 	.word	0x20004c98
 800e708:	20004c9c 	.word	0x20004c9c

0800e70c <samplingEnable>:
  * @brief  Enable sampling
  * @param  None
  * @retval None
  */
void samplingEnable (void){
	TIMScopeEnable();
 800e70c:	f003 b810 	b.w	8011730 <TIMScopeEnable>

0800e710 <samplingDisable>:
  * @brief  Disable sampling
  * @param  None
  * @retval None
  */
void samplingDisable (void){
	TIMScopeDisable();
 800e710:	f003 b814 	b.w	801173c <TIMScopeDisable>

0800e714 <adcSetInputChannel>:
}

void adcSetInputChannel(uint8_t adc, uint8_t chann){
 800e714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ADCChannel[adc]=chann;
 800e716:	4b17      	ldr	r3, [pc, #92]	; (800e774 <adcSetInputChannel+0x60>)
	samplingDisable();
	HAL_ADC_Stop_DMA(&hadc1);
 800e718:	4f17      	ldr	r7, [pc, #92]	; (800e778 <adcSetInputChannel+0x64>)
	HAL_ADC_Stop_DMA(&hadc2);
 800e71a:	4e18      	ldr	r6, [pc, #96]	; (800e77c <adcSetInputChannel+0x68>)
	ADCChannel[adc]=chann;
 800e71c:	5419      	strb	r1, [r3, r0]
	HAL_ADC_Stop_DMA(&hadc3);
 800e71e:	4d18      	ldr	r5, [pc, #96]	; (800e780 <adcSetInputChannel+0x6c>)
	HAL_ADC_Stop_DMA(&hadc4);
 800e720:	4c18      	ldr	r4, [pc, #96]	; (800e784 <adcSetInputChannel+0x70>)
	TIMScopeDisable();
 800e722:	f003 f80b 	bl	801173c <TIMScopeDisable>
	HAL_ADC_Stop_DMA(&hadc1);
 800e726:	4638      	mov	r0, r7
 800e728:	f7f7 fd40 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800e72c:	4630      	mov	r0, r6
 800e72e:	f7f7 fd3d 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800e732:	4628      	mov	r0, r5
 800e734:	f7f7 fd3a 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800e738:	4620      	mov	r0, r4
 800e73a:	f7f7 fd37 	bl	80061ac <HAL_ADC_Stop_DMA>
	
	HAL_ADC_DeInit(&hadc1);
 800e73e:	4638      	mov	r0, r7
 800e740:	f7f7 f9ee 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800e744:	4630      	mov	r0, r6
 800e746:	f7f7 f9eb 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800e74a:	4628      	mov	r0, r5
 800e74c:	f7f7 f9e8 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800e750:	4620      	mov	r0, r4
 800e752:	f7f7 f9e5 	bl	8005b20 <HAL_ADC_DeInit>
	
	HAL_DMA_DeInit(&hdma_adc1);
 800e756:	480c      	ldr	r0, [pc, #48]	; (800e788 <adcSetInputChannel+0x74>)
 800e758:	f7f8 fe26 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800e75c:	480b      	ldr	r0, [pc, #44]	; (800e78c <adcSetInputChannel+0x78>)
 800e75e:	f7f8 fe23 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800e762:	480b      	ldr	r0, [pc, #44]	; (800e790 <adcSetInputChannel+0x7c>)
 800e764:	f7f8 fe20 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800e768:	480a      	ldr	r0, [pc, #40]	; (800e794 <adcSetInputChannel+0x80>)
}
 800e76a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_DMA_DeInit(&hdma_adc4);
 800e76e:	f7f8 be1b 	b.w	80073a8 <HAL_DMA_DeInit>
 800e772:	bf00      	nop
 800e774:	20004c90 	.word	0x20004c90
 800e778:	2000e820 	.word	0x2000e820
 800e77c:	2000e788 	.word	0x2000e788
 800e780:	2000e874 	.word	0x2000e874
 800e784:	2000e90c 	.word	0x2000e90c
 800e788:	2000e8c8 	.word	0x2000e8c8
 800e78c:	2000e960 	.word	0x2000e960
 800e790:	2000e7dc 	.word	0x2000e7dc
 800e794:	2000e744 	.word	0x2000e744

0800e798 <adcSetDefaultInputs>:

void adcSetDefaultInputs(void){
	uint8_t i;
	for(i=0;i<MAX_ADC_CHANNELS;i++){
		ADCChannel[i]=ANALOG_DEFAULT_INPUTS[i];
 800e798:	4b01      	ldr	r3, [pc, #4]	; (800e7a0 <adcSetDefaultInputs+0x8>)
 800e79a:	4a02      	ldr	r2, [pc, #8]	; (800e7a4 <adcSetDefaultInputs+0xc>)
 800e79c:	601a      	str	r2, [r3, #0]
	}
}
 800e79e:	4770      	bx	lr
 800e7a0:	20004c90 	.word	0x20004c90
 800e7a4:	01020402 	.word	0x01020402

0800e7a8 <adcSetResolution>:


void adcSetResolution (uint8_t res){
 800e7a8:	b510      	push	{r4, lr}
 800e7aa:	4604      	mov	r4, r0
	TIMScopeDisable();
 800e7ac:	f002 ffc6 	bl	801173c <TIMScopeDisable>
	samplingDisable();
	HAL_ADC_Stop_DMA(&hadc1);
 800e7b0:	481f      	ldr	r0, [pc, #124]	; (800e830 <adcSetResolution+0x88>)
 800e7b2:	f7f7 fcfb 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800e7b6:	481f      	ldr	r0, [pc, #124]	; (800e834 <adcSetResolution+0x8c>)
 800e7b8:	f7f7 fcf8 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800e7bc:	481e      	ldr	r0, [pc, #120]	; (800e838 <adcSetResolution+0x90>)
 800e7be:	f7f7 fcf5 	bl	80061ac <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800e7c2:	481e      	ldr	r0, [pc, #120]	; (800e83c <adcSetResolution+0x94>)
 800e7c4:	f7f7 fcf2 	bl	80061ac <HAL_ADC_Stop_DMA>

	switch(res){
 800e7c8:	1fa0      	subs	r0, r4, #6
 800e7ca:	2806      	cmp	r0, #6
 800e7cc:	d82e      	bhi.n	800e82c <adcSetResolution+0x84>
 800e7ce:	e8df f000 	tbb	[pc, r0]
 800e7d2:	2d29      	.short	0x2d29
 800e7d4:	2d212d25 	.word	0x2d212d25
 800e7d8:	04          	.byte	0x04
 800e7d9:	00          	.byte	0x00
		break;
	case 10:
		ADCResolution = ADC_RESOLUTION_10B;
		break;
	case 12:
		ADCResolution = ADC_RESOLUTION_12B;
 800e7da:	4b19      	ldr	r3, [pc, #100]	; (800e840 <adcSetResolution+0x98>)
 800e7dc:	2200      	movs	r2, #0
 800e7de:	601a      	str	r2, [r3, #0]
		break;
	default:
		return;
	}

	HAL_ADC_DeInit(&hadc1);
 800e7e0:	4813      	ldr	r0, [pc, #76]	; (800e830 <adcSetResolution+0x88>)
 800e7e2:	f7f7 f99d 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800e7e6:	4813      	ldr	r0, [pc, #76]	; (800e834 <adcSetResolution+0x8c>)
 800e7e8:	f7f7 f99a 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800e7ec:	4812      	ldr	r0, [pc, #72]	; (800e838 <adcSetResolution+0x90>)
 800e7ee:	f7f7 f997 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800e7f2:	4812      	ldr	r0, [pc, #72]	; (800e83c <adcSetResolution+0x94>)
 800e7f4:	f7f7 f994 	bl	8005b20 <HAL_ADC_DeInit>
	
	HAL_DMA_DeInit(&hdma_adc1);
 800e7f8:	4812      	ldr	r0, [pc, #72]	; (800e844 <adcSetResolution+0x9c>)
 800e7fa:	f7f8 fdd5 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800e7fe:	4812      	ldr	r0, [pc, #72]	; (800e848 <adcSetResolution+0xa0>)
 800e800:	f7f8 fdd2 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800e804:	4811      	ldr	r0, [pc, #68]	; (800e84c <adcSetResolution+0xa4>)
 800e806:	f7f8 fdcf 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800e80a:	4811      	ldr	r0, [pc, #68]	; (800e850 <adcSetResolution+0xa8>)
	

}
 800e80c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_DMA_DeInit(&hdma_adc4);
 800e810:	f7f8 bdca 	b.w	80073a8 <HAL_DMA_DeInit>
		ADCResolution = ADC_RESOLUTION_10B;
 800e814:	4b0a      	ldr	r3, [pc, #40]	; (800e840 <adcSetResolution+0x98>)
 800e816:	2208      	movs	r2, #8
 800e818:	601a      	str	r2, [r3, #0]
		break;
 800e81a:	e7e1      	b.n	800e7e0 <adcSetResolution+0x38>
		ADCResolution = ADC_RESOLUTION_8B;
 800e81c:	4b08      	ldr	r3, [pc, #32]	; (800e840 <adcSetResolution+0x98>)
 800e81e:	2210      	movs	r2, #16
 800e820:	601a      	str	r2, [r3, #0]
		break;
 800e822:	e7dd      	b.n	800e7e0 <adcSetResolution+0x38>
		ADCResolution = ADC_RESOLUTION_6B;
 800e824:	4b06      	ldr	r3, [pc, #24]	; (800e840 <adcSetResolution+0x98>)
 800e826:	2218      	movs	r2, #24
 800e828:	601a      	str	r2, [r3, #0]
		break;
 800e82a:	e7d9      	b.n	800e7e0 <adcSetResolution+0x38>
}
 800e82c:	bd10      	pop	{r4, pc}
 800e82e:	bf00      	nop
 800e830:	2000e820 	.word	0x2000e820
 800e834:	2000e788 	.word	0x2000e788
 800e838:	2000e874 	.word	0x2000e874
 800e83c:	2000e90c 	.word	0x2000e90c
 800e840:	20004c98 	.word	0x20004c98
 800e844:	2000e8c8 	.word	0x2000e8c8
 800e848:	2000e960 	.word	0x2000e960
 800e84c:	2000e7dc 	.word	0x2000e7dc
 800e850:	2000e744 	.word	0x2000e744

0800e854 <CalibrateADC>:


void CalibrateADC (void){
 800e854:	b508      	push	{r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800e856:	2100      	movs	r1, #0
 800e858:	4808      	ldr	r0, [pc, #32]	; (800e87c <CalibrateADC+0x28>)
 800e85a:	f7f7 fdad 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800e85e:	2100      	movs	r1, #0
 800e860:	4807      	ldr	r0, [pc, #28]	; (800e880 <CalibrateADC+0x2c>)
 800e862:	f7f7 fda9 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800e866:	2100      	movs	r1, #0
 800e868:	4806      	ldr	r0, [pc, #24]	; (800e884 <CalibrateADC+0x30>)
 800e86a:	f7f7 fda5 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800e86e:	2100      	movs	r1, #0
 800e870:	4805      	ldr	r0, [pc, #20]	; (800e888 <CalibrateADC+0x34>)
}
 800e872:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800e876:	f7f7 bd9f 	b.w	80063b8 <HAL_ADCEx_Calibration_Start>
 800e87a:	bf00      	nop
 800e87c:	2000e820 	.word	0x2000e820
 800e880:	2000e788 	.word	0x2000e788
 800e884:	2000e874 	.word	0x2000e874
 800e888:	2000e90c 	.word	0x2000e90c

0800e88c <ADCInitNormalMode>:

void ADCInitNormalMode(void){
 800e88c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_ADC_DeInit(&hadc1);
 800e890:	f8df 8214 	ldr.w	r8, [pc, #532]	; 800eaa8 <ADCInitNormalMode+0x21c>
	HAL_ADC_DeInit(&hadc2);
 800e894:	4f78      	ldr	r7, [pc, #480]	; (800ea78 <ADCInitNormalMode+0x1ec>)
	HAL_ADC_DeInit(&hadc3);
 800e896:	4e79      	ldr	r6, [pc, #484]	; (800ea7c <ADCInitNormalMode+0x1f0>)
	HAL_ADC_DeInit(&hadc4);
 800e898:	4d79      	ldr	r5, [pc, #484]	; (800ea80 <ADCInitNormalMode+0x1f4>)
  hadc1.Init.Resolution = ADCResolution;
 800e89a:	f8df b210 	ldr.w	fp, [pc, #528]	; 800eaac <ADCInitNormalMode+0x220>
  sConfig.SamplingTime = ADCSamplingTime;
 800e89e:	f8df a210 	ldr.w	sl, [pc, #528]	; 800eab0 <ADCInitNormalMode+0x224>
void ADCInitNormalMode(void){
 800e8a2:	b087      	sub	sp, #28
	HAL_ADC_DeInit(&hadc1);
 800e8a4:	4640      	mov	r0, r8
 800e8a6:	f7f7 f93b 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800e8aa:	4638      	mov	r0, r7
 800e8ac:	f7f7 f938 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800e8b0:	4630      	mov	r0, r6
 800e8b2:	f7f7 f935 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800e8b6:	4628      	mov	r0, r5
 800e8b8:	f7f7 f932 	bl	8005b20 <HAL_ADC_DeInit>
  hadc1.Instance = ADC1;
 800e8bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800e8c0:	f8c8 3000 	str.w	r3, [r8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e8c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc1.Init.Resolution = ADCResolution;
 800e8c8:	f8db 0000 	ldr.w	r0, [fp]

	ADCInterleaved=0;
 800e8cc:	496d      	ldr	r1, [pc, #436]	; (800ea84 <ADCInitNormalMode+0x1f8>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e8ce:	f8c8 3004 	str.w	r3, [r8, #4]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e8d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e8d6:	f44f 7360 	mov.w	r3, #896	; 0x380
	ADCInterleaved=0;
 800e8da:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800e8dc:	f04f 0901 	mov.w	r9, #1
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e8e0:	e9c8 320b 	strd	r3, r2, [r8, #44]	; 0x2c
  hadc1.Init.Resolution = ADCResolution;
 800e8e4:	f8c8 0008 	str.w	r0, [r8, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e8e8:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc1);
 800e8ea:	4640      	mov	r0, r8
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e8ec:	f8c8 4010 	str.w	r4, [r8, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800e8f0:	f8c8 401c 	str.w	r4, [r8, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800e8f4:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e8f8:	f8c8 400c 	str.w	r4, [r8, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800e8fc:	f8c8 4018 	str.w	r4, [r8, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e900:	f8c8 4038 	str.w	r4, [r8, #56]	; 0x38
	ADCInterleaved=0;
 800e904:	700c      	strb	r4, [r1, #0]
  hadc1.Init.NbrOfConversion = 1;
 800e906:	f8c8 9020 	str.w	r9, [r8, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800e90a:	f8c8 9034 	str.w	r9, [r8, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e90e:	f8c8 3014 	str.w	r3, [r8, #20]
  HAL_ADC_Init(&hadc1);
 800e912:	f7f6 fe91 	bl	8005638 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800e916:	4b5c      	ldr	r3, [pc, #368]	; (800ea88 <ADCInitNormalMode+0x1fc>)
 800e918:	495c      	ldr	r1, [pc, #368]	; (800ea8c <ADCInitNormalMode+0x200>)
 800e91a:	7818      	ldrb	r0, [r3, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800e91c:	f8da 2000 	ldr.w	r2, [sl]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800e920:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e924:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800e926:	4640      	mov	r0, r8
 800e928:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800e92a:	9202      	str	r2, [sp, #8]
  sConfig.Rank = 1;
 800e92c:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e930:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800e934:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800e936:	f7f7 fed1 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800e93a:	4621      	mov	r1, r4
 800e93c:	4640      	mov	r0, r8
 800e93e:	f7f7 fd3b 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e942:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e946:	f44f 6c80 	mov.w	ip, #1024	; 0x400
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e94a:	607a      	str	r2, [r7, #4]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e94c:	f44f 7260 	mov.w	r2, #896	; 0x380
 800e950:	e9c7 2c0b 	strd	r2, ip, [r7, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800e954:	f8db 1000 	ldr.w	r1, [fp]
  hadc2.Instance = ADC2;
 800e958:	4b4d      	ldr	r3, [pc, #308]	; (800ea90 <ADCInitNormalMode+0x204>)
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e95a:	613c      	str	r4, [r7, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e95c:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc2);
 800e95e:	4638      	mov	r0, r7
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800e960:	e9c7 2405 	strd	r2, r4, [r7, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800e964:	61fc      	str	r4, [r7, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800e966:	627c      	str	r4, [r7, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e968:	60fc      	str	r4, [r7, #12]
  hadc2.Init.NbrOfConversion = 1;
 800e96a:	f8c7 9020 	str.w	r9, [r7, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800e96e:	f8c7 9034 	str.w	r9, [r7, #52]	; 0x34
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e972:	63bc      	str	r4, [r7, #56]	; 0x38
  hadc2.Instance = ADC2;
 800e974:	603b      	str	r3, [r7, #0]
  hadc2.Init.Resolution = ADCResolution;
 800e976:	60b9      	str	r1, [r7, #8]
  HAL_ADC_Init(&hadc2);
 800e978:	f7f6 fe5e 	bl	8005638 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800e97c:	4b42      	ldr	r3, [pc, #264]	; (800ea88 <ADCInitNormalMode+0x1fc>)
 800e97e:	4945      	ldr	r1, [pc, #276]	; (800ea94 <ADCInitNormalMode+0x208>)
 800e980:	7858      	ldrb	r0, [r3, #1]
  sConfig.Offset = 0;
 800e982:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800e984:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e988:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 800e98a:	e9cd 2900 	strd	r2, r9, [sp]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e98e:	4638      	mov	r0, r7
  sConfig.SamplingTime = ADCSamplingTime;
 800e990:	f8da 2000 	ldr.w	r2, [sl]
 800e994:	9202      	str	r2, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e996:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e99a:	f7f7 fe9f 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800e99e:	4621      	mov	r1, r4
 800e9a0:	4638      	mov	r0, r7
 800e9a2:	f7f7 fd09 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e9a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e9aa:	f44f 6e80 	mov.w	lr, #1024	; 0x400
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e9ae:	6072      	str	r2, [r6, #4]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e9b0:	f44f 7260 	mov.w	r2, #896	; 0x380
 800e9b4:	e9c6 2e0b 	strd	r2, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800e9b8:	f8db 1000 	ldr.w	r1, [fp]
  hadc3.Instance = ADC3;
 800e9bc:	4f36      	ldr	r7, [pc, #216]	; (800ea98 <ADCInitNormalMode+0x20c>)
 800e9be:	6037      	str	r7, [r6, #0]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e9c0:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc3);
 800e9c2:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800e9c4:	e9c6 2405 	strd	r2, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800e9c8:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e9ca:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800e9cc:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800e9ce:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e9d0:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800e9d2:	f8c6 9020 	str.w	r9, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800e9d6:	f8c6 9034 	str.w	r9, [r6, #52]	; 0x34
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e9da:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800e9dc:	f7f6 fe2c 	bl	8005638 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e9e0:	4b29      	ldr	r3, [pc, #164]	; (800ea88 <ADCInitNormalMode+0x1fc>)
 800e9e2:	492e      	ldr	r1, [pc, #184]	; (800ea9c <ADCInitNormalMode+0x210>)
 800e9e4:	7898      	ldrb	r0, [r3, #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800e9e6:	f8da 2000 	ldr.w	r2, [sl]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e9ea:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800e9ee:	9202      	str	r2, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800e9f0:	4669      	mov	r1, sp
 800e9f2:	4630      	mov	r0, r6
  sConfig.Rank = 1;
 800e9f4:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e9f8:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800e9fc:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e9fe:	9700      	str	r7, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800ea00:	f7f7 fe6c 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800ea04:	4621      	mov	r1, r4
 800ea06:	4630      	mov	r0, r6
 800ea08:	f7f7 fcd6 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
  hadc4.Init.Resolution = ADCResolution;
 800ea0c:	f8db 1000 	ldr.w	r1, [fp]
 800ea10:	60a9      	str	r1, [r5, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800ea12:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800ea16:	6069      	str	r1, [r5, #4]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ea18:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800ea1c:	f44f 7160 	mov.w	r1, #896	; 0x380
  hadc4.Instance = ADC4;
 800ea20:	4a1f      	ldr	r2, [pc, #124]	; (800eaa0 <ADCInitNormalMode+0x214>)
 800ea22:	602a      	str	r2, [r5, #0]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ea24:	e9c5 180b 	strd	r1, r8, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800ea28:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ea2a:	2104      	movs	r1, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800ea2c:	e9c5 1405 	strd	r1, r4, [r5, #20]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ea30:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800ea32:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800ea34:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ea36:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800ea38:	f8c5 9020 	str.w	r9, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800ea3c:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800ea40:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800ea42:	f7f6 fdf9 	bl	8005638 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800ea46:	4b10      	ldr	r3, [pc, #64]	; (800ea88 <ADCInitNormalMode+0x1fc>)
 800ea48:	4916      	ldr	r1, [pc, #88]	; (800eaa4 <ADCInitNormalMode+0x218>)
 800ea4a:	78d8      	ldrb	r0, [r3, #3]
  sConfig.SamplingTime = ADCSamplingTime;
 800ea4c:	f8da 2000 	ldr.w	r2, [sl]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800ea50:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
 800ea54:	9300      	str	r3, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800ea56:	4669      	mov	r1, sp
 800ea58:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800ea5a:	e9cd 2402 	strd	r2, r4, [sp, #8]
  sConfig.Rank = 1;
 800ea5e:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.Offset = 0;
 800ea62:	e9cd 4404 	strd	r4, r4, [sp, #16]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800ea66:	f7f7 fe39 	bl	80066dc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800ea6a:	4621      	mov	r1, r4
 800ea6c:	4628      	mov	r0, r5
 800ea6e:	f7f7 fca3 	bl	80063b8 <HAL_ADCEx_Calibration_Start>
	MX_ADC1_Init();
	MX_ADC2_Init();
	MX_ADC3_Init();
	MX_ADC4_Init();
}
 800ea72:	b007      	add	sp, #28
 800ea74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea78:	2000e788 	.word	0x2000e788
 800ea7c:	2000e874 	.word	0x2000e874
 800ea80:	2000e90c 	.word	0x2000e90c
 800ea84:	20004c94 	.word	0x20004c94
 800ea88:	20004c90 	.word	0x20004c90
 800ea8c:	08015354 	.word	0x08015354
 800ea90:	50000100 	.word	0x50000100
 800ea94:	08015378 	.word	0x08015378
 800ea98:	50000400 	.word	0x50000400
 800ea9c:	080153a0 	.word	0x080153a0
 800eaa0:	50000500 	.word	0x50000500
 800eaa4:	080153b0 	.word	0x080153b0
 800eaa8:	2000e820 	.word	0x2000e820
 800eaac:	20004c98 	.word	0x20004c98
 800eab0:	20004c9c 	.word	0x20004c9c

0800eab4 <ADCInitInterleavedMode>:

void ADCInitInterleavedMode(void){
 800eab4:	b508      	push	{r3, lr}
	HAL_ADC_DeInit(&hadc1);
 800eab6:	480a      	ldr	r0, [pc, #40]	; (800eae0 <ADCInitInterleavedMode+0x2c>)
 800eab8:	f7f7 f832 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800eabc:	4809      	ldr	r0, [pc, #36]	; (800eae4 <ADCInitInterleavedMode+0x30>)
 800eabe:	f7f7 f82f 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800eac2:	4809      	ldr	r0, [pc, #36]	; (800eae8 <ADCInitInterleavedMode+0x34>)
 800eac4:	f7f7 f82c 	bl	8005b20 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800eac8:	4808      	ldr	r0, [pc, #32]	; (800eaec <ADCInitInterleavedMode+0x38>)
 800eaca:	f7f7 f829 	bl	8005b20 <HAL_ADC_DeInit>

	ADCInterleaved=1;
 800eace:	4b08      	ldr	r3, [pc, #32]	; (800eaf0 <ADCInitInterleavedMode+0x3c>)
 800ead0:	2201      	movs	r2, #1
 800ead2:	701a      	strb	r2, [r3, #0]
	MX_ADC12_Interleaved_Init();
 800ead4:	f7ff fa92 	bl	800dffc <MX_ADC12_Interleaved_Init>
	MX_ADC34_Interleaved_Init();

}
 800ead8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MX_ADC34_Interleaved_Init();
 800eadc:	f7ff bb0e 	b.w	800e0fc <MX_ADC34_Interleaved_Init>
 800eae0:	2000e820 	.word	0x2000e820
 800eae4:	2000e788 	.word	0x2000e788
 800eae8:	2000e874 	.word	0x2000e874
 800eaec:	2000e90c 	.word	0x2000e90c
 800eaf0:	20004c94 	.word	0x20004c94

0800eaf4 <ADCInitMultiMode>:

void ADCInitMultiMode(void){
//todo
}
 800eaf4:	4770      	bx	lr
 800eaf6:	bf00      	nop

0800eaf8 <SystemClock_Config>:
/* USER CODE END 1 */

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800eaf8:	b530      	push	{r4, r5, lr}
 800eafa:	b0a7      	sub	sp, #156	; 0x9c

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800eafc:	2001      	movs	r0, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800eafe:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800eb00:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800eb02:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800eb06:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800eb0a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800eb0e:	9006      	str	r0, [sp, #24]
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800eb10:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800eb12:	e9cd 520c 	strd	r5, r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800eb16:	9107      	str	r1, [sp, #28]
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800eb18:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800eb1c:	f7f9 f8da 	bl	8007cd4 <HAL_RCC_OscConfig>
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;		// RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1; (before PWM generator implementation)
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800eb20:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800eb22:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800eb24:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800eb28:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800eb2a:	e9cd 5402 	strd	r5, r4, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800eb2e:	9201      	str	r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800eb30:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800eb32:	9405      	str	r4, [sp, #20]

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800eb34:	4d13      	ldr	r5, [pc, #76]	; (800eb84 <SystemClock_Config+0x8c>)
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800eb36:	f7f9 fc23 	bl	8008380 <HAL_RCC_ClockConfig>
																			 RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34| \
																			 RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM15| \
																			 RCC_PERIPHCLK_TIM8; 
																			 // RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \ RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34; (before gen. implem.)
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800eb3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	#endif //USE_GEN_PWM || USE_LOG_ANLYS	
	#ifdef USE_SYNC_PWM		
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
	#endif //USE_SYNC_PWM	
	#ifdef USE_COUNTER	
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800eb3e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800eb42:	f44f 7380 	mov.w	r3, #256	; 0x100
		PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;		
	#endif //USE_COUNTER	
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800eb46:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800eb48:	911b      	str	r1, [sp, #108]	; 0x6c
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800eb4a:	921e      	str	r2, [sp, #120]	; 0x78
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800eb4c:	931a      	str	r3, [sp, #104]	; 0x68
		PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 800eb4e:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 800eb50:	9421      	str	r4, [sp, #132]	; 0x84
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 800eb52:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800eb56:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800eb58:	f7f9 fdb4 	bl	80086c4 <HAL_RCCEx_PeriphCLKConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800eb5c:	f7f9 fd7c 	bl	8008658 <HAL_RCC_GetHCLKFreq>
 800eb60:	4b09      	ldr	r3, [pc, #36]	; (800eb88 <SystemClock_Config+0x90>)
 800eb62:	fba3 3000 	umull	r3, r0, r3, r0
 800eb66:	0980      	lsrs	r0, r0, #6
 800eb68:	f7f8 f946 	bl	8006df8 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800eb6c:	2004      	movs	r0, #4
 800eb6e:	f7f8 f96d 	bl	8006e4c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800eb72:	4622      	mov	r2, r4
 800eb74:	4621      	mov	r1, r4
 800eb76:	f04f 30ff 	mov.w	r0, #4294967295
 800eb7a:	f7f8 f8c9 	bl	8006d10 <HAL_NVIC_SetPriority>
}
 800eb7e:	b027      	add	sp, #156	; 0x9c
 800eb80:	bd30      	pop	{r4, r5, pc}
 800eb82:	bf00      	nop
 800eb84:	00703180 	.word	0x00703180
 800eb88:	10624dd3 	.word	0x10624dd3

0800eb8c <resetDevice>:

void resetDevice(void){
	SCB->AIRCR = (0x5FA<<SCB_AIRCR_VECTKEY_Pos)|SCB_AIRCR_SYSRESETREQ_Msk;
 800eb8c:	4b01      	ldr	r3, [pc, #4]	; (800eb94 <resetDevice+0x8>)
 800eb8e:	4a02      	ldr	r2, [pc, #8]	; (800eb98 <resetDevice+0xc>)
 800eb90:	60da      	str	r2, [r3, #12]
 800eb92:	e7fe      	b.n	800eb92 <resetDevice+0x6>
 800eb94:	e000ed00 	.word	0xe000ed00
 800eb98:	05fa0004 	.word	0x05fa0004

0800eb9c <commsSend>:
		}
	}else{
		UARTsendChar(chr);
	}
	#else
	UARTsendChar(chr);
 800eb9c:	f003 b94c 	b.w	8011e38 <UARTsendChar>

0800eba0 <commsSendUint32>:

void commsSendInt32(int32_t num){
	commsSendUint32(num);
}

void commsSendUint32(uint32_t num){
 800eba0:	b530      	push	{r4, r5, lr}
 800eba2:	b083      	sub	sp, #12
	uint8_t buff[4];
	buff[3]=(uint8_t)(num);
	buff[2]=(uint8_t)(num>>8);
	buff[1]=(uint8_t)(num>>16);
	buff[0]=(uint8_t)(num>>24);
 800eba4:	a902      	add	r1, sp, #8
 800eba6:	0e03      	lsrs	r3, r0, #24
 800eba8:	f801 3d04 	strb.w	r3, [r1, #-4]!
	buff[2]=(uint8_t)(num>>8);
 800ebac:	0a05      	lsrs	r5, r0, #8
	buff[1]=(uint8_t)(num>>16);
 800ebae:	0c04      	lsrs	r4, r0, #16
	buff[3]=(uint8_t)(num);
 800ebb0:	f88d 0007 	strb.w	r0, [sp, #7]
	}else{
		UARTsendBuff((char *)buff,len);
	}
	#else
	//UARTsendBuff((char *)buff,len);
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ebb4:	f241 3388 	movw	r3, #5000	; 0x1388
 800ebb8:	2204      	movs	r2, #4
 800ebba:	4804      	ldr	r0, [pc, #16]	; (800ebcc <commsSendUint32+0x2c>)
	buff[2]=(uint8_t)(num>>8);
 800ebbc:	f88d 5006 	strb.w	r5, [sp, #6]
	buff[1]=(uint8_t)(num>>16);
 800ebc0:	f88d 4005 	strb.w	r4, [sp, #5]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ebc4:	f7fc ffca 	bl	800bb5c <HAL_UART_Transmit>
}
 800ebc8:	b003      	add	sp, #12
 800ebca:	bd30      	pop	{r4, r5, pc}
 800ebcc:	2000efb4 	.word	0x2000efb4

0800ebd0 <commsSendBuff>:
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ebd0:	460a      	mov	r2, r1
 800ebd2:	f241 3388 	movw	r3, #5000	; 0x1388
 800ebd6:	4601      	mov	r1, r0
 800ebd8:	4801      	ldr	r0, [pc, #4]	; (800ebe0 <commsSendBuff+0x10>)
 800ebda:	f7fc bfbf 	b.w	800bb5c <HAL_UART_Transmit>
 800ebde:	bf00      	nop
 800ebe0:	2000efb4 	.word	0x2000efb4

0800ebe4 <commsSendString>:
	#endif
}
void commsSendString(char *chr){
	uint32_t i = 0;
	char * tmp=chr;
	while(*(tmp++)){i++;}
 800ebe4:	7802      	ldrb	r2, [r0, #0]
void commsSendString(char *chr){
 800ebe6:	4601      	mov	r1, r0
	while(*(tmp++)){i++;}
 800ebe8:	b172      	cbz	r2, 800ec08 <commsSendString+0x24>
void commsSendString(char *chr){
 800ebea:	b410      	push	{r4}
 800ebec:	1c43      	adds	r3, r0, #1
 800ebee:	1a5a      	subs	r2, r3, r1
	while(*(tmp++)){i++;}
 800ebf0:	f813 4b01 	ldrb.w	r4, [r3], #1
 800ebf4:	2c00      	cmp	r4, #0
 800ebf6:	d1fa      	bne.n	800ebee <commsSendString+0xa>
 800ebf8:	b292      	uxth	r2, r2
	}else{
		UARTsendBuff(chr,i);
	}
	#else
//	UARTsendBuff(chr,i);
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800ebfa:	f241 3388 	movw	r3, #5000	; 0x1388
 800ebfe:	4805      	ldr	r0, [pc, #20]	; (800ec14 <commsSendString+0x30>)
	#endif

}
 800ec00:	f85d 4b04 	ldr.w	r4, [sp], #4
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800ec04:	f7fc bfaa 	b.w	800bb5c <HAL_UART_Transmit>
 800ec08:	f241 3388 	movw	r3, #5000	; 0x1388
 800ec0c:	4801      	ldr	r0, [pc, #4]	; (800ec14 <commsSendString+0x30>)
 800ec0e:	f7fc bfa5 	b.w	800bb5c <HAL_UART_Transmit>
 800ec12:	bf00      	nop
 800ec14:	2000efb4 	.word	0x2000efb4

0800ec18 <commsSendDouble>:

void commsSendDouble(double value){
 800ec18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec1a:	b085      	sub	sp, #20
 800ec1c:	ab04      	add	r3, sp, #16
 800ec1e:	ed03 0b04 	vstr	d0, [r3, #-16]
 800ec22:	466b      	mov	r3, sp
	memcpy(intAlias, &value, sizeof(value));
 800ec24:	e893 0003 	ldmia.w	r3, {r0, r1}
	buff[0]=(uint8_t)(num>>24);
 800ec28:	ad04      	add	r5, sp, #16
 800ec2a:	0e0a      	lsrs	r2, r1, #24
 800ec2c:	f805 2d04 	strb.w	r2, [r5, #-4]!
	memcpy(intAlias, &value, sizeof(value));
 800ec30:	4e15      	ldr	r6, [pc, #84]	; (800ec88 <commsSendDouble+0x70>)
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ec32:	4f16      	ldr	r7, [pc, #88]	; (800ec8c <commsSendDouble+0x74>)
	buff[3]=(uint8_t)(num);
 800ec34:	f88d 100f 	strb.w	r1, [sp, #15]
	buff[2]=(uint8_t)(num>>8);
 800ec38:	0a0a      	lsrs	r2, r1, #8
	commsSendUint32(intAlias[1]);
 800ec3a:	460c      	mov	r4, r1
	memcpy(intAlias, &value, sizeof(value));
 800ec3c:	e886 0003 	stmia.w	r6, {r0, r1}
	buff[2]=(uint8_t)(num>>8);
 800ec40:	f88d 200e 	strb.w	r2, [sp, #14]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ec44:	4629      	mov	r1, r5
	buff[1]=(uint8_t)(num>>16);
 800ec46:	0c24      	lsrs	r4, r4, #16
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ec48:	4638      	mov	r0, r7
 800ec4a:	f241 3388 	movw	r3, #5000	; 0x1388
 800ec4e:	2204      	movs	r2, #4
	buff[1]=(uint8_t)(num>>16);
 800ec50:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ec54:	f7fc ff82 	bl	800bb5c <HAL_UART_Transmit>
	commsSendUint32(intAlias[0]);
 800ec58:	6833      	ldr	r3, [r6, #0]
	buff[0]=(uint8_t)(num>>24);
 800ec5a:	2400      	movs	r4, #0
 800ec5c:	0e1a      	lsrs	r2, r3, #24
 800ec5e:	f362 0407 	bfi	r4, r2, #0, #8
	buff[1]=(uint8_t)(num>>16);
 800ec62:	0c1a      	lsrs	r2, r3, #16
	buff[0]=(uint8_t)(num>>24);
 800ec64:	f362 240f 	bfi	r4, r2, #8, #8
	buff[2]=(uint8_t)(num>>8);
 800ec68:	0a1a      	lsrs	r2, r3, #8
	buff[0]=(uint8_t)(num>>24);
 800ec6a:	f362 4417 	bfi	r4, r2, #16, #8
 800ec6e:	f363 641f 	bfi	r4, r3, #24, #8
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ec72:	4629      	mov	r1, r5
 800ec74:	4638      	mov	r0, r7
 800ec76:	f241 3388 	movw	r3, #5000	; 0x1388
 800ec7a:	2204      	movs	r2, #4
	buff[0]=(uint8_t)(num>>24);
 800ec7c:	9403      	str	r4, [sp, #12]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ec7e:	f7fc ff6d 	bl	800bb5c <HAL_UART_Transmit>
}
 800ec82:	b005      	add	sp, #20
 800ec84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec86:	bf00      	nop
 800ec88:	20004cb8 	.word	0x20004cb8
 800ec8c:	2000efb4 	.word	0x2000efb4

0800ec90 <commsRecieveUART>:
	#ifdef USE_USB
	if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED){	
		commInputByte(chr);
	}
	#else
	commInputByte(chr);
 800ec90:	f7f3 bc00 	b.w	8002494 <commInputByte>

0800ec94 <MX_DAC_Init>:

uint32_t outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;

/* DAC init function */
void MX_DAC_Init(void)
{
 800ec94:	b510      	push	{r4, lr}

  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac.Instance = DAC;
 800ec96:	4c0d      	ldr	r4, [pc, #52]	; (800eccc <MX_DAC_Init+0x38>)
 800ec98:	4b0d      	ldr	r3, [pc, #52]	; (800ecd0 <MX_DAC_Init+0x3c>)
 800ec9a:	6023      	str	r3, [r4, #0]
{
 800ec9c:	b084      	sub	sp, #16
  HAL_DAC_Init(&hdac);
 800ec9e:	4620      	mov	r0, r4
 800eca0:	f7f8 f8f4 	bl	8006e8c <HAL_DAC_Init>

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800eca4:	4b0b      	ldr	r3, [pc, #44]	; (800ecd4 <MX_DAC_Init+0x40>)
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ecaa:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ecac:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ecae:	4620      	mov	r0, r4
 800ecb0:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ecb2:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ecb4:	f7f8 fa3a 	bl	800712c <HAL_DAC_ConfigChannel>

    /**DAC channel OUT2 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ecb8:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ecba:	a901      	add	r1, sp, #4
 800ecbc:	4620      	mov	r0, r4
 800ecbe:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ecc0:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ecc2:	f7f8 fa33 	bl	800712c <HAL_DAC_ConfigChannel>

}
 800ecc6:	b004      	add	sp, #16
 800ecc8:	bd10      	pop	{r4, pc}
 800ecca:	bf00      	nop
 800eccc:	2000ea2c 	.word	0x2000ea2c
 800ecd0:	40007400 	.word	0x40007400
 800ecd4:	20004ca0 	.word	0x20004ca0

0800ecd8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC1)
 800ecd8:	4b30      	ldr	r3, [pc, #192]	; (800ed9c <HAL_DAC_MspInit+0xc4>)
 800ecda:	6802      	ldr	r2, [r0, #0]
 800ecdc:	429a      	cmp	r2, r3
 800ecde:	d000      	beq.n	800ece2 <HAL_DAC_MspInit+0xa>
 800ece0:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ece2:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
{
 800ece6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ecea:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800ecec:	4d2c      	ldr	r5, [pc, #176]	; (800eda0 <HAL_DAC_MspInit+0xc8>)
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch1);
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800ecee:	4f2d      	ldr	r7, [pc, #180]	; (800eda4 <HAL_DAC_MspInit+0xcc>)
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ecf0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800ecf4:	61da      	str	r2, [r3, #28]
 800ecf6:	69db      	ldr	r3, [r3, #28]
{
 800ecf8:	b08b      	sub	sp, #44	; 0x2c
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ecfa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ecfe:	4606      	mov	r6, r0
 800ed00:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed02:	f04f 0800 	mov.w	r8, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800ed06:	2230      	movs	r2, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ed08:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ed0a:	a905      	add	r1, sp, #20
 800ed0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ed10:	e9cd 2305 	strd	r2, r3, [sp, #20]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800ed14:	f44f 5900 	mov.w	r9, #8192	; 0x2000
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ed18:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed1a:	f8cd 801c 	str.w	r8, [sp, #28]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ed1e:	f04f 0b10 	mov.w	fp, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ed22:	f7f8 fd4f 	bl	80077c4 <HAL_GPIO_Init>
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800ed26:	f04f 0a20 	mov.w	sl, #32
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800ed2a:	2180      	movs	r1, #128	; 0x80
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ed2c:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ed30:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800ed34:	4c1c      	ldr	r4, [pc, #112]	; (800eda8 <HAL_DAC_MspInit+0xd0>)
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800ed36:	f8c5 8008 	str.w	r8, [r5, #8]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800ed3a:	4628      	mov	r0, r5
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800ed3c:	602c      	str	r4, [r5, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ed3e:	f8c5 b004 	str.w	fp, [r5, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800ed42:	60e9      	str	r1, [r5, #12]
 800ed44:	9103      	str	r1, [sp, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ed46:	612a      	str	r2, [r5, #16]
 800ed48:	9202      	str	r2, [sp, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ed4a:	616b      	str	r3, [r5, #20]
 800ed4c:	9301      	str	r3, [sp, #4]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800ed4e:	e9c5 a906 	strd	sl, r9, [r5, #24]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800ed52:	f7f8 fa5b 	bl	800720c <HAL_DMA_Init>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800ed56:	6838      	ldr	r0, [r7, #0]


		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800ed58:	4c14      	ldr	r4, [pc, #80]	; (800edac <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ed5a:	9b01      	ldr	r3, [sp, #4]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800ed5c:	60b5      	str	r5, [r6, #8]
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800ed5e:	ea40 0009 	orr.w	r0, r0, r9
 800ed62:	6038      	str	r0, [r7, #0]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800ed64:	9903      	ldr	r1, [sp, #12]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800ed66:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ed68:	9a02      	ldr	r2, [sp, #8]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800ed6a:	4d11      	ldr	r5, [pc, #68]	; (800edb0 <HAL_DAC_MspInit+0xd8>)
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ed6c:	f8c4 8008 	str.w	r8, [r4, #8]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch2);
 800ed70:	4620      	mov	r0, r4
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 800ed72:	e9c4 3a05 	strd	r3, sl, [r4, #20]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ed76:	f8c4 b004 	str.w	fp, [r4, #4]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800ed7a:	60e1      	str	r1, [r4, #12]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ed7c:	6122      	str	r2, [r4, #16]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800ed7e:	f8c4 901c 	str.w	r9, [r4, #28]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800ed82:	6025      	str	r5, [r4, #0]
		HAL_DMA_Init(&hdma_dac1_ch2);
 800ed84:	f7f8 fa42 	bl	800720c <HAL_DMA_Init>
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800ed88:	683b      	ldr	r3, [r7, #0]
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800ed8a:	60f4      	str	r4, [r6, #12]
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800ed8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800ed90:	6266      	str	r6, [r4, #36]	; 0x24
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800ed92:	603b      	str	r3, [r7, #0]
		
  /* USER CODE END DAC_MspInit 1 */
  }
}
 800ed94:	b00b      	add	sp, #44	; 0x2c
 800ed96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed9a:	bf00      	nop
 800ed9c:	40007400 	.word	0x40007400
 800eda0:	2000e9e8 	.word	0x2000e9e8
 800eda4:	40010000 	.word	0x40010000
 800eda8:	40020030 	.word	0x40020030
 800edac:	2000e9a4 	.word	0x2000e9a4
 800edb0:	40020044 	.word	0x40020044

0800edb4 <DAC_DMA_Reconfig>:
  /* USER CODE END DAC_MspDeInit 1 */

} 

/* USER CODE BEGIN 1 */
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800edb4:	b570      	push	{r4, r5, r6, lr}
	uint32_t dacChannel=0;
 800edb6:	2801      	cmp	r0, #1
 800edb8:	bf0c      	ite	eq
 800edba:	2410      	moveq	r4, #16
 800edbc:	2400      	movne	r4, #0
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800edbe:	b082      	sub	sp, #8
 800edc0:	460e      	mov	r6, r1
 800edc2:	4615      	mov	r5, r2
		break;
		case 1:
			dacChannel=DAC_CHANNEL_2;
		break;
	}
	HAL_DAC_Stop_DMA(&hdac,dacChannel);
 800edc4:	4621      	mov	r1, r4
 800edc6:	4807      	ldr	r0, [pc, #28]	; (800ede4 <DAC_DMA_Reconfig+0x30>)
 800edc8:	f7f8 f8a4 	bl	8006f14 <HAL_DAC_Stop_DMA>
	if(len>0){  //dont start DMA with length zero
 800edcc:	b13d      	cbz	r5, 800edde <DAC_DMA_Reconfig+0x2a>
		HAL_DAC_Start_DMA(&hdac, dacChannel, buff, len, DAC_ALIGN_12B_R);
 800edce:	2000      	movs	r0, #0
 800edd0:	9000      	str	r0, [sp, #0]
 800edd2:	462b      	mov	r3, r5
 800edd4:	4632      	mov	r2, r6
 800edd6:	4621      	mov	r1, r4
 800edd8:	4802      	ldr	r0, [pc, #8]	; (800ede4 <DAC_DMA_Reconfig+0x30>)
 800edda:	f7f8 f91b 	bl	8007014 <HAL_DAC_Start_DMA>
	}
}
 800edde:	b002      	add	sp, #8
 800ede0:	bd70      	pop	{r4, r5, r6, pc}
 800ede2:	bf00      	nop
 800ede4:	2000ea2c 	.word	0x2000ea2c

0800ede8 <DACSetOutputBuffer>:
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
}

void DACSetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;
 800ede8:	4b01      	ldr	r3, [pc, #4]	; (800edf0 <DACSetOutputBuffer+0x8>)
 800edea:	2200      	movs	r2, #0
 800edec:	601a      	str	r2, [r3, #0]
}
 800edee:	4770      	bx	lr
 800edf0:	20004ca0 	.word	0x20004ca0

0800edf4 <DACUnsetOutputBuffer>:

void DACUnsetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_DISABLE;
 800edf4:	4b01      	ldr	r3, [pc, #4]	; (800edfc <DACUnsetOutputBuffer+0x8>)
 800edf6:	2202      	movs	r2, #2
 800edf8:	601a      	str	r2, [r3, #0]
}
 800edfa:	4770      	bx	lr
 800edfc:	20004ca0 	.word	0x20004ca0

0800ee00 <GeneratingEnable>:
/**
  * @brief  Enable sampling
  * @param  None
  * @retval None
  */
void GeneratingEnable(void){
 800ee00:	b510      	push	{r4, lr}
  hdac.Instance = DAC;
 800ee02:	4c13      	ldr	r4, [pc, #76]	; (800ee50 <GeneratingEnable+0x50>)
 800ee04:	4b13      	ldr	r3, [pc, #76]	; (800ee54 <GeneratingEnable+0x54>)
 800ee06:	6023      	str	r3, [r4, #0]
void GeneratingEnable(void){
 800ee08:	b086      	sub	sp, #24
  HAL_DAC_Init(&hdac);
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	f7f8 f83e 	bl	8006e8c <HAL_DAC_Init>
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800ee10:	4b11      	ldr	r3, [pc, #68]	; (800ee58 <GeneratingEnable+0x58>)
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ee16:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ee18:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ee1a:	4620      	mov	r0, r4
 800ee1c:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ee1e:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ee20:	f7f8 f984 	bl	800712c <HAL_DAC_ConfigChannel>
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ee24:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ee26:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ee28:	4620      	mov	r0, r4
 800ee2a:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ee2c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800ee2e:	2430      	movs	r4, #48	; 0x30
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ee30:	f7f8 f97c 	bl	800712c <HAL_DAC_ConfigChannel>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ee34:	2203      	movs	r2, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee36:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee38:	a901      	add	r1, sp, #4
 800ee3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ee3e:	e9cd 4201 	strd	r4, r2, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee42:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee44:	f7f8 fcbe 	bl	80077c4 <HAL_GPIO_Init>
	MX_DAC_Init();
	DACEnableOutput();
	TIMGenEnable();
 800ee48:	f001 ffaa 	bl	8010da0 <TIMGenEnable>
}
 800ee4c:	b006      	add	sp, #24
 800ee4e:	bd10      	pop	{r4, pc}
 800ee50:	2000ea2c 	.word	0x2000ea2c
 800ee54:	40007400 	.word	0x40007400
 800ee58:	20004ca0 	.word	0x20004ca0

0800ee5c <GeneratingDisable>:
/**
  * @brief  Disable sampling
  * @param  None
  * @retval None
  */
void GeneratingDisable(void){
 800ee5c:	b510      	push	{r4, lr}
	TIMGenDisable();
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800ee5e:	4c0c      	ldr	r4, [pc, #48]	; (800ee90 <GeneratingDisable+0x34>)
void GeneratingDisable(void){
 800ee60:	b086      	sub	sp, #24
	TIMGenDisable();
 800ee62:	f001 ffab 	bl	8010dbc <TIMGenDisable>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800ee66:	4620      	mov	r0, r4
 800ee68:	2100      	movs	r1, #0
 800ee6a:	f7f8 f833 	bl	8006ed4 <HAL_DAC_Stop>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_2);
 800ee6e:	4620      	mov	r0, r4
 800ee70:	2110      	movs	r1, #16
 800ee72:	f7f8 f82f 	bl	8006ed4 <HAL_DAC_Stop>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ee76:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800ee78:	2230      	movs	r2, #48	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee7a:	a901      	add	r1, sp, #4
 800ee7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ee80:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee84:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee86:	f7f8 fc9d 	bl	80077c4 <HAL_GPIO_Init>
	DACDisableOutput();	
}
 800ee8a:	b006      	add	sp, #24
 800ee8c:	bd10      	pop	{r4, pc}
 800ee8e:	bf00      	nop
 800ee90:	2000ea2c 	.word	0x2000ea2c

0800ee94 <MX_DMA_Init>:
#include "dma.h"

void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800ee94:	4b0a      	ldr	r3, [pc, #40]	; (800eec0 <MX_DMA_Init+0x2c>)
 800ee96:	695a      	ldr	r2, [r3, #20]
 800ee98:	f042 0202 	orr.w	r2, r2, #2
 800ee9c:	615a      	str	r2, [r3, #20]
 800ee9e:	695a      	ldr	r2, [r3, #20]
{
 800eea0:	b082      	sub	sp, #8
	__HAL_RCC_DMA2_CLK_ENABLE();
 800eea2:	f002 0202 	and.w	r2, r2, #2
 800eea6:	9200      	str	r2, [sp, #0]
 800eea8:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800eeaa:	695a      	ldr	r2, [r3, #20]
 800eeac:	f042 0201 	orr.w	r2, r2, #1
 800eeb0:	615a      	str	r2, [r3, #20]
 800eeb2:	695b      	ldr	r3, [r3, #20]
 800eeb4:	f003 0301 	and.w	r3, r3, #1
 800eeb8:	9301      	str	r3, [sp, #4]
 800eeba:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
}
 800eebc:	b002      	add	sp, #8
 800eebe:	4770      	bx	lr
 800eec0:	40021000 	.word	0x40021000

0800eec4 <MX_GPIO_Init>:
//	BSP_LED_Init(LED2);

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800eec4:	4b2b      	ldr	r3, [pc, #172]	; (800ef74 <MX_GPIO_Init+0xb0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800eec6:	492c      	ldr	r1, [pc, #176]	; (800ef78 <MX_GPIO_Init+0xb4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800eec8:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800eeca:	482c      	ldr	r0, [pc, #176]	; (800ef7c <MX_GPIO_Init+0xb8>)
{
 800eecc:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800eece:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800eed2:	615a      	str	r2, [r3, #20]
 800eed4:	695a      	ldr	r2, [r3, #20]
{
 800eed6:	b08b      	sub	sp, #44	; 0x2c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800eed8:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800eedc:	9201      	str	r2, [sp, #4]
 800eede:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800eee0:	695a      	ldr	r2, [r3, #20]
 800eee2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800eee6:	615a      	str	r2, [r3, #20]
 800eee8:	695a      	ldr	r2, [r3, #20]
 800eeea:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800eeee:	9202      	str	r2, [sp, #8]
 800eef0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800eef2:	695a      	ldr	r2, [r3, #20]
 800eef4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800eef8:	615a      	str	r2, [r3, #20]
 800eefa:	695a      	ldr	r2, [r3, #20]
 800eefc:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800ef00:	9203      	str	r2, [sp, #12]
 800ef02:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ef04:	695a      	ldr	r2, [r3, #20]
 800ef06:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800ef0a:	615a      	str	r2, [r3, #20]
 800ef0c:	695b      	ldr	r3, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800ef0e:	9106      	str	r1, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ef10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef14:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ef16:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800ef18:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = B1_Pin;
 800ef1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ef1e:	9a04      	ldr	r2, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 800ef20:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef22:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800ef24:	f7f8 fc4e 	bl	80077c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800ef28:	230c      	movs	r3, #12
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ef2a:	2202      	movs	r2, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800ef2c:	2501      	movs	r5, #1
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ef2e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800ef30:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ef32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ef36:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ef38:	9206      	str	r2, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ef3a:	e9cd 5308 	strd	r5, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef3e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ef40:	f7f8 fc40 	bl	80077c4 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  GPIO_InitStruct.Pin = D7_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ef44:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = D7_PIN;
 800ef46:	f44f 7380 	mov.w	r3, #256	; 0x100
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ef4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = D7_PIN;
 800ef4e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ef50:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ef54:	f7f8 fc36 	bl	80077c4 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  
	GPIO_InitStruct.Pin = D8_PIN;
 800ef58:	f44f 7200 	mov.w	r2, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800ef5c:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800ef5e:	a905      	add	r1, sp, #20
 800ef60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef64:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800ef66:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800ef6a:	f7f8 fc2b 	bl	80077c4 <HAL_GPIO_Init>
//  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
//  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
	
}
 800ef6e:	b00b      	add	sp, #44	; 0x2c
 800ef70:	bd30      	pop	{r4, r5, pc}
 800ef72:	bf00      	nop
 800ef74:	40021000 	.word	0x40021000
 800ef78:	10120000 	.word	0x10120000
 800ef7c:	48000800 	.word	0x48000800

0800ef80 <LED_On>:

void LED_On(void){
//	BSP_LED_On(LED2);
}
 800ef80:	4770      	bx	lr
 800ef82:	bf00      	nop

0800ef84 <LED_Off>:
 800ef84:	4770      	bx	lr
 800ef86:	bf00      	nop

0800ef88 <StartThread>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

static void StartThread(void const * argument)
{
 800ef88:	b508      	push	{r3, lr}
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		//xQueueSendToBack(messageQueue, MSG_COMMS_FLUSH, portMAX_DELAY);
		osDelay(10);
 800ef8a:	200a      	movs	r0, #10
 800ef8c:	f7fd f974 	bl	800c278 <osDelay>
 800ef90:	e7fb      	b.n	800ef8a <StartThread+0x2>
 800ef92:	bf00      	nop

0800ef94 <main>:
{
 800ef94:	b580      	push	{r7, lr}
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef96:	4c4b      	ldr	r4, [pc, #300]	; (800f0c4 <main+0x130>)
{
 800ef98:	b0ae      	sub	sp, #184	; 0xb8
	HAL_Init();
 800ef9a:	f7f6 faf7 	bl	800558c <HAL_Init>
	SystemClock_Config();
 800ef9e:	f7ff fdab 	bl	800eaf8 <SystemClock_Config>
	MX_GPIO_Init();
 800efa2:	f7ff ff8f 	bl	800eec4 <MX_GPIO_Init>
	MX_DMA_Init();
 800efa6:	f7ff ff75 	bl	800ee94 <MX_DMA_Init>
	LED_On();
 800efaa:	f7ff ffe9 	bl	800ef80 <LED_On>
	MX_ADC1_Init();
 800efae:	f7fe ff17 	bl	800dde0 <MX_ADC1_Init>
	MX_ADC2_Init();
 800efb2:	f7fe ff57 	bl	800de64 <MX_ADC2_Init>
	MX_ADC3_Init();
 800efb6:	f7fe ff99 	bl	800deec <MX_ADC3_Init>
	MX_ADC4_Init();
 800efba:	f7fe ffdb 	bl	800df74 <MX_ADC4_Init>
	MX_TIM15_Init();
 800efbe:	f002 fb7d 	bl	80116bc <MX_TIM15_Init>
	CalibrateADC();
 800efc2:	f7ff fc47 	bl	800e854 <CalibrateADC>
	adcSetDefaultInputs();
 800efc6:	f7ff fbe7 	bl	800e798 <adcSetDefaultInputs>
	MX_DAC_Init();
 800efca:	f7ff fe63 	bl	800ec94 <MX_DAC_Init>
	MX_TIM6_Init();
 800efce:	f001 fd51 	bl	8010a74 <MX_TIM6_Init>
	MX_TIM7_Init();
 800efd2:	f001 fd6b 	bl	8010aac <MX_TIM7_Init>
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800efd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800efd8:	4625      	mov	r5, r4
 800efda:	f10d 0c04 	add.w	ip, sp, #4
 800efde:	f855 8b04 	ldr.w	r8, [r5], #4
 800efe2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800efe6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800efe8:	f104 0e18 	add.w	lr, r4, #24
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800efec:	af06      	add	r7, sp, #24
 800efee:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800eff0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800eff4:	ae0b      	add	r6, sp, #44	; 0x2c
 800eff6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800eff8:	f104 092c 	add.w	r9, r4, #44	; 0x2c
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800effc:	682a      	ldr	r2, [r5, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800effe:	f8de 3000 	ldr.w	r3, [lr]
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f002:	f8cc 8000 	str.w	r8, [ip]
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800f006:	603a      	str	r2, [r7, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f008:	6033      	str	r3, [r6, #0]
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f00a:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f00e:	f104 0640 	add.w	r6, r4, #64	; 0x40
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f012:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 800f016:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f01a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f01c:	f104 0554 	add.w	r5, r4, #84	; 0x54
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f020:	f10d 0c54 	add.w	ip, sp, #84	; 0x54
 800f024:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f028:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f02a:	af1a      	add	r7, sp, #104	; 0x68
 800f02c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f02e:	f104 0e68 	add.w	lr, r4, #104	; 0x68
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f032:	f8d9 3000 	ldr.w	r3, [r9]
 800f036:	f8c8 3000 	str.w	r3, [r8]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f03a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f03e:	6836      	ldr	r6, [r6, #0]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f040:	682d      	ldr	r5, [r5, #0]
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f042:	f8cc 6000 	str.w	r6, [ip]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f046:	603d      	str	r5, [r7, #0]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f048:	f104 0c7c 	add.w	ip, r4, #124	; 0x7c
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f04c:	af1f      	add	r7, sp, #124	; 0x7c
 800f04e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f050:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f054:	3490      	adds	r4, #144	; 0x90
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f056:	ae24      	add	r6, sp, #144	; 0x90
 800f058:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f05a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f05c:	ad29      	add	r5, sp, #164	; 0xa4
 800f05e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f060:	f8de 1000 	ldr.w	r1, [lr]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f064:	f8dc 2000 	ldr.w	r2, [ip]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f068:	6823      	ldr	r3, [r4, #0]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f06a:	6039      	str	r1, [r7, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800f06c:	a801      	add	r0, sp, #4
 800f06e:	2100      	movs	r1, #0
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f070:	6032      	str	r2, [r6, #0]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800f072:	602b      	str	r3, [r5, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800f074:	f7fd f8e8 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(USER_TASK), NULL);
 800f078:	2100      	movs	r1, #0
 800f07a:	a806      	add	r0, sp, #24
 800f07c:	f7fd f8e4 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(COMM_TASK), NULL);
 800f080:	2100      	movs	r1, #0
 800f082:	a80b      	add	r0, sp, #44	; 0x2c
 800f084:	f7fd f8e0 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TASK), NULL);
 800f088:	2100      	movs	r1, #0
 800f08a:	a810      	add	r0, sp, #64	; 0x40
 800f08c:	f7fd f8dc 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TRIG_TASK), NULL);
 800f090:	2100      	movs	r1, #0
 800f092:	a815      	add	r0, sp, #84	; 0x54
 800f094:	f7fd f8d8 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(COUNTER_TASK), NULL);
 800f098:	2100      	movs	r1, #0
 800f09a:	a81a      	add	r0, sp, #104	; 0x68
 800f09c:	f7fd f8d4 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(GENERATOR_TASK), NULL);
 800f0a0:	2100      	movs	r1, #0
 800f0a2:	a81f      	add	r0, sp, #124	; 0x7c
 800f0a4:	f7fd f8d0 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(SYNC_PWM_TASK), NULL);
 800f0a8:	2100      	movs	r1, #0
 800f0aa:	a824      	add	r0, sp, #144	; 0x90
 800f0ac:	f7fd f8cc 	bl	800c248 <osThreadCreate>
	osThreadCreate (osThread(LOG_ANLYS_TASK), NULL);
 800f0b0:	2100      	movs	r1, #0
 800f0b2:	a829      	add	r0, sp, #164	; 0xa4
 800f0b4:	f7fd f8c8 	bl	800c248 <osThreadCreate>
	LED_Off();
 800f0b8:	f7ff ff64 	bl	800ef84 <LED_Off>
	osKernelStart();
 800f0bc:	f7fd f8be 	bl	800c23c <osKernelStart>
 800f0c0:	e7fe      	b.n	800f0c0 <main+0x12c>
 800f0c2:	bf00      	nop
 800f0c4:	08014bbc 	.word	0x08014bbc

0800f0c8 <assert_failed>:
 * @param file: pointer to the source file name
 * @param line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t* file, uint32_t line)
{
 800f0c8:	e7fe      	b.n	800f0c8 <assert_failed>
 800f0ca:	bf00      	nop

0800f0cc <HAL_MspInit>:
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
  /* USER CODE BEGIN MspInit 0 */
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800f0cc:	4b0b      	ldr	r3, [pc, #44]	; (800f0fc <HAL_MspInit+0x30>)
{
 800f0ce:	b500      	push	{lr}
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800f0d0:	699a      	ldr	r2, [r3, #24]
 800f0d2:	f042 0201 	orr.w	r2, r2, #1
 800f0d6:	619a      	str	r2, [r3, #24]
 800f0d8:	699b      	ldr	r3, [r3, #24]
{
 800f0da:	b083      	sub	sp, #12
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800f0dc:	f003 0301 	and.w	r3, r3, #1
 800f0e0:	9301      	str	r3, [sp, #4]
  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800f0e2:	2003      	movs	r0, #3
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800f0e4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800f0e6:	f7f7 fdf7 	bl	8006cd8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	4611      	mov	r1, r2
 800f0ee:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800f0f2:	b003      	add	sp, #12
 800f0f4:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800f0f8:	f7f7 be0a 	b.w	8006d10 <HAL_NVIC_SetPriority>
 800f0fc:	40021000 	.word	0x40021000

0800f100 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 800f100:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */
	char c = (uint16_t)(USART2->RDR & (uint16_t)0x01FF);
 800f102:	4b05      	ldr	r3, [pc, #20]	; (800f118 <USART2_IRQHandler+0x18>)
 800f104:	8c98      	ldrh	r0, [r3, #36]	; 0x24
	commsRecieveUART(c);
 800f106:	b2c0      	uxtb	r0, r0
 800f108:	f7ff fdc2 	bl	800ec90 <commsRecieveUART>
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800f10c:	2026      	movs	r0, #38	; 0x26
  /* USER CODE END USART2_IRQn 0 */
  
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800f10e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800f112:	f7f7 be8b 	b.w	8006e2c <HAL_NVIC_ClearPendingIRQ>
 800f116:	bf00      	nop
 800f118:	40004400 	.word	0x40004400

0800f11c <DMA1_Channel6_IRQHandler>:

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  //HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800f11c:	4770      	bx	lr
 800f11e:	bf00      	nop

0800f120 <DMA1_Channel2_IRQHandler>:
/**
* @brief This function handles DMA1 channel2 global interrupt.
*/
void DMA1_Channel2_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 800f120:	4801      	ldr	r0, [pc, #4]	; (800f128 <DMA1_Channel2_IRQHandler+0x8>)
 800f122:	f7f8 baa9 	b.w	8007678 <HAL_DMA_IRQHandler>
 800f126:	bf00      	nop
 800f128:	2000eac4 	.word	0x2000eac4

0800f12c <DMA1_Channel7_IRQHandler>:
*	Saves DMA CNDTR pointer state to find out later where the trigger occured.
* NOT USED ANYMORE !!!
*/
void DMA1_Channel7_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 800f12c:	4801      	ldr	r0, [pc, #4]	; (800f134 <DMA1_Channel7_IRQHandler+0x8>)
 800f12e:	f7f8 baa3 	b.w	8007678 <HAL_DMA_IRQHandler>
 800f132:	bf00      	nop
 800f134:	2000ed58 	.word	0x2000ed58

0800f138 <EXTI15_10_IRQHandler>:

/**
  * @brief  Logic Analyzer ISR triggered by an incoming signal edge on GPIO.
	*					Stores time of trigger and starts posttrigger time (TIM4) in order to sample the rest.
  */
void EXTI15_10_IRQHandler(void){
 800f138:	b570      	push	{r4, r5, r6, lr}
	TIM_PostTrigger_SoftwareStart();
 800f13a:	f002 fa4f 	bl	80115dc <TIM_PostTrigger_SoftwareStart>
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800f13e:	4b45      	ldr	r3, [pc, #276]	; (800f254 <EXTI15_10_IRQHandler+0x11c>)
 800f140:	4d45      	ldr	r5, [pc, #276]	; (800f258 <EXTI15_10_IRQHandler+0x120>)
 800f142:	681a      	ldr	r2, [r3, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800f144:	4b45      	ldr	r3, [pc, #276]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800f146:	6852      	ldr	r2, [r2, #4]
 800f148:	602a      	str	r2, [r5, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800f14a:	695c      	ldr	r4, [r3, #20]
	*					Distinguishes the source of the trigger.
  */
void LOG_ANLYS_handle_interrupt(uint32_t pr){
	uint8_t isRightPin = 0;
	
	if(pr & (1 << 6) ){ 	//pending request on pin 6
 800f14c:	0660      	lsls	r0, r4, #25
 800f14e:	d504      	bpl.n	800f15a <EXTI15_10_IRQHandler+0x22>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 800f150:	2240      	movs	r2, #64	; 0x40
 800f152:	615a      	str	r2, [r3, #20]
		if(logAnlys.trigConfig == TRIG_CHAN1){
 800f154:	7d6b      	ldrb	r3, [r5, #21]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d051      	beq.n	800f1fe <EXTI15_10_IRQHandler+0xc6>
	uint8_t isRightPin = 0;
 800f15a:	2300      	movs	r3, #0
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 7) ){ 	//pending request on pin 7
 800f15c:	0621      	lsls	r1, r4, #24
 800f15e:	d506      	bpl.n	800f16e <EXTI15_10_IRQHandler+0x36>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7);
 800f160:	4a3e      	ldr	r2, [pc, #248]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
 800f162:	2180      	movs	r1, #128	; 0x80
 800f164:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN2){
 800f166:	7d6e      	ldrb	r6, [r5, #21]
 800f168:	b2f6      	uxtb	r6, r6
 800f16a:	2e01      	cmp	r6, #1
 800f16c:	d067      	beq.n	800f23e <EXTI15_10_IRQHandler+0x106>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 8) ){ 	//pending request on pin 8
 800f16e:	05e2      	lsls	r2, r4, #23
 800f170:	d506      	bpl.n	800f180 <EXTI15_10_IRQHandler+0x48>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
 800f172:	4a3a      	ldr	r2, [pc, #232]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
 800f174:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f178:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN3){
 800f17a:	7d6a      	ldrb	r2, [r5, #21]
 800f17c:	2a02      	cmp	r2, #2
 800f17e:	d063      	beq.n	800f248 <EXTI15_10_IRQHandler+0x110>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 9) ){ 	//pending request on pin 9
 800f180:	05a6      	lsls	r6, r4, #22
 800f182:	d506      	bpl.n	800f192 <EXTI15_10_IRQHandler+0x5a>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9);
 800f184:	4a35      	ldr	r2, [pc, #212]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
 800f186:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f18a:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN4){
 800f18c:	7d6a      	ldrb	r2, [r5, #21]
 800f18e:	2a03      	cmp	r2, #3
 800f190:	d03a      	beq.n	800f208 <EXTI15_10_IRQHandler+0xd0>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 10) ){ 	//pending request on pin 10
 800f192:	0560      	lsls	r0, r4, #21
 800f194:	d506      	bpl.n	800f1a4 <EXTI15_10_IRQHandler+0x6c>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_10);
 800f196:	4a31      	ldr	r2, [pc, #196]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
 800f198:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f19c:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN5){
 800f19e:	7d6a      	ldrb	r2, [r5, #21]
 800f1a0:	2a04      	cmp	r2, #4
 800f1a2:	d036      	beq.n	800f212 <EXTI15_10_IRQHandler+0xda>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 11) ){ 	//pending request on pin 11
 800f1a4:	0521      	lsls	r1, r4, #20
 800f1a6:	d506      	bpl.n	800f1b6 <EXTI15_10_IRQHandler+0x7e>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 800f1a8:	4a2c      	ldr	r2, [pc, #176]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
 800f1aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f1ae:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN6){
 800f1b0:	7d6a      	ldrb	r2, [r5, #21]
 800f1b2:	2a05      	cmp	r2, #5
 800f1b4:	d032      	beq.n	800f21c <EXTI15_10_IRQHandler+0xe4>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 12) ){ 	//pending request on pin 12
 800f1b6:	04e2      	lsls	r2, r4, #19
 800f1b8:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800f1bc:	d506      	bpl.n	800f1cc <EXTI15_10_IRQHandler+0x94>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_12);
 800f1be:	4c27      	ldr	r4, [pc, #156]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
 800f1c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f1c4:	6162      	str	r2, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN7){
 800f1c6:	7d6a      	ldrb	r2, [r5, #21]
 800f1c8:	2a06      	cmp	r2, #6
 800f1ca:	d02c      	beq.n	800f226 <EXTI15_10_IRQHandler+0xee>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800f1cc:	b956      	cbnz	r6, 800f1e4 <EXTI15_10_IRQHandler+0xac>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	
	if(isRightPin == 1){		
 800f1ce:	b99b      	cbnz	r3, 800f1f8 <EXTI15_10_IRQHandler+0xc0>
//		TIM_PostTrigger_SoftwareStart();
	}
	else{
		//stop TIM4 and reset		
		//HAL_TIM_Base_Stop(&htim4);
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800f1d0:	4a23      	ldr	r2, [pc, #140]	; (800f260 <EXTI15_10_IRQHandler+0x128>)
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800f1d2:	4924      	ldr	r1, [pc, #144]	; (800f264 <EXTI15_10_IRQHandler+0x12c>)
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800f1d4:	6813      	ldr	r3, [r2, #0]
 800f1d6:	f023 0301 	bic.w	r3, r3, #1
 800f1da:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800f1dc:	680b      	ldr	r3, [r1, #0]
 800f1de:	2200      	movs	r2, #0
 800f1e0:	625a      	str	r2, [r3, #36]	; 0x24
}
 800f1e2:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800f1e4:	4a1d      	ldr	r2, [pc, #116]	; (800f25c <EXTI15_10_IRQHandler+0x124>)
 800f1e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f1ea:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800f1ec:	7d6a      	ldrb	r2, [r5, #21]
 800f1ee:	2a07      	cmp	r2, #7
 800f1f0:	d1ed      	bne.n	800f1ce <EXTI15_10_IRQHandler+0x96>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f1f2:	2028      	movs	r0, #40	; 0x28
 800f1f4:	f7f7 fde6 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
		logAnlys.trigOccur = TRIG_OCCURRED;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	75eb      	strb	r3, [r5, #23]
}
 800f1fc:	bd70      	pop	{r4, r5, r6, pc}
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f1fe:	2017      	movs	r0, #23
 800f200:	f7f7 fde0 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f204:	2301      	movs	r3, #1
 800f206:	e7a9      	b.n	800f15c <EXTI15_10_IRQHandler+0x24>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f208:	2017      	movs	r0, #23
 800f20a:	f7f7 fddb 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f20e:	2301      	movs	r3, #1
 800f210:	e7bf      	b.n	800f192 <EXTI15_10_IRQHandler+0x5a>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f212:	2028      	movs	r0, #40	; 0x28
 800f214:	f7f7 fdd6 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f218:	2301      	movs	r3, #1
 800f21a:	e7c3      	b.n	800f1a4 <EXTI15_10_IRQHandler+0x6c>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f21c:	2028      	movs	r0, #40	; 0x28
 800f21e:	f7f7 fdd1 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f222:	2301      	movs	r3, #1
 800f224:	e7c7      	b.n	800f1b6 <EXTI15_10_IRQHandler+0x7e>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f226:	2028      	movs	r0, #40	; 0x28
 800f228:	f7f7 fdcc 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800f22c:	2e00      	cmp	r6, #0
 800f22e:	d0e3      	beq.n	800f1f8 <EXTI15_10_IRQHandler+0xc0>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800f230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f234:	6163      	str	r3, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800f236:	7d6b      	ldrb	r3, [r5, #21]
 800f238:	2b07      	cmp	r3, #7
 800f23a:	d1dd      	bne.n	800f1f8 <EXTI15_10_IRQHandler+0xc0>
 800f23c:	e7d9      	b.n	800f1f2 <EXTI15_10_IRQHandler+0xba>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f23e:	2017      	movs	r0, #23
 800f240:	f7f7 fdc0 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f244:	4633      	mov	r3, r6
 800f246:	e792      	b.n	800f16e <EXTI15_10_IRQHandler+0x36>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f248:	2017      	movs	r0, #23
 800f24a:	f7f7 fdbb 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f24e:	2301      	movs	r3, #1
 800f250:	e796      	b.n	800f180 <EXTI15_10_IRQHandler+0x48>
 800f252:	bf00      	nop
 800f254:	2000ed14 	.word	0x2000ed14
 800f258:	20007028 	.word	0x20007028
 800f25c:	40010400 	.word	0x40010400
 800f260:	40000800 	.word	0x40000800
 800f264:	2000ea84 	.word	0x2000ea84

0800f268 <EXTI9_5_IRQHandler>:
 800f268:	b570      	push	{r4, r5, r6, lr}
 800f26a:	f002 f9b7 	bl	80115dc <TIM_PostTrigger_SoftwareStart>
 800f26e:	4b45      	ldr	r3, [pc, #276]	; (800f384 <EXTI9_5_IRQHandler+0x11c>)
 800f270:	4d45      	ldr	r5, [pc, #276]	; (800f388 <EXTI9_5_IRQHandler+0x120>)
 800f272:	681a      	ldr	r2, [r3, #0]
 800f274:	4b45      	ldr	r3, [pc, #276]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f276:	6852      	ldr	r2, [r2, #4]
 800f278:	602a      	str	r2, [r5, #0]
 800f27a:	695c      	ldr	r4, [r3, #20]
 800f27c:	0660      	lsls	r0, r4, #25
 800f27e:	d504      	bpl.n	800f28a <EXTI9_5_IRQHandler+0x22>
 800f280:	2240      	movs	r2, #64	; 0x40
 800f282:	615a      	str	r2, [r3, #20]
 800f284:	7d6b      	ldrb	r3, [r5, #21]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d051      	beq.n	800f32e <EXTI9_5_IRQHandler+0xc6>
 800f28a:	2300      	movs	r3, #0
 800f28c:	0621      	lsls	r1, r4, #24
 800f28e:	d506      	bpl.n	800f29e <EXTI9_5_IRQHandler+0x36>
 800f290:	4a3e      	ldr	r2, [pc, #248]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f292:	2180      	movs	r1, #128	; 0x80
 800f294:	6151      	str	r1, [r2, #20]
 800f296:	7d6e      	ldrb	r6, [r5, #21]
 800f298:	b2f6      	uxtb	r6, r6
 800f29a:	2e01      	cmp	r6, #1
 800f29c:	d067      	beq.n	800f36e <EXTI9_5_IRQHandler+0x106>
 800f29e:	05e2      	lsls	r2, r4, #23
 800f2a0:	d506      	bpl.n	800f2b0 <EXTI9_5_IRQHandler+0x48>
 800f2a2:	4a3a      	ldr	r2, [pc, #232]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f2a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f2a8:	6151      	str	r1, [r2, #20]
 800f2aa:	7d6a      	ldrb	r2, [r5, #21]
 800f2ac:	2a02      	cmp	r2, #2
 800f2ae:	d063      	beq.n	800f378 <EXTI9_5_IRQHandler+0x110>
 800f2b0:	05a6      	lsls	r6, r4, #22
 800f2b2:	d506      	bpl.n	800f2c2 <EXTI9_5_IRQHandler+0x5a>
 800f2b4:	4a35      	ldr	r2, [pc, #212]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f2b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f2ba:	6151      	str	r1, [r2, #20]
 800f2bc:	7d6a      	ldrb	r2, [r5, #21]
 800f2be:	2a03      	cmp	r2, #3
 800f2c0:	d03a      	beq.n	800f338 <EXTI9_5_IRQHandler+0xd0>
 800f2c2:	0560      	lsls	r0, r4, #21
 800f2c4:	d506      	bpl.n	800f2d4 <EXTI9_5_IRQHandler+0x6c>
 800f2c6:	4a31      	ldr	r2, [pc, #196]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f2c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f2cc:	6151      	str	r1, [r2, #20]
 800f2ce:	7d6a      	ldrb	r2, [r5, #21]
 800f2d0:	2a04      	cmp	r2, #4
 800f2d2:	d036      	beq.n	800f342 <EXTI9_5_IRQHandler+0xda>
 800f2d4:	0521      	lsls	r1, r4, #20
 800f2d6:	d506      	bpl.n	800f2e6 <EXTI9_5_IRQHandler+0x7e>
 800f2d8:	4a2c      	ldr	r2, [pc, #176]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f2da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f2de:	6151      	str	r1, [r2, #20]
 800f2e0:	7d6a      	ldrb	r2, [r5, #21]
 800f2e2:	2a05      	cmp	r2, #5
 800f2e4:	d032      	beq.n	800f34c <EXTI9_5_IRQHandler+0xe4>
 800f2e6:	04e2      	lsls	r2, r4, #19
 800f2e8:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800f2ec:	d506      	bpl.n	800f2fc <EXTI9_5_IRQHandler+0x94>
 800f2ee:	4c27      	ldr	r4, [pc, #156]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f2f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f2f4:	6162      	str	r2, [r4, #20]
 800f2f6:	7d6a      	ldrb	r2, [r5, #21]
 800f2f8:	2a06      	cmp	r2, #6
 800f2fa:	d02c      	beq.n	800f356 <EXTI9_5_IRQHandler+0xee>
 800f2fc:	b956      	cbnz	r6, 800f314 <EXTI9_5_IRQHandler+0xac>
 800f2fe:	b99b      	cbnz	r3, 800f328 <EXTI9_5_IRQHandler+0xc0>
 800f300:	4a23      	ldr	r2, [pc, #140]	; (800f390 <EXTI9_5_IRQHandler+0x128>)
 800f302:	4924      	ldr	r1, [pc, #144]	; (800f394 <EXTI9_5_IRQHandler+0x12c>)
 800f304:	6813      	ldr	r3, [r2, #0]
 800f306:	f023 0301 	bic.w	r3, r3, #1
 800f30a:	6013      	str	r3, [r2, #0]
 800f30c:	680b      	ldr	r3, [r1, #0]
 800f30e:	2200      	movs	r2, #0
 800f310:	625a      	str	r2, [r3, #36]	; 0x24
 800f312:	bd70      	pop	{r4, r5, r6, pc}
 800f314:	4a1d      	ldr	r2, [pc, #116]	; (800f38c <EXTI9_5_IRQHandler+0x124>)
 800f316:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f31a:	6151      	str	r1, [r2, #20]
 800f31c:	7d6a      	ldrb	r2, [r5, #21]
 800f31e:	2a07      	cmp	r2, #7
 800f320:	d1ed      	bne.n	800f2fe <EXTI9_5_IRQHandler+0x96>
 800f322:	2028      	movs	r0, #40	; 0x28
 800f324:	f7f7 fd4e 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f328:	2300      	movs	r3, #0
 800f32a:	75eb      	strb	r3, [r5, #23]
 800f32c:	bd70      	pop	{r4, r5, r6, pc}
 800f32e:	2017      	movs	r0, #23
 800f330:	f7f7 fd48 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f334:	2301      	movs	r3, #1
 800f336:	e7a9      	b.n	800f28c <EXTI9_5_IRQHandler+0x24>
 800f338:	2017      	movs	r0, #23
 800f33a:	f7f7 fd43 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f33e:	2301      	movs	r3, #1
 800f340:	e7bf      	b.n	800f2c2 <EXTI9_5_IRQHandler+0x5a>
 800f342:	2028      	movs	r0, #40	; 0x28
 800f344:	f7f7 fd3e 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f348:	2301      	movs	r3, #1
 800f34a:	e7c3      	b.n	800f2d4 <EXTI9_5_IRQHandler+0x6c>
 800f34c:	2028      	movs	r0, #40	; 0x28
 800f34e:	f7f7 fd39 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f352:	2301      	movs	r3, #1
 800f354:	e7c7      	b.n	800f2e6 <EXTI9_5_IRQHandler+0x7e>
 800f356:	2028      	movs	r0, #40	; 0x28
 800f358:	f7f7 fd34 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f35c:	2e00      	cmp	r6, #0
 800f35e:	d0e3      	beq.n	800f328 <EXTI9_5_IRQHandler+0xc0>
 800f360:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f364:	6163      	str	r3, [r4, #20]
 800f366:	7d6b      	ldrb	r3, [r5, #21]
 800f368:	2b07      	cmp	r3, #7
 800f36a:	d1dd      	bne.n	800f328 <EXTI9_5_IRQHandler+0xc0>
 800f36c:	e7d9      	b.n	800f322 <EXTI9_5_IRQHandler+0xba>
 800f36e:	2017      	movs	r0, #23
 800f370:	f7f7 fd28 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f374:	4633      	mov	r3, r6
 800f376:	e792      	b.n	800f29e <EXTI9_5_IRQHandler+0x36>
 800f378:	2017      	movs	r0, #23
 800f37a:	f7f7 fd23 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800f37e:	2301      	movs	r3, #1
 800f380:	e796      	b.n	800f2b0 <EXTI9_5_IRQHandler+0x48>
 800f382:	bf00      	nop
 800f384:	2000ed14 	.word	0x2000ed14
 800f388:	20007028 	.word	0x20007028
 800f38c:	40010400 	.word	0x40010400
 800f390:	40000800 	.word	0x40000800
 800f394:	2000ea84 	.word	0x2000ea84

0800f398 <TIM4_IRQHandler>:
*/
void TIM4_IRQHandler(void)
{
//  HAL_TIM_IRQHandler(&htim4);
#ifdef USE_LOG_ANLYS
	if(logAnlys.enable == LOGA_ENABLED){
 800f398:	4b04      	ldr	r3, [pc, #16]	; (800f3ac <TIM4_IRQHandler+0x14>)
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800f39a:	4805      	ldr	r0, [pc, #20]	; (800f3b0 <TIM4_IRQHandler+0x18>)
	if(logAnlys.enable == LOGA_ENABLED){
 800f39c:	7cdb      	ldrb	r3, [r3, #19]
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	d001      	beq.n	800f3a6 <TIM4_IRQHandler+0xe>
	}else{
#endif //USE_LOG_ANLYS
		COUNTER_PeriodElapsedCallback(&htim4);
 800f3a2:	f000 bc1f 	b.w	800fbe4 <COUNTER_PeriodElapsedCallback>
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800f3a6:	f001 bfcb 	b.w	8011340 <LOG_ANLYS_PeriodElapsedCallback>
 800f3aa:	bf00      	nop
 800f3ac:	20007028 	.word	0x20007028
 800f3b0:	2000ea84 	.word	0x2000ea84

0800f3b4 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800f3b4:	4a0c      	ldr	r2, [pc, #48]	; (800f3e8 <_sbrk+0x34>)
{
 800f3b6:	b508      	push	{r3, lr}
	if (heap_end == 0)
 800f3b8:	6813      	ldr	r3, [r2, #0]
 800f3ba:	b133      	cbz	r3, 800f3ca <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800f3bc:	4418      	add	r0, r3
 800f3be:	4669      	mov	r1, sp
 800f3c0:	4288      	cmp	r0, r1
 800f3c2:	d808      	bhi.n	800f3d6 <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800f3c4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800f3ca:	4b08      	ldr	r3, [pc, #32]	; (800f3ec <_sbrk+0x38>)
 800f3cc:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800f3ce:	4418      	add	r0, r3
 800f3d0:	4669      	mov	r1, sp
 800f3d2:	4288      	cmp	r0, r1
 800f3d4:	d9f6      	bls.n	800f3c4 <_sbrk+0x10>
		errno = ENOMEM;
 800f3d6:	f002 fd63 	bl	8011ea0 <__errno>
 800f3da:	230c      	movs	r3, #12
 800f3dc:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800f3de:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	bd08      	pop	{r3, pc}
 800f3e6:	bf00      	nop
 800f3e8:	20004ca4 	.word	0x20004ca4
 800f3ec:	2000f028 	.word	0x2000f028

0800f3f0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800f3f0:	4917      	ldr	r1, [pc, #92]	; (800f450 <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800f3f2:	4b18      	ldr	r3, [pc, #96]	; (800f454 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800f3f4:	4a18      	ldr	r2, [pc, #96]	; (800f458 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f3f6:	4819      	ldr	r0, [pc, #100]	; (800f45c <SystemInit+0x6c>)
{
 800f3f8:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800f3fa:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 800f3fe:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 800f402:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 800f406:	681c      	ldr	r4, [r3, #0]
 800f408:	f044 0401 	orr.w	r4, r4, #1
 800f40c:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 800f40e:	685c      	ldr	r4, [r3, #4]
 800f410:	4022      	ands	r2, r4
 800f412:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 800f414:	681a      	ldr	r2, [r3, #0]
 800f416:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800f41a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800f41e:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 800f420:	681a      	ldr	r2, [r3, #0]
 800f422:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f426:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 800f428:	685a      	ldr	r2, [r3, #4]
 800f42a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800f42e:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800f430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f432:	f022 020f 	bic.w	r2, r2, #15
 800f436:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f438:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800f43a:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f43c:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f43e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f442:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 800f444:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f446:	608a      	str	r2, [r1, #8]
#endif
}
 800f448:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f44c:	4770      	bx	lr
 800f44e:	bf00      	nop
 800f450:	e000ed00 	.word	0xe000ed00
 800f454:	40021000 	.word	0x40021000
 800f458:	f87fc00c 	.word	0xf87fc00c
 800f45c:	ff00fccc 	.word	0xff00fccc

0800f460 <HAL_TIM_Base_MspInit>:
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base) {

	/***************************** SCOPE **********************************/
#ifdef USE_SCOPE
	if (htim_base->Instance == TIM15) {
 800f460:	4a45      	ldr	r2, [pc, #276]	; (800f578 <HAL_TIM_Base_MspInit+0x118>)
 800f462:	6803      	ldr	r3, [r0, #0]
 800f464:	4293      	cmp	r3, r2
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base) {
 800f466:	b510      	push	{r4, lr}
 800f468:	4604      	mov	r4, r0
	if (htim_base->Instance == TIM15) {
 800f46a:	d072      	beq.n	800f552 <HAL_TIM_Base_MspInit+0xf2>
	/* Note: PC app must send the mode first even if only one 
	 generator is implemented in device */
#if defined(USE_GEN) || defined(USE_GEN_PWM)
#ifdef USE_GEN
	/* DAC generator mode TIM decision */
	if (htim_base->Instance == TIM6) {
 800f46c:	4a43      	ldr	r2, [pc, #268]	; (800f57c <HAL_TIM_Base_MspInit+0x11c>)
 800f46e:	4293      	cmp	r3, r2
 800f470:	d065      	beq.n	800f53e <HAL_TIM_Base_MspInit+0xde>
		TIM6_GEN_DAC_MspInit(htim_base);
	}
	if (htim_base->Instance == TIM7) {
 800f472:	4a43      	ldr	r2, [pc, #268]	; (800f580 <HAL_TIM_Base_MspInit+0x120>)
 800f474:	4293      	cmp	r3, r2
 800f476:	d05d      	beq.n	800f534 <HAL_TIM_Base_MspInit+0xd4>
#endif //USE_GEN

	/***************************** GEN PWM ***********************************/
#ifdef USE_GEN_PWM
	/* PWM generator mode TIM decision */
	if (generator.modeState == GENERATOR_PWM) {
 800f478:	4a42      	ldr	r2, [pc, #264]	; (800f584 <HAL_TIM_Base_MspInit+0x124>)
 800f47a:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800f47e:	2a01      	cmp	r2, #1
 800f480:	d035      	beq.n	800f4ee <HAL_TIM_Base_MspInit+0x8e>
#endif //USE_GEN_PWM
#endif //USE_GEN || USE_GEN_PWM

	/***************************** SYNC PWM ********************************/
#ifdef USE_SYNC_PWM
	if (htim_base->Instance == TIM8) {
 800f482:	4a41      	ldr	r2, [pc, #260]	; (800f588 <HAL_TIM_Base_MspInit+0x128>)
 800f484:	4293      	cmp	r3, r2
 800f486:	d05f      	beq.n	800f548 <HAL_TIM_Base_MspInit+0xe8>
	}
#endif //USE_SYNC_PWM¨

	/***************************** LOG ANLYS  **********************************/
#ifdef USE_LOG_ANLYS
	if (htim_base->Instance == TIM1) {
 800f488:	4a40      	ldr	r2, [pc, #256]	; (800f58c <HAL_TIM_Base_MspInit+0x12c>)
 800f48a:	4293      	cmp	r3, r2
 800f48c:	d040      	beq.n	800f510 <HAL_TIM_Base_MspInit+0xb0>
		if (logAnlys.enable == LOGA_ENABLED) {
			TIM1_LOG_ANLYS_MspInit(htim_base);
		}
	}
	if(htim_base->Instance == TIM4) {
 800f48e:	4a40      	ldr	r2, [pc, #256]	; (800f590 <HAL_TIM_Base_MspInit+0x130>)
 800f490:	4293      	cmp	r3, r2
 800f492:	d003      	beq.n	800f49c <HAL_TIM_Base_MspInit+0x3c>
	}
#endif //USE_LOG_ANLYS

	/****************************** COUNTER ***********************************/
#ifdef USE_COUNTER
	if (htim_base->Instance == TIM2) {
 800f494:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f498:	d013      	beq.n	800f4c2 <HAL_TIM_Base_MspInit+0x62>
#ifdef USE_LOG_ANLYS
		}
#endif //USE_LOG_ANLYS
	}
#endif //USE_COUNTER
}
 800f49a:	bd10      	pop	{r4, pc}
		if (logAnlys.enable == LOGA_ENABLED) {
 800f49c:	4b3d      	ldr	r3, [pc, #244]	; (800f594 <HAL_TIM_Base_MspInit+0x134>)
 800f49e:	7cda      	ldrb	r2, [r3, #19]
 800f4a0:	2a01      	cmp	r2, #1
 800f4a2:	d007      	beq.n	800f4b4 <HAL_TIM_Base_MspInit+0x54>
		if (logAnlys.enable == LOGA_DISABLED) {
 800f4a4:	7cdb      	ldrb	r3, [r3, #19]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d1f7      	bne.n	800f49a <HAL_TIM_Base_MspInit+0x3a>
			TIM4_REForICorTI_MspInit(htim_base);
 800f4aa:	4620      	mov	r0, r4
}
 800f4ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			TIM4_REForICorTI_MspInit(htim_base);
 800f4b0:	f000 bae2 	b.w	800fa78 <TIM4_REForICorTI_MspInit>
			TIM4_LOG_ANLYS_MspInit(htim_base);
 800f4b4:	4620      	mov	r0, r4
 800f4b6:	f001 ff03 	bl	80112c0 <TIM4_LOG_ANLYS_MspInit>
 800f4ba:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM2) {
 800f4bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f4c0:	d133      	bne.n	800f52a <HAL_TIM_Base_MspInit+0xca>
		if (counter.state == COUNTER_ETR || counter.state == COUNTER_REF) {
 800f4c2:	4b35      	ldr	r3, [pc, #212]	; (800f598 <HAL_TIM_Base_MspInit+0x138>)
 800f4c4:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800f4c8:	2a01      	cmp	r2, #1
 800f4ca:	d02a      	beq.n	800f522 <HAL_TIM_Base_MspInit+0xc2>
 800f4cc:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800f4d0:	2a04      	cmp	r2, #4
 800f4d2:	d026      	beq.n	800f522 <HAL_TIM_Base_MspInit+0xc2>
		} else if (counter.state == COUNTER_IC || counter.state == COUNTER_TI) {
 800f4d4:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800f4d8:	2a02      	cmp	r2, #2
 800f4da:	d003      	beq.n	800f4e4 <HAL_TIM_Base_MspInit+0x84>
 800f4dc:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800f4e0:	2b03      	cmp	r3, #3
 800f4e2:	d1da      	bne.n	800f49a <HAL_TIM_Base_MspInit+0x3a>
			TIM2_ICorTI_MspInit(htim_base);
 800f4e4:	4620      	mov	r0, r4
 800f4e6:	f000 fa63 	bl	800f9b0 <TIM2_ICorTI_MspInit>
 800f4ea:	6823      	ldr	r3, [r4, #0]
 800f4ec:	e01d      	b.n	800f52a <HAL_TIM_Base_MspInit+0xca>
		if (htim_base->Instance == TIM1) {
 800f4ee:	4a27      	ldr	r2, [pc, #156]	; (800f58c <HAL_TIM_Base_MspInit+0x12c>)
 800f4f0:	4293      	cmp	r3, r2
 800f4f2:	d03c      	beq.n	800f56e <HAL_TIM_Base_MspInit+0x10e>
		if (htim_base->Instance == TIM3) {
 800f4f4:	4a29      	ldr	r2, [pc, #164]	; (800f59c <HAL_TIM_Base_MspInit+0x13c>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d034      	beq.n	800f564 <HAL_TIM_Base_MspInit+0x104>
		if (htim_base->Instance == TIM6) {
 800f4fa:	4a20      	ldr	r2, [pc, #128]	; (800f57c <HAL_TIM_Base_MspInit+0x11c>)
 800f4fc:	4293      	cmp	r3, r2
 800f4fe:	d02c      	beq.n	800f55a <HAL_TIM_Base_MspInit+0xfa>
		if (htim_base->Instance == TIM7) {
 800f500:	4a1f      	ldr	r2, [pc, #124]	; (800f580 <HAL_TIM_Base_MspInit+0x120>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d1bd      	bne.n	800f482 <HAL_TIM_Base_MspInit+0x22>
			TIM7_GEN_PWM_MspInit(htim_base);
 800f506:	4620      	mov	r0, r4
 800f508:	f001 fb92 	bl	8010c30 <TIM7_GEN_PWM_MspInit>
 800f50c:	6823      	ldr	r3, [r4, #0]
 800f50e:	e7b8      	b.n	800f482 <HAL_TIM_Base_MspInit+0x22>
		if (logAnlys.enable == LOGA_ENABLED) {
 800f510:	4b20      	ldr	r3, [pc, #128]	; (800f594 <HAL_TIM_Base_MspInit+0x134>)
 800f512:	7cdb      	ldrb	r3, [r3, #19]
 800f514:	2b01      	cmp	r3, #1
 800f516:	d1c0      	bne.n	800f49a <HAL_TIM_Base_MspInit+0x3a>
			TIM1_LOG_ANLYS_MspInit(htim_base);
 800f518:	4620      	mov	r0, r4
 800f51a:	f001 fe83 	bl	8011224 <TIM1_LOG_ANLYS_MspInit>
 800f51e:	6823      	ldr	r3, [r4, #0]
 800f520:	e7b5      	b.n	800f48e <HAL_TIM_Base_MspInit+0x2e>
			TIM2_ETRorREF_MspInit(htim_base);
 800f522:	4620      	mov	r0, r4
 800f524:	f000 f9fa 	bl	800f91c <TIM2_ETRorREF_MspInit>
 800f528:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM4) {
 800f52a:	4a19      	ldr	r2, [pc, #100]	; (800f590 <HAL_TIM_Base_MspInit+0x130>)
 800f52c:	4293      	cmp	r3, r2
 800f52e:	d1b4      	bne.n	800f49a <HAL_TIM_Base_MspInit+0x3a>
 800f530:	4b18      	ldr	r3, [pc, #96]	; (800f594 <HAL_TIM_Base_MspInit+0x134>)
 800f532:	e7b7      	b.n	800f4a4 <HAL_TIM_Base_MspInit+0x44>
		TIM7_GEN_DAC_MspInit(htim_base);
 800f534:	4620      	mov	r0, r4
 800f536:	f001 fae5 	bl	8010b04 <TIM7_GEN_DAC_MspInit>
 800f53a:	6823      	ldr	r3, [r4, #0]
 800f53c:	e79c      	b.n	800f478 <HAL_TIM_Base_MspInit+0x18>
		TIM6_GEN_DAC_MspInit(htim_base);
 800f53e:	4620      	mov	r0, r4
 800f540:	f001 fad0 	bl	8010ae4 <TIM6_GEN_DAC_MspInit>
 800f544:	6823      	ldr	r3, [r4, #0]
 800f546:	e794      	b.n	800f472 <HAL_TIM_Base_MspInit+0x12>
		TIM8_SYNC_PWM_MspInit(htim_base);
 800f548:	4620      	mov	r0, r4
 800f54a:	f002 f99f 	bl	801188c <TIM8_SYNC_PWM_MspInit>
 800f54e:	6823      	ldr	r3, [r4, #0]
 800f550:	e79a      	b.n	800f488 <HAL_TIM_Base_MspInit+0x28>
		TIM15_SCOPE_MspInit(htim_base);
 800f552:	f002 f8d5 	bl	8011700 <TIM15_SCOPE_MspInit>
 800f556:	6823      	ldr	r3, [r4, #0]
 800f558:	e788      	b.n	800f46c <HAL_TIM_Base_MspInit+0xc>
			TIM6_GEN_PWM_MspInit(htim_base);
 800f55a:	4620      	mov	r0, r4
 800f55c:	f001 fb32 	bl	8010bc4 <TIM6_GEN_PWM_MspInit>
 800f560:	6823      	ldr	r3, [r4, #0]
 800f562:	e7cd      	b.n	800f500 <HAL_TIM_Base_MspInit+0xa0>
			TIM3_GEN_PWM_MspInit(htim_base);
 800f564:	4620      	mov	r0, r4
 800f566:	f001 fb0d 	bl	8010b84 <TIM3_GEN_PWM_MspInit>
 800f56a:	6823      	ldr	r3, [r4, #0]
 800f56c:	e7c5      	b.n	800f4fa <HAL_TIM_Base_MspInit+0x9a>
			TIM1_GEN_PWM_MspInit(htim_base);
 800f56e:	4620      	mov	r0, r4
 800f570:	f001 fae8 	bl	8010b44 <TIM1_GEN_PWM_MspInit>
 800f574:	6823      	ldr	r3, [r4, #0]
 800f576:	e7bd      	b.n	800f4f4 <HAL_TIM_Base_MspInit+0x94>
 800f578:	40014000 	.word	0x40014000
 800f57c:	40001000 	.word	0x40001000
 800f580:	40001400 	.word	0x40001400
 800f584:	200050a0 	.word	0x200050a0
 800f588:	40013400 	.word	0x40013400
 800f58c:	40012c00 	.word	0x40012c00
 800f590:	40000800 	.word	0x40000800
 800f594:	20007028 	.word	0x20007028
 800f598:	20004cc8 	.word	0x20004cc8
 800f59c:	40000400 	.word	0x40000400

0800f5a0 <HAL_TIM_Base_MspDeInit>:
/**             
 * @brief  This function deinitializes GPIOs and DMAs used by the functionalities.
 * @param  htim_base: pointer to timer's handler
 * @retval None
 */
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base) {
 800f5a0:	b538      	push	{r3, r4, r5, lr}

/***************************** SCOPE **********************************/
#ifdef USE_SCOPE
	if (htim_base->Instance == TIM15) {
 800f5a2:	4a39      	ldr	r2, [pc, #228]	; (800f688 <HAL_TIM_Base_MspDeInit+0xe8>)
 800f5a4:	6803      	ldr	r3, [r0, #0]
 800f5a6:	4293      	cmp	r3, r2
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base) {
 800f5a8:	4604      	mov	r4, r0
	if (htim_base->Instance == TIM15) {
 800f5aa:	d04d      	beq.n	800f648 <HAL_TIM_Base_MspDeInit+0xa8>
#endif //USE_SCOPE

/**************************** GEN DAC  *********************************/
#if defined(USE_GEN) || defined(USE_GEN_PWM)
#ifdef USE_GEN
	if (generator.modeState == GENERATOR_DAC) {
 800f5ac:	4d37      	ldr	r5, [pc, #220]	; (800f68c <HAL_TIM_Base_MspDeInit+0xec>)
 800f5ae:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800f5b2:	b92a      	cbnz	r2, 800f5c0 <HAL_TIM_Base_MspDeInit+0x20>
		if (htim_base->Instance == TIM6) {
 800f5b4:	4a36      	ldr	r2, [pc, #216]	; (800f690 <HAL_TIM_Base_MspDeInit+0xf0>)
 800f5b6:	4293      	cmp	r3, r2
 800f5b8:	d03c      	beq.n	800f634 <HAL_TIM_Base_MspDeInit+0x94>
			TIM6_GEN_DAC_MspDeinit(htim_base);
		}
		if (htim_base->Instance == TIM7) {
 800f5ba:	4a36      	ldr	r2, [pc, #216]	; (800f694 <HAL_TIM_Base_MspDeInit+0xf4>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d03e      	beq.n	800f63e <HAL_TIM_Base_MspDeInit+0x9e>
	}
#endif //USE_GEN

/**************************** GEN PWM  *********************************/
#ifdef USE_GEN_PWM
	if (generator.modeState == GENERATOR_PWM) {
 800f5c0:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800f5c4:	2a01      	cmp	r2, #1
 800f5c6:	d00c      	beq.n	800f5e2 <HAL_TIM_Base_MspDeInit+0x42>
#endif //USE_GEN_PWM
#endif //USE_GEN || USE_GEN_PWM

/**************************** SYNC PWM  *********************************/
#ifdef USE_SYNC_PWM
	if (htim_base->Instance == TIM8) {
 800f5c8:	4a33      	ldr	r2, [pc, #204]	; (800f698 <HAL_TIM_Base_MspDeInit+0xf8>)
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	d040      	beq.n	800f650 <HAL_TIM_Base_MspDeInit+0xb0>
	}
#endif //USE_SYNC_PWM

/**************************** LOG ANLYS  *********************************/
#ifdef USE_LOG_ANLYS
	if (htim_base->Instance == TIM1) {
 800f5ce:	4a33      	ldr	r2, [pc, #204]	; (800f69c <HAL_TIM_Base_MspDeInit+0xfc>)
 800f5d0:	4293      	cmp	r3, r2
 800f5d2:	d044      	beq.n	800f65e <HAL_TIM_Base_MspDeInit+0xbe>
		TIM1_LOG_ANLYS_MspDeinit(htim_base);
	}
	if (htim_base->Instance == TIM4) {
 800f5d4:	4a32      	ldr	r2, [pc, #200]	; (800f6a0 <HAL_TIM_Base_MspDeInit+0x100>)
 800f5d6:	4293      	cmp	r3, r2
 800f5d8:	d014      	beq.n	800f604 <HAL_TIM_Base_MspDeInit+0x64>
	}
#endif //USE_LOG_ANLYS

/***************************** COUNTER  *********************************/
#ifdef USE_COUNTER
	if (htim_base->Instance == TIM2) {
 800f5da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5de:	d021      	beq.n	800f624 <HAL_TIM_Base_MspDeInit+0x84>
	}
	if (htim_base->Instance == TIM4) {
		TIM4_CNT_MspDeinit(htim_base);
	}
#endif //USE_COUNTER
}
 800f5e0:	bd38      	pop	{r3, r4, r5, pc}
		if (htim_base->Instance == TIM1) {
 800f5e2:	4a2e      	ldr	r2, [pc, #184]	; (800f69c <HAL_TIM_Base_MspDeInit+0xfc>)
 800f5e4:	4293      	cmp	r3, r2
 800f5e6:	d049      	beq.n	800f67c <HAL_TIM_Base_MspDeInit+0xdc>
		if (htim_base->Instance == TIM3) {
 800f5e8:	4a2e      	ldr	r2, [pc, #184]	; (800f6a4 <HAL_TIM_Base_MspDeInit+0x104>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	d041      	beq.n	800f672 <HAL_TIM_Base_MspDeInit+0xd2>
		if (htim_base->Instance == TIM6) {
 800f5ee:	4a28      	ldr	r2, [pc, #160]	; (800f690 <HAL_TIM_Base_MspDeInit+0xf0>)
 800f5f0:	4293      	cmp	r3, r2
 800f5f2:	d039      	beq.n	800f668 <HAL_TIM_Base_MspDeInit+0xc8>
		if (htim_base->Instance == TIM7) {
 800f5f4:	4a27      	ldr	r2, [pc, #156]	; (800f694 <HAL_TIM_Base_MspDeInit+0xf4>)
 800f5f6:	4293      	cmp	r3, r2
 800f5f8:	d1e6      	bne.n	800f5c8 <HAL_TIM_Base_MspDeInit+0x28>
			TIM7_GEN_PWM_MspDeinit(htim_base);
 800f5fa:	4620      	mov	r0, r4
 800f5fc:	f001 fb68 	bl	8010cd0 <TIM7_GEN_PWM_MspDeinit>
 800f600:	6823      	ldr	r3, [r4, #0]
 800f602:	e7e1      	b.n	800f5c8 <HAL_TIM_Base_MspDeInit+0x28>
		if (logAnlys.enable == LOGA_ENABLED) {
 800f604:	4b28      	ldr	r3, [pc, #160]	; (800f6a8 <HAL_TIM_Base_MspDeInit+0x108>)
 800f606:	7cdb      	ldrb	r3, [r3, #19]
 800f608:	2b01      	cmp	r3, #1
 800f60a:	d004      	beq.n	800f616 <HAL_TIM_Base_MspDeInit+0x76>
		TIM4_CNT_MspDeinit(htim_base);
 800f60c:	4620      	mov	r0, r4
}
 800f60e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		TIM4_CNT_MspDeinit(htim_base);
 800f612:	f000 bab1 	b.w	800fb78 <TIM4_CNT_MspDeinit>
			TIM4_LOG_ANLYS_MspDeinit(htim_base);
 800f616:	4620      	mov	r0, r4
 800f618:	f001 fe74 	bl	8011304 <TIM4_LOG_ANLYS_MspDeinit>
	if (htim_base->Instance == TIM2) {
 800f61c:	6823      	ldr	r3, [r4, #0]
 800f61e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f622:	d103      	bne.n	800f62c <HAL_TIM_Base_MspDeInit+0x8c>
		TIM2_CNT_MspDeinit(htim_base);
 800f624:	4620      	mov	r0, r4
 800f626:	f000 fa63 	bl	800faf0 <TIM2_CNT_MspDeinit>
 800f62a:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM4) {
 800f62c:	4a1c      	ldr	r2, [pc, #112]	; (800f6a0 <HAL_TIM_Base_MspDeInit+0x100>)
 800f62e:	4293      	cmp	r3, r2
 800f630:	d0ec      	beq.n	800f60c <HAL_TIM_Base_MspDeInit+0x6c>
}
 800f632:	bd38      	pop	{r3, r4, r5, pc}
			TIM6_GEN_DAC_MspDeinit(htim_base);
 800f634:	4620      	mov	r0, r4
 800f636:	f001 fa75 	bl	8010b24 <TIM6_GEN_DAC_MspDeinit>
 800f63a:	6823      	ldr	r3, [r4, #0]
 800f63c:	e7bd      	b.n	800f5ba <HAL_TIM_Base_MspDeInit+0x1a>
			TIM7_GEN_DAC_MspDeinit(htim_base);
 800f63e:	4620      	mov	r0, r4
 800f640:	f001 fa78 	bl	8010b34 <TIM7_GEN_DAC_MspDeinit>
 800f644:	6823      	ldr	r3, [r4, #0]
 800f646:	e7bb      	b.n	800f5c0 <HAL_TIM_Base_MspDeInit+0x20>
		TIM15_SCOPE_MspDeinit(htim_base);
 800f648:	f002 f86a 	bl	8011720 <TIM15_SCOPE_MspDeinit>
 800f64c:	6823      	ldr	r3, [r4, #0]
 800f64e:	e7ad      	b.n	800f5ac <HAL_TIM_Base_MspDeInit+0xc>
		TIM8_SYNC_PWM_MspDeinit(htim_base);
 800f650:	4620      	mov	r0, r4
 800f652:	f002 f9c9 	bl	80119e8 <TIM8_SYNC_PWM_MspDeinit>
 800f656:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM1) {
 800f658:	4a10      	ldr	r2, [pc, #64]	; (800f69c <HAL_TIM_Base_MspDeInit+0xfc>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d1ba      	bne.n	800f5d4 <HAL_TIM_Base_MspDeInit+0x34>
		TIM1_LOG_ANLYS_MspDeinit(htim_base);
 800f65e:	4620      	mov	r0, r4
 800f660:	f001 fe64 	bl	801132c <TIM1_LOG_ANLYS_MspDeinit>
 800f664:	6823      	ldr	r3, [r4, #0]
 800f666:	e7b5      	b.n	800f5d4 <HAL_TIM_Base_MspDeInit+0x34>
			TIM6_GEN_PWM_MspDeinit(htim_base);
 800f668:	4620      	mov	r0, r4
 800f66a:	f001 fb27 	bl	8010cbc <TIM6_GEN_PWM_MspDeinit>
 800f66e:	6823      	ldr	r3, [r4, #0]
 800f670:	e7c0      	b.n	800f5f4 <HAL_TIM_Base_MspDeInit+0x54>
			TIM3_GEN_PWM_MspDeinit(htim_base);
 800f672:	4620      	mov	r0, r4
 800f674:	f001 fb1a 	bl	8010cac <TIM3_GEN_PWM_MspDeinit>
 800f678:	6823      	ldr	r3, [r4, #0]
 800f67a:	e7b8      	b.n	800f5ee <HAL_TIM_Base_MspDeInit+0x4e>
			TIM1_GEN_PWM_MspDeinit(htim_base);
 800f67c:	4620      	mov	r0, r4
 800f67e:	f001 fb0d 	bl	8010c9c <TIM1_GEN_PWM_MspDeinit>
 800f682:	6823      	ldr	r3, [r4, #0]
 800f684:	e7b0      	b.n	800f5e8 <HAL_TIM_Base_MspDeInit+0x48>
 800f686:	bf00      	nop
 800f688:	40014000 	.word	0x40014000
 800f68c:	200050a0 	.word	0x200050a0
 800f690:	40001000 	.word	0x40001000
 800f694:	40001400 	.word	0x40001400
 800f698:	40013400 	.word	0x40013400
 800f69c:	40012c00 	.word	0x40012c00
 800f6a0:	40000800 	.word	0x40000800
 800f6a4:	40000400 	.word	0x40000400
 800f6a8:	20007028 	.word	0x20007028

0800f6ac <TIM_Reconfig>:
 * @param  isFreqPassed: tell whether a required frequency is passed
 * 						or whether (ARR*PSC) is passed to samplingFreq parameter
 * @retval None
 */
uint8_t TIM_Reconfig(TIM_HandleTypeDef* htim_base, uint32_t periphClock,
		uint32_t samplingFreq, uint32_t* realFreq, _Bool isFreqPassed) {
 800f6ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b0:	f89d 4018 	ldrb.w	r4, [sp, #24]
	uint16_t prescaler;
	uint16_t autoReloadReg;
	uint32_t errMinRatio = 0;
	uint8_t result = UNKNOW_ERROR;

	if (isFreqPassed == true) {
 800f6b4:	b124      	cbz	r4, 800f6c0 <TIM_Reconfig+0x14>
		clkDiv = ((2 * periphClock / samplingFreq) + 1) / 2; //to minimize rounding error
 800f6b6:	004c      	lsls	r4, r1, #1
 800f6b8:	fbb4 f2f2 	udiv	r2, r4, r2
 800f6bc:	3201      	adds	r2, #1
 800f6be:	0852      	lsrs	r2, r2, #1
	} else {
		clkDiv = samplingFreq;
	}

	if (clkDiv == 0) { //error
 800f6c0:	2a00      	cmp	r2, #0
 800f6c2:	d03d      	beq.n	800f740 <TIM_Reconfig+0x94>
		result = GEN_FREQ_MISMATCH;
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800f6c4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800f6c8:	db34      	blt.n	800f734 <TIM_Reconfig+0x88>
		autoReloadReg = clkDiv - 1;
		result = 0;
	} else {	// finding prescaler and autoReload value
		uint32_t errVal = 0xFFFFFFFF;
		uint32_t errMin = 0xFFFFFFFF;
		uint16_t ratio = clkDiv >> 16;
 800f6ca:	1415      	asrs	r5, r2, #16
 800f6cc:	3501      	adds	r5, #1
 800f6ce:	b2ad      	uxth	r5, r5
		uint32_t errMin = 0xFFFFFFFF;
 800f6d0:	f04f 3cff 	mov.w	ip, #4294967295
	uint32_t errMinRatio = 0;
 800f6d4:	f04f 0800 	mov.w	r8, #0
			if (errVal < errMin) {
				errMin = errVal;
				errMinRatio = ratio;
			}

			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f6d8:	f64f 7eff 	movw	lr, #65535	; 0xffff
			div = clkDiv / ratio;
 800f6dc:	fb92 f6f5 	sdiv	r6, r2, r5
			errVal = clkDiv - (div * ratio);
 800f6e0:	b2b4      	uxth	r4, r6
 800f6e2:	fb05 2414 	mls	r4, r5, r4, r2
			if (errVal < errMin) {
 800f6e6:	4564      	cmp	r4, ip
			ratio++;
 800f6e8:	b2af      	uxth	r7, r5
 800f6ea:	bf3c      	itt	cc
 800f6ec:	46a4      	movcc	ip, r4
				errMinRatio = ratio;
 800f6ee:	46a8      	movcc	r8, r5
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f6f0:	4577      	cmp	r7, lr
 800f6f2:	d02a      	beq.n	800f74a <TIM_Reconfig+0x9e>
 800f6f4:	3501      	adds	r5, #1
		while (errVal != 0) {
 800f6f6:	2c00      	cmp	r4, #0
 800f6f8:	d1f0      	bne.n	800f6dc <TIM_Reconfig+0x30>
			div = clkDiv / ratio;
 800f6fa:	b2b6      	uxth	r6, r6
 800f6fc:	1e75      	subs	r5, r6, #1
 800f6fe:	1e7a      	subs	r2, r7, #1
				ratio = errMinRatio;
				break;
			}
		}

		if (ratio > div) {
 800f700:	42b7      	cmp	r7, r6
 800f702:	b2ad      	uxth	r5, r5
 800f704:	fa1f fc82 	uxth.w	ip, r2
 800f708:	d934      	bls.n	800f774 <TIM_Reconfig+0xc8>
 800f70a:	4662      	mov	r2, ip
 800f70c:	462e      	mov	r6, r5
 800f70e:	46ac      	mov	ip, r5
 800f710:	4615      	mov	r5, r2
		} else {
			result = 0;
		}
	}

	if (realFreq != 0) {
 800f712:	b12b      	cbz	r3, 800f720 <TIM_Reconfig+0x74>
		*realFreq = periphClock / ((prescaler + 1) * (autoReloadReg + 1));
 800f714:	1c6a      	adds	r2, r5, #1
 800f716:	fb0c 2202 	mla	r2, ip, r2, r2
 800f71a:	fbb1 f1f2 	udiv	r1, r1, r2
 800f71e:	6019      	str	r1, [r3, #0]

//	htim_base->Init.Period = autoReloadReg;
//	htim_base->Init.Prescaler = prescaler;
//	HAL_TIM_Base_Init(htim_base);

	htim_base->Instance->ARR = autoReloadReg;
 800f720:	6803      	ldr	r3, [r0, #0]
 800f722:	62dd      	str	r5, [r3, #44]	; 0x2c
	htim_base->Instance->PSC = prescaler;
 800f724:	629e      	str	r6, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800f726:	695a      	ldr	r2, [r3, #20]
 800f728:	f042 0201 	orr.w	r2, r2, #1
 800f72c:	615a      	str	r2, [r3, #20]
	LL_TIM_GenerateEvent_UPDATE(htim_base->Instance);

	return result;
}
 800f72e:	4620      	mov	r0, r4
 800f730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f734:	2600      	movs	r6, #0
		autoReloadReg = clkDiv - 1;
 800f736:	3a01      	subs	r2, #1
 800f738:	b295      	uxth	r5, r2
		result = 0;
 800f73a:	4634      	mov	r4, r6
		prescaler = 0;
 800f73c:	46b4      	mov	ip, r6
 800f73e:	e7e8      	b.n	800f712 <TIM_Reconfig+0x66>
 800f740:	f04f 0c00 	mov.w	ip, #0
 800f744:	4666      	mov	r6, ip
		result = GEN_FREQ_MISMATCH;
 800f746:	246c      	movs	r4, #108	; 0x6c
 800f748:	e7e3      	b.n	800f712 <TIM_Reconfig+0x66>
				div = clkDiv / errMinRatio;
 800f74a:	fbb2 f2f8 	udiv	r2, r2, r8
				ratio = errMinRatio;
 800f74e:	fa1f f888 	uxth.w	r8, r8
				div = clkDiv / errMinRatio;
 800f752:	b292      	uxth	r2, r2
 800f754:	f102 3cff 	add.w	ip, r2, #4294967295
 800f758:	f108 35ff 	add.w	r5, r8, #4294967295
		if (ratio > div) {
 800f75c:	4542      	cmp	r2, r8
 800f75e:	fa1f fc8c 	uxth.w	ip, ip
 800f762:	b2ad      	uxth	r5, r5
 800f764:	d302      	bcc.n	800f76c <TIM_Reconfig+0xc0>
 800f766:	4662      	mov	r2, ip
 800f768:	46ac      	mov	ip, r5
 800f76a:	4615      	mov	r5, r2
 800f76c:	4666      	mov	r6, ip
		if (errVal) {
 800f76e:	b114      	cbz	r4, 800f776 <TIM_Reconfig+0xca>
			result = GEN_FREQ_IS_INACCURATE;
 800f770:	246b      	movs	r4, #107	; 0x6b
 800f772:	e7ce      	b.n	800f712 <TIM_Reconfig+0x66>
 800f774:	4666      	mov	r6, ip
			result = 0;
 800f776:	2400      	movs	r4, #0
 800f778:	e7cb      	b.n	800f712 <TIM_Reconfig+0x66>
 800f77a:	bf00      	nop

0800f77c <TIM_ReconfigPrecise>:

/**
 * @brief  Common Timer reconfiguration function working with double.
 * @retval result: real frequency
 */
double TIM_ReconfigPrecise(TIM_HandleTypeDef* htim_base, uint32_t periphClock, double reqFreq) {
 800f77c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f780:	ec53 2b10 	vmov	r2, r3, d0
 800f784:	b082      	sub	sp, #8
 800f786:	4605      	mov	r5, r0
	uint16_t autoReloadReg;
	uint32_t errMinRatio = 0;
	double realFreq;
	uint8_t result = UNKNOW_ERROR;

	clkDiv = ((2 * periphClock / reqFreq) + 1) / 2; //to minimize rounding error
 800f788:	0048      	lsls	r0, r1, #1
double TIM_ReconfigPrecise(TIM_HandleTypeDef* htim_base, uint32_t periphClock, double reqFreq) {
 800f78a:	e9cd 2300 	strd	r2, r3, [sp]
 800f78e:	460c      	mov	r4, r1
	clkDiv = ((2 * periphClock / reqFreq) + 1) / 2; //to minimize rounding error
 800f790:	f7f0 fe70 	bl	8000474 <__aeabi_ui2d>
 800f794:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f798:	f7f1 f810 	bl	80007bc <__aeabi_ddiv>
 800f79c:	2200      	movs	r2, #0
 800f79e:	4b32      	ldr	r3, [pc, #200]	; (800f868 <TIM_ReconfigPrecise+0xec>)
 800f7a0:	f7f0 fd2c 	bl	80001fc <__adddf3>
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	4b31      	ldr	r3, [pc, #196]	; (800f86c <TIM_ReconfigPrecise+0xf0>)
 800f7a8:	f7f0 fede 	bl	8000568 <__aeabi_dmul>
 800f7ac:	f7f1 f98c 	bl	8000ac8 <__aeabi_d2iz>

	if (clkDiv == 0) { //error
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d04d      	beq.n	800f850 <TIM_ReconfigPrecise+0xd4>
		result = GEN_FREQ_MISMATCH;
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800f7b4:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800f7b8:	db29      	blt.n	800f80e <TIM_ReconfigPrecise+0x92>
		autoReloadReg = clkDiv - 1;
		result = 0;
	} else {	// finding prescaler and autoReload value
		uint32_t errVal = 0xFFFFFFFF;
		uint32_t errMin = 0xFFFFFFFF;
		uint16_t ratio = clkDiv >> 16;
 800f7ba:	1403      	asrs	r3, r0, #16
 800f7bc:	3301      	adds	r3, #1
 800f7be:	b29b      	uxth	r3, r3
		uint32_t errMin = 0xFFFFFFFF;
 800f7c0:	f04f 37ff 	mov.w	r7, #4294967295
	uint32_t errMinRatio = 0;
 800f7c4:	f04f 0e00 	mov.w	lr, #0
			if (errVal < errMin) {
				errMin = errVal;
				errMinRatio = ratio;
			}

			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f7c8:	f64f 7cff 	movw	ip, #65535	; 0xffff
			div = clkDiv / ratio;
 800f7cc:	fb90 f1f3 	sdiv	r1, r0, r3
			errVal = clkDiv - (div * ratio);
 800f7d0:	b28a      	uxth	r2, r1
 800f7d2:	fb03 0212 	mls	r2, r3, r2, r0
			if (errVal < errMin) {
 800f7d6:	42ba      	cmp	r2, r7
			ratio++;
 800f7d8:	b29e      	uxth	r6, r3
 800f7da:	bf3c      	itt	cc
 800f7dc:	4617      	movcc	r7, r2
				errMinRatio = ratio;
 800f7de:	469e      	movcc	lr, r3
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f7e0:	4566      	cmp	r6, ip
 800f7e2:	d03b      	beq.n	800f85c <TIM_ReconfigPrecise+0xe0>
 800f7e4:	3301      	adds	r3, #1
		while (errVal != 0) {
 800f7e6:	2a00      	cmp	r2, #0
 800f7e8:	d1f0      	bne.n	800f7cc <TIM_ReconfigPrecise+0x50>
			div = clkDiv / ratio;
 800f7ea:	b289      	uxth	r1, r1
 800f7ec:	1e70      	subs	r0, r6, #1
 800f7ee:	1e4b      	subs	r3, r1, #1
 800f7f0:	b29b      	uxth	r3, r3
 800f7f2:	b280      	uxth	r0, r0
				ratio = errMinRatio;
				break;
			}
		}

		if (ratio > div) {
 800f7f4:	428e      	cmp	r6, r1
 800f7f6:	f100 0701 	add.w	r7, r0, #1
 800f7fa:	f103 0801 	add.w	r8, r3, #1
 800f7fe:	461a      	mov	r2, r3
 800f800:	d80b      	bhi.n	800f81a <TIM_ReconfigPrecise+0x9e>
 800f802:	4641      	mov	r1, r8
 800f804:	4602      	mov	r2, r0
 800f806:	46b8      	mov	r8, r7
 800f808:	4618      	mov	r0, r3
 800f80a:	460f      	mov	r7, r1
 800f80c:	e005      	b.n	800f81a <TIM_ReconfigPrecise+0x9e>
		autoReloadReg = clkDiv - 1;
 800f80e:	3801      	subs	r0, #1
 800f810:	b280      	uxth	r0, r0
 800f812:	1c47      	adds	r7, r0, #1
 800f814:	2200      	movs	r2, #0
 800f816:	f04f 0801 	mov.w	r8, #1
		}
	}

	realFreq = periphClock / (double)((prescaler + 1) * (autoReloadReg + 1));

	htim_base->Instance->ARR = autoReloadReg;
 800f81a:	682b      	ldr	r3, [r5, #0]
 800f81c:	62d8      	str	r0, [r3, #44]	; 0x2c
	htim_base->Instance->PSC = prescaler;
 800f81e:	629a      	str	r2, [r3, #40]	; 0x28
 800f820:	695a      	ldr	r2, [r3, #20]
 800f822:	f042 0201 	orr.w	r2, r2, #1
 800f826:	615a      	str	r2, [r3, #20]
	realFreq = periphClock / (double)((prescaler + 1) * (autoReloadReg + 1));
 800f828:	4620      	mov	r0, r4
 800f82a:	f7f0 fe23 	bl	8000474 <__aeabi_ui2d>
 800f82e:	4604      	mov	r4, r0
 800f830:	fb07 f008 	mul.w	r0, r7, r8
 800f834:	460d      	mov	r5, r1
 800f836:	f7f0 fe2d 	bl	8000494 <__aeabi_i2d>
 800f83a:	4602      	mov	r2, r0
 800f83c:	460b      	mov	r3, r1
 800f83e:	4620      	mov	r0, r4
 800f840:	4629      	mov	r1, r5
 800f842:	f7f0 ffbb 	bl	80007bc <__aeabi_ddiv>
	LL_TIM_GenerateEvent_UPDATE(htim_base->Instance);

	return realFreq;
}
 800f846:	ec41 0b10 	vmov	d0, r0, r1
 800f84a:	b002      	add	sp, #8
 800f84c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f850:	2200      	movs	r2, #0
 800f852:	f102 0801 	add.w	r8, r2, #1
 800f856:	4610      	mov	r0, r2
 800f858:	4647      	mov	r7, r8
 800f85a:	e7de      	b.n	800f81a <TIM_ReconfigPrecise+0x9e>
				div = clkDiv / errMinRatio;
 800f85c:	fbb0 f0fe 	udiv	r0, r0, lr
				ratio = errMinRatio;
 800f860:	fa1f f68e 	uxth.w	r6, lr
				div = clkDiv / errMinRatio;
 800f864:	b281      	uxth	r1, r0
				break;
 800f866:	e7c1      	b.n	800f7ec <TIM_ReconfigPrecise+0x70>
 800f868:	3ff00000 	.word	0x3ff00000
 800f86c:	3fe00000 	.word	0x3fe00000

0800f870 <MX_TIM4_Init>:
 * @note   Time Interval (TI): used for periodical check whether all the data was already transfered.
 * @param  None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 800f870:	b530      	push	{r4, r5, lr}
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim4.Instance = TIM4;
	if(counter.state == COUNTER_REF){
 800f872:	4c27      	ldr	r4, [pc, #156]	; (800f910 <MX_TIM4_Init+0xa0>)
	htim4.Instance = TIM4;
 800f874:	4b27      	ldr	r3, [pc, #156]	; (800f914 <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800f876:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
	htim4.Instance = TIM4;
 800f87a:	4927      	ldr	r1, [pc, #156]	; (800f918 <MX_TIM4_Init+0xa8>)
 800f87c:	6019      	str	r1, [r3, #0]
	if(counter.state == COUNTER_REF){
 800f87e:	2a04      	cmp	r2, #4
{
 800f880:	b089      	sub	sp, #36	; 0x24
	if(counter.state == COUNTER_REF){
 800f882:	d03d      	beq.n	800f900 <MX_TIM4_Init+0x90>
		/* REF mode - 3.6B samples (60000 * 60000) */
		htim4.Init.Prescaler = 59999;
		htim4.Init.Period = 59999;
	}else if(counter.state == COUNTER_ETR){
 800f884:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800f888:	2a01      	cmp	r2, #1
 800f88a:	d007      	beq.n	800f89c <MX_TIM4_Init+0x2c>
		/* ETR mode - 100 ms gate time by default */
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
	}else if((counter.state == COUNTER_IC) || counter.state == COUNTER_TI){
 800f88c:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800f890:	2a02      	cmp	r2, #2
 800f892:	d003      	beq.n	800f89c <MX_TIM4_Init+0x2c>
 800f894:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800f898:	2a03      	cmp	r2, #3
 800f89a:	d105      	bne.n	800f8a8 <MX_TIM4_Init+0x38>
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800f89c:	f641 411f 	movw	r1, #7199	; 0x1c1f
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800f8a0:	f240 32e7 	movw	r2, #999	; 0x3e7
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800f8a4:	6059      	str	r1, [r3, #4]
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800f8a6:	60da      	str	r2, [r3, #12]
		/* IC mode - 100 ms interrupt event to send data */
		htim4.Init.Prescaler = TIM4_PSC;
		htim4.Init.Period = TIM4_ARR;
	}
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f8a8:	2500      	movs	r5, #0
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&htim4);
 800f8aa:	481a      	ldr	r0, [pc, #104]	; (800f914 <MX_TIM4_Init+0xa4>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f8ac:	609d      	str	r5, [r3, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f8ae:	611d      	str	r5, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f8b0:	619d      	str	r5, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 800f8b2:	f7f9 fb5d 	bl	8008f70 <HAL_TIM_Base_Init>

	if(counter.state == COUNTER_REF){
 800f8b6:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
		sClockSourceConfig.ClockFilter = 0;
	}else{
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
	}
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800f8ba:	4816      	ldr	r0, [pc, #88]	; (800f914 <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800f8bc:	2b04      	cmp	r3, #4
 800f8be:	a908      	add	r1, sp, #32
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800f8c0:	bf0c      	ite	eq
 800f8c2:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f8c6:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800f8ca:	f841 3d10 	str.w	r3, [r1, #-16]!
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800f8ce:	bf04      	itt	eq
 800f8d0:	e9cd 5505 	strdeq	r5, r5, [sp, #20]
		sClockSourceConfig.ClockFilter = 0;
 800f8d4:	9507      	streq	r5, [sp, #28]
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800f8d6:	f7fa fccd 	bl	800a274 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800f8da:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800f8de:	2220      	movs	r2, #32
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800f8e0:	2b02      	cmp	r3, #2
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800f8e2:	9201      	str	r2, [sp, #4]
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800f8e4:	d011      	beq.n	800f90a <MX_TIM4_Init+0x9a>
 800f8e6:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	}else{
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800f8ea:	2b03      	cmp	r3, #3
 800f8ec:	bf0c      	ite	eq
 800f8ee:	2300      	moveq	r3, #0
 800f8f0:	2380      	movne	r3, #128	; 0x80
	}
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800f8f2:	a901      	add	r1, sp, #4
 800f8f4:	4807      	ldr	r0, [pc, #28]	; (800f914 <MX_TIM4_Init+0xa4>)
 800f8f6:	9303      	str	r3, [sp, #12]
 800f8f8:	f7fb ffc6 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
}
 800f8fc:	b009      	add	sp, #36	; 0x24
 800f8fe:	bd30      	pop	{r4, r5, pc}
		htim4.Init.Prescaler = 59999;
 800f900:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800f904:	605a      	str	r2, [r3, #4]
		htim4.Init.Period = 59999;
 800f906:	60da      	str	r2, [r3, #12]
 800f908:	e7ce      	b.n	800f8a8 <MX_TIM4_Init+0x38>
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f90a:	2300      	movs	r3, #0
 800f90c:	e7f1      	b.n	800f8f2 <MX_TIM4_Init+0x82>
 800f90e:	bf00      	nop
 800f910:	20004cc8 	.word	0x20004cc8
 800f914:	2000ea84 	.word	0x2000ea84
 800f918:	40000800 	.word	0x40000800

0800f91c <TIM2_ETRorREF_MspInit>:
 */
void TIM2_ETRorREF_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM2_CLK_ENABLE();
 800f91c:	4b20      	ldr	r3, [pc, #128]	; (800f9a0 <TIM2_ETRorREF_MspInit+0x84>)
{
 800f91e:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f920:	69da      	ldr	r2, [r3, #28]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/* Peripheral DMA init*/

	hdma_tim2_up.Instance = DMA1_Channel2;
 800f922:	4c20      	ldr	r4, [pc, #128]	; (800f9a4 <TIM2_ETRorREF_MspInit+0x88>)
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f924:	f042 0201 	orr.w	r2, r2, #1
 800f928:	61da      	str	r2, [r3, #28]
 800f92a:	69db      	ldr	r3, [r3, #28]
{
 800f92c:	b086      	sub	sp, #24
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f92e:	f003 0301 	and.w	r3, r3, #1
{
 800f932:	4606      	mov	r6, r0
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f934:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f936:	2002      	movs	r0, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f938:	2500      	movs	r5, #0
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f93a:	2301      	movs	r3, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f93c:	2203      	movs	r2, #3
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f93e:	9900      	ldr	r1, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f940:	9002      	str	r0, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f942:	a901      	add	r1, sp, #4
 800f944:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f948:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800f94a:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f94c:	e9cd 5203 	strd	r5, r2, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f950:	f7f7 ff38 	bl	80077c4 <HAL_GPIO_Init>
	hdma_tim2_up.Instance = DMA1_Channel2;
 800f954:	4a14      	ldr	r2, [pc, #80]	; (800f9a8 <TIM2_ETRorREF_MspInit+0x8c>)
 800f956:	6022      	str	r2, [r4, #0]
	hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
	hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
	hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800f958:	f44f 7300 	mov.w	r3, #512	; 0x200
	hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800f95c:	f44f 6100 	mov.w	r1, #2048	; 0x800
	hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 800f960:	2220      	movs	r2, #32
	hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800f962:	6123      	str	r3, [r4, #16]
	hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim2_up);
 800f964:	4620      	mov	r0, r4
	hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
 800f966:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f96a:	e9c4 2306 	strd	r2, r3, [r4, #24]
	hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800f96e:	6161      	str	r1, [r4, #20]
	hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f970:	6065      	str	r5, [r4, #4]
	hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 800f972:	e9c4 5502 	strd	r5, r5, [r4, #8]
	HAL_DMA_Init(&hdma_tim2_up);
 800f976:	f7f7 fc49 	bl	800720c <HAL_DMA_Init>

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800f97a:	6234      	str	r4, [r6, #32]
	HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);
 800f97c:	4629      	mov	r1, r5
 800f97e:	4620      	mov	r0, r4
 800f980:	4a0a      	ldr	r2, [pc, #40]	; (800f9ac <TIM2_ETRorREF_MspInit+0x90>)
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800f982:	6266      	str	r6, [r4, #36]	; 0x24
	HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);
 800f984:	f7f7 fec6 	bl	8007714 <HAL_DMA_RegisterCallback>

	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 9, 0);
 800f988:	462a      	mov	r2, r5
 800f98a:	2109      	movs	r1, #9
 800f98c:	200c      	movs	r0, #12
 800f98e:	f7f7 f9bf 	bl	8006d10 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800f992:	200c      	movs	r0, #12
 800f994:	f7f7 fa02 	bl	8006d9c <HAL_NVIC_EnableIRQ>

	counterEtrRefSetDefault();
 800f998:	f7f4 f8f4 	bl	8003b84 <counterEtrRefSetDefault>
}
 800f99c:	b006      	add	sp, #24
 800f99e:	bd70      	pop	{r4, r5, r6, pc}
 800f9a0:	40021000 	.word	0x40021000
 800f9a4:	2000eac4 	.word	0x2000eac4
 800f9a8:	4002001c 	.word	0x4002001c
 800f9ac:	080036c1 	.word	0x080036c1

0800f9b0 <TIM2_ICorTI_MspInit>:

void TIM2_ICorTI_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM2_CLK_ENABLE();
 800f9b0:	4b2b      	ldr	r3, [pc, #172]	; (800fa60 <TIM2_ICorTI_MspInit+0xb0>)
{
 800f9b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f9b6:	69da      	ldr	r2, [r3, #28]
	/* Peripheral DMA init*/

	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
	hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
	if(counter.state==COUNTER_IC){
 800f9b8:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800fa74 <TIM2_ICorTI_MspInit+0xc4>
	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800f9bc:	4d29      	ldr	r5, [pc, #164]	; (800fa64 <TIM2_ICorTI_MspInit+0xb4>)
	/* Several peripheral DMA handle pointers point to the same DMA handle.
	 Be aware that there is only one channel to perform all the requested DMAs. */
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
	//			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);

	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800f9be:	4c2a      	ldr	r4, [pc, #168]	; (800fa68 <TIM2_ICorTI_MspInit+0xb8>)
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f9c0:	f042 0201 	orr.w	r2, r2, #1
 800f9c4:	61da      	str	r2, [r3, #28]
 800f9c6:	69db      	ldr	r3, [r3, #28]
{
 800f9c8:	b087      	sub	sp, #28
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f9ca:	f003 0301 	and.w	r3, r3, #1
 800f9ce:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9d0:	2600      	movs	r6, #0
{
 800f9d2:	4607      	mov	r7, r0
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f9d4:	f04f 0c02 	mov.w	ip, #2
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f9d8:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800f9da:	2303      	movs	r3, #3
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800f9dc:	2201      	movs	r2, #1
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f9de:	9800      	ldr	r0, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800f9e0:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f9e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9e6:	e9cd c602 	strd	ip, r6, [sp, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f9ea:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800f9ec:	9205      	str	r2, [sp, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f9ee:	f7f7 fee9 	bl	80077c4 <HAL_GPIO_Init>
	if(counter.state==COUNTER_IC){
 800f9f2:	f898 23b8 	ldrb.w	r2, [r8, #952]	; 0x3b8
	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800f9f6:	4b1d      	ldr	r3, [pc, #116]	; (800fa6c <TIM2_ICorTI_MspInit+0xbc>)
 800f9f8:	602b      	str	r3, [r5, #0]
	if(counter.state==COUNTER_IC){
 800f9fa:	2a02      	cmp	r2, #2
		hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 800f9fc:	bf14      	ite	ne
 800f9fe:	4632      	movne	r2, r6
 800fa00:	2280      	moveq	r2, #128	; 0x80
	hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800fa02:	f44f 7b00 	mov.w	fp, #512	; 0x200
	hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800fa06:	f44f 6a00 	mov.w	sl, #2048	; 0x800
	hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800fa0a:	f44f 5900 	mov.w	r9, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800fa0e:	4628      	mov	r0, r5
 800fa10:	60ea      	str	r2, [r5, #12]
	hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fa12:	606e      	str	r6, [r5, #4]
	hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800fa14:	60ae      	str	r6, [r5, #8]
	hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 800fa16:	61ae      	str	r6, [r5, #24]
	hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800fa18:	e9c5 ba04 	strd	fp, sl, [r5, #16]
	hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800fa1c:	f8c5 901c 	str.w	r9, [r5, #28]
	HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800fa20:	f7f7 fbf4 	bl	800720c <HAL_DMA_Init>
	hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
	if(counter.state==COUNTER_IC){
 800fa24:	f898 33b8 	ldrb.w	r3, [r8, #952]	; 0x3b8
	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800fa28:	4a11      	ldr	r2, [pc, #68]	; (800fa70 <TIM2_ICorTI_MspInit+0xc0>)
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800fa2a:	62bd      	str	r5, [r7, #40]	; 0x28
	if(counter.state==COUNTER_IC){
 800fa2c:	2b02      	cmp	r3, #2
		hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
	}else{
		hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 800fa2e:	bf0c      	ite	eq
 800fa30:	2380      	moveq	r3, #128	; 0x80
 800fa32:	4633      	movne	r3, r6
	}
	hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
	hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
	hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
	hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim2_ch1);
 800fa34:	4620      	mov	r0, r4
	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800fa36:	6022      	str	r2, [r4, #0]
 800fa38:	60e3      	str	r3, [r4, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800fa3a:	626f      	str	r7, [r5, #36]	; 0x24
	hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800fa3c:	f8c4 b010 	str.w	fp, [r4, #16]
	hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800fa40:	e9c4 6601 	strd	r6, r6, [r4, #4]
	hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800fa44:	e9c4 a605 	strd	sl, r6, [r4, #20]
	hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800fa48:	f8c4 901c 	str.w	r9, [r4, #28]
	HAL_DMA_Init(&hdma_tim2_ch1);
 800fa4c:	f7f7 fbde 	bl	800720c <HAL_DMA_Init>

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800fa50:	627c      	str	r4, [r7, #36]	; 0x24
 800fa52:	6267      	str	r7, [r4, #36]	; 0x24

	counterIcTiSetDefault();
 800fa54:	f7f4 f8c2 	bl	8003bdc <counterIcTiSetDefault>
}
 800fa58:	b007      	add	sp, #28
 800fa5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa5e:	bf00      	nop
 800fa60:	40021000 	.word	0x40021000
 800fa64:	2000eb08 	.word	0x2000eb08
 800fa68:	2000ea40 	.word	0x2000ea40
 800fa6c:	40020080 	.word	0x40020080
 800fa70:	40020058 	.word	0x40020058
 800fa74:	20004cc8 	.word	0x20004cc8

0800fa78 <TIM4_REForICorTI_MspInit>:

void TIM4_REForICorTI_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM4_CLK_ENABLE();
 800fa78:	4b1b      	ldr	r3, [pc, #108]	; (800fae8 <TIM4_REForICorTI_MspInit+0x70>)

	if(counter.state==COUNTER_REF){
 800fa7a:	491c      	ldr	r1, [pc, #112]	; (800faec <TIM4_REForICorTI_MspInit+0x74>)
	__HAL_RCC_TIM4_CLK_ENABLE();
 800fa7c:	69da      	ldr	r2, [r3, #28]
{
 800fa7e:	b530      	push	{r4, r5, lr}
	__HAL_RCC_TIM4_CLK_ENABLE();
 800fa80:	f042 0204 	orr.w	r2, r2, #4
 800fa84:	61da      	str	r2, [r3, #28]
 800fa86:	69db      	ldr	r3, [r3, #28]
{
 800fa88:	b087      	sub	sp, #28
	__HAL_RCC_TIM4_CLK_ENABLE();
 800fa8a:	f003 0304 	and.w	r3, r3, #4
 800fa8e:	9300      	str	r3, [sp, #0]
 800fa90:	9b00      	ldr	r3, [sp, #0]
	if(counter.state==COUNTER_REF){
 800fa92:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800fa96:	2b04      	cmp	r3, #4
 800fa98:	d013      	beq.n	800fac2 <TIM4_REForICorTI_MspInit+0x4a>
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	}else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800fa9a:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800fa9e:	2b02      	cmp	r3, #2
 800faa0:	d005      	beq.n	800faae <TIM4_REForICorTI_MspInit+0x36>
 800faa2:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800faa6:	2b03      	cmp	r3, #3
 800faa8:	d001      	beq.n	800faae <TIM4_REForICorTI_MspInit+0x36>

		HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
	}
}
 800faaa:	b007      	add	sp, #28
 800faac:	bd30      	pop	{r4, r5, pc}
		HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 800faae:	2200      	movs	r2, #0
 800fab0:	2109      	movs	r1, #9
 800fab2:	201e      	movs	r0, #30
 800fab4:	f7f7 f92c 	bl	8006d10 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800fab8:	201e      	movs	r0, #30
 800faba:	f7f7 f96f 	bl	8006d9c <HAL_NVIC_EnableIRQ>
}
 800fabe:	b007      	add	sp, #28
 800fac0:	bd30      	pop	{r4, r5, pc}
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 800fac2:	f44f 7080 	mov.w	r0, #256	; 0x100
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800fac6:	2203      	movs	r2, #3
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800fac8:	230a      	movs	r3, #10
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 800faca:	9001      	str	r0, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800facc:	2502      	movs	r5, #2
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800face:	2400      	movs	r4, #0
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fad0:	a901      	add	r1, sp, #4
 800fad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fad6:	e9cd 5402 	strd	r5, r4, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800fada:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fade:	f7f7 fe71 	bl	80077c4 <HAL_GPIO_Init>
}
 800fae2:	b007      	add	sp, #28
 800fae4:	bd30      	pop	{r4, r5, pc}
 800fae6:	bf00      	nop
 800fae8:	40021000 	.word	0x40021000
 800faec:	20004cc8 	.word	0x20004cc8

0800faf0 <TIM2_CNT_MspDeinit>:

void TIM2_CNT_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM2_CLK_DISABLE();
 800faf0:	491e      	ldr	r1, [pc, #120]	; (800fb6c <TIM2_CNT_MspDeinit+0x7c>)

	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800faf2:	4a1f      	ldr	r2, [pc, #124]	; (800fb70 <TIM2_CNT_MspDeinit+0x80>)
	__HAL_RCC_TIM2_CLK_DISABLE();
 800faf4:	69cb      	ldr	r3, [r1, #28]
 800faf6:	f023 0301 	bic.w	r3, r3, #1
{
 800fafa:	b510      	push	{r4, lr}
	__HAL_RCC_TIM2_CLK_DISABLE();
 800fafc:	61cb      	str	r3, [r1, #28]
	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800fafe:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fb02:	2b01      	cmp	r3, #1
{
 800fb04:	4604      	mov	r4, r0
	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800fb06:	d021      	beq.n	800fb4c <TIM2_CNT_MspDeinit+0x5c>
 800fb08:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fb0c:	2b04      	cmp	r3, #4
 800fb0e:	d01d      	beq.n	800fb4c <TIM2_CNT_MspDeinit+0x5c>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);		/* TIM2 GPIO Configuration PA0 -> TIM2_ETR */
		HAL_NVIC_DisableIRQ(DMA1_Channel2_IRQn);
		HAL_DMA_UnRegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);

	}else if(counter.state==COUNTER_IC||counter.state == COUNTER_TI){
 800fb10:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fb14:	2b02      	cmp	r3, #2
 800fb16:	d00d      	beq.n	800fb34 <TIM2_CNT_MspDeinit+0x44>
 800fb18:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fb1c:	2b03      	cmp	r3, #3
 800fb1e:	d009      	beq.n	800fb34 <TIM2_CNT_MspDeinit+0x44>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
	}

	__HAL_RCC_TIM2_FORCE_RESET();
 800fb20:	4b12      	ldr	r3, [pc, #72]	; (800fb6c <TIM2_CNT_MspDeinit+0x7c>)
 800fb22:	691a      	ldr	r2, [r3, #16]
 800fb24:	f042 0201 	orr.w	r2, r2, #1
 800fb28:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM2_RELEASE_RESET();
 800fb2a:	691a      	ldr	r2, [r3, #16]
 800fb2c:	f022 0201 	bic.w	r2, r2, #1
 800fb30:	611a      	str	r2, [r3, #16]
}
 800fb32:	bd10      	pop	{r4, pc}
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800fb34:	2103      	movs	r1, #3
 800fb36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fb3a:	f7f7 fff1 	bl	8007b20 <HAL_GPIO_DeInit>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 800fb3e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800fb40:	f7f7 fc32 	bl	80073a8 <HAL_DMA_DeInit>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 800fb44:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fb46:	f7f7 fc2f 	bl	80073a8 <HAL_DMA_DeInit>
 800fb4a:	e7e9      	b.n	800fb20 <TIM2_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);		/* TIM2 GPIO Configuration PA0 -> TIM2_ETR */
 800fb4c:	2101      	movs	r1, #1
 800fb4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fb52:	f7f7 ffe5 	bl	8007b20 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(DMA1_Channel2_IRQn);
 800fb56:	200c      	movs	r0, #12
 800fb58:	f7f7 f934 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
		HAL_DMA_UnRegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID);
 800fb5c:	2100      	movs	r1, #0
 800fb5e:	4805      	ldr	r0, [pc, #20]	; (800fb74 <TIM2_CNT_MspDeinit+0x84>)
 800fb60:	f7f7 fe02 	bl	8007768 <HAL_DMA_UnRegisterCallback>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800fb64:	6a20      	ldr	r0, [r4, #32]
 800fb66:	f7f7 fc1f 	bl	80073a8 <HAL_DMA_DeInit>
 800fb6a:	e7d9      	b.n	800fb20 <TIM2_CNT_MspDeinit+0x30>
 800fb6c:	40021000 	.word	0x40021000
 800fb70:	20004cc8 	.word	0x20004cc8
 800fb74:	2000eac4 	.word	0x2000eac4

0800fb78 <TIM4_CNT_MspDeinit>:

void TIM4_CNT_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM4_CLK_DISABLE();
 800fb78:	4918      	ldr	r1, [pc, #96]	; (800fbdc <TIM4_CNT_MspDeinit+0x64>)

	if(counter.state==COUNTER_REF){
 800fb7a:	4a19      	ldr	r2, [pc, #100]	; (800fbe0 <TIM4_CNT_MspDeinit+0x68>)
{
 800fb7c:	b508      	push	{r3, lr}
	__HAL_RCC_TIM4_CLK_DISABLE();
 800fb7e:	69cb      	ldr	r3, [r1, #28]
 800fb80:	f023 0304 	bic.w	r3, r3, #4
 800fb84:	61cb      	str	r3, [r1, #28]
	if(counter.state==COUNTER_REF){
 800fb86:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fb8a:	2b04      	cmp	r3, #4
 800fb8c:	d01a      	beq.n	800fbc4 <TIM4_CNT_MspDeinit+0x4c>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);

	} else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800fb8e:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fb92:	2b02      	cmp	r3, #2
 800fb94:	d012      	beq.n	800fbbc <TIM4_CNT_MspDeinit+0x44>
 800fb96:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fb9a:	2b03      	cmp	r3, #3
 800fb9c:	d00e      	beq.n	800fbbc <TIM4_CNT_MspDeinit+0x44>
		HAL_NVIC_DisableIRQ(TIM4_IRQn);

	}	else if(counter.state==COUNTER_ETR){
 800fb9e:	f892 13b8 	ldrb.w	r1, [r2, #952]	; 0x3b8
 800fba2:	b2c9      	uxtb	r1, r1
 800fba4:	2901      	cmp	r1, #1
 800fba6:	d014      	beq.n	800fbd2 <TIM4_CNT_MspDeinit+0x5a>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
	}

	__HAL_RCC_TIM4_FORCE_RESET();
 800fba8:	4b0c      	ldr	r3, [pc, #48]	; (800fbdc <TIM4_CNT_MspDeinit+0x64>)
 800fbaa:	691a      	ldr	r2, [r3, #16]
 800fbac:	f042 0204 	orr.w	r2, r2, #4
 800fbb0:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 800fbb2:	691a      	ldr	r2, [r3, #16]
 800fbb4:	f022 0204 	bic.w	r2, r2, #4
 800fbb8:	611a      	str	r2, [r3, #16]
}
 800fbba:	bd08      	pop	{r3, pc}
		HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800fbbc:	201e      	movs	r0, #30
 800fbbe:	f7f7 f901 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
 800fbc2:	e7f1      	b.n	800fba8 <TIM4_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 800fbc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fbc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fbcc:	f7f7 ffa8 	bl	8007b20 <HAL_GPIO_DeInit>
 800fbd0:	e7ea      	b.n	800fba8 <TIM4_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 800fbd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fbd6:	f7f7 ffa3 	bl	8007b20 <HAL_GPIO_DeInit>
 800fbda:	e7e5      	b.n	800fba8 <TIM4_CNT_MspDeinit+0x30>
 800fbdc:	40021000 	.word	0x40021000
 800fbe0:	20004cc8 	.word	0x20004cc8

0800fbe4 <COUNTER_PeriodElapsedCallback>:
 * @params htim:	TIM handler
 * @retval None
 */
void COUNTER_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fbe4:	6803      	ldr	r3, [r0, #0]
 800fbe6:	691a      	ldr	r2, [r3, #16]
 800fbe8:	07d1      	lsls	r1, r2, #31
 800fbea:	d502      	bpl.n	800fbf2 <COUNTER_PeriodElapsedCallback+0xe>
	{
		if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800fbec:	68da      	ldr	r2, [r3, #12]
 800fbee:	07d2      	lsls	r2, r2, #31
 800fbf0:	d400      	bmi.n	800fbf4 <COUNTER_PeriodElapsedCallback+0x10>
		{
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
			counterPeriodElapsedCallback(htim);
		}
	}
}
 800fbf2:	4770      	bx	lr
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fbf4:	f06f 0201 	mvn.w	r2, #1
 800fbf8:	611a      	str	r2, [r3, #16]
			counterPeriodElapsedCallback(htim);
 800fbfa:	f7f3 bebd 	b.w	8003978 <counterPeriodElapsedCallback>
 800fbfe:	bf00      	nop

0800fc00 <TIM_counter_etr_init>:
 * @params None
 * @retval None
 */
void TIM_counter_etr_init(void){
	/* Initialized as a first mode */
	__HAL_RCC_TIM2_FORCE_RESET();
 800fc00:	4b32      	ldr	r3, [pc, #200]	; (800fccc <TIM_counter_etr_init+0xcc>)
 800fc02:	691a      	ldr	r2, [r3, #16]
 800fc04:	f042 0201 	orr.w	r2, r2, #1
void TIM_counter_etr_init(void){
 800fc08:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM2_FORCE_RESET();
 800fc0a:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM2_RELEASE_RESET();
 800fc0c:	691a      	ldr	r2, [r3, #16]
 800fc0e:	f022 0201 	bic.w	r2, r2, #1
 800fc12:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_FORCE_RESET();
 800fc14:	691a      	ldr	r2, [r3, #16]
 800fc16:	f042 0204 	orr.w	r2, r2, #4
 800fc1a:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 800fc1c:	691a      	ldr	r2, [r3, #16]
 800fc1e:	f022 0204 	bic.w	r2, r2, #4
 800fc22:	611a      	str	r2, [r3, #16]
 * @note		HAL function for overclocking TIM2 does not work.
 * @params None
 * @retval None
 */
void TIM_doubleClockVal(void){
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fc24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc26:	01db      	lsls	r3, r3, #7
void TIM_counter_etr_init(void){
 800fc28:	b08c      	sub	sp, #48	; 0x30
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fc2a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fc2e:	d445      	bmi.n	800fcbc <TIM_counter_etr_init+0xbc>
	}	else {
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fc30:	f7f8 ffa6 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fc34:	4e26      	ldr	r6, [pc, #152]	; (800fcd0 <TIM_counter_etr_init+0xd0>)
 800fc36:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800fc3a:	4c26      	ldr	r4, [pc, #152]	; (800fcd4 <TIM_counter_etr_init+0xd4>)
	MX_TIM4_Init();
 800fc3c:	f7ff fe18 	bl	800f870 <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800fc40:	2500      	movs	r5, #0
	htim2.Instance = TIM2;
 800fc42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fc46:	f04f 33ff 	mov.w	r3, #4294967295
	HAL_TIM_Base_Init(&htim2);
 800fc4a:	4620      	mov	r0, r4
	htim2.Instance = TIM2;
 800fc4c:	6022      	str	r2, [r4, #0]
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fc4e:	60e3      	str	r3, [r4, #12]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fc50:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fc54:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800fc56:	61a5      	str	r5, [r4, #24]
	HAL_TIM_Base_Init(&htim2);
 800fc58:	f7f9 f98a 	bl	8008f70 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fc5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fc60:	a903      	add	r1, sp, #12
 800fc62:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fc64:	9303      	str	r3, [sp, #12]
	sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800fc66:	e9cd 5504 	strd	r5, r5, [sp, #16]
	sClockSourceConfig.ClockFilter = 0;
 800fc6a:	9506      	str	r5, [sp, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fc6c:	f7fa fb02 	bl	800a274 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800fc70:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fc74:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fc76:	a907      	add	r1, sp, #28
 800fc78:	4620      	mov	r0, r4
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800fc7a:	9207      	str	r2, [sp, #28]
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fc7c:	9308      	str	r3, [sp, #32]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800fc7e:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fc82:	f7fa fdc3 	bl	800a80c <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fc86:	4669      	mov	r1, sp
 800fc88:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fc8a:	9500      	str	r5, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fc8c:	9502      	str	r5, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fc8e:	f7fb fdfb 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);
 800fc92:	6823      	ldr	r3, [r4, #0]
 800fc94:	68da      	ldr	r2, [r3, #12]
 800fc96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fc9a:	60da      	str	r2, [r3, #12]
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 800fc9c:	699a      	ldr	r2, [r3, #24]
 800fc9e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800fca2:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S;     /* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC */
 800fca4:	699a      	ldr	r2, [r3, #24]
 800fca6:	f042 0203 	orr.w	r2, r2, #3
 800fcaa:	619a      	str	r2, [r3, #24]
	counter.tim4PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 800fcac:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800fcb0:	f7f8 ff66 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fcb4:	f8c6 03bc 	str.w	r0, [r6, #956]	; 0x3bc
}
 800fcb8:	b00c      	add	sp, #48	; 0x30
 800fcba:	bd70      	pop	{r4, r5, r6, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fcbc:	f7f8 ff60 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fcc0:	4e03      	ldr	r6, [pc, #12]	; (800fcd0 <TIM_counter_etr_init+0xd0>)
 800fcc2:	0040      	lsls	r0, r0, #1
 800fcc4:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
 800fcc8:	e7b7      	b.n	800fc3a <TIM_counter_etr_init+0x3a>
 800fcca:	bf00      	nop
 800fccc:	40021000 	.word	0x40021000
 800fcd0:	20004cc8 	.word	0x20004cc8
 800fcd4:	2000eb4c 	.word	0x2000eb4c

0800fcd8 <TIM_counter_ref_init>:
void TIM_counter_ref_init(void){
 800fcd8:	b530      	push	{r4, r5, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fcda:	4b27      	ldr	r3, [pc, #156]	; (800fd78 <TIM_counter_ref_init+0xa0>)
 800fcdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fcde:	01db      	lsls	r3, r3, #7
void TIM_counter_ref_init(void){
 800fce0:	b08d      	sub	sp, #52	; 0x34
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fce2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fce6:	d43f      	bmi.n	800fd68 <TIM_counter_ref_init+0x90>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fce8:	f7f8 ff4a 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fcec:	4b23      	ldr	r3, [pc, #140]	; (800fd7c <TIM_counter_ref_init+0xa4>)
 800fcee:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800fcf2:	4c23      	ldr	r4, [pc, #140]	; (800fd80 <TIM_counter_ref_init+0xa8>)
	MX_TIM4_Init();
 800fcf4:	f7ff fdbc 	bl	800f870 <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800fcf8:	2500      	movs	r5, #0
	htim2.Instance = TIM2;
 800fcfa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fcfe:	f04f 33ff 	mov.w	r3, #4294967295
	HAL_TIM_Base_Init(&htim2);
 800fd02:	4620      	mov	r0, r4
	htim2.Instance = TIM2;
 800fd04:	6022      	str	r2, [r4, #0]
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fd06:	60e3      	str	r3, [r4, #12]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fd08:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fd0c:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800fd0e:	61a5      	str	r5, [r4, #24]
	HAL_TIM_Base_Init(&htim2);
 800fd10:	f7f9 f92e 	bl	8008f70 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fd14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fd18:	a903      	add	r1, sp, #12
 800fd1a:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fd1c:	9303      	str	r3, [sp, #12]
	sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800fd1e:	e9cd 5504 	strd	r5, r5, [sp, #16]
	sClockSourceConfig.ClockFilter = 0;
 800fd22:	9506      	str	r5, [sp, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fd24:	f7fa faa6 	bl	800a274 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800fd28:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fd2c:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fd2e:	a907      	add	r1, sp, #28
 800fd30:	4620      	mov	r0, r4
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fd32:	e9cd 2307 	strd	r2, r3, [sp, #28]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800fd36:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fd3a:	f7fa fd67 	bl	800a80c <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fd3e:	4620      	mov	r0, r4
 800fd40:	4669      	mov	r1, sp
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fd42:	9500      	str	r5, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fd44:	9502      	str	r5, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fd46:	f7fb fd9f 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);
 800fd4a:	6823      	ldr	r3, [r4, #0]
 800fd4c:	68da      	ldr	r2, [r3, #12]
 800fd4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fd52:	60da      	str	r2, [r3, #12]
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 800fd54:	699a      	ldr	r2, [r3, #24]
 800fd56:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800fd5a:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S;     /* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC */
 800fd5c:	699a      	ldr	r2, [r3, #24]
 800fd5e:	f042 0203 	orr.w	r2, r2, #3
 800fd62:	619a      	str	r2, [r3, #24]
}
 800fd64:	b00d      	add	sp, #52	; 0x34
 800fd66:	bd30      	pop	{r4, r5, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fd68:	f7f8 ff0a 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fd6c:	4b03      	ldr	r3, [pc, #12]	; (800fd7c <TIM_counter_ref_init+0xa4>)
 800fd6e:	0040      	lsls	r0, r0, #1
 800fd70:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
 800fd74:	e7bd      	b.n	800fcf2 <TIM_counter_ref_init+0x1a>
 800fd76:	bf00      	nop
 800fd78:	40021000 	.word	0x40021000
 800fd7c:	20004cc8 	.word	0x20004cc8
 800fd80:	2000eb4c 	.word	0x2000eb4c

0800fd84 <TIM_counter_ic_init>:
void TIM_counter_ic_init(void){
 800fd84:	b530      	push	{r4, r5, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fd86:	4b2d      	ldr	r3, [pc, #180]	; (800fe3c <TIM_counter_ic_init+0xb8>)
 800fd88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd8a:	01db      	lsls	r3, r3, #7
void TIM_counter_ic_init(void){
 800fd8c:	b08d      	sub	sp, #52	; 0x34
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fd8e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fd92:	d44b      	bmi.n	800fe2c <TIM_counter_ic_init+0xa8>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fd94:	f7f8 fef4 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fd98:	4b29      	ldr	r3, [pc, #164]	; (800fe40 <TIM_counter_ic_init+0xbc>)
 800fd9a:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800fd9e:	4c29      	ldr	r4, [pc, #164]	; (800fe44 <TIM_counter_ic_init+0xc0>)
	MX_TIM4_Init();
 800fda0:	f7ff fd66 	bl	800f870 <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800fda4:	2500      	movs	r5, #0
	htim2.Init.Period = 0xFFFFFFFF;
 800fda6:	f04f 32ff 	mov.w	r2, #4294967295
	htim2.Instance = TIM2;
 800fdaa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fdae:	2380      	movs	r3, #128	; 0x80
	HAL_TIM_Base_Init(&htim2);
 800fdb0:	4620      	mov	r0, r4
	htim2.Init.Period = 0xFFFFFFFF;
 800fdb2:	60e2      	str	r2, [r4, #12]
	htim2.Instance = TIM2;
 800fdb4:	6021      	str	r1, [r4, #0]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fdb6:	61a3      	str	r3, [r4, #24]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fdb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fdbc:	6125      	str	r5, [r4, #16]
	HAL_TIM_Base_Init(&htim2);
 800fdbe:	f7f9 f8d7 	bl	8008f70 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800fdc2:	a90c      	add	r1, sp, #48	; 0x30
 800fdc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800fdc8:	f841 3d20 	str.w	r3, [r1, #-32]!
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fdcc:	4620      	mov	r0, r4
 800fdce:	f7fa fa51 	bl	800a274 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim2);
 800fdd2:	4620      	mov	r0, r4
 800fdd4:	f7f9 fec4 	bl	8009b60 <HAL_TIM_IC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fdd8:	a901      	add	r1, sp, #4
 800fdda:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fddc:	9501      	str	r5, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fdde:	9503      	str	r5, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fde0:	f7fb fd52 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800fde4:	2301      	movs	r3, #1
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800fde6:	462a      	mov	r2, r5
 800fde8:	a908      	add	r1, sp, #32
 800fdea:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800fdec:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800fdee:	9508      	str	r5, [sp, #32]
	sConfigIC.ICFilter = 0;
 800fdf0:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800fdf4:	f7fa f8c6 	bl	8009f84 <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800fdf8:	a908      	add	r1, sp, #32
 800fdfa:	4620      	mov	r0, r4
 800fdfc:	2204      	movs	r2, #4
 800fdfe:	f7fa f8c1 	bl	8009f84 <HAL_TIM_IC_ConfigChannel>
	htim2.Instance->CCMR1 |= (TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0);
 800fe02:	6823      	ldr	r3, [r4, #0]
 800fe04:	699a      	ldr	r2, [r3, #24]
 800fe06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fe0a:	f042 0201 	orr.w	r2, r2, #1
 800fe0e:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 800fe10:	6a1a      	ldr	r2, [r3, #32]
 800fe12:	f042 0211 	orr.w	r2, r2, #17
 800fe16:	621a      	str	r2, [r3, #32]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1); /* Capture/Compare 1 DMA request */
 800fe18:	68da      	ldr	r2, [r3, #12]
 800fe1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fe1e:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2); /* Capture/Compare 1 DMA request */
 800fe20:	68da      	ldr	r2, [r3, #12]
 800fe22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fe26:	60da      	str	r2, [r3, #12]
}
 800fe28:	b00d      	add	sp, #52	; 0x34
 800fe2a:	bd30      	pop	{r4, r5, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fe2c:	f7f8 fea8 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fe30:	4b03      	ldr	r3, [pc, #12]	; (800fe40 <TIM_counter_ic_init+0xbc>)
 800fe32:	0040      	lsls	r0, r0, #1
 800fe34:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
 800fe38:	e7b1      	b.n	800fd9e <TIM_counter_ic_init+0x1a>
 800fe3a:	bf00      	nop
 800fe3c:	40021000 	.word	0x40021000
 800fe40:	20004cc8 	.word	0x20004cc8
 800fe44:	2000eb4c 	.word	0x2000eb4c

0800fe48 <TIM_counter_ti_init>:
void TIM_counter_ti_init(void){
 800fe48:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fe4a:	4b69      	ldr	r3, [pc, #420]	; (800fff0 <TIM_counter_ti_init+0x1a8>)
 800fe4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe4e:	01db      	lsls	r3, r3, #7
void TIM_counter_ti_init(void){
 800fe50:	b08d      	sub	sp, #52	; 0x34
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fe52:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fe56:	f100 80bd 	bmi.w	800ffd4 <TIM_counter_ti_init+0x18c>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fe5a:	f7f8 fe91 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800fe5e:	4e65      	ldr	r6, [pc, #404]	; (800fff4 <TIM_counter_ti_init+0x1ac>)
 800fe60:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
	if(counter.state == COUNTER_REF){
 800fe64:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
	htim4.Instance = TIM4;
 800fe68:	4b63      	ldr	r3, [pc, #396]	; (800fff8 <TIM_counter_ti_init+0x1b0>)
 800fe6a:	4964      	ldr	r1, [pc, #400]	; (800fffc <TIM_counter_ti_init+0x1b4>)
 800fe6c:	6019      	str	r1, [r3, #0]
	if(counter.state == COUNTER_REF){
 800fe6e:	2a04      	cmp	r2, #4
 800fe70:	f000 80b7 	beq.w	800ffe2 <TIM_counter_ti_init+0x19a>
	}else if(counter.state == COUNTER_ETR){
 800fe74:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
 800fe78:	2a01      	cmp	r2, #1
 800fe7a:	d007      	beq.n	800fe8c <TIM_counter_ti_init+0x44>
	}else if((counter.state == COUNTER_IC) || counter.state == COUNTER_TI){
 800fe7c:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
 800fe80:	2a02      	cmp	r2, #2
 800fe82:	d003      	beq.n	800fe8c <TIM_counter_ti_init+0x44>
 800fe84:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
 800fe88:	2a03      	cmp	r2, #3
 800fe8a:	d105      	bne.n	800fe98 <TIM_counter_ti_init+0x50>
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800fe8c:	f641 411f 	movw	r1, #7199	; 0x1c1f
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800fe90:	f240 32e7 	movw	r2, #999	; 0x3e7
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800fe94:	6059      	str	r1, [r3, #4]
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800fe96:	60da      	str	r2, [r3, #12]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fe98:	2400      	movs	r4, #0
	HAL_TIM_Base_Init(&htim4);
 800fe9a:	4857      	ldr	r0, [pc, #348]	; (800fff8 <TIM_counter_ti_init+0x1b0>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fe9c:	609c      	str	r4, [r3, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fe9e:	611c      	str	r4, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800fea0:	619c      	str	r4, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 800fea2:	f7f9 f865 	bl	8008f70 <HAL_TIM_Base_Init>
	if(counter.state == COUNTER_REF){
 800fea6:	f896 33b8 	ldrb.w	r3, [r6, #952]	; 0x3b8
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800feaa:	4853      	ldr	r0, [pc, #332]	; (800fff8 <TIM_counter_ti_init+0x1b0>)
	if(counter.state == COUNTER_REF){
 800feac:	2b04      	cmp	r3, #4
 800feae:	af0c      	add	r7, sp, #48	; 0x30
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800feb0:	bf0c      	ite	eq
 800feb2:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800feb6:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800feba:	f847 3d10 	str.w	r3, [r7, #-16]!
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800febe:	4639      	mov	r1, r7
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800fec0:	bf04      	itt	eq
 800fec2:	e9cd 4409 	strdeq	r4, r4, [sp, #36]	; 0x24
		sClockSourceConfig.ClockFilter = 0;
 800fec6:	940b      	streq	r4, [sp, #44]	; 0x2c
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800fec8:	f7fa f9d4 	bl	800a274 <HAL_TIM_ConfigClockSource>
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800fecc:	f896 33b8 	ldrb.w	r3, [r6, #952]	; 0x3b8
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800fed0:	2220      	movs	r2, #32
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800fed2:	2b02      	cmp	r3, #2
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800fed4:	9204      	str	r2, [sp, #16]
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800fed6:	f000 8089 	beq.w	800ffec <TIM_counter_ti_init+0x1a4>
 800feda:	f896 33b8 	ldrb.w	r3, [r6, #952]	; 0x3b8
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800fede:	2b03      	cmp	r3, #3
 800fee0:	bf0c      	ite	eq
 800fee2:	2300      	moveq	r3, #0
 800fee4:	2380      	movne	r3, #128	; 0x80
	htim2.Instance = TIM2;
 800fee6:	4c46      	ldr	r4, [pc, #280]	; (8010000 <TIM_counter_ti_init+0x1b8>)
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800fee8:	4843      	ldr	r0, [pc, #268]	; (800fff8 <TIM_counter_ti_init+0x1b0>)
 800feea:	9306      	str	r3, [sp, #24]
 800feec:	a904      	add	r1, sp, #16
 800feee:	f7fb fccb 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	htim2.Init.Prescaler = 0;
 800fef2:	2500      	movs	r5, #0
	htim2.Init.Period = 0xFFFFFFFF;
 800fef4:	f04f 32ff 	mov.w	r2, #4294967295
	htim2.Instance = TIM2;
 800fef8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fefc:	2380      	movs	r3, #128	; 0x80
	HAL_TIM_Base_Init(&htim2);
 800fefe:	4620      	mov	r0, r4
	htim2.Init.Period = 0xFFFFFFFF;
 800ff00:	60e2      	str	r2, [r4, #12]
	htim2.Instance = TIM2;
 800ff02:	6021      	str	r1, [r4, #0]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800ff04:	61a3      	str	r3, [r4, #24]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ff06:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ff0a:	6125      	str	r5, [r4, #16]
	HAL_TIM_Base_Init(&htim2);
 800ff0c:	f7f9 f830 	bl	8008f70 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ff10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800ff14:	a904      	add	r1, sp, #16
 800ff16:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ff18:	9304      	str	r3, [sp, #16]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800ff1a:	f7fa f9ab 	bl	800a274 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim2);
 800ff1e:	4620      	mov	r0, r4
 800ff20:	f7f9 fe1e 	bl	8009b60 <HAL_TIM_IC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800ff24:	a901      	add	r1, sp, #4
 800ff26:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ff28:	9501      	str	r5, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ff2a:	9503      	str	r5, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800ff2c:	f7fb fcac 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800ff30:	2301      	movs	r3, #1
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800ff32:	462a      	mov	r2, r5
 800ff34:	4639      	mov	r1, r7
 800ff36:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800ff38:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800ff3a:	9508      	str	r5, [sp, #32]
	sConfigIC.ICFilter = 0;
 800ff3c:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800ff40:	f7fa f820 	bl	8009f84 <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800ff44:	4639      	mov	r1, r7
 800ff46:	4620      	mov	r0, r4
 800ff48:	2204      	movs	r2, #4
 800ff4a:	f7fa f81b 	bl	8009f84 <HAL_TIM_IC_ConfigChannel>
	htim2.Instance->CCMR1 |= (TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0);
 800ff4e:	6823      	ldr	r3, [r4, #0]
void TIM_TI_Init(void)
{
	/* Do not run timer after initialization, wait for start command */
	htim2.Instance->CR1 &= ~TIM_CR1_CEN;
	/* Disable time elapse interrupt */
	HAL_TIM_Base_Stop_IT(&htim4);
 800ff50:	4829      	ldr	r0, [pc, #164]	; (800fff8 <TIM_counter_ti_init+0x1b0>)
	htim2.Instance->CCMR1 |= (TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0);
 800ff52:	699a      	ldr	r2, [r3, #24]
 800ff54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ff58:	f042 0201 	orr.w	r2, r2, #1
 800ff5c:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 800ff5e:	6a1a      	ldr	r2, [r3, #32]
 800ff60:	f042 0211 	orr.w	r2, r2, #17
 800ff64:	621a      	str	r2, [r3, #32]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1); /* Capture/Compare 1 DMA request */
 800ff66:	68da      	ldr	r2, [r3, #12]
 800ff68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ff6c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2); /* Capture/Compare 1 DMA request */
 800ff6e:	68da      	ldr	r2, [r3, #12]
 800ff70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ff74:	60da      	str	r2, [r3, #12]
	htim2.Instance->CR1 &= ~TIM_CR1_CEN;
 800ff76:	681a      	ldr	r2, [r3, #0]
 800ff78:	f022 0201 	bic.w	r2, r2, #1
 800ff7c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim4);
 800ff7e:	f7f9 fa0f 	bl	80093a0 <HAL_TIM_Base_Stop_IT>
	/* Disable capturing */
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 800ff82:	6823      	ldr	r3, [r4, #0]
 800ff84:	6a1a      	ldr	r2, [r3, #32]
 800ff86:	f022 0201 	bic.w	r2, r2, #1
 800ff8a:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 800ff8c:	6a1a      	ldr	r2, [r3, #32]
 800ff8e:	f022 0210 	bic.w	r2, r2, #16
 800ff92:	621a      	str	r2, [r3, #32]
	/* Set IC1 prescaler to 1 */
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800ff94:	699a      	ldr	r2, [r3, #24]
 800ff96:	f022 020c 	bic.w	r2, r2, #12
 800ff9a:	619a      	str	r2, [r3, #24]
	/* Set IC2 prescaler to 1 */
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800ff9c:	699a      	ldr	r2, [r3, #24]
 800ff9e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800ffa2:	619a      	str	r2, [r3, #24]
	/* Select the valid trigger input TI1FP1 */
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 800ffa4:	689a      	ldr	r2, [r3, #8]
 800ffa6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ffaa:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 800ffac:	689a      	ldr	r2, [r3, #8]
 800ffae:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800ffb2:	609a      	str	r2, [r3, #8]
	/* Configure the slave mode controller in Combined reset + trigger mode */
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 800ffb4:	689a      	ldr	r2, [r3, #8]
 800ffb6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ffba:	f022 0207 	bic.w	r2, r2, #7
 800ffbe:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 800ffc0:	689a      	ldr	r2, [r3, #8]
 800ffc2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800ffc6:	609a      	str	r2, [r3, #8]

	/* The very first number transfered by DMA on first event (timer triggered)
		 is random number -> throw away */
	counter.bin = BIN0;
 800ffc8:	f886 53cd 	strb.w	r5, [r6, #973]	; 0x3cd
	/* AB event sequence first */
	counter.abba = BIN0;
 800ffcc:	f886 53ce 	strb.w	r5, [r6, #974]	; 0x3ce
}
 800ffd0:	b00d      	add	sp, #52	; 0x34
 800ffd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800ffd4:	f7f8 fdd4 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 800ffd8:	4e06      	ldr	r6, [pc, #24]	; (800fff4 <TIM_counter_ti_init+0x1ac>)
 800ffda:	0040      	lsls	r0, r0, #1
 800ffdc:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
 800ffe0:	e740      	b.n	800fe64 <TIM_counter_ti_init+0x1c>
		htim4.Init.Prescaler = 59999;
 800ffe2:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800ffe6:	605a      	str	r2, [r3, #4]
		htim4.Init.Period = 59999;
 800ffe8:	60da      	str	r2, [r3, #12]
 800ffea:	e755      	b.n	800fe98 <TIM_counter_ti_init+0x50>
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ffec:	2300      	movs	r3, #0
 800ffee:	e77a      	b.n	800fee6 <TIM_counter_ti_init+0x9e>
 800fff0:	40021000 	.word	0x40021000
 800fff4:	20004cc8 	.word	0x20004cc8
 800fff8:	2000ea84 	.word	0x2000ea84
 800fffc:	40000800 	.word	0x40000800
 8010000:	2000eb4c 	.word	0x2000eb4c

08010004 <TIM_etr_deinit>:
void TIM_etr_deinit(void){
 8010004:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim2);
 8010006:	4804      	ldr	r0, [pc, #16]	; (8010018 <TIM_etr_deinit+0x14>)
 8010008:	f7f9 f8a8 	bl	800915c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);
 801000c:	4803      	ldr	r0, [pc, #12]	; (801001c <TIM_etr_deinit+0x18>)
}
 801000e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_DeInit(&htim4);
 8010012:	f7f9 b8a3 	b.w	800915c <HAL_TIM_Base_DeInit>
 8010016:	bf00      	nop
 8010018:	2000eb4c 	.word	0x2000eb4c
 801001c:	2000ea84 	.word	0x2000ea84

08010020 <TIM_ref_deinit>:
 8010020:	b508      	push	{r3, lr}
 8010022:	4804      	ldr	r0, [pc, #16]	; (8010034 <TIM_ref_deinit+0x14>)
 8010024:	f7f9 f89a 	bl	800915c <HAL_TIM_Base_DeInit>
 8010028:	4803      	ldr	r0, [pc, #12]	; (8010038 <TIM_ref_deinit+0x18>)
 801002a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801002e:	f7f9 b895 	b.w	800915c <HAL_TIM_Base_DeInit>
 8010032:	bf00      	nop
 8010034:	2000eb4c 	.word	0x2000eb4c
 8010038:	2000ea84 	.word	0x2000ea84

0801003c <TIM_ic_deinit>:
 801003c:	b508      	push	{r3, lr}
 801003e:	4804      	ldr	r0, [pc, #16]	; (8010050 <TIM_ic_deinit+0x14>)
 8010040:	f7f9 f88c 	bl	800915c <HAL_TIM_Base_DeInit>
 8010044:	4803      	ldr	r0, [pc, #12]	; (8010054 <TIM_ic_deinit+0x18>)
 8010046:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801004a:	f7f9 b887 	b.w	800915c <HAL_TIM_Base_DeInit>
 801004e:	bf00      	nop
 8010050:	2000eb4c 	.word	0x2000eb4c
 8010054:	2000ea84 	.word	0x2000ea84

08010058 <TIM_ti_deinit>:
void TIM_ti_deinit(void){
 8010058:	b510      	push	{r4, lr}
	HAL_TIM_Base_DeInit(&htim2);
 801005a:	4c11      	ldr	r4, [pc, #68]	; (80100a0 <TIM_ti_deinit+0x48>)
 801005c:	4620      	mov	r0, r4
 801005e:	f7f9 f87d 	bl	800915c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);
 8010062:	4810      	ldr	r0, [pc, #64]	; (80100a4 <TIM_ti_deinit+0x4c>)
 8010064:	f7f9 f87a 	bl	800915c <HAL_TIM_Base_DeInit>
 * @retval None
 */
void TIM_TI_Deinit(void)
{
	/* Disable capturing*/
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 8010068:	6823      	ldr	r3, [r4, #0]
 801006a:	6a1a      	ldr	r2, [r3, #32]
 801006c:	f022 0201 	bic.w	r2, r2, #1
 8010070:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 8010072:	6a1a      	ldr	r2, [r3, #32]
 8010074:	f022 0210 	bic.w	r2, r2, #16
 8010078:	621a      	str	r2, [r3, #32]
	/* Select the active polarity for TI1FP1 (rising edge) */
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801007a:	6a1a      	ldr	r2, [r3, #32]
 801007c:	f022 020a 	bic.w	r2, r2, #10
 8010080:	621a      	str	r2, [r3, #32]
	/* Select the active polarity for TI1FP2 (rising edge) */
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010082:	6a1a      	ldr	r2, [r3, #32]
 8010084:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8010088:	621a      	str	r2, [r3, #32]
	/* Unselect the trigger input */
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 801008a:	689a      	ldr	r2, [r3, #8]
 801008c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010090:	609a      	str	r2, [r3, #8]
	/* Disable the slave mode controller */
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 8010092:	689a      	ldr	r2, [r3, #8]
 8010094:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8010098:	f022 0207 	bic.w	r2, r2, #7
 801009c:	609a      	str	r2, [r3, #8]
}
 801009e:	bd10      	pop	{r4, pc}
 80100a0:	2000eb4c 	.word	0x2000eb4c
 80100a4:	2000ea84 	.word	0x2000ea84

080100a8 <TIM_ETR_Start>:
{
 80100a8:	b570      	push	{r4, r5, r6, lr}
	HAL_TIM_Base_Start(&htim2);
 80100aa:	4d11      	ldr	r5, [pc, #68]	; (80100f0 <TIM_ETR_Start+0x48>)
	HAL_TIM_Base_Start(&htim4);
 80100ac:	4e11      	ldr	r6, [pc, #68]	; (80100f4 <TIM_ETR_Start+0x4c>)
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&htim2.Instance->CCR1, (uint32_t)&counter.counterEtr.buffer, 1);
 80100ae:	4c12      	ldr	r4, [pc, #72]	; (80100f8 <TIM_ETR_Start+0x50>)
	HAL_TIM_Base_Start(&htim2);
 80100b0:	4628      	mov	r0, r5
 80100b2:	f7f9 f8a3 	bl	80091fc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim4);
 80100b6:	4630      	mov	r0, r6
 80100b8:	f7f9 f8a0 	bl	80091fc <HAL_TIM_Base_Start>
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&htim2.Instance->CCR1, (uint32_t)&counter.counterEtr.buffer, 1);
 80100bc:	6829      	ldr	r1, [r5, #0]
 80100be:	480f      	ldr	r0, [pc, #60]	; (80100fc <TIM_ETR_Start+0x54>)
 80100c0:	3134      	adds	r1, #52	; 0x34
 80100c2:	4622      	mov	r2, r4
 80100c4:	2301      	movs	r3, #1
 80100c6:	f7f7 fa3f 	bl	8007548 <HAL_DMA_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 80100ca:	6828      	ldr	r0, [r5, #0]
 80100cc:	68c3      	ldr	r3, [r0, #12]
 80100ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80100d2:	60c3      	str	r3, [r0, #12]
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80100d4:	2201      	movs	r2, #1
 80100d6:	2100      	movs	r1, #0
 80100d8:	f7fa ffe8 	bl	800b0ac <TIM_CCxChannelCmd>
	LL_TIM_GenerateEvent_UPDATE(htim4.Instance);
 80100dc:	6832      	ldr	r2, [r6, #0]
 80100de:	6953      	ldr	r3, [r2, #20]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80100e0:	2100      	movs	r1, #0
 80100e2:	f043 0301 	orr.w	r3, r3, #1
 80100e6:	6153      	str	r3, [r2, #20]
 80100e8:	f884 1020 	strb.w	r1, [r4, #32]
}
 80100ec:	bd70      	pop	{r4, r5, r6, pc}
 80100ee:	bf00      	nop
 80100f0:	2000eb4c 	.word	0x2000eb4c
 80100f4:	2000ea84 	.word	0x2000ea84
 80100f8:	2000506c 	.word	0x2000506c
 80100fc:	2000eac4 	.word	0x2000eac4

08010100 <TIM_ETR_Stop>:
{
 8010100:	b508      	push	{r3, lr}
	HAL_DMA_Abort_IT(&hdma_tim2_up);
 8010102:	4808      	ldr	r0, [pc, #32]	; (8010124 <TIM_ETR_Stop+0x24>)
 8010104:	f7f7 fa94 	bl	8007630 <HAL_DMA_Abort_IT>
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 8010108:	4807      	ldr	r0, [pc, #28]	; (8010128 <TIM_ETR_Stop+0x28>)
 801010a:	6802      	ldr	r2, [r0, #0]
 801010c:	68d3      	ldr	r3, [r2, #12]
 801010e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010112:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Stop(&htim2);
 8010114:	f7f9 f8b4 	bl	8009280 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim4);
 8010118:	4804      	ldr	r0, [pc, #16]	; (801012c <TIM_ETR_Stop+0x2c>)
}
 801011a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim4);
 801011e:	f7f9 b8af 	b.w	8009280 <HAL_TIM_Base_Stop>
 8010122:	bf00      	nop
 8010124:	2000eac4 	.word	0x2000eac4
 8010128:	2000eb4c 	.word	0x2000eb4c
 801012c:	2000ea84 	.word	0x2000ea84

08010130 <TIM_IC_Start>:
{
 8010130:	b538      	push	{r3, r4, r5, lr}
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 8010132:	4c13      	ldr	r4, [pc, #76]	; (8010180 <TIM_IC_Start+0x50>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010134:	4d13      	ldr	r5, [pc, #76]	; (8010184 <TIM_IC_Start+0x54>)
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 8010136:	6821      	ldr	r1, [r4, #0]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010138:	4813      	ldr	r0, [pc, #76]	; (8010188 <TIM_IC_Start+0x58>)
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 801013a:	68cb      	ldr	r3, [r1, #12]
 801013c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010140:	60cb      	str	r3, [r1, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 8010142:	68cb      	ldr	r3, [r1, #12]
 8010144:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010148:	60cb      	str	r3, [r1, #12]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 801014a:	88eb      	ldrh	r3, [r5, #6]
 801014c:	3134      	adds	r1, #52	; 0x34
 801014e:	f105 0210 	add.w	r2, r5, #16
 8010152:	f7f7 f9af 	bl	80074b4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 8010156:	6821      	ldr	r1, [r4, #0]
 8010158:	892b      	ldrh	r3, [r5, #8]
 801015a:	480c      	ldr	r0, [pc, #48]	; (801018c <TIM_IC_Start+0x5c>)
 801015c:	f505 72e4 	add.w	r2, r5, #456	; 0x1c8
 8010160:	3138      	adds	r1, #56	; 0x38
 8010162:	f7f7 f9a7 	bl	80074b4 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);
 8010166:	4620      	mov	r0, r4
 8010168:	f7f9 f848 	bl	80091fc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 801016c:	4808      	ldr	r0, [pc, #32]	; (8010190 <TIM_IC_Start+0x60>)
 801016e:	f7f9 f8d5 	bl	800931c <HAL_TIM_Base_Start_IT>
	htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 8010172:	6822      	ldr	r2, [r4, #0]
 8010174:	6a13      	ldr	r3, [r2, #32]
 8010176:	f043 0311 	orr.w	r3, r3, #17
 801017a:	6213      	str	r3, [r2, #32]
}
 801017c:	bd38      	pop	{r3, r4, r5, pc}
 801017e:	bf00      	nop
 8010180:	2000eb4c 	.word	0x2000eb4c
 8010184:	20004cc8 	.word	0x20004cc8
 8010188:	2000ea40 	.word	0x2000ea40
 801018c:	2000eb08 	.word	0x2000eb08
 8010190:	2000ea84 	.word	0x2000ea84

08010194 <TIM_IC_Stop>:
{
 8010194:	b510      	push	{r4, lr}
	htim2.Instance->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 8010196:	4c0e      	ldr	r4, [pc, #56]	; (80101d0 <TIM_IC_Stop+0x3c>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 8010198:	480e      	ldr	r0, [pc, #56]	; (80101d4 <TIM_IC_Stop+0x40>)
	htim2.Instance->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 801019a:	6822      	ldr	r2, [r4, #0]
 801019c:	6a13      	ldr	r3, [r2, #32]
 801019e:	f023 0311 	bic.w	r3, r3, #17
 80101a2:	6213      	str	r3, [r2, #32]
	HAL_DMA_Abort(&hdma_tim2_ch1);
 80101a4:	f7f7 fa2a 	bl	80075fc <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 80101a8:	480b      	ldr	r0, [pc, #44]	; (80101d8 <TIM_IC_Stop+0x44>)
 80101aa:	f7f7 fa27 	bl	80075fc <HAL_DMA_Abort>
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 80101ae:	6823      	ldr	r3, [r4, #0]
	HAL_TIM_Base_Stop_IT(&htim4);
 80101b0:	480a      	ldr	r0, [pc, #40]	; (80101dc <TIM_IC_Stop+0x48>)
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 80101b2:	68da      	ldr	r2, [r3, #12]
 80101b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80101b8:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 80101ba:	68da      	ldr	r2, [r3, #12]
 80101bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80101c0:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Stop_IT(&htim4);
 80101c2:	f7f9 f8ed 	bl	80093a0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);
 80101c6:	4620      	mov	r0, r4
}
 80101c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop(&htim2);
 80101cc:	f7f9 b858 	b.w	8009280 <HAL_TIM_Base_Stop>
 80101d0:	2000eb4c 	.word	0x2000eb4c
 80101d4:	2000ea40 	.word	0x2000ea40
 80101d8:	2000eb08 	.word	0x2000eb08
 80101dc:	2000ea84 	.word	0x2000ea84

080101e0 <TIM_TI_Start>:
{
 80101e0:	b538      	push	{r3, r4, r5, lr}
	if(counter.abba == BIN1){
 80101e2:	4c59      	ldr	r4, [pc, #356]	; (8010348 <TIM_TI_Start+0x168>)
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80101e4:	4d59      	ldr	r5, [pc, #356]	; (801034c <TIM_TI_Start+0x16c>)
	xStartTime = xTaskGetTickCount();
 80101e6:	f7fc ffcf 	bl	800d188 <xTaskGetTickCount>
	if(counter.abba == BIN1){
 80101ea:	f894 33ce 	ldrb.w	r3, [r4, #974]	; 0x3ce
	xStartTime = xTaskGetTickCount();
 80101ee:	4a58      	ldr	r2, [pc, #352]	; (8010350 <TIM_TI_Start+0x170>)
	if(counter.abba == BIN1){
 80101f0:	b2db      	uxtb	r3, r3
 80101f2:	2b01      	cmp	r3, #1
	xStartTime = xTaskGetTickCount();
 80101f4:	6010      	str	r0, [r2, #0]
	if(counter.abba == BIN1){
 80101f6:	d055      	beq.n	80102a4 <TIM_TI_Start+0xc4>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 80101f8:	6829      	ldr	r1, [r5, #0]
 80101fa:	4856      	ldr	r0, [pc, #344]	; (8010354 <TIM_TI_Start+0x174>)
 80101fc:	2301      	movs	r3, #1
 80101fe:	3138      	adds	r1, #56	; 0x38
 8010200:	f504 72e4 	add.w	r2, r4, #456	; 0x1c8
 8010204:	f7f7 f956 	bl	80074b4 <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){
 8010208:	f894 33ca 	ldrb.w	r3, [r4, #970]	; 0x3ca
 801020c:	b1b3      	cbz	r3, 801023c <TIM_TI_Start+0x5c>
	HAL_TIM_Base_Start(&htim2);
 801020e:	484f      	ldr	r0, [pc, #316]	; (801034c <TIM_TI_Start+0x16c>)
 8010210:	f7f8 fff4 	bl	80091fc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 8010214:	4850      	ldr	r0, [pc, #320]	; (8010358 <TIM_TI_Start+0x178>)
 8010216:	f7f9 f881 	bl	800931c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 801021a:	682b      	ldr	r3, [r5, #0]
 801021c:	68da      	ldr	r2, [r3, #12]
 801021e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010222:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 8010224:	68da      	ldr	r2, [r3, #12]
 8010226:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801022a:	60da      	str	r2, [r3, #12]
	if(counter.tiMode!=TI_MODE_EVENT_SEQUENCE_INDEP){
 801022c:	f894 23ca 	ldrb.w	r2, [r4, #970]	; 0x3ca
 8010230:	b11a      	cbz	r2, 801023a <TIM_TI_Start+0x5a>
		htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 8010232:	6a1a      	ldr	r2, [r3, #32]
 8010234:	f042 0211 	orr.w	r2, r2, #17
 8010238:	621a      	str	r2, [r3, #32]
}
 801023a:	bd38      	pop	{r3, r4, r5, pc}
 801023c:	4a47      	ldr	r2, [pc, #284]	; (801035c <TIM_TI_Start+0x17c>)
			if(counter.eventChan2==EVENT_FALLING){
 801023e:	f894 13cc 	ldrb.w	r1, [r4, #972]	; 0x3cc
 8010242:	6813      	ldr	r3, [r2, #0]
 8010244:	2901      	cmp	r1, #1
				timCcerRegCc2eVal |= (uint32_t)TIM_CCER_CC2P;
 8010246:	bf0c      	ite	eq
 8010248:	f043 0320 	orreq.w	r3, r3, #32
				timCcerRegCc2eVal &= (uint32_t)~TIM_CCER_CC2P;
 801024c:	f023 0320 	bicne.w	r3, r3, #32
 8010250:	6013      	str	r3, [r2, #0]
 * @param  none
 * @retval none
 */
void TIM_TI_ReconfigActiveEdges(void)
{
	if(counter.eventChan1==EVENT_RISING){
 8010252:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
 8010256:	682a      	ldr	r2, [r5, #0]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010258:	6a13      	ldr	r3, [r2, #32]
	if(counter.eventChan1==EVENT_RISING){
 801025a:	2900      	cmp	r1, #0
 801025c:	d05b      	beq.n	8010316 <TIM_TI_Start+0x136>
	}else{
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 801025e:	f023 0308 	bic.w	r3, r3, #8
 8010262:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 8010264:	6a13      	ldr	r3, [r2, #32]
 8010266:	f043 0302 	orr.w	r3, r3, #2
 801026a:	6213      	str	r3, [r2, #32]
	}

	if(counter.eventChan2==EVENT_RISING){
 801026c:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 8010270:	2b00      	cmp	r3, #0
 8010272:	d057      	beq.n	8010324 <TIM_TI_Start+0x144>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
	}else{
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 8010274:	6a13      	ldr	r3, [r2, #32]
 8010276:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801027a:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 801027c:	6a13      	ldr	r3, [r2, #32]
 801027e:	f043 0320 	orr.w	r3, r3, #32
 8010282:	6213      	str	r3, [r2, #32]
			HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&timCcerRegCc2eVal, (uint32_t)&(htim2.Instance->CCER), 1);  //TIM2_CCER_ADDR
 8010284:	3220      	adds	r2, #32
 8010286:	2301      	movs	r3, #1
 8010288:	4934      	ldr	r1, [pc, #208]	; (801035c <TIM_TI_Start+0x17c>)
 801028a:	4835      	ldr	r0, [pc, #212]	; (8010360 <TIM_TI_Start+0x180>)
 801028c:	f7f7 f912 	bl	80074b4 <HAL_DMA_Start>
			htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 8010290:	682b      	ldr	r3, [r5, #0]
 8010292:	6a1a      	ldr	r2, [r3, #32]
 8010294:	f022 0210 	bic.w	r2, r2, #16
 8010298:	621a      	str	r2, [r3, #32]
			htim2.Instance->CCER |= TIM_CCER_CC1E;
 801029a:	6a1a      	ldr	r2, [r3, #32]
 801029c:	f042 0201 	orr.w	r2, r2, #1
 80102a0:	621a      	str	r2, [r3, #32]
 80102a2:	e7b4      	b.n	801020e <TIM_TI_Start+0x2e>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80102a4:	6829      	ldr	r1, [r5, #0]
 80102a6:	482e      	ldr	r0, [pc, #184]	; (8010360 <TIM_TI_Start+0x180>)
 80102a8:	3134      	adds	r1, #52	; 0x34
 80102aa:	f104 0210 	add.w	r2, r4, #16
 80102ae:	f7f7 f901 	bl	80074b4 <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){
 80102b2:	f894 33ca 	ldrb.w	r3, [r4, #970]	; 0x3ca
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d1a9      	bne.n	801020e <TIM_TI_Start+0x2e>
 80102ba:	4a2a      	ldr	r2, [pc, #168]	; (8010364 <TIM_TI_Start+0x184>)
			if(counter.eventChan1==EVENT_FALLING){
 80102bc:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
 80102c0:	6813      	ldr	r3, [r2, #0]
 80102c2:	2901      	cmp	r1, #1
				timCcerRegCc1eVal |= (uint32_t)TIM_CCER_CC1P;
 80102c4:	bf0c      	ite	eq
 80102c6:	f043 0302 	orreq.w	r3, r3, #2
				timCcerRegCc1eVal &= (uint32_t)~TIM_CCER_CC1P;
 80102ca:	f023 0302 	bicne.w	r3, r3, #2
 80102ce:	6013      	str	r3, [r2, #0]
	if(counter.eventChan1==EVENT_RISING){
 80102d0:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
 80102d4:	682a      	ldr	r2, [r5, #0]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80102d6:	6a13      	ldr	r3, [r2, #32]
	if(counter.eventChan1==EVENT_RISING){
 80102d8:	bb49      	cbnz	r1, 801032e <TIM_TI_Start+0x14e>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80102da:	f023 030a 	bic.w	r3, r3, #10
 80102de:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 80102e0:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 80102e4:	b35b      	cbz	r3, 801033e <TIM_TI_Start+0x15e>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 80102e6:	6a13      	ldr	r3, [r2, #32]
 80102e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80102ec:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 80102ee:	6a13      	ldr	r3, [r2, #32]
 80102f0:	f043 0320 	orr.w	r3, r3, #32
 80102f4:	6213      	str	r3, [r2, #32]
			HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&timCcerRegCc1eVal, (uint32_t)&(htim2.Instance->CCER), 1);  //TIM2_CCER_ADDR
 80102f6:	3220      	adds	r2, #32
 80102f8:	2301      	movs	r3, #1
 80102fa:	491a      	ldr	r1, [pc, #104]	; (8010364 <TIM_TI_Start+0x184>)
 80102fc:	4815      	ldr	r0, [pc, #84]	; (8010354 <TIM_TI_Start+0x174>)
 80102fe:	f7f7 f8d9 	bl	80074b4 <HAL_DMA_Start>
			htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 8010302:	682b      	ldr	r3, [r5, #0]
 8010304:	6a1a      	ldr	r2, [r3, #32]
 8010306:	f022 0201 	bic.w	r2, r2, #1
 801030a:	621a      	str	r2, [r3, #32]
			htim2.Instance->CCER |= TIM_CCER_CC2E;
 801030c:	6a1a      	ldr	r2, [r3, #32]
 801030e:	f042 0210 	orr.w	r2, r2, #16
 8010312:	621a      	str	r2, [r3, #32]
 8010314:	e77b      	b.n	801020e <TIM_TI_Start+0x2e>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010316:	f023 030a 	bic.w	r3, r3, #10
 801031a:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 801031c:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 8010320:	2b00      	cmp	r3, #0
 8010322:	d1a7      	bne.n	8010274 <TIM_TI_Start+0x94>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010324:	6a13      	ldr	r3, [r2, #32]
 8010326:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 801032a:	6213      	str	r3, [r2, #32]
 801032c:	e7aa      	b.n	8010284 <TIM_TI_Start+0xa4>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 801032e:	f023 0308 	bic.w	r3, r3, #8
 8010332:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 8010334:	6a13      	ldr	r3, [r2, #32]
 8010336:	f043 0302 	orr.w	r3, r3, #2
 801033a:	6213      	str	r3, [r2, #32]
 801033c:	e7d0      	b.n	80102e0 <TIM_TI_Start+0x100>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801033e:	6a13      	ldr	r3, [r2, #32]
 8010340:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010344:	6213      	str	r3, [r2, #32]
 8010346:	e7d6      	b.n	80102f6 <TIM_TI_Start+0x116>
 8010348:	20004cc8 	.word	0x20004cc8
 801034c:	2000eb4c 	.word	0x2000eb4c
 8010350:	20004cc0 	.word	0x20004cc0
 8010354:	2000eb08 	.word	0x2000eb08
 8010358:	2000ea84 	.word	0x2000ea84
 801035c:	20000014 	.word	0x20000014
 8010360:	2000ea40 	.word	0x2000ea40
 8010364:	20000010 	.word	0x20000010

08010368 <TIM_TI_Stop>:
{
 8010368:	b510      	push	{r4, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 801036a:	480f      	ldr	r0, [pc, #60]	; (80103a8 <TIM_TI_Stop+0x40>)
	HAL_TIM_Base_Stop(&htim2);
 801036c:	4c0f      	ldr	r4, [pc, #60]	; (80103ac <TIM_TI_Stop+0x44>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 801036e:	f7f7 f945 	bl	80075fc <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 8010372:	480f      	ldr	r0, [pc, #60]	; (80103b0 <TIM_TI_Stop+0x48>)
 8010374:	f7f7 f942 	bl	80075fc <HAL_DMA_Abort>
	HAL_TIM_Base_Stop_IT(&htim4);
 8010378:	480e      	ldr	r0, [pc, #56]	; (80103b4 <TIM_TI_Stop+0x4c>)
 801037a:	f7f9 f811 	bl	80093a0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);
 801037e:	4620      	mov	r0, r4
 8010380:	f7f8 ff7e 	bl	8009280 <HAL_TIM_Base_Stop>
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 8010384:	6823      	ldr	r3, [r4, #0]
 8010386:	6a1a      	ldr	r2, [r3, #32]
 8010388:	f022 0201 	bic.w	r2, r2, #1
 801038c:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 801038e:	6a1a      	ldr	r2, [r3, #32]
 8010390:	f022 0210 	bic.w	r2, r2, #16
 8010394:	621a      	str	r2, [r3, #32]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 8010396:	68da      	ldr	r2, [r3, #12]
 8010398:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 801039c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 801039e:	68da      	ldr	r2, [r3, #12]
 80103a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80103a4:	60da      	str	r2, [r3, #12]
}
 80103a6:	bd10      	pop	{r4, pc}
 80103a8:	2000ea40 	.word	0x2000ea40
 80103ac:	2000eb4c 	.word	0x2000eb4c
 80103b0:	2000eb08 	.word	0x2000eb08
 80103b4:	2000ea84 	.word	0x2000ea84

080103b8 <TIM_IC_DutyCycleDmaRestart>:
{
 80103b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 80103bc:	4f0d      	ldr	r7, [pc, #52]	; (80103f4 <TIM_IC_DutyCycleDmaRestart+0x3c>)
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 80103be:	4c0e      	ldr	r4, [pc, #56]	; (80103f8 <TIM_IC_DutyCycleDmaRestart+0x40>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80103c0:	4e0e      	ldr	r6, [pc, #56]	; (80103fc <TIM_IC_DutyCycleDmaRestart+0x44>)
 80103c2:	4d0f      	ldr	r5, [pc, #60]	; (8010400 <TIM_IC_DutyCycleDmaRestart+0x48>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 80103c4:	4638      	mov	r0, r7
 80103c6:	f7f7 f919 	bl	80075fc <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 80103ca:	4620      	mov	r0, r4
 80103cc:	f7f7 f916 	bl	80075fc <HAL_DMA_Abort>
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80103d0:	6831      	ldr	r1, [r6, #0]
 80103d2:	462a      	mov	r2, r5
 80103d4:	4638      	mov	r0, r7
 80103d6:	3134      	adds	r1, #52	; 0x34
 80103d8:	2301      	movs	r3, #1
 80103da:	f7f7 f86b 	bl	80074b4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 80103de:	6831      	ldr	r1, [r6, #0]
 80103e0:	f505 72dc 	add.w	r2, r5, #440	; 0x1b8
 80103e4:	4620      	mov	r0, r4
 80103e6:	3138      	adds	r1, #56	; 0x38
 80103e8:	2301      	movs	r3, #1
}
 80103ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 80103ee:	f7f7 b861 	b.w	80074b4 <HAL_DMA_Start>
 80103f2:	bf00      	nop
 80103f4:	2000ea40 	.word	0x2000ea40
 80103f8:	2000eb08 	.word	0x2000eb08
 80103fc:	2000eb4c 	.word	0x2000eb4c
 8010400:	20004cd8 	.word	0x20004cd8

08010404 <TIM_IC_DutyCycle_Init>:
{
 8010404:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim4);
 8010406:	4836      	ldr	r0, [pc, #216]	; (80104e0 <TIM_IC_DutyCycle_Init+0xdc>)
 8010408:	f7f8 ffca 	bl	80093a0 <HAL_TIM_Base_Stop_IT>
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 801040c:	4b35      	ldr	r3, [pc, #212]	; (80104e4 <TIM_IC_DutyCycle_Init+0xe0>)
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 801040e:	4936      	ldr	r1, [pc, #216]	; (80104e8 <TIM_IC_DutyCycle_Init+0xe4>)
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	6a1a      	ldr	r2, [r3, #32]
 8010414:	f022 0201 	bic.w	r2, r2, #1
 8010418:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 801041a:	6a1a      	ldr	r2, [r3, #32]
 801041c:	f022 0210 	bic.w	r2, r2, #16
 8010420:	621a      	str	r2, [r3, #32]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 8010422:	f891 23c8 	ldrb.w	r2, [r1, #968]	; 0x3c8
 8010426:	2a01      	cmp	r2, #1
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010428:	699a      	ldr	r2, [r3, #24]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 801042a:	d031      	beq.n	8010490 <TIM_IC_DutyCycle_Init+0x8c>
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 801042c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010430:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 8010432:	699a      	ldr	r2, [r3, #24]
 8010434:	f022 0203 	bic.w	r2, r2, #3
 8010438:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S_1;
 801043a:	699a      	ldr	r2, [r3, #24]
 801043c:	f042 0202 	orr.w	r2, r2, #2
 8010440:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 8010442:	6a1a      	ldr	r2, [r3, #32]
 8010444:	f022 0208 	bic.w	r2, r2, #8
 8010448:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 801044a:	6a1a      	ldr	r2, [r3, #32]
 801044c:	f042 0202 	orr.w	r2, r2, #2
 8010450:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 8010452:	699a      	ldr	r2, [r3, #24]
 8010454:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8010458:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC2S_0;
 801045a:	699a      	ldr	r2, [r3, #24]
 801045c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010460:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010462:	6a1a      	ldr	r2, [r3, #32]
 8010464:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8010468:	621a      	str	r2, [r3, #32]
		htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 801046a:	689a      	ldr	r2, [r3, #8]
 801046c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010470:	609a      	str	r2, [r3, #8]
		htim2.Instance->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;
 8010472:	689a      	ldr	r2, [r3, #8]
 8010474:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8010478:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 801047a:	689a      	ldr	r2, [r3, #8]
 801047c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8010480:	f022 0207 	bic.w	r2, r2, #7
 8010484:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_2;
 8010486:	689a      	ldr	r2, [r3, #8]
 8010488:	f042 0204 	orr.w	r2, r2, #4
 801048c:	609a      	str	r2, [r3, #8]
}
 801048e:	bd08      	pop	{r3, pc}
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010490:	f022 020c 	bic.w	r2, r2, #12
 8010494:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 8010496:	699a      	ldr	r2, [r3, #24]
 8010498:	f022 0203 	bic.w	r2, r2, #3
 801049c:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S_0;
 801049e:	699a      	ldr	r2, [r3, #24]
 80104a0:	f042 0201 	orr.w	r2, r2, #1
 80104a4:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80104a6:	6a1a      	ldr	r2, [r3, #32]
 80104a8:	f022 020a 	bic.w	r2, r2, #10
 80104ac:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 80104ae:	699a      	ldr	r2, [r3, #24]
 80104b0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80104b4:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC2S_1;
 80104b6:	699a      	ldr	r2, [r3, #24]
 80104b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80104bc:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 80104be:	6a1a      	ldr	r2, [r3, #32]
 80104c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80104c4:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 80104c6:	6a1a      	ldr	r2, [r3, #32]
 80104c8:	f042 0220 	orr.w	r2, r2, #32
 80104cc:	621a      	str	r2, [r3, #32]
		htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 80104ce:	689a      	ldr	r2, [r3, #8]
 80104d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80104d4:	609a      	str	r2, [r3, #8]
		htim2.Instance->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 80104d6:	689a      	ldr	r2, [r3, #8]
 80104d8:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80104dc:	609a      	str	r2, [r3, #8]
 80104de:	e7cc      	b.n	801047a <TIM_IC_DutyCycle_Init+0x76>
 80104e0:	2000ea84 	.word	0x2000ea84
 80104e4:	2000eb4c 	.word	0x2000eb4c
 80104e8:	20004cc8 	.word	0x20004cc8

080104ec <TIM_IC_DutyCycle_Deinit>:
{
 80104ec:	b538      	push	{r3, r4, r5, lr}
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 80104ee:	4c25      	ldr	r4, [pc, #148]	; (8010584 <TIM_IC_DutyCycle_Deinit+0x98>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 80104f0:	4d25      	ldr	r5, [pc, #148]	; (8010588 <TIM_IC_DutyCycle_Deinit+0x9c>)
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 80104f2:	6821      	ldr	r1, [r4, #0]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 80104f4:	4825      	ldr	r0, [pc, #148]	; (801058c <TIM_IC_DutyCycle_Deinit+0xa0>)
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 80104f6:	698b      	ldr	r3, [r1, #24]
 80104f8:	f023 0303 	bic.w	r3, r3, #3
 80104fc:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S_0;
 80104fe:	698b      	ldr	r3, [r1, #24]
 8010500:	f043 0301 	orr.w	r3, r3, #1
 8010504:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010506:	6a0b      	ldr	r3, [r1, #32]
 8010508:	f023 030a 	bic.w	r3, r3, #10
 801050c:	620b      	str	r3, [r1, #32]
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 801050e:	698b      	ldr	r3, [r1, #24]
 8010510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010514:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC2S_0;
 8010516:	698b      	ldr	r3, [r1, #24]
 8010518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801051c:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801051e:	6a0b      	ldr	r3, [r1, #32]
 8010520:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010524:	620b      	str	r3, [r1, #32]
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010526:	688b      	ldr	r3, [r1, #8]
 8010528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801052c:	608b      	str	r3, [r1, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 801052e:	688b      	ldr	r3, [r1, #8]
 8010530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010534:	f023 0307 	bic.w	r3, r3, #7
 8010538:	608b      	str	r3, [r1, #8]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 801053a:	88eb      	ldrh	r3, [r5, #6]
 801053c:	3134      	adds	r1, #52	; 0x34
 801053e:	f105 0210 	add.w	r2, r5, #16
 8010542:	f7f6 ffb7 	bl	80074b4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 8010546:	6821      	ldr	r1, [r4, #0]
 8010548:	892b      	ldrh	r3, [r5, #8]
 801054a:	4811      	ldr	r0, [pc, #68]	; (8010590 <TIM_IC_DutyCycle_Deinit+0xa4>)
 801054c:	f505 72e4 	add.w	r2, r5, #456	; 0x1c8
 8010550:	3138      	adds	r1, #56	; 0x38
 8010552:	f7f6 ffaf 	bl	80074b4 <HAL_DMA_Start>
	htim2.Instance->DIER |= TIM_DIER_CC1DE;
 8010556:	6823      	ldr	r3, [r4, #0]
	HAL_TIM_Base_Start_IT(&htim4);
 8010558:	480e      	ldr	r0, [pc, #56]	; (8010594 <TIM_IC_DutyCycle_Deinit+0xa8>)
	htim2.Instance->DIER |= TIM_DIER_CC1DE;
 801055a:	68da      	ldr	r2, [r3, #12]
 801055c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010560:	60da      	str	r2, [r3, #12]
	htim2.Instance->DIER |= TIM_DIER_CC2DE;
 8010562:	68da      	ldr	r2, [r3, #12]
 8010564:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010568:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 801056a:	f7f8 fed7 	bl	800931c <HAL_TIM_Base_Start_IT>
	htim2.Instance->CCER |= TIM_CCER_CC1E;
 801056e:	6823      	ldr	r3, [r4, #0]
 8010570:	6a1a      	ldr	r2, [r3, #32]
 8010572:	f042 0201 	orr.w	r2, r2, #1
 8010576:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= TIM_CCER_CC2E;
 8010578:	6a1a      	ldr	r2, [r3, #32]
 801057a:	f042 0210 	orr.w	r2, r2, #16
 801057e:	621a      	str	r2, [r3, #32]
}
 8010580:	bd38      	pop	{r3, r4, r5, pc}
 8010582:	bf00      	nop
 8010584:	2000eb4c 	.word	0x2000eb4c
 8010588:	20004cc8 	.word	0x20004cc8
 801058c:	2000ea40 	.word	0x2000ea40
 8010590:	2000eb08 	.word	0x2000eb08
 8010594:	2000ea84 	.word	0x2000ea84

08010598 <TIM_IC_DutyCycle_Start>:
{
 8010598:	b538      	push	{r3, r4, r5, lr}
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 801059a:	4d16      	ldr	r5, [pc, #88]	; (80105f4 <TIM_IC_DutyCycle_Start+0x5c>)
 801059c:	4c16      	ldr	r4, [pc, #88]	; (80105f8 <TIM_IC_DutyCycle_Start+0x60>)
 801059e:	6829      	ldr	r1, [r5, #0]
 80105a0:	4816      	ldr	r0, [pc, #88]	; (80105fc <TIM_IC_DutyCycle_Start+0x64>)
 80105a2:	3134      	adds	r1, #52	; 0x34
 80105a4:	4622      	mov	r2, r4
 80105a6:	2301      	movs	r3, #1
 80105a8:	f7f6 ff84 	bl	80074b4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 80105ac:	6829      	ldr	r1, [r5, #0]
 80105ae:	4814      	ldr	r0, [pc, #80]	; (8010600 <TIM_IC_DutyCycle_Start+0x68>)
 80105b0:	3138      	adds	r1, #56	; 0x38
 80105b2:	f504 72dc 	add.w	r2, r4, #440	; 0x1b8
 80105b6:	2301      	movs	r3, #1
 80105b8:	f7f6 ff7c 	bl	80074b4 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);
 80105bc:	4628      	mov	r0, r5
 80105be:	f7f8 fe1d 	bl	80091fc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 80105c2:	4810      	ldr	r0, [pc, #64]	; (8010604 <TIM_IC_DutyCycle_Start+0x6c>)
 80105c4:	f7f8 feaa 	bl	800931c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 80105c8:	682b      	ldr	r3, [r5, #0]
 80105ca:	68da      	ldr	r2, [r3, #12]
 80105cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80105d0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 80105d2:	68da      	ldr	r2, [r3, #12]
 80105d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80105d8:	60da      	str	r2, [r3, #12]
	htim2.Instance->CCER |= TIM_CCER_CC2E;
 80105da:	6a1a      	ldr	r2, [r3, #32]
 80105dc:	f042 0210 	orr.w	r2, r2, #16
 80105e0:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= TIM_CCER_CC1E;
 80105e2:	6a1a      	ldr	r2, [r3, #32]
	counter.bin = BIN0;
 80105e4:	2100      	movs	r1, #0
	htim2.Instance->CCER |= TIM_CCER_CC1E;
 80105e6:	f042 0201 	orr.w	r2, r2, #1
 80105ea:	621a      	str	r2, [r3, #32]
	counter.bin = BIN0;
 80105ec:	f884 13bd 	strb.w	r1, [r4, #957]	; 0x3bd
}
 80105f0:	bd38      	pop	{r3, r4, r5, pc}
 80105f2:	bf00      	nop
 80105f4:	2000eb4c 	.word	0x2000eb4c
 80105f8:	20004cd8 	.word	0x20004cd8
 80105fc:	2000ea40 	.word	0x2000ea40
 8010600:	2000eb08 	.word	0x2000eb08
 8010604:	2000ea84 	.word	0x2000ea84

08010608 <TIM_IC_DutyCycle_Stop>:
{
 8010608:	b508      	push	{r3, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 801060a:	480c      	ldr	r0, [pc, #48]	; (801063c <TIM_IC_DutyCycle_Stop+0x34>)
 801060c:	f7f6 fff6 	bl	80075fc <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 8010610:	480b      	ldr	r0, [pc, #44]	; (8010640 <TIM_IC_DutyCycle_Stop+0x38>)
 8010612:	f7f6 fff3 	bl	80075fc <HAL_DMA_Abort>
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 8010616:	4b0b      	ldr	r3, [pc, #44]	; (8010644 <TIM_IC_DutyCycle_Stop+0x3c>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	6a1a      	ldr	r2, [r3, #32]
 801061c:	f022 0201 	bic.w	r2, r2, #1
 8010620:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 8010622:	6a1a      	ldr	r2, [r3, #32]
 8010624:	f022 0210 	bic.w	r2, r2, #16
 8010628:	621a      	str	r2, [r3, #32]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 801062a:	68da      	ldr	r2, [r3, #12]
 801062c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8010630:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 8010632:	68da      	ldr	r2, [r3, #12]
 8010634:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010638:	60da      	str	r2, [r3, #12]
}
 801063a:	bd08      	pop	{r3, pc}
 801063c:	2000ea40 	.word	0x2000ea40
 8010640:	2000eb08 	.word	0x2000eb08
 8010644:	2000eb4c 	.word	0x2000eb4c

08010648 <TIM_ETRP_Config>:
	uint32_t smcr = htim2.Instance->SMCR;
 8010648:	4b34      	ldr	r3, [pc, #208]	; (801071c <TIM_ETRP_Config+0xd4>)
{
 801064a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t smcr = htim2.Instance->SMCR;
 801064e:	681c      	ldr	r4, [r3, #0]
	if(freq < (counter.tim2PrphClk / 4)){
 8010650:	4d33      	ldr	r5, [pc, #204]	; (8010720 <TIM_ETRP_Config+0xd8>)
	uint32_t smcr = htim2.Instance->SMCR;
 8010652:	f8d4 8008 	ldr.w	r8, [r4, #8]
	if(freq < (counter.tim2PrphClk / 4)){
 8010656:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
{
 801065a:	ec57 6b10 	vmov	r6, r7, d0
	if(freq < (counter.tim2PrphClk / 4)){
 801065e:	0880      	lsrs	r0, r0, #2
 8010660:	f7ef ff08 	bl	8000474 <__aeabi_ui2d>
 8010664:	4632      	mov	r2, r6
 8010666:	463b      	mov	r3, r7
 8010668:	f7f0 fa0e 	bl	8000a88 <__aeabi_dcmpgt>
 801066c:	2800      	cmp	r0, #0
 801066e:	d142      	bne.n	80106f6 <TIM_ETRP_Config+0xae>
	} else if ((freq >= (counter.tim2PrphClk / 4)) && freq < ((counter.tim2PrphClk / 2))){
 8010670:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 8010674:	0880      	lsrs	r0, r0, #2
 8010676:	f7ef fefd 	bl	8000474 <__aeabi_ui2d>
 801067a:	4632      	mov	r2, r6
 801067c:	463b      	mov	r3, r7
 801067e:	f408 5840 	and.w	r8, r8, #12288	; 0x3000
 8010682:	f7f0 f9ed 	bl	8000a60 <__aeabi_dcmple>
 8010686:	b9f8      	cbnz	r0, 80106c8 <TIM_ETRP_Config+0x80>
	} else if ((freq >= (counter.tim2PrphClk / 2)) && (freq < (counter.tim2PrphClk))) {
 8010688:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 801068c:	0840      	lsrs	r0, r0, #1
 801068e:	f7ef fef1 	bl	8000474 <__aeabi_ui2d>
 8010692:	4632      	mov	r2, r6
 8010694:	463b      	mov	r3, r7
 8010696:	f7f0 f9e3 	bl	8000a60 <__aeabi_dcmple>
 801069a:	b140      	cbz	r0, 80106ae <TIM_ETRP_Config+0x66>
 801069c:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 80106a0:	f7ef fee8 	bl	8000474 <__aeabi_ui2d>
 80106a4:	4632      	mov	r2, r6
 80106a6:	463b      	mov	r3, r7
 80106a8:	f7f0 f9ee 	bl	8000a88 <__aeabi_dcmpgt>
 80106ac:	bb48      	cbnz	r0, 8010702 <TIM_ETRP_Config+0xba>
		if ((smcr & TIM_SMCR_ETPS) != TIM_SMCR_ETPS){
 80106ae:	f5b8 5f40 	cmp.w	r8, #12288	; 0x3000
 80106b2:	d007      	beq.n	80106c4 <TIM_ETRP_Config+0x7c>
			htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;
 80106b4:	68a3      	ldr	r3, [r4, #8]
 80106b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80106ba:	60a3      	str	r3, [r4, #8]
			htim2.Instance->SMCR |= TIM_SMCR_ETPS;													/* Set ETR prescaler to 8 */
 80106bc:	68a3      	ldr	r3, [r4, #8]
 80106be:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80106c2:	60a3      	str	r3, [r4, #8]
}
 80106c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if ((freq >= (counter.tim2PrphClk / 4)) && freq < ((counter.tim2PrphClk / 2))){
 80106c8:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 80106cc:	0840      	lsrs	r0, r0, #1
 80106ce:	f7ef fed1 	bl	8000474 <__aeabi_ui2d>
 80106d2:	4632      	mov	r2, r6
 80106d4:	463b      	mov	r3, r7
 80106d6:	f7f0 f9d7 	bl	8000a88 <__aeabi_dcmpgt>
 80106da:	2800      	cmp	r0, #0
 80106dc:	d0d4      	beq.n	8010688 <TIM_ETRP_Config+0x40>
		if ((smcr & TIM_SMCR_ETPS) != TIM_SMCR_ETPS_0){
 80106de:	f5b8 5f80 	cmp.w	r8, #4096	; 0x1000
 80106e2:	d0ef      	beq.n	80106c4 <TIM_ETRP_Config+0x7c>
			htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;
 80106e4:	68a3      	ldr	r3, [r4, #8]
 80106e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80106ea:	60a3      	str	r3, [r4, #8]
			htim2.Instance->SMCR |= TIM_SMCR_ETPS_0;												/* Set ETR prescaler to 2 */
 80106ec:	68a3      	ldr	r3, [r4, #8]
 80106ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80106f2:	60a3      	str	r3, [r4, #8]
 80106f4:	e7e6      	b.n	80106c4 <TIM_ETRP_Config+0x7c>
		htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;													/* Set ETR prescaler to 1 */
 80106f6:	68a3      	ldr	r3, [r4, #8]
 80106f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80106fc:	60a3      	str	r3, [r4, #8]
}
 80106fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ((smcr & TIM_SMCR_ETPS) != TIM_SMCR_ETPS_1){
 8010702:	f5b8 5f00 	cmp.w	r8, #8192	; 0x2000
 8010706:	d0dd      	beq.n	80106c4 <TIM_ETRP_Config+0x7c>
			htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;
 8010708:	68a3      	ldr	r3, [r4, #8]
 801070a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 801070e:	60a3      	str	r3, [r4, #8]
			htim2.Instance->SMCR |= TIM_SMCR_ETPS_1;												/* Set ETR prescaler to 4 */
 8010710:	68a3      	ldr	r3, [r4, #8]
 8010712:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010716:	60a3      	str	r3, [r4, #8]
 8010718:	e7d4      	b.n	80106c4 <TIM_ETRP_Config+0x7c>
 801071a:	bf00      	nop
 801071c:	2000eb4c 	.word	0x2000eb4c
 8010720:	20004cc8 	.word	0x20004cc8

08010724 <TIM_IC1_PSC_Config>:
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010724:	4b0e      	ldr	r3, [pc, #56]	; (8010760 <TIM_IC1_PSC_Config+0x3c>)
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	699a      	ldr	r2, [r3, #24]
 801072a:	f022 020c 	bic.w	r2, r2, #12
 801072e:	619a      	str	r2, [r3, #24]
	switch(prescVal){
 8010730:	2804      	cmp	r0, #4
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 8010732:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){
 8010734:	d00f      	beq.n	8010756 <TIM_IC1_PSC_Config+0x32>
 8010736:	2808      	cmp	r0, #8
 8010738:	d009      	beq.n	801074e <TIM_IC1_PSC_Config+0x2a>
 801073a:	2802      	cmp	r0, #2
 801073c:	d003      	beq.n	8010746 <TIM_IC1_PSC_Config+0x22>
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; break;
 801073e:	f022 020c 	bic.w	r2, r2, #12
 8010742:	619a      	str	r2, [r3, #24]
}
 8010744:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC_0; break;
 8010746:	f042 0204 	orr.w	r2, r2, #4
 801074a:	619a      	str	r2, [r3, #24]
 801074c:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC; break;
 801074e:	f042 020c 	orr.w	r2, r2, #12
 8010752:	619a      	str	r2, [r3, #24]
 8010754:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 8010756:	f042 0208 	orr.w	r2, r2, #8
 801075a:	619a      	str	r2, [r3, #24]
 801075c:	4770      	bx	lr
 801075e:	bf00      	nop
 8010760:	2000eb4c 	.word	0x2000eb4c

08010764 <TIM_IC2_PSC_Config>:
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8010764:	4b0e      	ldr	r3, [pc, #56]	; (80107a0 <TIM_IC2_PSC_Config+0x3c>)
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	699a      	ldr	r2, [r3, #24]
 801076a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 801076e:	619a      	str	r2, [r3, #24]
	switch(prescVal){
 8010770:	2804      	cmp	r0, #4
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 8010772:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){
 8010774:	d00f      	beq.n	8010796 <TIM_IC2_PSC_Config+0x32>
 8010776:	2808      	cmp	r0, #8
 8010778:	d009      	beq.n	801078e <TIM_IC2_PSC_Config+0x2a>
 801077a:	2802      	cmp	r0, #2
 801077c:	d003      	beq.n	8010786 <TIM_IC2_PSC_Config+0x22>
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; break;
 801077e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010782:	619a      	str	r2, [r3, #24]
}
 8010784:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC_0; break;
 8010786:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801078a:	619a      	str	r2, [r3, #24]
 801078c:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC; break;
 801078e:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 8010792:	619a      	str	r2, [r3, #24]
 8010794:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 8010796:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801079a:	619a      	str	r2, [r3, #24]
 801079c:	4770      	bx	lr
 801079e:	bf00      	nop
 80107a0:	2000eb4c 	.word	0x2000eb4c

080107a4 <TIM_IC1_RisingFalling>:
	htim2.Instance->CCER |= (TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80107a4:	4b03      	ldr	r3, [pc, #12]	; (80107b4 <TIM_IC1_RisingFalling+0x10>)
 80107a6:	681a      	ldr	r2, [r3, #0]
 80107a8:	6a13      	ldr	r3, [r2, #32]
 80107aa:	f043 030a 	orr.w	r3, r3, #10
 80107ae:	6213      	str	r3, [r2, #32]
}
 80107b0:	4770      	bx	lr
 80107b2:	bf00      	nop
 80107b4:	2000eb4c 	.word	0x2000eb4c

080107b8 <TIM_IC1_RisingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80107b8:	4b03      	ldr	r3, [pc, #12]	; (80107c8 <TIM_IC1_RisingOnly+0x10>)
 80107ba:	681a      	ldr	r2, [r3, #0]
 80107bc:	6a13      	ldr	r3, [r2, #32]
 80107be:	f023 030a 	bic.w	r3, r3, #10
 80107c2:	6213      	str	r3, [r2, #32]
}
 80107c4:	4770      	bx	lr
 80107c6:	bf00      	nop
 80107c8:	2000eb4c 	.word	0x2000eb4c

080107cc <TIM_IC1_FallingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 80107cc:	4b05      	ldr	r3, [pc, #20]	; (80107e4 <TIM_IC1_FallingOnly+0x18>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	6a1a      	ldr	r2, [r3, #32]
 80107d2:	f022 0208 	bic.w	r2, r2, #8
 80107d6:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 80107d8:	6a1a      	ldr	r2, [r3, #32]
 80107da:	f042 0202 	orr.w	r2, r2, #2
 80107de:	621a      	str	r2, [r3, #32]
}
 80107e0:	4770      	bx	lr
 80107e2:	bf00      	nop
 80107e4:	2000eb4c 	.word	0x2000eb4c

080107e8 <TIM_IC2_RisingFalling>:
	htim2.Instance->CCER |= (TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80107e8:	4b03      	ldr	r3, [pc, #12]	; (80107f8 <TIM_IC2_RisingFalling+0x10>)
 80107ea:	681a      	ldr	r2, [r3, #0]
 80107ec:	6a13      	ldr	r3, [r2, #32]
 80107ee:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80107f2:	6213      	str	r3, [r2, #32]
}
 80107f4:	4770      	bx	lr
 80107f6:	bf00      	nop
 80107f8:	2000eb4c 	.word	0x2000eb4c

080107fc <TIM_IC2_RisingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80107fc:	4b03      	ldr	r3, [pc, #12]	; (801080c <TIM_IC2_RisingOnly+0x10>)
 80107fe:	681a      	ldr	r2, [r3, #0]
 8010800:	6a13      	ldr	r3, [r2, #32]
 8010802:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010806:	6213      	str	r3, [r2, #32]
}
 8010808:	4770      	bx	lr
 801080a:	bf00      	nop
 801080c:	2000eb4c 	.word	0x2000eb4c

08010810 <TIM_IC2_FallingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 8010810:	4b05      	ldr	r3, [pc, #20]	; (8010828 <TIM_IC2_FallingOnly+0x18>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	6a1a      	ldr	r2, [r3, #32]
 8010816:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801081a:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 801081c:	6a1a      	ldr	r2, [r3, #32]
 801081e:	f042 0220 	orr.w	r2, r2, #32
 8010822:	621a      	str	r2, [r3, #32]
}
 8010824:	4770      	bx	lr
 8010826:	bf00      	nop
 8010828:	2000eb4c 	.word	0x2000eb4c

0801082c <TIM_TI_Sequence_AB>:
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 801082c:	4b0c      	ldr	r3, [pc, #48]	; (8010860 <TIM_TI_Sequence_AB+0x34>)
	counter.abba = BIN0;
 801082e:	490d      	ldr	r1, [pc, #52]	; (8010864 <TIM_TI_Sequence_AB+0x38>)
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	689a      	ldr	r2, [r3, #8]
 8010834:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010838:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 801083a:	689a      	ldr	r2, [r3, #8]
 801083c:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8010840:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 8010842:	689a      	ldr	r2, [r3, #8]
 8010844:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8010848:	f022 0207 	bic.w	r2, r2, #7
 801084c:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 801084e:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN0;
 8010850:	2000      	movs	r0, #0
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 8010852:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8010856:	609a      	str	r2, [r3, #8]
	counter.abba = BIN0;
 8010858:	f881 03ce 	strb.w	r0, [r1, #974]	; 0x3ce
}
 801085c:	4770      	bx	lr
 801085e:	bf00      	nop
 8010860:	2000eb4c 	.word	0x2000eb4c
 8010864:	20004cc8 	.word	0x20004cc8

08010868 <TIM_TI_Sequence_BA>:
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010868:	4b0c      	ldr	r3, [pc, #48]	; (801089c <TIM_TI_Sequence_BA+0x34>)
	counter.abba = BIN1;
 801086a:	490d      	ldr	r1, [pc, #52]	; (80108a0 <TIM_TI_Sequence_BA+0x38>)
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	689a      	ldr	r2, [r3, #8]
 8010870:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010874:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;
 8010876:	689a      	ldr	r2, [r3, #8]
 8010878:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 801087c:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 801087e:	689a      	ldr	r2, [r3, #8]
 8010880:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8010884:	f022 0207 	bic.w	r2, r2, #7
 8010888:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 801088a:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN1;
 801088c:	2001      	movs	r0, #1
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 801088e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8010892:	609a      	str	r2, [r3, #8]
	counter.abba = BIN1;
 8010894:	f881 03ce 	strb.w	r0, [r1, #974]	; 0x3ce
}
 8010898:	4770      	bx	lr
 801089a:	bf00      	nop
 801089c:	2000eb4c 	.word	0x2000eb4c
 80108a0:	20004cc8 	.word	0x20004cc8

080108a4 <TIM_ARR_PSC_Config>:
 * @brief  Function settings ARR and PSC values of TIM4 (gate time) - ETR, REF
 * @params arr, psc
 * @retval none
 */
void TIM_ARR_PSC_Config(double gateTime)
{
 80108a4:	b570      	push	{r4, r5, r6, lr}
 80108a6:	ec53 2b10 	vmov	r2, r3, d0
 80108aa:	b082      	sub	sp, #8
 80108ac:	e9cd 2300 	strd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;
 80108b0:	f7f7 fed8 	bl	8008664 <HAL_RCC_GetPCLK1Freq>

	TIM_ReconfigPrecise(&htim4, periphClock, 1/gateTime);
 80108b4:	e9dd 2300 	ldrd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;
 80108b8:	4606      	mov	r6, r0
	TIM_ReconfigPrecise(&htim4, periphClock, 1/gateTime);
 80108ba:	4915      	ldr	r1, [pc, #84]	; (8010910 <TIM_ARR_PSC_Config+0x6c>)
 80108bc:	4d15      	ldr	r5, [pc, #84]	; (8010914 <TIM_ARR_PSC_Config+0x70>)

	counter.counterEtr.arr = htim4.Instance->ARR;
 80108be:	4c16      	ldr	r4, [pc, #88]	; (8010918 <TIM_ARR_PSC_Config+0x74>)
	TIM_ReconfigPrecise(&htim4, periphClock, 1/gateTime);
 80108c0:	2000      	movs	r0, #0
 80108c2:	f7ef ff7b 	bl	80007bc <__aeabi_ddiv>
 80108c6:	ec41 0b10 	vmov	d0, r0, r1
 80108ca:	0071      	lsls	r1, r6, #1
 80108cc:	4628      	mov	r0, r5
 80108ce:	f7fe ff55 	bl	800f77c <TIM_ReconfigPrecise>
	counter.counterEtr.arr = htim4.Instance->ARR;
 80108d2:	682b      	ldr	r3, [r5, #0]
 80108d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108d6:	b292      	uxth	r2, r2
 80108d8:	f8a4 2398 	strh.w	r2, [r4, #920]	; 0x398
	counter.counterEtr.psc = htim4.Instance->PSC;
 80108dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80108de:	b292      	uxth	r2, r2
 80108e0:	f8a4 239a 	strh.w	r2, [r4, #922]	; 0x39a
	if(counter.state!=COUNTER_IC){
 80108e4:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 80108e8:	2a02      	cmp	r2, #2
 80108ea:	d00b      	beq.n	8010904 <TIM_ARR_PSC_Config+0x60>
		xStartTime = xTaskGetTickCount();
 80108ec:	f7fc fc4c 	bl	800d188 <xTaskGetTickCount>
		__HAL_TIM_ENABLE(&htim4);
 80108f0:	682b      	ldr	r3, [r5, #0]
		xStartTime = xTaskGetTickCount();
 80108f2:	490a      	ldr	r1, [pc, #40]	; (801091c <TIM_ARR_PSC_Config+0x78>)
		__HAL_TIM_ENABLE(&htim4);
 80108f4:	681a      	ldr	r2, [r3, #0]
		xStartTime = xTaskGetTickCount();
 80108f6:	6008      	str	r0, [r1, #0]
		__HAL_TIM_ENABLE(&htim4);
 80108f8:	f042 0201 	orr.w	r2, r2, #1
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80108fc:	2100      	movs	r1, #0
		__HAL_TIM_ENABLE(&htim4);
 80108fe:	601a      	str	r2, [r3, #0]
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8010900:	f884 13c4 	strb.w	r1, [r4, #964]	; 0x3c4
 8010904:	695a      	ldr	r2, [r3, #20]
 8010906:	f042 0201 	orr.w	r2, r2, #1
 801090a:	615a      	str	r2, [r3, #20]
	}

	/* Generate an update event to reload the Prescaler and the repetition counter immediately */
	LL_TIM_GenerateEvent_UPDATE(htim4.Instance);
}
 801090c:	b002      	add	sp, #8
 801090e:	bd70      	pop	{r4, r5, r6, pc}
 8010910:	3ff00000 	.word	0x3ff00000
 8010914:	2000ea84 	.word	0x2000ea84
 8010918:	20004cc8 	.word	0x20004cc8
 801091c:	20004cc0 	.word	0x20004cc0

08010920 <TIM_REF_SecondInputDisable>:

void TIM_REF_SecondInputDisable(void){
	__HAL_TIM_DISABLE(&htim4);
 8010920:	4b08      	ldr	r3, [pc, #32]	; (8010944 <TIM_REF_SecondInputDisable+0x24>)
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	6a19      	ldr	r1, [r3, #32]
 8010926:	f241 1211 	movw	r2, #4369	; 0x1111
 801092a:	4211      	tst	r1, r2
 801092c:	d108      	bne.n	8010940 <TIM_REF_SecondInputDisable+0x20>
 801092e:	6a19      	ldr	r1, [r3, #32]
 8010930:	f240 4244 	movw	r2, #1092	; 0x444
 8010934:	4211      	tst	r1, r2
 8010936:	d103      	bne.n	8010940 <TIM_REF_SecondInputDisable+0x20>
 8010938:	681a      	ldr	r2, [r3, #0]
 801093a:	f022 0201 	bic.w	r2, r2, #1
 801093e:	601a      	str	r2, [r3, #0]
}
 8010940:	4770      	bx	lr
 8010942:	bf00      	nop
 8010944:	2000ea84 	.word	0x2000ea84

08010948 <TIM_REF_Reconfig_cnt>:

void TIM_REF_Reconfig_cnt(uint32_t sampleCount)
{
 8010948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801094c:	4680      	mov	r8, r0
 801094e:	b084      	sub	sp, #16
	uint32_t dummy;
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8010950:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8010954:	f7f8 f914 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 8010958:	4607      	mov	r7, r0
	//HAL_RCC_GetPCLK1Freq()*2;  // TIM4 periph clock

	xStartTime = xTaskGetTickCount();
 801095a:	f7fc fc15 	bl	800d188 <xTaskGetTickCount>
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;

	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 801095e:	4c0a      	ldr	r4, [pc, #40]	; (8010988 <TIM_REF_Reconfig_cnt+0x40>)
	xStartTime = xTaskGetTickCount();
 8010960:	4b0a      	ldr	r3, [pc, #40]	; (801098c <TIM_REF_Reconfig_cnt+0x44>)
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8010962:	4e0b      	ldr	r6, [pc, #44]	; (8010990 <TIM_REF_Reconfig_cnt+0x48>)
	xStartTime = xTaskGetTickCount();
 8010964:	6018      	str	r0, [r3, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8010966:	2500      	movs	r5, #0
	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 8010968:	4642      	mov	r2, r8
 801096a:	4639      	mov	r1, r7
 801096c:	ab03      	add	r3, sp, #12
 801096e:	4620      	mov	r0, r4
 8010970:	9500      	str	r5, [sp, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8010972:	f886 53c4 	strb.w	r5, [r6, #964]	; 0x3c4
	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 8010976:	f7fe fe99 	bl	800f6ac <TIM_Reconfig>
	HAL_TIM_Base_Start(&htim4);
 801097a:	4620      	mov	r0, r4
 801097c:	f7f8 fc3e 	bl	80091fc <HAL_TIM_Base_Start>
}
 8010980:	b004      	add	sp, #16
 8010982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010986:	bf00      	nop
 8010988:	2000ea84 	.word	0x2000ea84
 801098c:	20004cc0 	.word	0x20004cc0
 8010990:	20004cc8 	.word	0x20004cc8

08010994 <TIM_ETPS_GetPrescaler>:
 * @params none
 * @retval etps: ETRP prescaler register value
 */
uint8_t TIM_ETPS_GetPrescaler(void)
{
	uint16_t etpsRegVal = ((htim2.Instance->SMCR) & TIM_SMCR_ETPS) >> 12;			/* ETR prescaler register value */
 8010994:	4b08      	ldr	r3, [pc, #32]	; (80109b8 <TIM_ETPS_GetPrescaler+0x24>)
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	689b      	ldr	r3, [r3, #8]
 */
uint8_t TIM_GetPrescaler(uint32_t regPrescValue)
{
	uint8_t presc;
	/* Save the real value of ICxPSC prescaler for later calculations */
	switch(regPrescValue){
 801099a:	f3c3 3301 	ubfx	r3, r3, #12, #2
 801099e:	2b02      	cmp	r3, #2
 80109a0:	d006      	beq.n	80109b0 <TIM_ETPS_GetPrescaler+0x1c>
 80109a2:	2b03      	cmp	r3, #3
 80109a4:	d006      	beq.n	80109b4 <TIM_ETPS_GetPrescaler+0x20>
 80109a6:	2b01      	cmp	r3, #1
	case 0:
		presc = 1; break;
 80109a8:	bf0c      	ite	eq
 80109aa:	2002      	moveq	r0, #2
 80109ac:	2001      	movne	r0, #1
 80109ae:	4770      	bx	lr
	case 1:
		presc = 2; break;
	case 2:
		presc = 4; break;
 80109b0:	2004      	movs	r0, #4
 80109b2:	4770      	bx	lr
	case 3:
		presc = 8; break;
 80109b4:	2008      	movs	r0, #8
}
 80109b6:	4770      	bx	lr
 80109b8:	2000eb4c 	.word	0x2000eb4c

080109bc <TIM_IC1PSC_GetPrescaler>:
	uint32_t ic1psc = ((htim2.Instance->CCMR1) & TIM_CCMR1_IC1PSC_Msk) >> TIM_CCMR1_IC1PSC_Pos;
 80109bc:	4b08      	ldr	r3, [pc, #32]	; (80109e0 <TIM_IC1PSC_GetPrescaler+0x24>)
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	699b      	ldr	r3, [r3, #24]
 80109c2:	f3c3 0381 	ubfx	r3, r3, #2, #2
	switch(regPrescValue){
 80109c6:	2b02      	cmp	r3, #2
 80109c8:	d006      	beq.n	80109d8 <TIM_IC1PSC_GetPrescaler+0x1c>
 80109ca:	2b03      	cmp	r3, #3
 80109cc:	d006      	beq.n	80109dc <TIM_IC1PSC_GetPrescaler+0x20>
 80109ce:	2b01      	cmp	r3, #1
		presc = 1; break;
 80109d0:	bf0c      	ite	eq
 80109d2:	2002      	moveq	r0, #2
 80109d4:	2001      	movne	r0, #1
 80109d6:	4770      	bx	lr
		presc = 4; break;
 80109d8:	2004      	movs	r0, #4
 80109da:	4770      	bx	lr
		presc = 8; break;
 80109dc:	2008      	movs	r0, #8
}
 80109de:	4770      	bx	lr
 80109e0:	2000eb4c 	.word	0x2000eb4c

080109e4 <TIM_IC2PSC_GetPrescaler>:
	uint32_t ic2psc = ((htim2.Instance->CCMR1) & TIM_CCMR1_IC2PSC_Msk) >> TIM_CCMR1_IC2PSC_Pos;
 80109e4:	4b08      	ldr	r3, [pc, #32]	; (8010a08 <TIM_IC2PSC_GetPrescaler+0x24>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	699b      	ldr	r3, [r3, #24]
 80109ea:	f3c3 2381 	ubfx	r3, r3, #10, #2
	switch(regPrescValue){
 80109ee:	2b02      	cmp	r3, #2
 80109f0:	d006      	beq.n	8010a00 <TIM_IC2PSC_GetPrescaler+0x1c>
 80109f2:	2b03      	cmp	r3, #3
 80109f4:	d006      	beq.n	8010a04 <TIM_IC2PSC_GetPrescaler+0x20>
 80109f6:	2b01      	cmp	r3, #1
		presc = 1; break;
 80109f8:	bf0c      	ite	eq
 80109fa:	2002      	moveq	r0, #2
 80109fc:	2001      	movne	r0, #1
 80109fe:	4770      	bx	lr
		presc = 4; break;
 8010a00:	2004      	movs	r0, #4
 8010a02:	4770      	bx	lr
		presc = 8; break;
 8010a04:	2008      	movs	r0, #8
}
 8010a06:	4770      	bx	lr
 8010a08:	2000eb4c 	.word	0x2000eb4c

08010a0c <DMA_TransferComplete>:
 */
bool DMA_TransferComplete(DMA_HandleTypeDef *dmah)
{
	uint32_t dmaIsrReg = dmah->DmaBaseAddress->ISR;

	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){
 8010a0c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
 8010a10:	2302      	movs	r3, #2
	uint32_t dmaIsrReg = dmah->DmaBaseAddress->ISR;
 8010a12:	6810      	ldr	r0, [r2, #0]
	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){
 8010a14:	408b      	lsls	r3, r1
 8010a16:	4018      	ands	r0, r3
		/* Clear the transfer complete flag */
		dmah->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << dmah->ChannelIndex;
 8010a18:	bf1c      	itt	ne
 8010a1a:	6053      	strne	r3, [r2, #4]
		//		}
		return true;
 8010a1c:	2001      	movne	r0, #1
	} else {
		return false;
	}
}
 8010a1e:	4770      	bx	lr

08010a20 <DMA_Restart>:
 *         the configuration information for the specified DMA Channel.
 * @retval None
 */
void DMA_Restart(DMA_HandleTypeDef *dmah)
{
	if(dmah == &hdma_tim2_ch1){
 8010a20:	4b10      	ldr	r3, [pc, #64]	; (8010a64 <DMA_Restart+0x44>)
 8010a22:	4298      	cmp	r0, r3
{
 8010a24:	b510      	push	{r4, lr}
	if(dmah == &hdma_tim2_ch1){
 8010a26:	d00e      	beq.n	8010a46 <DMA_Restart+0x26>
		HAL_DMA_Abort(&hdma_tim2_ch1);
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
	}else{
		HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 8010a28:	480f      	ldr	r0, [pc, #60]	; (8010a68 <DMA_Restart+0x48>)
 8010a2a:	f7f6 fde7 	bl	80075fc <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 8010a2e:	490f      	ldr	r1, [pc, #60]	; (8010a6c <DMA_Restart+0x4c>)
 8010a30:	4a0f      	ldr	r2, [pc, #60]	; (8010a70 <DMA_Restart+0x50>)
 8010a32:	6809      	ldr	r1, [r1, #0]
 8010a34:	8913      	ldrh	r3, [r2, #8]
 8010a36:	480c      	ldr	r0, [pc, #48]	; (8010a68 <DMA_Restart+0x48>)
 8010a38:	f502 72e4 	add.w	r2, r2, #456	; 0x1c8
 8010a3c:	3138      	adds	r1, #56	; 0x38
	}
}
 8010a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 8010a42:	f7f6 bd37 	b.w	80074b4 <HAL_DMA_Start>
 8010a46:	4604      	mov	r4, r0
		HAL_DMA_Abort(&hdma_tim2_ch1);
 8010a48:	f7f6 fdd8 	bl	80075fc <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010a4c:	4907      	ldr	r1, [pc, #28]	; (8010a6c <DMA_Restart+0x4c>)
 8010a4e:	4a08      	ldr	r2, [pc, #32]	; (8010a70 <DMA_Restart+0x50>)
 8010a50:	6809      	ldr	r1, [r1, #0]
 8010a52:	88d3      	ldrh	r3, [r2, #6]
 8010a54:	4620      	mov	r0, r4
 8010a56:	3210      	adds	r2, #16
 8010a58:	3134      	adds	r1, #52	; 0x34
}
 8010a5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010a5e:	f7f6 bd29 	b.w	80074b4 <HAL_DMA_Start>
 8010a62:	bf00      	nop
 8010a64:	2000ea40 	.word	0x2000ea40
 8010a68:	2000eb08 	.word	0x2000eb08
 8010a6c:	2000eb4c 	.word	0x2000eb4c
 8010a70:	20004cc8 	.word	0x20004cc8

08010a74 <MX_TIM6_Init>:
 * @note   TIM6 Update event occurs each TIM6CLK/256
 * @param  None
 * @retval None
 */
void MX_TIM6_Init(void)
{
 8010a74:	b530      	push	{r4, r5, lr}
	TIM_MasterConfigTypeDef sMasterConfig;

	/*##-1- Configure the TIM peripheral #######################################*/
	/* Time base configuration */
	htim6.Instance = TIM6;
 8010a76:	4c0b      	ldr	r4, [pc, #44]	; (8010aa4 <MX_TIM6_Init+0x30>)
 8010a78:	4b0b      	ldr	r3, [pc, #44]	; (8010aa8 <MX_TIM6_Init+0x34>)
 8010a7a:	6023      	str	r3, [r4, #0]
{
 8010a7c:	b085      	sub	sp, #20

	htim6.Init.Period = 0x7FF;
	htim6.Init.Prescaler = 0;
 8010a7e:	2500      	movs	r5, #0
	htim6.Init.Period = 0x7FF;
 8010a80:	f240 73ff 	movw	r3, #2047	; 0x7ff
	htim6.Init.ClockDivision = 0;
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
	HAL_TIM_Base_Init(&htim6);
 8010a84:	4620      	mov	r0, r4
	htim6.Init.Period = 0x7FF;
 8010a86:	60e3      	str	r3, [r4, #12]
	htim6.Init.Prescaler = 0;
 8010a88:	6065      	str	r5, [r4, #4]
	htim6.Init.ClockDivision = 0;
 8010a8a:	6125      	str	r5, [r4, #16]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010a8c:	60a5      	str	r5, [r4, #8]
	HAL_TIM_Base_Init(&htim6);
 8010a8e:	f7f8 fa6f 	bl	8008f70 <HAL_TIM_Base_Init>

	/* TIM6 TRGO selection */
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010a92:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;

	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010a94:	4620      	mov	r0, r4
 8010a96:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010a98:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010a9a:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010a9c:	f7fa fef4 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>

	/*##-2- Enable TIM peripheral counter ######################################*/
	//HAL_TIM_Base_Start(&htim6);
}
 8010aa0:	b005      	add	sp, #20
 8010aa2:	bd30      	pop	{r4, r5, pc}
 8010aa4:	2000ec54 	.word	0x2000ec54
 8010aa8:	40001000 	.word	0x40001000

08010aac <MX_TIM7_Init>:
 * @note   TIM6 Update event occurs each TIM6CLK/256
 * @param  None
 * @retval None
 */
void MX_TIM7_Init(void)
{
 8010aac:	b530      	push	{r4, r5, lr}
	TIM_MasterConfigTypeDef sMasterConfig;

	/*##-1- Configure the TIM peripheral #######################################*/
	/* Time base configuration */
	htim7.Instance = TIM7;
 8010aae:	4c0b      	ldr	r4, [pc, #44]	; (8010adc <MX_TIM7_Init+0x30>)
 8010ab0:	4b0b      	ldr	r3, [pc, #44]	; (8010ae0 <MX_TIM7_Init+0x34>)
 8010ab2:	6023      	str	r3, [r4, #0]
{
 8010ab4:	b085      	sub	sp, #20

	htim7.Init.Period = 0x7FF;
	htim7.Init.Prescaler = 0;
 8010ab6:	2500      	movs	r5, #0
	htim7.Init.Period = 0x7FF;
 8010ab8:	f240 73ff 	movw	r3, #2047	; 0x7ff
	htim7.Init.ClockDivision = 0;
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
	HAL_TIM_Base_Init(&htim7);
 8010abc:	4620      	mov	r0, r4
	htim7.Init.Period = 0x7FF;
 8010abe:	60e3      	str	r3, [r4, #12]
	htim7.Init.Prescaler = 0;
 8010ac0:	6065      	str	r5, [r4, #4]
	htim7.Init.ClockDivision = 0;
 8010ac2:	6125      	str	r5, [r4, #16]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010ac4:	60a5      	str	r5, [r4, #8]
	HAL_TIM_Base_Init(&htim7);
 8010ac6:	f7f8 fa53 	bl	8008f70 <HAL_TIM_Base_Init>

	/* TIM6 TRGO selection */
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010aca:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;

	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8010acc:	4620      	mov	r0, r4
 8010ace:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010ad0:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010ad2:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8010ad4:	f7fa fed8 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>

	/*##-2- Enable TIM peripheral counter ######################################*/
	//HAL_TIM_Base_Start(&htim6);
}
 8010ad8:	b005      	add	sp, #20
 8010ada:	bd30      	pop	{r4, r5, pc}
 8010adc:	2000ecd4 	.word	0x2000ecd4
 8010ae0:	40001400 	.word	0x40001400

08010ae4 <TIM6_GEN_DAC_MspInit>:

#ifdef USE_GEN

void TIM6_GEN_DAC_MspInit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010ae4:	4b06      	ldr	r3, [pc, #24]	; (8010b00 <TIM6_GEN_DAC_MspInit+0x1c>)
 8010ae6:	69da      	ldr	r2, [r3, #28]
 8010ae8:	f042 0210 	orr.w	r2, r2, #16
 8010aec:	61da      	str	r2, [r3, #28]
 8010aee:	69db      	ldr	r3, [r3, #28]
{
 8010af0:	b082      	sub	sp, #8
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010af2:	f003 0310 	and.w	r3, r3, #16
 8010af6:	9301      	str	r3, [sp, #4]
 8010af8:	9b01      	ldr	r3, [sp, #4]
}
 8010afa:	b002      	add	sp, #8
 8010afc:	4770      	bx	lr
 8010afe:	bf00      	nop
 8010b00:	40021000 	.word	0x40021000

08010b04 <TIM7_GEN_DAC_MspInit>:

void TIM7_GEN_DAC_MspInit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b04:	4b06      	ldr	r3, [pc, #24]	; (8010b20 <TIM7_GEN_DAC_MspInit+0x1c>)
 8010b06:	69da      	ldr	r2, [r3, #28]
 8010b08:	f042 0220 	orr.w	r2, r2, #32
 8010b0c:	61da      	str	r2, [r3, #28]
 8010b0e:	69db      	ldr	r3, [r3, #28]
{
 8010b10:	b082      	sub	sp, #8
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b12:	f003 0320 	and.w	r3, r3, #32
 8010b16:	9301      	str	r3, [sp, #4]
 8010b18:	9b01      	ldr	r3, [sp, #4]
}
 8010b1a:	b002      	add	sp, #8
 8010b1c:	4770      	bx	lr
 8010b1e:	bf00      	nop
 8010b20:	40021000 	.word	0x40021000

08010b24 <TIM6_GEN_DAC_MspDeinit>:

void TIM6_GEN_DAC_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM6_CLK_DISABLE();
 8010b24:	4a02      	ldr	r2, [pc, #8]	; (8010b30 <TIM6_GEN_DAC_MspDeinit+0xc>)
 8010b26:	69d3      	ldr	r3, [r2, #28]
 8010b28:	f023 0310 	bic.w	r3, r3, #16
 8010b2c:	61d3      	str	r3, [r2, #28]
}
 8010b2e:	4770      	bx	lr
 8010b30:	40021000 	.word	0x40021000

08010b34 <TIM7_GEN_DAC_MspDeinit>:

void TIM7_GEN_DAC_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM7_CLK_DISABLE();
 8010b34:	4a02      	ldr	r2, [pc, #8]	; (8010b40 <TIM7_GEN_DAC_MspDeinit+0xc>)
 8010b36:	69d3      	ldr	r3, [r2, #28]
 8010b38:	f023 0320 	bic.w	r3, r3, #32
 8010b3c:	61d3      	str	r3, [r2, #28]
}
 8010b3e:	4770      	bx	lr
 8010b40:	40021000 	.word	0x40021000

08010b44 <TIM1_GEN_PWM_MspInit>:

void TIM1_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM1_CLK_ENABLE();
 8010b44:	4b0e      	ldr	r3, [pc, #56]	; (8010b80 <TIM1_GEN_PWM_MspInit+0x3c>)
{
 8010b46:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010b48:	699a      	ldr	r2, [r3, #24]
 8010b4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010b4e:	619a      	str	r2, [r3, #24]
 8010b50:	699b      	ldr	r3, [r3, #24]
{
 8010b52:	b086      	sub	sp, #24
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010b54:	f403 6300 	and.w	r3, r3, #2048	; 0x800

	/**TIM1 GPIO Configuration
		PA9     ------> TIM1_CH2
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010b58:	f44f 7000 	mov.w	r0, #512	; 0x200
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010b5c:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8010b5e:	2201      	movs	r2, #1
	GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8010b60:	2306      	movs	r3, #6
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010b62:	9001      	str	r0, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b64:	2502      	movs	r5, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b66:	2400      	movs	r4, #0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010b68:	a901      	add	r1, sp, #4
 8010b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010b6e:	9e00      	ldr	r6, [sp, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b70:	e9cd 5402 	strd	r5, r4, [sp, #8]
	GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8010b74:	e9cd 2304 	strd	r2, r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010b78:	f7f6 fe24 	bl	80077c4 <HAL_GPIO_Init>
}
 8010b7c:	b006      	add	sp, #24
 8010b7e:	bd70      	pop	{r4, r5, r6, pc}
 8010b80:	40021000 	.word	0x40021000

08010b84 <TIM3_GEN_PWM_MspInit>:

void TIM3_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM3_CLK_ENABLE();
 8010b84:	4b0d      	ldr	r3, [pc, #52]	; (8010bbc <TIM3_GEN_PWM_MspInit+0x38>)
	GPIO_InitStruct.Pin = GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010b86:	480e      	ldr	r0, [pc, #56]	; (8010bc0 <TIM3_GEN_PWM_MspInit+0x3c>)
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010b88:	69da      	ldr	r2, [r3, #28]
{
 8010b8a:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010b8c:	f042 0202 	orr.w	r2, r2, #2
 8010b90:	61da      	str	r2, [r3, #28]
 8010b92:	69db      	ldr	r3, [r3, #28]
{
 8010b94:	b086      	sub	sp, #24
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010b96:	f003 0302 	and.w	r3, r3, #2
 8010b9a:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8010b9c:	2201      	movs	r2, #1
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b9e:	2302      	movs	r3, #2
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8010ba0:	2510      	movs	r5, #16
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ba2:	2400      	movs	r4, #0
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010ba4:	a901      	add	r1, sp, #4
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010ba6:	9e00      	ldr	r6, [sp, #0]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8010ba8:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010baa:	e9cd 5301 	strd	r5, r3, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8010bae:	e9cd 4203 	strd	r4, r2, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010bb2:	f7f6 fe07 	bl	80077c4 <HAL_GPIO_Init>
}
 8010bb6:	b006      	add	sp, #24
 8010bb8:	bd70      	pop	{r4, r5, r6, pc}
 8010bba:	bf00      	nop
 8010bbc:	40021000 	.word	0x40021000
 8010bc0:	48000400 	.word	0x48000400

08010bc4 <TIM6_GEN_PWM_MspInit>:

void TIM6_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM6_CLK_ENABLE();
 8010bc4:	4b16      	ldr	r3, [pc, #88]	; (8010c20 <TIM6_GEN_PWM_MspInit+0x5c>)

	/* Peripheral DMA init*/
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010bc6:	4917      	ldr	r1, [pc, #92]	; (8010c24 <TIM6_GEN_PWM_MspInit+0x60>)
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010bc8:	69da      	ldr	r2, [r3, #28]
{
 8010bca:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010bcc:	f042 0210 	orr.w	r2, r2, #16
 8010bd0:	61da      	str	r2, [r3, #28]
 8010bd2:	69db      	ldr	r3, [r3, #28]
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010bd4:	4c14      	ldr	r4, [pc, #80]	; (8010c28 <TIM6_GEN_PWM_MspInit+0x64>)
{
 8010bd6:	b082      	sub	sp, #8
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010bd8:	f003 0310 	and.w	r3, r3, #16
{
 8010bdc:	4605      	mov	r5, r0
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010bde:	9301      	str	r3, [sp, #4]
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010be0:	6021      	str	r1, [r4, #0]
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010be2:	2200      	movs	r2, #0
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010be4:	2110      	movs	r1, #16
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8010be6:	2380      	movs	r3, #128	; 0x80
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010be8:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010bec:	6061      	str	r1, [r4, #4]
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010bee:	60a2      	str	r2, [r4, #8]
	hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010bf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 8010bf4:	2220      	movs	r2, #32
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8010bf6:	60e3      	str	r3, [r4, #12]
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010bf8:	6120      	str	r0, [r4, #16]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010bfa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim6_up);
 8010bfe:	4620      	mov	r0, r4
	hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 8010c00:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010c04:	61e3      	str	r3, [r4, #28]
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010c06:	9e01      	ldr	r6, [sp, #4]
	HAL_DMA_Init(&hdma_tim6_up);
 8010c08:	f7f6 fb00 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010c0c:	4b07      	ldr	r3, [pc, #28]	; (8010c2c <TIM6_GEN_PWM_MspInit+0x68>)
 8010c0e:	681a      	ldr	r2, [r3, #0]
 8010c10:	68d3      	ldr	r3, [r2, #12]
 8010c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010c16:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 8010c18:	622c      	str	r4, [r5, #32]
 8010c1a:	6265      	str	r5, [r4, #36]	; 0x24
}
 8010c1c:	b002      	add	sp, #8
 8010c1e:	bd70      	pop	{r4, r5, r6, pc}
 8010c20:	40021000 	.word	0x40021000
 8010c24:	40020030 	.word	0x40020030
 8010c28:	2000ec10 	.word	0x2000ec10
 8010c2c:	2000ec54 	.word	0x2000ec54

08010c30 <TIM7_GEN_PWM_MspInit>:

void TIM7_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM7_CLK_ENABLE();
 8010c30:	4b16      	ldr	r3, [pc, #88]	; (8010c8c <TIM7_GEN_PWM_MspInit+0x5c>)

	/* Peripheral DMA init*/
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8010c32:	4917      	ldr	r1, [pc, #92]	; (8010c90 <TIM7_GEN_PWM_MspInit+0x60>)
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010c34:	69da      	ldr	r2, [r3, #28]
{
 8010c36:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010c38:	f042 0220 	orr.w	r2, r2, #32
 8010c3c:	61da      	str	r2, [r3, #28]
 8010c3e:	69db      	ldr	r3, [r3, #28]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8010c40:	4c14      	ldr	r4, [pc, #80]	; (8010c94 <TIM7_GEN_PWM_MspInit+0x64>)
{
 8010c42:	b082      	sub	sp, #8
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010c44:	f003 0320 	and.w	r3, r3, #32
{
 8010c48:	4605      	mov	r5, r0
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010c4a:	9301      	str	r3, [sp, #4]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8010c4c:	6021      	str	r1, [r4, #0]
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010c4e:	2200      	movs	r2, #0
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010c50:	2110      	movs	r1, #16
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8010c52:	2380      	movs	r3, #128	; 0x80
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010c54:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010c58:	6061      	str	r1, [r4, #4]
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010c5a:	60a2      	str	r2, [r4, #8]
	hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010c5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 8010c60:	2220      	movs	r2, #32
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8010c62:	60e3      	str	r3, [r4, #12]
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010c64:	6120      	str	r0, [r4, #16]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010c66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim7_up);
 8010c6a:	4620      	mov	r0, r4
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 8010c6c:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010c70:	61e3      	str	r3, [r4, #28]
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010c72:	9e01      	ldr	r6, [sp, #4]
	HAL_DMA_Init(&hdma_tim7_up);
 8010c74:	f7f6 faca 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010c78:	4b07      	ldr	r3, [pc, #28]	; (8010c98 <TIM7_GEN_PWM_MspInit+0x68>)
 8010c7a:	681a      	ldr	r2, [r3, #0]
 8010c7c:	68d3      	ldr	r3, [r2, #12]
 8010c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010c82:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 8010c84:	622c      	str	r4, [r5, #32]
 8010c86:	6265      	str	r5, [r4, #36]	; 0x24
}
 8010c88:	b002      	add	sp, #8
 8010c8a:	bd70      	pop	{r4, r5, r6, pc}
 8010c8c:	40021000 	.word	0x40021000
 8010c90:	40020044 	.word	0x40020044
 8010c94:	2000eb8c 	.word	0x2000eb8c
 8010c98:	2000ecd4 	.word	0x2000ecd4

08010c9c <TIM1_GEN_PWM_MspDeinit>:

void TIM1_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM1_CLK_DISABLE();
 8010c9c:	4a02      	ldr	r2, [pc, #8]	; (8010ca8 <TIM1_GEN_PWM_MspDeinit+0xc>)
 8010c9e:	6993      	ldr	r3, [r2, #24]
 8010ca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010ca4:	6193      	str	r3, [r2, #24]
}
 8010ca6:	4770      	bx	lr
 8010ca8:	40021000 	.word	0x40021000

08010cac <TIM3_GEN_PWM_MspDeinit>:

void TIM3_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM3_CLK_DISABLE();
 8010cac:	4a02      	ldr	r2, [pc, #8]	; (8010cb8 <TIM3_GEN_PWM_MspDeinit+0xc>)
 8010cae:	69d3      	ldr	r3, [r2, #28]
 8010cb0:	f023 0302 	bic.w	r3, r3, #2
 8010cb4:	61d3      	str	r3, [r2, #28]
}
 8010cb6:	4770      	bx	lr
 8010cb8:	40021000 	.word	0x40021000

08010cbc <TIM6_GEN_PWM_MspDeinit>:

void TIM6_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM6_CLK_DISABLE();
 8010cbc:	4a03      	ldr	r2, [pc, #12]	; (8010ccc <TIM6_GEN_PWM_MspDeinit+0x10>)
	/* Peripheral DMA DeInit*/
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010cbe:	6a00      	ldr	r0, [r0, #32]
	__HAL_RCC_TIM6_CLK_DISABLE();
 8010cc0:	69d3      	ldr	r3, [r2, #28]
 8010cc2:	f023 0310 	bic.w	r3, r3, #16
 8010cc6:	61d3      	str	r3, [r2, #28]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010cc8:	f7f6 bb6e 	b.w	80073a8 <HAL_DMA_DeInit>
 8010ccc:	40021000 	.word	0x40021000

08010cd0 <TIM7_GEN_PWM_MspDeinit>:
}

void TIM7_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM7_CLK_DISABLE();
 8010cd0:	4a03      	ldr	r2, [pc, #12]	; (8010ce0 <TIM7_GEN_PWM_MspDeinit+0x10>)
	/* Peripheral DMA DeInit*/
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010cd2:	6a00      	ldr	r0, [r0, #32]
	__HAL_RCC_TIM7_CLK_DISABLE();
 8010cd4:	69d3      	ldr	r3, [r2, #28]
 8010cd6:	f023 0320 	bic.w	r3, r3, #32
 8010cda:	61d3      	str	r3, [r2, #28]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010cdc:	f7f6 bb64 	b.w	80073a8 <HAL_DMA_DeInit>
 8010ce0:	40021000 	.word	0x40021000

08010ce4 <TIM_Reconfig_gen>:
 * @param  samplingFreq: required frequency of the timer
 * @param  chan: channel number 0 - 1
 * @param  *realFreq: pointer to calculated real frequency
 * @retval status
 */
uint8_t TIM_Reconfig_gen(uint32_t samplingFreq,uint8_t chan,uint32_t* realFreq){
 8010ce4:	b570      	push	{r4, r5, r6, lr}
 8010ce6:	b082      	sub	sp, #8
 8010ce8:	460c      	mov	r4, r1
 8010cea:	4605      	mov	r5, r0
 8010cec:	4616      	mov	r6, r2
	/* RCC_PERIPHCLK_TIM6 and TIM7 defines missing in order to use with HAL_RCCEx_GetPeriphCLKFreq fun */
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;
 8010cee:	f7f7 fcb9 	bl	8008664 <HAL_RCC_GetPCLK1Freq>
 8010cf2:	0041      	lsls	r1, r0, #1
	if(chan==0){
 8010cf4:	b124      	cbz	r4, 8010d00 <TIM_Reconfig_gen+0x1c>
		return TIM_Reconfig(&htim6,periphClock,samplingFreq,realFreq,true);
	}else if(chan==1){
 8010cf6:	2c01      	cmp	r4, #1
 8010cf8:	d00b      	beq.n	8010d12 <TIM_Reconfig_gen+0x2e>
		return TIM_Reconfig(&htim7,periphClock,samplingFreq,realFreq,true);
	}else{
		return 0;
 8010cfa:	2000      	movs	r0, #0
	}
}
 8010cfc:	b002      	add	sp, #8
 8010cfe:	bd70      	pop	{r4, r5, r6, pc}
		return TIM_Reconfig(&htim6,periphClock,samplingFreq,realFreq,true);
 8010d00:	2001      	movs	r0, #1
 8010d02:	9000      	str	r0, [sp, #0]
 8010d04:	4633      	mov	r3, r6
 8010d06:	462a      	mov	r2, r5
 8010d08:	4806      	ldr	r0, [pc, #24]	; (8010d24 <TIM_Reconfig_gen+0x40>)
 8010d0a:	f7fe fccf 	bl	800f6ac <TIM_Reconfig>
}
 8010d0e:	b002      	add	sp, #8
 8010d10:	bd70      	pop	{r4, r5, r6, pc}
		return TIM_Reconfig(&htim7,periphClock,samplingFreq,realFreq,true);
 8010d12:	9400      	str	r4, [sp, #0]
 8010d14:	4633      	mov	r3, r6
 8010d16:	462a      	mov	r2, r5
 8010d18:	4803      	ldr	r0, [pc, #12]	; (8010d28 <TIM_Reconfig_gen+0x44>)
 8010d1a:	f7fe fcc7 	bl	800f6ac <TIM_Reconfig>
}
 8010d1e:	b002      	add	sp, #8
 8010d20:	bd70      	pop	{r4, r5, r6, pc}
 8010d22:	bf00      	nop
 8010d24:	2000ec54 	.word	0x2000ec54
 8010d28:	2000ecd4 	.word	0x2000ecd4
 8010d2c:	00000000 	.word	0x00000000

08010d30 <TIM_Reconfig_GenPwm>:

#ifdef USE_GEN_PWM

double TIM_Reconfig_GenPwm(double reqFreq, uint8_t chan){
 8010d30:	b508      	push	{r3, lr}
 8010d32:	ed2d 8b02 	vpush	{d8}
 8010d36:	eeb0 8a40 	vmov.f32	s16, s0
 8010d3a:	eef0 8a60 	vmov.f32	s17, s1
	uint32_t periphClock;
	if(chan==0){
 8010d3e:	b130      	cbz	r0, 8010d4e <TIM_Reconfig_GenPwm+0x1e>
		/* Whenever TIM peripheral is over-clocked and running from PLL, GetPeriphClock HAL function
		 * does not return the correct value.. */
		periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM1)*2;
				//HAL_RCC_GetPCLK2Freq()*2;
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
	}else if(chan==1){
 8010d40:	2801      	cmp	r0, #1
 8010d42:	d014      	beq.n	8010d6e <TIM_Reconfig_GenPwm+0x3e>
				//HAL_RCC_GetHCLKFreq();
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
	}else{
		return 0;
	}
}
 8010d44:	ecbd 8b02 	vpop	{d8}
 8010d48:	ed9f 0b11 	vldr	d0, [pc, #68]	; 8010d90 <TIM_Reconfig_GenPwm+0x60>
 8010d4c:	bd08      	pop	{r3, pc}
		periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM1)*2;
 8010d4e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8010d52:	f7f7 ff15 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 8010d56:	eeb0 0a48 	vmov.f32	s0, s16
 8010d5a:	eef0 0a68 	vmov.f32	s1, s17
}
 8010d5e:	ecbd 8b02 	vpop	{d8}
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 8010d62:	0041      	lsls	r1, r0, #1
}
 8010d64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 8010d68:	480b      	ldr	r0, [pc, #44]	; (8010d98 <TIM_Reconfig_GenPwm+0x68>)
 8010d6a:	f7fe bd07 	b.w	800f77c <TIM_ReconfigPrecise>
		periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8010d6e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8010d72:	f7f7 ff05 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 8010d76:	eeb0 0a48 	vmov.f32	s0, s16
 8010d7a:	eef0 0a68 	vmov.f32	s1, s17
}
 8010d7e:	ecbd 8b02 	vpop	{d8}
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 8010d82:	4601      	mov	r1, r0
}
 8010d84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 8010d88:	4804      	ldr	r0, [pc, #16]	; (8010d9c <TIM_Reconfig_GenPwm+0x6c>)
 8010d8a:	f7fe bcf7 	b.w	800f77c <TIM_ReconfigPrecise>
 8010d8e:	bf00      	nop
	...
 8010d98:	2000ec94 	.word	0x2000ec94
 8010d9c:	2000ebd0 	.word	0x2000ebd0

08010da0 <TIMGenEnable>:
/**
 * @brief  Enable TIM6 & TIM7 that trigger DMA - generating DAC.
 * @param  None
 * @retval None
 */
void TIMGenEnable(void){
 8010da0:	b508      	push	{r3, lr}
	HAL_TIM_Base_Start(&htim6);
 8010da2:	4804      	ldr	r0, [pc, #16]	; (8010db4 <TIMGenEnable+0x14>)
 8010da4:	f7f8 fa2a 	bl	80091fc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 8010da8:	4803      	ldr	r0, [pc, #12]	; (8010db8 <TIMGenEnable+0x18>)
}
 8010daa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim7);
 8010dae:	f7f8 ba25 	b.w	80091fc <HAL_TIM_Base_Start>
 8010db2:	bf00      	nop
 8010db4:	2000ec54 	.word	0x2000ec54
 8010db8:	2000ecd4 	.word	0x2000ecd4

08010dbc <TIMGenDisable>:
/**
 * @brief  Disable TIM6 & TIM7 - stop triggering DMA / generating DAC.
 * @param  None
 * @retval None
 */
void TIMGenDisable(void){
 8010dbc:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop(&htim6);
 8010dbe:	4804      	ldr	r0, [pc, #16]	; (8010dd0 <TIMGenDisable+0x14>)
 8010dc0:	f7f8 fa5e 	bl	8009280 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim7);
 8010dc4:	4803      	ldr	r0, [pc, #12]	; (8010dd4 <TIMGenDisable+0x18>)
}
 8010dc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim7);
 8010dca:	f7f8 ba59 	b.w	8009280 <HAL_TIM_Base_Stop>
 8010dce:	bf00      	nop
 8010dd0:	2000ec54 	.word	0x2000ec54
 8010dd4:	2000ecd4 	.word	0x2000ecd4

08010dd8 <TIMGenInit>:
 * @brief  Initialization of arbitrary DAC generator.
 * @note 	TIM6 & TIM7 & DAC.
 * @param  None
 * @retval None
 */
void TIMGenInit(void){
 8010dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	htim6.Instance = TIM6;
 8010ddc:	4e15      	ldr	r6, [pc, #84]	; (8010e34 <TIMGenInit+0x5c>)
	htim7.Instance = TIM7;
 8010dde:	4d16      	ldr	r5, [pc, #88]	; (8010e38 <TIMGenInit+0x60>)
void TIMGenInit(void){
 8010de0:	b084      	sub	sp, #16
	MX_DAC_Init();
 8010de2:	f7fd ff57 	bl	800ec94 <MX_DAC_Init>
	htim6.Init.Prescaler = 0;
 8010de6:	2400      	movs	r4, #0
	htim6.Instance = TIM6;
 8010de8:	4b14      	ldr	r3, [pc, #80]	; (8010e3c <TIMGenInit+0x64>)
 8010dea:	6033      	str	r3, [r6, #0]
	htim6.Init.Period = 0x7FF;
 8010dec:	f240 78ff 	movw	r8, #2047	; 0x7ff
	HAL_TIM_Base_Init(&htim6);
 8010df0:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010df2:	2720      	movs	r7, #32
	htim6.Init.Period = 0x7FF;
 8010df4:	f8c6 800c 	str.w	r8, [r6, #12]
	htim6.Init.Prescaler = 0;
 8010df8:	6074      	str	r4, [r6, #4]
	htim6.Init.ClockDivision = 0;
 8010dfa:	6134      	str	r4, [r6, #16]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010dfc:	60b4      	str	r4, [r6, #8]
	HAL_TIM_Base_Init(&htim6);
 8010dfe:	f7f8 f8b7 	bl	8008f70 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010e02:	a901      	add	r1, sp, #4
 8010e04:	4630      	mov	r0, r6
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010e06:	9403      	str	r4, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010e08:	9701      	str	r7, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010e0a:	f7fa fd3d 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	htim7.Instance = TIM7;
 8010e0e:	4b0c      	ldr	r3, [pc, #48]	; (8010e40 <TIMGenInit+0x68>)
 8010e10:	602b      	str	r3, [r5, #0]
	HAL_TIM_Base_Init(&htim7);
 8010e12:	4628      	mov	r0, r5
	htim7.Init.Period = 0x7FF;
 8010e14:	f8c5 800c 	str.w	r8, [r5, #12]
	htim7.Init.Prescaler = 0;
 8010e18:	606c      	str	r4, [r5, #4]
	htim7.Init.ClockDivision = 0;
 8010e1a:	612c      	str	r4, [r5, #16]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010e1c:	60ac      	str	r4, [r5, #8]
	HAL_TIM_Base_Init(&htim7);
 8010e1e:	f7f8 f8a7 	bl	8008f70 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8010e22:	a901      	add	r1, sp, #4
 8010e24:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010e26:	9701      	str	r7, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010e28:	9403      	str	r4, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8010e2a:	f7fa fd2d 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	MX_TIM6_Init();
	MX_TIM7_Init();
}
 8010e2e:	b004      	add	sp, #16
 8010e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e34:	2000ec54 	.word	0x2000ec54
 8010e38:	2000ecd4 	.word	0x2000ecd4
 8010e3c:	40001000 	.word	0x40001000
 8010e40:	40001400 	.word	0x40001400

08010e44 <TIMGenDacDeinit>:
void TIMGenDacDeinit(void){
	//	HAL_TIM_Base_DeInit(&htim6);
	//	HAL_TIM_Base_DeInit(&htim7);

	/* Reset TIM peripherals */
	__HAL_RCC_TIM6_FORCE_RESET();
 8010e44:	4b0c      	ldr	r3, [pc, #48]	; (8010e78 <TIMGenDacDeinit+0x34>)
 8010e46:	691a      	ldr	r2, [r3, #16]
 8010e48:	f042 0210 	orr.w	r2, r2, #16
 8010e4c:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM6_RELEASE_RESET();
 8010e4e:	691a      	ldr	r2, [r3, #16]
 8010e50:	f022 0210 	bic.w	r2, r2, #16
 8010e54:	611a      	str	r2, [r3, #16]

	__HAL_RCC_TIM7_FORCE_RESET();
 8010e56:	691a      	ldr	r2, [r3, #16]
 8010e58:	f042 0220 	orr.w	r2, r2, #32
 8010e5c:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM7_RELEASE_RESET();
 8010e5e:	691a      	ldr	r2, [r3, #16]
 8010e60:	f022 0220 	bic.w	r2, r2, #32
 8010e64:	611a      	str	r2, [r3, #16]

	__HAL_RCC_DAC1_FORCE_RESET();
 8010e66:	691a      	ldr	r2, [r3, #16]
 8010e68:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8010e6c:	611a      	str	r2, [r3, #16]
	__HAL_RCC_DAC1_RELEASE_RESET();
 8010e6e:	691a      	ldr	r2, [r3, #16]
 8010e70:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8010e74:	611a      	str	r2, [r3, #16]
}
 8010e76:	4770      	bx	lr
 8010e78:	40021000 	.word	0x40021000

08010e7c <TIM_DMA_Reconfig>:
 * @brief  Reconfigures the number of PWM Duty Cycle changes in one waveform period.
 * @note		The number of DC cahnges is represented by CNDTR register of DMA peripheral.
 * @param  chan: channel number 0 or 1 (TIM6 or TIM7)
 * @retval None
 */
void TIM_DMA_Reconfig(uint8_t chan){
 8010e7c:	b510      	push	{r4, lr}
	if(chan==0){
 8010e7e:	b110      	cbz	r0, 8010e86 <TIM_DMA_Reconfig+0xa>
		HAL_DMA_Abort(&hdma_tim6_up);
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(htim1.Instance->CCR2)/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
	}else if(chan==1){
 8010e80:	2801      	cmp	r0, #1
 8010e82:	d00e      	beq.n	8010ea2 <TIM_DMA_Reconfig+0x26>
		HAL_DMA_Abort(&hdma_tim7_up);
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(htim3.Instance->CCR1)/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
	}
}
 8010e84:	bd10      	pop	{r4, pc}
		HAL_DMA_Abort(&hdma_tim6_up);
 8010e86:	480e      	ldr	r0, [pc, #56]	; (8010ec0 <TIM_DMA_Reconfig+0x44>)
 8010e88:	f7f6 fbb8 	bl	80075fc <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(htim1.Instance->CCR2)/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
 8010e8c:	4a0d      	ldr	r2, [pc, #52]	; (8010ec4 <TIM_DMA_Reconfig+0x48>)
 8010e8e:	4b0e      	ldr	r3, [pc, #56]	; (8010ec8 <TIM_DMA_Reconfig+0x4c>)
 8010e90:	6812      	ldr	r2, [r2, #0]
 8010e92:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010e94:	480a      	ldr	r0, [pc, #40]	; (8010ec0 <TIM_DMA_Reconfig+0x44>)
 8010e96:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8010e98:	3238      	adds	r2, #56	; 0x38
}
 8010e9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(htim1.Instance->CCR2)/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
 8010e9e:	f7f6 bb09 	b.w	80074b4 <HAL_DMA_Start>
		HAL_DMA_Abort(&hdma_tim7_up);
 8010ea2:	480a      	ldr	r0, [pc, #40]	; (8010ecc <TIM_DMA_Reconfig+0x50>)
 8010ea4:	f7f6 fbaa 	bl	80075fc <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(htim3.Instance->CCR1)/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
 8010ea8:	4a09      	ldr	r2, [pc, #36]	; (8010ed0 <TIM_DMA_Reconfig+0x54>)
 8010eaa:	4b07      	ldr	r3, [pc, #28]	; (8010ec8 <TIM_DMA_Reconfig+0x4c>)
 8010eac:	6812      	ldr	r2, [r2, #0]
 8010eae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010eb0:	4806      	ldr	r0, [pc, #24]	; (8010ecc <TIM_DMA_Reconfig+0x50>)
 8010eb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010eb4:	3234      	adds	r2, #52	; 0x34
}
 8010eb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(htim3.Instance->CCR1)/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
 8010eba:	f7f6 bafb 	b.w	80074b4 <HAL_DMA_Start>
 8010ebe:	bf00      	nop
 8010ec0:	2000ec10 	.word	0x2000ec10
 8010ec4:	2000ec94 	.word	0x2000ec94
 8010ec8:	200050a0 	.word	0x200050a0
 8010ecc:	2000eb8c 	.word	0x2000eb8c
 8010ed0:	2000ebd0 	.word	0x2000ebd0

08010ed4 <PWMGeneratingEnable>:
 * @brief  Enables/Starts generating of PWM and its simultaneous Duty Cycle changes.
 * @note		The PWM generated by TIM6 (ch2) & TIM7 (ch1). The DMA for DC change triggered by TIM1 (for TIM6) & TIM3 (for TIM7).
 * @param  None
 * @retval None
 */
void PWMGeneratingEnable(void){
 8010ed4:	b538      	push	{r3, r4, r5, lr}
	if(generator.numOfChannles==1){
 8010ed6:	4b1a      	ldr	r3, [pc, #104]	; (8010f40 <PWMGeneratingEnable+0x6c>)
 8010ed8:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8010edc:	2a01      	cmp	r2, #1
 8010ede:	d020      	beq.n	8010f22 <PWMGeneratingEnable+0x4e>
		/* After sole Generator initialization, PWM generator do not enter TIMGenPwmInit()
		function and thus UDE bits are not configured. Must be set here. */
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Start(&htim6);
	}else if(generator.numOfChannles>1){
 8010ee0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8010ee4:	2b01      	cmp	r3, #1
 8010ee6:	d91b      	bls.n	8010f20 <PWMGeneratingEnable+0x4c>
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010ee8:	4d16      	ldr	r5, [pc, #88]	; (8010f44 <PWMGeneratingEnable+0x70>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Start(&htim6);
		__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010eea:	4c17      	ldr	r4, [pc, #92]	; (8010f48 <PWMGeneratingEnable+0x74>)
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010eec:	682a      	ldr	r2, [r5, #0]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010eee:	4817      	ldr	r0, [pc, #92]	; (8010f4c <PWMGeneratingEnable+0x78>)
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010ef0:	68d3      	ldr	r3, [r2, #12]
 8010ef2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010ef6:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010ef8:	2104      	movs	r1, #4
 8010efa:	f7f8 fc95 	bl	8009828 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);
 8010efe:	4628      	mov	r0, r5
 8010f00:	f7f8 f97c 	bl	80091fc <HAL_TIM_Base_Start>
		__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010f04:	6822      	ldr	r2, [r4, #0]
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8010f06:	4812      	ldr	r0, [pc, #72]	; (8010f50 <PWMGeneratingEnable+0x7c>)
		__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010f08:	68d3      	ldr	r3, [r2, #12]
 8010f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010f0e:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8010f10:	2100      	movs	r1, #0
 8010f12:	f7f8 fc89 	bl	8009828 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim7);
 8010f16:	4620      	mov	r0, r4
	}
}
 8010f18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_TIM_Base_Start(&htim7);
 8010f1c:	f7f8 b96e 	b.w	80091fc <HAL_TIM_Base_Start>
}
 8010f20:	bd38      	pop	{r3, r4, r5, pc}
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010f22:	4c08      	ldr	r4, [pc, #32]	; (8010f44 <PWMGeneratingEnable+0x70>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010f24:	4809      	ldr	r0, [pc, #36]	; (8010f4c <PWMGeneratingEnable+0x78>)
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010f26:	6822      	ldr	r2, [r4, #0]
 8010f28:	68d3      	ldr	r3, [r2, #12]
 8010f2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010f2e:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010f30:	2104      	movs	r1, #4
 8010f32:	f7f8 fc79 	bl	8009828 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);
 8010f36:	4620      	mov	r0, r4
}
 8010f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_TIM_Base_Start(&htim6);
 8010f3c:	f7f8 b95e 	b.w	80091fc <HAL_TIM_Base_Start>
 8010f40:	200050a0 	.word	0x200050a0
 8010f44:	2000ec54 	.word	0x2000ec54
 8010f48:	2000ecd4 	.word	0x2000ecd4
 8010f4c:	2000ec94 	.word	0x2000ec94
 8010f50:	2000ebd0 	.word	0x2000ebd0

08010f54 <PWMGeneratingDisable>:
 * @brief  Disables/Stops generating of PWM and its simultaneous Duty Cycle changes.
 * @note		The PWM generated by TIM6 (ch2) & TIM7 (ch1). The DMA for DC change triggered by TIM1 (for TIM6) & TIM3 (for TIM7).
 * @param  None
 * @retval None
 */
void PWMGeneratingDisable(void){
 8010f54:	b508      	push	{r3, lr}
	if(generator.numOfChannles==1){
 8010f56:	4b11      	ldr	r3, [pc, #68]	; (8010f9c <PWMGeneratingDisable+0x48>)
 8010f58:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8010f5c:	2a01      	cmp	r2, #1
 8010f5e:	d014      	beq.n	8010f8a <PWMGeneratingDisable+0x36>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Stop(&htim6);
	}else if(generator.numOfChannles>1){
 8010f60:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8010f64:	2b01      	cmp	r3, #1
 8010f66:	d90f      	bls.n	8010f88 <PWMGeneratingDisable+0x34>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8010f68:	2104      	movs	r1, #4
 8010f6a:	480d      	ldr	r0, [pc, #52]	; (8010fa0 <PWMGeneratingDisable+0x4c>)
 8010f6c:	f7f8 fd1a 	bl	80099a4 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);
 8010f70:	480c      	ldr	r0, [pc, #48]	; (8010fa4 <PWMGeneratingDisable+0x50>)
 8010f72:	f7f8 f985 	bl	8009280 <HAL_TIM_Base_Stop>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8010f76:	2100      	movs	r1, #0
 8010f78:	480b      	ldr	r0, [pc, #44]	; (8010fa8 <PWMGeneratingDisable+0x54>)
 8010f7a:	f7f8 fd13 	bl	80099a4 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim7);
 8010f7e:	480b      	ldr	r0, [pc, #44]	; (8010fac <PWMGeneratingDisable+0x58>)
	}
}
 8010f80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim7);
 8010f84:	f7f8 b97c 	b.w	8009280 <HAL_TIM_Base_Stop>
}
 8010f88:	bd08      	pop	{r3, pc}
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8010f8a:	2104      	movs	r1, #4
 8010f8c:	4804      	ldr	r0, [pc, #16]	; (8010fa0 <PWMGeneratingDisable+0x4c>)
 8010f8e:	f7f8 fd09 	bl	80099a4 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);
 8010f92:	4804      	ldr	r0, [pc, #16]	; (8010fa4 <PWMGeneratingDisable+0x50>)
}
 8010f94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim6);
 8010f98:	f7f8 b972 	b.w	8009280 <HAL_TIM_Base_Stop>
 8010f9c:	200050a0 	.word	0x200050a0
 8010fa0:	2000ec94 	.word	0x2000ec94
 8010fa4:	2000ec54 	.word	0x2000ec54
 8010fa8:	2000ebd0 	.word	0x2000ebd0
 8010fac:	2000ecd4 	.word	0x2000ecd4

08010fb0 <TIMGenPwmInit>:
 * @brief  Initialization of arbitrary PWM generator.
 * @note		TIM6 & TIM7 (PWM gen.) and TIM1 & TIM3 (DMA for Duty Cycle change).
 * @param  None
 * @retval None
 */
void TIMGenPwmInit(void){
 8010fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	htim1.Instance = TIM1;
 8010fb4:	4d7c      	ldr	r5, [pc, #496]	; (80111a8 <TIMGenPwmInit+0x1f8>)
 8010fb6:	4b7d      	ldr	r3, [pc, #500]	; (80111ac <TIMGenPwmInit+0x1fc>)
 8010fb8:	602b      	str	r3, [r5, #0]
void TIMGenPwmInit(void){
 8010fba:	b09d      	sub	sp, #116	; 0x74
	htim1.Init.Prescaler = 0;
 8010fbc:	2400      	movs	r4, #0
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010fbe:	af1c      	add	r7, sp, #112	; 0x70
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8010fc0:	f04f 0a80 	mov.w	sl, #128	; 0x80
	htim1.Init.Period = 1023;
 8010fc4:	f240 33ff 	movw	r3, #1023	; 0x3ff
	HAL_TIM_Base_Init(&htim1);
 8010fc8:	4628      	mov	r0, r5
	htim1.Init.Period = 1023;
 8010fca:	60eb      	str	r3, [r5, #12]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010fcc:	e9c5 4401 	strd	r4, r4, [r5, #4]
	htim1.Init.RepetitionCounter = 0;
 8010fd0:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8010fd4:	f8c5 a018 	str.w	sl, [r5, #24]
	HAL_TIM_Base_Init(&htim1);
 8010fd8:	f7f7 ffca 	bl	8008f70 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010fdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010fe0:	f847 3d58 	str.w	r3, [r7, #-88]!
	HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 8010fe4:	4628      	mov	r0, r5
 8010fe6:	4639      	mov	r1, r7
 8010fe8:	f7f9 f944 	bl	800a274 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim1);
 8010fec:	4628      	mov	r0, r5
 8010fee:	f7f8 fb21 	bl	8009634 <HAL_TIM_PWM_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8010ff2:	a903      	add	r1, sp, #12
 8010ff4:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8010ff6:	e9cd 4403 	strd	r4, r4, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010ffa:	9405      	str	r4, [sp, #20]
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8010ffc:	2660      	movs	r6, #96	; 0x60
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8010ffe:	f7fa fc43 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8011002:	2204      	movs	r2, #4
 8011004:	a90a      	add	r1, sp, #40	; 0x28
	sConfigOC.Pulse = 512;
 8011006:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 801100a:	4628      	mov	r0, r5
	sConfigOC.Pulse = 512;
 801100c:	e9cd 630a 	strd	r6, r3, [sp, #40]	; 0x28
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8011010:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8011014:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8011018:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801101c:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 801101e:	f7fa fa2f 	bl	800b480 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 8011022:	a911      	add	r1, sp, #68	; 0x44
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8011024:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 8011028:	4628      	mov	r0, r5
	htim6.Instance = TIM6;
 801102a:	4e61      	ldr	r6, [pc, #388]	; (80111b0 <TIMGenPwmInit+0x200>)
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 801102c:	9319      	str	r3, [sp, #100]	; 0x64
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 801102e:	9411      	str	r4, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8011030:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8011034:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8011038:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 801103c:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8011040:	f8cd b058 	str.w	fp, [sp, #88]	; 0x58
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 8011044:	f7fa fca4 	bl	800b990 <HAL_TIMEx_ConfigBreakDeadTime>
	HAL_TIM_Base_MspInit(&htim1);
 8011048:	4628      	mov	r0, r5
 801104a:	f7fe fa09 	bl	800f460 <HAL_TIM_Base_MspInit>
	htim6.Instance = TIM6;
 801104e:	4b59      	ldr	r3, [pc, #356]	; (80111b4 <TIMGenPwmInit+0x204>)
	__HAL_RCC_TIM6_CLK_ENABLE();
 8011050:	f8df 8180 	ldr.w	r8, [pc, #384]	; 80111d4 <TIMGenPwmInit+0x224>
	htim6.Instance = TIM6;
 8011054:	6033      	str	r3, [r6, #0]
	HAL_TIM_Base_Init(&htim6);
 8011056:	4630      	mov	r0, r6
	htim6.Init.Period = 0x7FF;
 8011058:	f240 73ff 	movw	r3, #2047	; 0x7ff
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 801105c:	f04f 0920 	mov.w	r9, #32
	htim6.Init.Period = 0x7FF;
 8011060:	60f3      	str	r3, [r6, #12]
	htim6.Init.Prescaler = 0;
 8011062:	6074      	str	r4, [r6, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011064:	60b4      	str	r4, [r6, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011066:	61b4      	str	r4, [r6, #24]
	HAL_TIM_Base_Init(&htim6);
 8011068:	f7f7 ff82 	bl	8008f70 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 801106c:	a911      	add	r1, sp, #68	; 0x44
 801106e:	4630      	mov	r0, r6
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011070:	9413      	str	r4, [sp, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8011072:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8011076:	f7fa fc07 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_RCC_TIM6_CLK_ENABLE();
 801107a:	f8d8 301c 	ldr.w	r3, [r8, #28]
	hdma_tim6_up.Instance = DMA1_Channel3;
 801107e:	494e      	ldr	r1, [pc, #312]	; (80111b8 <TIMGenPwmInit+0x208>)
 8011080:	4d4e      	ldr	r5, [pc, #312]	; (80111bc <TIMGenPwmInit+0x20c>)
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8011082:	608c      	str	r4, [r1, #8]
	__HAL_RCC_TIM6_CLK_ENABLE();
 8011084:	f043 0310 	orr.w	r3, r3, #16
 8011088:	f8c8 301c 	str.w	r3, [r8, #28]
 801108c:	f8d8 301c 	ldr.w	r3, [r8, #28]
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8011090:	f8c1 a00c 	str.w	sl, [r1, #12]
	__HAL_RCC_TIM6_CLK_ENABLE();
 8011094:	f003 0310 	and.w	r3, r3, #16
 8011098:	9303      	str	r3, [sp, #12]
 801109a:	9a03      	ldr	r2, [sp, #12]
	hdma_tim6_up.Instance = DMA1_Channel3;
 801109c:	600d      	str	r5, [r1, #0]
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801109e:	2210      	movs	r2, #16
	hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80110a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80110a4:	604a      	str	r2, [r1, #4]
	HAL_DMA_Init(&hdma_tim6_up);
 80110a6:	4608      	mov	r0, r1
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80110a8:	f44f 7280 	mov.w	r2, #256	; 0x100
	hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80110ac:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80110b0:	e9cd 1300 	strd	r1, r3, [sp]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 80110b4:	e9c1 9b06 	strd	r9, fp, [r1, #24]
	HAL_DMA_Init(&hdma_tim6_up);
 80110b8:	f7f6 f8a8 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 80110bc:	6832      	ldr	r2, [r6, #0]
	htim3.Instance = TIM3;
 80110be:	4d40      	ldr	r5, [pc, #256]	; (80111c0 <TIMGenPwmInit+0x210>)
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 80110c0:	68d0      	ldr	r0, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 80110c2:	9900      	ldr	r1, [sp, #0]
	htim3.Instance = TIM3;
 80110c4:	f8df e110 	ldr.w	lr, [pc, #272]	; 80111d8 <TIMGenPwmInit+0x228>
 80110c8:	f8c5 e000 	str.w	lr, [r5]
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 80110cc:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80110d0:	60d0      	str	r0, [r2, #12]
	htim3.Init.Period = 511;
 80110d2:	f240 1cff 	movw	ip, #511	; 0x1ff
	HAL_TIM_Base_Init(&htim3);
 80110d6:	4628      	mov	r0, r5
	htim3.Init.Period = 511;
 80110d8:	f8c5 c00c 	str.w	ip, [r5, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 80110dc:	6231      	str	r1, [r6, #32]
 80110de:	624e      	str	r6, [r1, #36]	; 0x24
	htim3.Init.Prescaler = 0;
 80110e0:	606c      	str	r4, [r5, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80110e2:	60ac      	str	r4, [r5, #8]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80110e4:	612c      	str	r4, [r5, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80110e6:	f8c5 a018 	str.w	sl, [r5, #24]
	HAL_TIM_Base_Init(&htim3);
 80110ea:	f7f7 ff41 	bl	8008f70 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80110ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 80110f2:	a90a      	add	r1, sp, #40	; 0x28
 80110f4:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80110f6:	930a      	str	r3, [sp, #40]	; 0x28
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 80110f8:	f7f9 f8bc 	bl	800a274 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim3);
 80110fc:	4628      	mov	r0, r5
 80110fe:	f7f8 fa99 	bl	8009634 <HAL_TIM_PWM_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8011102:	4639      	mov	r1, r7
 8011104:	4628      	mov	r0, r5
	htim7.Instance = TIM7;
 8011106:	4f2f      	ldr	r7, [pc, #188]	; (80111c4 <TIMGenPwmInit+0x214>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011108:	9406      	str	r4, [sp, #24]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801110a:	9408      	str	r4, [sp, #32]
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 801110c:	f7fa fbbc 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.Pulse = 256;
 8011110:	f04f 0c60 	mov.w	ip, #96	; 0x60
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8011114:	a911      	add	r1, sp, #68	; 0x44
 8011116:	4622      	mov	r2, r4
	sConfigOC.Pulse = 256;
 8011118:	f44f 7380 	mov.w	r3, #256	; 0x100
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 801111c:	4628      	mov	r0, r5
	sConfigOC.Pulse = 256;
 801111e:	e9cd c311 	strd	ip, r3, [sp, #68]	; 0x44
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011122:	9413      	str	r4, [sp, #76]	; 0x4c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011124:	9415      	str	r4, [sp, #84]	; 0x54
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8011126:	f7fa f9ab 	bl	800b480 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_Base_MspInit(&htim3);
 801112a:	4628      	mov	r0, r5
 801112c:	f7fe f998 	bl	800f460 <HAL_TIM_Base_MspInit>
	htim7.Instance = TIM7;
 8011130:	4a25      	ldr	r2, [pc, #148]	; (80111c8 <TIMGenPwmInit+0x218>)
 8011132:	603a      	str	r2, [r7, #0]
	htim7.Init.Period = 0x7FF;
 8011134:	f240 73ff 	movw	r3, #2047	; 0x7ff
	HAL_TIM_Base_Init(&htim7);
 8011138:	4638      	mov	r0, r7
	htim7.Init.Period = 0x7FF;
 801113a:	60fb      	str	r3, [r7, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 801113c:	e9c7 4401 	strd	r4, r4, [r7, #4]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011140:	61bc      	str	r4, [r7, #24]
	HAL_TIM_Base_Init(&htim7);
 8011142:	f7f7 ff15 	bl	8008f70 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8011146:	a911      	add	r1, sp, #68	; 0x44
 8011148:	4638      	mov	r0, r7
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 801114a:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801114e:	9413      	str	r4, [sp, #76]	; 0x4c
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8011150:	f7fa fb9a 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_RCC_TIM7_CLK_ENABLE();
 8011154:	f8d8 201c 	ldr.w	r2, [r8, #28]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8011158:	4e1c      	ldr	r6, [pc, #112]	; (80111cc <TIMGenPwmInit+0x21c>)
 801115a:	491d      	ldr	r1, [pc, #116]	; (80111d0 <TIMGenPwmInit+0x220>)
	__HAL_RCC_TIM7_CLK_ENABLE();
 801115c:	ea42 0209 	orr.w	r2, r2, r9
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011160:	2310      	movs	r3, #16
 8011162:	6073      	str	r3, [r6, #4]
	__HAL_RCC_TIM7_CLK_ENABLE();
 8011164:	f8c8 201c 	str.w	r2, [r8, #28]
 8011168:	f8d8 201c 	ldr.w	r2, [r8, #28]
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 801116c:	60b4      	str	r4, [r6, #8]
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801116e:	f44f 7380 	mov.w	r3, #256	; 0x100
	__HAL_RCC_TIM7_CLK_ENABLE();
 8011172:	ea02 0209 	and.w	r2, r2, r9
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8011176:	6133      	str	r3, [r6, #16]
	hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011178:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_TIM7_CLK_ENABLE();
 801117a:	920a      	str	r2, [sp, #40]	; 0x28
	HAL_DMA_Init(&hdma_tim7_up);
 801117c:	4630      	mov	r0, r6
	__HAL_RCC_TIM7_CLK_ENABLE();
 801117e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8011180:	f8c6 a00c 	str.w	sl, [r6, #12]
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 8011184:	e9c6 3905 	strd	r3, r9, [r6, #20]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 8011188:	f8c6 b01c 	str.w	fp, [r6, #28]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 801118c:	6031      	str	r1, [r6, #0]
	HAL_DMA_Init(&hdma_tim7_up);
 801118e:	f7f6 f83d 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8011192:	683a      	ldr	r2, [r7, #0]
 8011194:	68d3      	ldr	r3, [r2, #12]
 8011196:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801119a:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 801119c:	623e      	str	r6, [r7, #32]
 801119e:	6277      	str	r7, [r6, #36]	; 0x24
	MX_TIM1_GEN_PWM_Init();
	MX_TIM6_GEN_PWM_Init();
	MX_TIM3_GEN_PWM_Init();			// PWM generation
	MX_TIM7_GEN_PWM_Init();			// DMA transaction timing
}
 80111a0:	b01d      	add	sp, #116	; 0x74
 80111a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111a6:	bf00      	nop
 80111a8:	2000ec94 	.word	0x2000ec94
 80111ac:	40012c00 	.word	0x40012c00
 80111b0:	2000ec54 	.word	0x2000ec54
 80111b4:	40001000 	.word	0x40001000
 80111b8:	2000ec10 	.word	0x2000ec10
 80111bc:	40020030 	.word	0x40020030
 80111c0:	2000ebd0 	.word	0x2000ebd0
 80111c4:	2000ecd4 	.word	0x2000ecd4
 80111c8:	40001400 	.word	0x40001400
 80111cc:	2000eb8c 	.word	0x2000eb8c
 80111d0:	40020044 	.word	0x40020044
 80111d4:	40021000 	.word	0x40021000
 80111d8:	40000400 	.word	0x40000400

080111dc <TIMGenPwmDeinit>:
 * @param  None
 * @retval None
 */
void TIMGenPwmDeinit(void){
	/* Reset TIM peripherals */
	__HAL_RCC_TIM6_FORCE_RESET();
 80111dc:	4b10      	ldr	r3, [pc, #64]	; (8011220 <TIMGenPwmDeinit+0x44>)
 80111de:	691a      	ldr	r2, [r3, #16]
 80111e0:	f042 0210 	orr.w	r2, r2, #16
 80111e4:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM6_RELEASE_RESET();
 80111e6:	691a      	ldr	r2, [r3, #16]
 80111e8:	f022 0210 	bic.w	r2, r2, #16
 80111ec:	611a      	str	r2, [r3, #16]

	__HAL_RCC_TIM7_FORCE_RESET();
 80111ee:	691a      	ldr	r2, [r3, #16]
 80111f0:	f042 0220 	orr.w	r2, r2, #32
 80111f4:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM7_RELEASE_RESET();
 80111f6:	691a      	ldr	r2, [r3, #16]
 80111f8:	f022 0220 	bic.w	r2, r2, #32
 80111fc:	611a      	str	r2, [r3, #16]

	__HAL_RCC_TIM1_FORCE_RESET();
 80111fe:	68da      	ldr	r2, [r3, #12]
 8011200:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011204:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM1_RELEASE_RESET();
 8011206:	68da      	ldr	r2, [r3, #12]
 8011208:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801120c:	60da      	str	r2, [r3, #12]

	__HAL_RCC_TIM3_FORCE_RESET();
 801120e:	691a      	ldr	r2, [r3, #16]
 8011210:	f042 0202 	orr.w	r2, r2, #2
 8011214:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM3_RELEASE_RESET();
 8011216:	691a      	ldr	r2, [r3, #16]
 8011218:	f022 0202 	bic.w	r2, r2, #2
 801121c:	611a      	str	r2, [r3, #16]
}
 801121e:	4770      	bx	lr
 8011220:	40021000 	.word	0x40021000

08011224 <TIM1_LOG_ANLYS_MspInit>:
void TIM1_LOG_ANLYS_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__HAL_RCC_TIM1_CLK_ENABLE();
 8011224:	4b21      	ldr	r3, [pc, #132]	; (80112ac <TIM1_LOG_ANLYS_MspInit+0x88>)
{
 8011226:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM1_CLK_ENABLE();
 8011228:	699a      	ldr	r2, [r3, #24]
	HAL_NVIC_SetPriority(EXTI9_5_IRQn,9,0);
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,9,0);

	/* TIM1 DMA Init */
	/* TIM1_UP Init */
	hdma_tim1_up.Instance = DMA1_Channel5;
 801122a:	4c21      	ldr	r4, [pc, #132]	; (80112b0 <TIM1_LOG_ANLYS_MspInit+0x8c>)
	__HAL_RCC_TIM1_CLK_ENABLE();
 801122c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011230:	619a      	str	r2, [r3, #24]
 8011232:	699b      	ldr	r3, [r3, #24]
{
 8011234:	b086      	sub	sp, #24
	__HAL_RCC_TIM1_CLK_ENABLE();
 8011236:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801123a:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 801123c:	f44f 517f 	mov.w	r1, #16320	; 0x3fc0
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 8011240:	2500      	movs	r5, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011242:	2303      	movs	r3, #3
{
 8011244:	4606      	mov	r6, r0
	GPIO_InitStruct.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 8011246:	2201      	movs	r2, #1
	__HAL_RCC_TIM1_CLK_ENABLE();
 8011248:	9800      	ldr	r0, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 801124a:	9101      	str	r1, [sp, #4]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801124c:	4819      	ldr	r0, [pc, #100]	; (80112b4 <TIM1_LOG_ANLYS_MspInit+0x90>)
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801124e:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011250:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 8011252:	e9cd 5202 	strd	r5, r2, [sp, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011256:	f7f6 fab5 	bl	80077c4 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI9_5_IRQn,9,0);
 801125a:	462a      	mov	r2, r5
 801125c:	2109      	movs	r1, #9
 801125e:	2017      	movs	r0, #23
 8011260:	f7f5 fd56 	bl	8006d10 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,9,0);
 8011264:	462a      	mov	r2, r5
 8011266:	2109      	movs	r1, #9
 8011268:	2028      	movs	r0, #40	; 0x28
 801126a:	f7f5 fd51 	bl	8006d10 <HAL_NVIC_SetPriority>
	hdma_tim1_up.Instance = DMA1_Channel5;
 801126e:	4a12      	ldr	r2, [pc, #72]	; (80112b8 <TIM1_LOG_ANLYS_MspInit+0x94>)
 8011270:	6022      	str	r2, [r4, #0]
	hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
	hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8011272:	2380      	movs	r3, #128	; 0x80
	hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8011274:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011278:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 801127c:	2220      	movs	r2, #32
	hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 801127e:	60e3      	str	r3, [r4, #12]
	hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8011280:	6120      	str	r0, [r4, #16]
	hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 8011282:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim1_up);
 8011286:	4620      	mov	r0, r4
	hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8011288:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 801128c:	61e3      	str	r3, [r4, #28]
	hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801128e:	6065      	str	r5, [r4, #4]
	hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8011290:	60a5      	str	r5, [r4, #8]
	HAL_DMA_Init(&hdma_tim1_up);
 8011292:	f7f5 ffbb 	bl	800720c <HAL_DMA_Init>
	/* Trigger DMA by TIMer to transfer data from GPIO IDR reg. to memory buffer. */
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DIER_UDE);
 8011296:	4b09      	ldr	r3, [pc, #36]	; (80112bc <TIM1_LOG_ANLYS_MspInit+0x98>)
 8011298:	681a      	ldr	r2, [r3, #0]
 801129a:	68d3      	ldr	r3, [r2, #12]
 801129c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80112a0:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 80112a2:	6234      	str	r4, [r6, #32]
 80112a4:	6266      	str	r6, [r4, #36]	; 0x24
}
 80112a6:	b006      	add	sp, #24
 80112a8:	bd70      	pop	{r4, r5, r6, pc}
 80112aa:	bf00      	nop
 80112ac:	40021000 	.word	0x40021000
 80112b0:	2000ed14 	.word	0x2000ed14
 80112b4:	48000400 	.word	0x48000400
 80112b8:	40020058 	.word	0x40020058
 80112bc:	2000ec94 	.word	0x2000ec94

080112c0 <TIM4_LOG_ANLYS_MspInit>:

void TIM4_LOG_ANLYS_MspInit(TIM_HandleTypeDef* htim_base)
{
	/* Peripheral clock enable */
	__HAL_RCC_TIM4_CLK_ENABLE();
 80112c0:	4b0e      	ldr	r3, [pc, #56]	; (80112fc <TIM4_LOG_ANLYS_MspInit+0x3c>)

	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80112c2:	490f      	ldr	r1, [pc, #60]	; (8011300 <TIM4_LOG_ANLYS_MspInit+0x40>)
	__HAL_RCC_TIM4_CLK_ENABLE();
 80112c4:	69da      	ldr	r2, [r3, #28]
{
 80112c6:	b500      	push	{lr}
	__HAL_RCC_TIM4_CLK_ENABLE();
 80112c8:	f042 0204 	orr.w	r2, r2, #4
 80112cc:	61da      	str	r2, [r3, #28]
 80112ce:	69db      	ldr	r3, [r3, #28]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80112d0:	680a      	ldr	r2, [r1, #0]
{
 80112d2:	b083      	sub	sp, #12
	__HAL_RCC_TIM4_CLK_ENABLE();
 80112d4:	f003 0304 	and.w	r3, r3, #4
 80112d8:	9301      	str	r3, [sp, #4]
 80112da:	9b01      	ldr	r3, [sp, #4]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80112dc:	68d3      	ldr	r3, [r2, #12]
 80112de:	f043 0301 	orr.w	r3, r3, #1
 80112e2:	60d3      	str	r3, [r2, #12]

	/* TIM4 interrupt Init */
	HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 80112e4:	2109      	movs	r1, #9
 80112e6:	2200      	movs	r2, #0
 80112e8:	201e      	movs	r0, #30
 80112ea:	f7f5 fd11 	bl	8006d10 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80112ee:	201e      	movs	r0, #30
}
 80112f0:	b003      	add	sp, #12
 80112f2:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80112f6:	f7f5 bd51 	b.w	8006d9c <HAL_NVIC_EnableIRQ>
 80112fa:	bf00      	nop
 80112fc:	40021000 	.word	0x40021000
 8011300:	2000ea84 	.word	0x2000ea84

08011304 <TIM4_LOG_ANLYS_MspDeinit>:

void TIM4_LOG_ANLYS_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM4_CLK_DISABLE();
 8011304:	4a08      	ldr	r2, [pc, #32]	; (8011328 <TIM4_LOG_ANLYS_MspDeinit+0x24>)
{
 8011306:	b508      	push	{r3, lr}
	__HAL_RCC_TIM4_CLK_DISABLE();
 8011308:	69d3      	ldr	r3, [r2, #28]
 801130a:	f023 0304 	bic.w	r3, r3, #4
 801130e:	61d3      	str	r3, [r2, #28]
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8011310:	201e      	movs	r0, #30
 8011312:	f7f5 fd57 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8011316:	2017      	movs	r0, #23
 8011318:	f7f5 fd54 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 801131c:	2028      	movs	r0, #40	; 0x28
}
 801131e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8011322:	f7f5 bd4f 	b.w	8006dc4 <HAL_NVIC_DisableIRQ>
 8011326:	bf00      	nop
 8011328:	40021000 	.word	0x40021000

0801132c <TIM1_LOG_ANLYS_MspDeinit>:

void TIM1_LOG_ANLYS_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	/* Peripheral clock disable */
	__HAL_RCC_TIM1_CLK_DISABLE();
 801132c:	4a03      	ldr	r2, [pc, #12]	; (801133c <TIM1_LOG_ANLYS_MspDeinit+0x10>)
	/* TIM1 DMA DeInit */
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 801132e:	6a00      	ldr	r0, [r0, #32]
	__HAL_RCC_TIM1_CLK_DISABLE();
 8011330:	6993      	ldr	r3, [r2, #24]
 8011332:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011336:	6193      	str	r3, [r2, #24]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8011338:	f7f6 b836 	b.w	80073a8 <HAL_DMA_DeInit>
 801133c:	40021000 	.word	0x40021000

08011340 <LOG_ANLYS_PeriodElapsedCallback>:
 * @note		The time after the trigger occured elapsed and all required data is sampled.
 * @params htim:	TIM handler
 * @retval None
 */
void LOG_ANLYS_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011340:	b508      	push	{r3, lr}
	//    {
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);

	/* Stop timer trigering the DMA for data transfer */
	//HAL_TIM_Base_Stop(&htim1);
	__HAL_TIM_DISABLE(&htim4);
 8011342:	4b15      	ldr	r3, [pc, #84]	; (8011398 <LOG_ANLYS_PeriodElapsedCallback+0x58>)
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8011344:	6802      	ldr	r2, [r0, #0]
	__HAL_TIM_DISABLE(&htim4);
 8011346:	681b      	ldr	r3, [r3, #0]
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8011348:	f06f 0101 	mvn.w	r1, #1
 801134c:	6111      	str	r1, [r2, #16]
	__HAL_TIM_DISABLE(&htim4);
 801134e:	6a19      	ldr	r1, [r3, #32]
 8011350:	f241 1211 	movw	r2, #4369	; 0x1111
 8011354:	4211      	tst	r1, r2
 8011356:	d104      	bne.n	8011362 <LOG_ANLYS_PeriodElapsedCallback+0x22>
 8011358:	6a19      	ldr	r1, [r3, #32]
 801135a:	f240 4244 	movw	r2, #1092	; 0x444
 801135e:	4211      	tst	r1, r2
 8011360:	d010      	beq.n	8011384 <LOG_ANLYS_PeriodElapsedCallback+0x44>
	HAL_DMA_Abort(&hdma_tim1_up);
 8011362:	480e      	ldr	r0, [pc, #56]	; (801139c <LOG_ANLYS_PeriodElapsedCallback+0x5c>)
 8011364:	f7f6 f94a 	bl	80075fc <HAL_DMA_Abort>
 * @note		Disables all IRQ channels of GPIOs to prevent from triggering.
 * @params None
 * @retval None
 */
void GPIO_DisableIRQ(void){
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 8011368:	4b0d      	ldr	r3, [pc, #52]	; (80113a0 <LOG_ANLYS_PeriodElapsedCallback+0x60>)
 801136a:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 801136e:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8011370:	2017      	movs	r0, #23
 8011372:	f7f5 fd27 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8011376:	2028      	movs	r0, #40	; 0x28
 8011378:	f7f5 fd24 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	if(logAnlys.trigOccur == TRIG_OCCURRED){
 801137c:	4b09      	ldr	r3, [pc, #36]	; (80113a4 <LOG_ANLYS_PeriodElapsedCallback+0x64>)
 801137e:	7ddb      	ldrb	r3, [r3, #23]
 8011380:	b12b      	cbz	r3, 801138e <LOG_ANLYS_PeriodElapsedCallback+0x4e>
}
 8011382:	bd08      	pop	{r3, pc}
	__HAL_TIM_DISABLE(&htim4);
 8011384:	681a      	ldr	r2, [r3, #0]
 8011386:	f022 0201 	bic.w	r2, r2, #1
 801138a:	601a      	str	r2, [r3, #0]
 801138c:	e7e9      	b.n	8011362 <LOG_ANLYS_PeriodElapsedCallback+0x22>
}
 801138e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		logAnlysPeriodElapsedCallback();
 8011392:	f7f3 b863 	b.w	800445c <logAnlysPeriodElapsedCallback>
 8011396:	bf00      	nop
 8011398:	2000ea84 	.word	0x2000ea84
 801139c:	2000ed14 	.word	0x2000ed14
 80113a0:	40010400 	.word	0x40010400
 80113a4:	20007028 	.word	0x20007028

080113a8 <LOG_ANLYS_TriggerEventOccured>:
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 80113a8:	4a03      	ldr	r2, [pc, #12]	; (80113b8 <LOG_ANLYS_TriggerEventOccured+0x10>)
 80113aa:	4b04      	ldr	r3, [pc, #16]	; (80113bc <LOG_ANLYS_TriggerEventOccured+0x14>)
 80113ac:	6811      	ldr	r1, [r2, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 80113ae:	2200      	movs	r2, #0
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 80113b0:	6849      	ldr	r1, [r1, #4]
 80113b2:	6019      	str	r1, [r3, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 80113b4:	75da      	strb	r2, [r3, #23]
}
 80113b6:	4770      	bx	lr
 80113b8:	2000ed14 	.word	0x2000ed14
 80113bc:	20007028 	.word	0x20007028

080113c0 <TIM_LogAnlys_Init>:
	__HAL_RCC_TIM4_FORCE_RESET();
 80113c0:	4b30      	ldr	r3, [pc, #192]	; (8011484 <TIM_LogAnlys_Init+0xc4>)
	htim1.Instance = TIM1;
 80113c2:	4931      	ldr	r1, [pc, #196]	; (8011488 <TIM_LogAnlys_Init+0xc8>)
	__HAL_RCC_TIM4_FORCE_RESET();
 80113c4:	691a      	ldr	r2, [r3, #16]
 80113c6:	f042 0204 	orr.w	r2, r2, #4
{
 80113ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__HAL_RCC_TIM4_FORCE_RESET();
 80113ce:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 80113d0:	691a      	ldr	r2, [r3, #16]
	htim1.State = HAL_TIM_STATE_RESET;
 80113d2:	4d2e      	ldr	r5, [pc, #184]	; (801148c <TIM_LogAnlys_Init+0xcc>)
	htim4.State = HAL_TIM_STATE_RESET;
 80113d4:	4e2e      	ldr	r6, [pc, #184]	; (8011490 <TIM_LogAnlys_Init+0xd0>)
	__HAL_RCC_TIM4_RELEASE_RESET();
 80113d6:	f022 0204 	bic.w	r2, r2, #4
 80113da:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM1_FORCE_RESET();
 80113dc:	68da      	ldr	r2, [r3, #12]
 80113de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80113e2:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM1_RELEASE_RESET();
 80113e4:	68da      	ldr	r2, [r3, #12]
{
 80113e6:	b08c      	sub	sp, #48	; 0x30
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80113e8:	af0c      	add	r7, sp, #48	; 0x30
	__HAL_RCC_TIM1_RELEASE_RESET();
 80113ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
	htim4.State = HAL_TIM_STATE_RESET;
 80113ee:	2400      	movs	r4, #0
	__HAL_RCC_TIM1_RELEASE_RESET();
 80113f0:	60da      	str	r2, [r3, #12]
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80113f2:	f44f 5880 	mov.w	r8, #4096	; 0x1000
	htim1.Init.Period = 14399;   //14399
 80113f6:	f643 033f 	movw	r3, #14399	; 0x383f
	HAL_TIM_Base_Init(&htim1);
 80113fa:	4628      	mov	r0, r5
	htim1.Init.Period = 14399;   //14399
 80113fc:	60eb      	str	r3, [r5, #12]
	htim4.State = HAL_TIM_STATE_RESET;
 80113fe:	f886 403d 	strb.w	r4, [r6, #61]	; 0x3d
	htim1.Instance = TIM1;
 8011402:	6029      	str	r1, [r5, #0]
	htim1.Init.Prescaler = 0;  //0
 8011404:	606c      	str	r4, [r5, #4]
	htim1.State = HAL_TIM_STATE_RESET;
 8011406:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 801140a:	60ac      	str	r4, [r5, #8]
	htim1.Init.RepetitionCounter = 0;
 801140c:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011410:	61ac      	str	r4, [r5, #24]
	HAL_TIM_Base_Init(&htim1);
 8011412:	f7f7 fdad 	bl	8008f70 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011416:	f847 8d24 	str.w	r8, [r7, #-36]!
	HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 801141a:	4628      	mov	r0, r5
 801141c:	4639      	mov	r1, r7
 801141e:	f7f8 ff29 	bl	800a274 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8011422:	2204      	movs	r2, #4
 8011424:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 8011426:	a907      	add	r1, sp, #28
 8011428:	4628      	mov	r0, r5
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 801142a:	e9cd 2307 	strd	r2, r3, [sp, #28]
	HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 801142e:	f7f9 f9ed 	bl	800a80c <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8011432:	4669      	mov	r1, sp
 8011434:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8011436:	e9cd 4400 	strd	r4, r4, [sp]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801143a:	9402      	str	r4, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 801143c:	f7fa fa24 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	htim4.Instance = TIM4;
 8011440:	4914      	ldr	r1, [pc, #80]	; (8011494 <TIM_LogAnlys_Init+0xd4>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011442:	60b4      	str	r4, [r6, #8]
	htim4.Init.Prescaler = 1199;
 8011444:	f240 42af 	movw	r2, #1199	; 0x4af
	htim4.Init.Period = 59999;
 8011448:	f64e 235f 	movw	r3, #59999	; 0xea5f
	HAL_TIM_Base_Init(&htim4);
 801144c:	4630      	mov	r0, r6
	htim4.Init.Prescaler = 1199;
 801144e:	e9c6 1200 	strd	r1, r2, [r6]
	htim4.Init.Period = 59999;
 8011452:	60f3      	str	r3, [r6, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011454:	6134      	str	r4, [r6, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011456:	61b4      	str	r4, [r6, #24]
	HAL_TIM_Base_Init(&htim4);
 8011458:	f7f7 fd8a 	bl	8008f70 <HAL_TIM_Base_Init>
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 801145c:	a907      	add	r1, sp, #28
 801145e:	4630      	mov	r0, r6
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011460:	f8cd 801c 	str.w	r8, [sp, #28]
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8011464:	f7f8 ff06 	bl	800a274 <HAL_TIM_ConfigClockSource>
	HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE);
 8011468:	4630      	mov	r0, r6
 801146a:	2108      	movs	r1, #8
 801146c:	f7f8 fc74 	bl	8009d58 <HAL_TIM_OnePulse_Init>
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8011470:	2380      	movs	r3, #128	; 0x80
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8011472:	4639      	mov	r1, r7
 8011474:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011476:	9403      	str	r4, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8011478:	9305      	str	r3, [sp, #20]
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 801147a:	f7fa fa05 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
}
 801147e:	b00c      	add	sp, #48	; 0x30
 8011480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011484:	40021000 	.word	0x40021000
 8011488:	40012c00 	.word	0x40012c00
 801148c:	2000ec94 	.word	0x2000ec94
 8011490:	2000ea84 	.word	0x2000ea84
 8011494:	40000800 	.word	0x40000800

08011498 <TIM_LogAnlys_Deinit>:
{
 8011498:	b538      	push	{r3, r4, r5, lr}
	HAL_TIM_Base_DeInit(&htim4);
 801149a:	4d0f      	ldr	r5, [pc, #60]	; (80114d8 <TIM_LogAnlys_Deinit+0x40>)
	HAL_TIM_Base_DeInit(&htim1);
 801149c:	4c0f      	ldr	r4, [pc, #60]	; (80114dc <TIM_LogAnlys_Deinit+0x44>)
	HAL_TIM_Base_DeInit(&htim4);
 801149e:	4628      	mov	r0, r5
 80114a0:	f7f7 fe5c 	bl	800915c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim1);
 80114a4:	4620      	mov	r0, r4
 80114a6:	f7f7 fe59 	bl	800915c <HAL_TIM_Base_DeInit>
	__HAL_RCC_TIM4_FORCE_RESET();
 80114aa:	4b0d      	ldr	r3, [pc, #52]	; (80114e0 <TIM_LogAnlys_Deinit+0x48>)
 80114ac:	691a      	ldr	r2, [r3, #16]
 80114ae:	f042 0204 	orr.w	r2, r2, #4
 80114b2:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 80114b4:	691a      	ldr	r2, [r3, #16]
 80114b6:	f022 0204 	bic.w	r2, r2, #4
 80114ba:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM1_FORCE_RESET();
 80114bc:	68da      	ldr	r2, [r3, #12]
 80114be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80114c2:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM1_RELEASE_RESET();
 80114c4:	68da      	ldr	r2, [r3, #12]
	htim4.State = HAL_TIM_STATE_RESET;
 80114c6:	2100      	movs	r1, #0
	__HAL_RCC_TIM1_RELEASE_RESET();
 80114c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80114cc:	60da      	str	r2, [r3, #12]
	htim4.State = HAL_TIM_STATE_RESET;
 80114ce:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
	htim1.State = HAL_TIM_STATE_RESET;
 80114d2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
}
 80114d6:	bd38      	pop	{r3, r4, r5, pc}
 80114d8:	2000ea84 	.word	0x2000ea84
 80114dc:	2000ec94 	.word	0x2000ec94
 80114e0:	40021000 	.word	0x40021000

080114e4 <TIM_LogAnlys_Start>:
{
 80114e4:	b508      	push	{r3, lr}
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t)&(GPIOB->IDR), (uint32_t)logAnlys.bufferMemory, logAnlys.samplesNumber + MAX_ADC_CHANNELS * SCOPE_BUFFER_MARGIN);
 80114e6:	4b07      	ldr	r3, [pc, #28]	; (8011504 <TIM_LogAnlys_Start+0x20>)
 80114e8:	4907      	ldr	r1, [pc, #28]	; (8011508 <TIM_LogAnlys_Start+0x24>)
 80114ea:	68da      	ldr	r2, [r3, #12]
 80114ec:	8a1b      	ldrh	r3, [r3, #16]
 80114ee:	4807      	ldr	r0, [pc, #28]	; (801150c <TIM_LogAnlys_Start+0x28>)
 80114f0:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80114f4:	f7f5 ffde 	bl	80074b4 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim1);
 80114f8:	4805      	ldr	r0, [pc, #20]	; (8011510 <TIM_LogAnlys_Start+0x2c>)
}
 80114fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim1);
 80114fe:	f7f7 be7d 	b.w	80091fc <HAL_TIM_Base_Start>
 8011502:	bf00      	nop
 8011504:	20007028 	.word	0x20007028
 8011508:	48000410 	.word	0x48000410
 801150c:	2000ed14 	.word	0x2000ed14
 8011510:	2000ec94 	.word	0x2000ec94

08011514 <TIM_LogAnlys_Stop>:
{
 8011514:	b510      	push	{r4, lr}
 * @note		Stop TIM1 and abort DMA.
 * @params None
 * @retval None
 */
void TIM_SamplingStop(void){
	HAL_TIM_Base_Stop(&htim1);
 8011516:	480d      	ldr	r0, [pc, #52]	; (801154c <TIM_LogAnlys_Stop+0x38>)
	HAL_TIM_Base_Stop(&htim4);
 8011518:	4c0d      	ldr	r4, [pc, #52]	; (8011550 <TIM_LogAnlys_Stop+0x3c>)
	HAL_TIM_Base_Stop(&htim1);
 801151a:	f7f7 feb1 	bl	8009280 <HAL_TIM_Base_Stop>
	HAL_DMA_Abort(&hdma_tim1_up);
 801151e:	480d      	ldr	r0, [pc, #52]	; (8011554 <TIM_LogAnlys_Stop+0x40>)
 8011520:	f7f6 f86c 	bl	80075fc <HAL_DMA_Abort>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 8011524:	4b0c      	ldr	r3, [pc, #48]	; (8011558 <TIM_LogAnlys_Stop+0x44>)
 8011526:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 801152a:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 801152c:	2017      	movs	r0, #23
 801152e:	f7f5 fc49 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8011532:	2028      	movs	r0, #40	; 0x28
 8011534:	f7f5 fc46 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop(&htim4);
 8011538:	4620      	mov	r0, r4
 801153a:	f7f7 fea1 	bl	8009280 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 801153e:	6821      	ldr	r1, [r4, #0]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8011540:	4b06      	ldr	r3, [pc, #24]	; (801155c <TIM_LogAnlys_Stop+0x48>)
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8011542:	2000      	movs	r0, #0
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8011544:	2201      	movs	r2, #1
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8011546:	6248      	str	r0, [r1, #36]	; 0x24
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8011548:	75da      	strb	r2, [r3, #23]
}
 801154a:	bd10      	pop	{r4, pc}
 801154c:	2000ec94 	.word	0x2000ec94
 8011550:	2000ea84 	.word	0x2000ea84
 8011554:	2000ed14 	.word	0x2000ed14
 8011558:	40010400 	.word	0x40010400
 801155c:	20007028 	.word	0x20007028

08011560 <TIM_LogAnlys_PostTrigger_Reconfig>:
{
 8011560:	b530      	push	{r4, r5, lr}
 8011562:	ec53 2b10 	vmov	r2, r3, d0
 8011566:	b083      	sub	sp, #12
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8011568:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
{
 801156c:	e9cd 2300 	strd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8011570:	f7f7 fb06 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
	double freq = 1 / posttrigInSec;
 8011574:	e9dd 2300 	ldrd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8011578:	4605      	mov	r5, r0
	double freq = 1 / posttrigInSec;
 801157a:	4908      	ldr	r1, [pc, #32]	; (801159c <TIM_LogAnlys_PostTrigger_Reconfig+0x3c>)
	TIM_ReconfigPrecise(&htim4, periphClock, freq);
 801157c:	4c08      	ldr	r4, [pc, #32]	; (80115a0 <TIM_LogAnlys_PostTrigger_Reconfig+0x40>)
	double freq = 1 / posttrigInSec;
 801157e:	2000      	movs	r0, #0
 8011580:	f7ef f91c 	bl	80007bc <__aeabi_ddiv>
	TIM_ReconfigPrecise(&htim4, periphClock, freq);
 8011584:	ec41 0b10 	vmov	d0, r0, r1
 8011588:	4620      	mov	r0, r4
 801158a:	4629      	mov	r1, r5
 801158c:	f7fe f8f6 	bl	800f77c <TIM_ReconfigPrecise>
	HAL_TIM_Base_Stop(&htim4);
 8011590:	4620      	mov	r0, r4
}
 8011592:	b003      	add	sp, #12
 8011594:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	HAL_TIM_Base_Stop(&htim4);
 8011598:	f7f7 be72 	b.w	8009280 <HAL_TIM_Base_Stop>
 801159c:	3ff00000 	.word	0x3ff00000
 80115a0:	2000ea84 	.word	0x2000ea84

080115a4 <TIM_LogAnlys_SamplingFreq_Reconfig>:
{
 80115a4:	b538      	push	{r3, r4, r5, lr}
 80115a6:	4605      	mov	r5, r0
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM1)*2;
 80115a8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80115ac:	f7f7 fae8 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
 80115b0:	4604      	mov	r4, r0
	logAnlys.samplingFreq = TIM_ReconfigPrecise(&htim1, periphClock, smplFreq);
 80115b2:	4628      	mov	r0, r5
 80115b4:	f7ee ff5e 	bl	8000474 <__aeabi_ui2d>
 80115b8:	ec41 0b10 	vmov	d0, r0, r1
 80115bc:	0061      	lsls	r1, r4, #1
 80115be:	4805      	ldr	r0, [pc, #20]	; (80115d4 <TIM_LogAnlys_SamplingFreq_Reconfig+0x30>)
 80115c0:	f7fe f8dc 	bl	800f77c <TIM_ReconfigPrecise>
 80115c4:	ec51 0b10 	vmov	r0, r1, d0
 80115c8:	f7ef faa6 	bl	8000b18 <__aeabi_d2uiz>
 80115cc:	4b02      	ldr	r3, [pc, #8]	; (80115d8 <TIM_LogAnlys_SamplingFreq_Reconfig+0x34>)
 80115ce:	6058      	str	r0, [r3, #4]
}
 80115d0:	bd38      	pop	{r3, r4, r5, pc}
 80115d2:	bf00      	nop
 80115d4:	2000ec94 	.word	0x2000ec94
 80115d8:	20007028 	.word	0x20007028

080115dc <TIM_PostTrigger_SoftwareStart>:
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80115dc:	4b04      	ldr	r3, [pc, #16]	; (80115f0 <TIM_PostTrigger_SoftwareStart+0x14>)
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	2200      	movs	r2, #0
 80115e2:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(&htim4);
 80115e4:	681a      	ldr	r2, [r3, #0]
 80115e6:	f042 0201 	orr.w	r2, r2, #1
 80115ea:	601a      	str	r2, [r3, #0]
}
 80115ec:	4770      	bx	lr
 80115ee:	bf00      	nop
 80115f0:	2000ea84 	.word	0x2000ea84

080115f4 <GPIO_EnableTrigger>:
 * @note		Enable triggers on selected channel after the pretrigger time data was already samples.
 * @params None
 * @retval None
 */
void GPIO_EnableTrigger(void)
{
 80115f4:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef   GPIO_InitStructure;
	IRQn_Type ExtiLine;

	//restore default settings
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80115f6:	2017      	movs	r0, #23
{
 80115f8:	b087      	sub	sp, #28
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80115fa:	f7f5 fbe3 	bl	8006dc4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 80115fe:	2028      	movs	r0, #40	; 0x28
 8011600:	f7f5 fbe0 	bl	8006dc4 <HAL_NVIC_DisableIRQ>

	GPIO_InitStructure.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 8011604:	4a28      	ldr	r2, [pc, #160]	; (80116a8 <GPIO_EnableTrigger+0xb4>)


	GPIO_InitStructure.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8011606:	4829      	ldr	r0, [pc, #164]	; (80116ac <GPIO_EnableTrigger+0xb8>)
	GPIO_InitStructure.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8011608:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 801160c:	9301      	str	r3, [sp, #4]
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 801160e:	6813      	ldr	r3, [r2, #0]
 8011610:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8011614:	6013      	str	r3, [r2, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8011616:	a901      	add	r1, sp, #4
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 8011618:	2201      	movs	r2, #1
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 801161a:	2303      	movs	r3, #3
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 801161c:	2500      	movs	r5, #0
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 801161e:	e9cd 5202 	strd	r5, r2, [sp, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8011622:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8011624:	f7f6 f8ce 	bl	80077c4 <HAL_GPIO_Init>


	//init right pin to interrupt
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 8011628:	4a21      	ldr	r2, [pc, #132]	; (80116b0 <GPIO_EnableTrigger+0xbc>)
		GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
	}else {
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 801162a:	4b22      	ldr	r3, [pc, #136]	; (80116b4 <GPIO_EnableTrigger+0xc0>)
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 801162c:	7d90      	ldrb	r0, [r2, #22]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 801162e:	4922      	ldr	r1, [pc, #136]	; (80116b8 <GPIO_EnableTrigger+0xc4>)
	}

	switch(logAnlys.trigConfig){
 8011630:	7d52      	ldrb	r2, [r2, #21]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8011632:	2801      	cmp	r0, #1
 8011634:	bf18      	it	ne
 8011636:	460b      	movne	r3, r1
 8011638:	9302      	str	r3, [sp, #8]
	switch(logAnlys.trigConfig){
 801163a:	2a07      	cmp	r2, #7
 801163c:	d809      	bhi.n	8011652 <GPIO_EnableTrigger+0x5e>
 801163e:	e8df f002 	tbb	[pc, r2]
 8011642:	1511      	.short	0x1511
 8011644:	28231e19 	.word	0x28231e19
 8011648:	042d      	.short	0x042d
	case TRIG_CHAN7:
		GPIO_InitStructure.Pin = GPIO_PIN_12;
		ExtiLine = EXTI15_10_IRQn;
		break;
	case TRIG_CHAN8:
		GPIO_InitStructure.Pin = GPIO_PIN_13;
 801164a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801164e:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 8011650:	2428      	movs	r4, #40	; 0x28
		break;
	}

	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8011652:	a901      	add	r1, sp, #4
 8011654:	4815      	ldr	r0, [pc, #84]	; (80116ac <GPIO_EnableTrigger+0xb8>)
 8011656:	f7f6 f8b5 	bl	80077c4 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(ExtiLine);
 801165a:	4620      	mov	r0, r4
 801165c:	f7f5 fb9e 	bl	8006d9c <HAL_NVIC_EnableIRQ>
}
 8011660:	b007      	add	sp, #28
 8011662:	bd30      	pop	{r4, r5, pc}
		GPIO_InitStructure.Pin = GPIO_PIN_6;
 8011664:	2340      	movs	r3, #64	; 0x40
 8011666:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 8011668:	2417      	movs	r4, #23
		break;
 801166a:	e7f2      	b.n	8011652 <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_7;
 801166c:	2380      	movs	r3, #128	; 0x80
 801166e:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 8011670:	2417      	movs	r4, #23
		break;
 8011672:	e7ee      	b.n	8011652 <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_8;
 8011674:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011678:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 801167a:	2417      	movs	r4, #23
		break;
 801167c:	e7e9      	b.n	8011652 <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_9;
 801167e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011682:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 8011684:	2417      	movs	r4, #23
		break;
 8011686:	e7e4      	b.n	8011652 <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_10;
 8011688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801168c:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 801168e:	2428      	movs	r4, #40	; 0x28
		break;
 8011690:	e7df      	b.n	8011652 <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_11;
 8011692:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011696:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 8011698:	2428      	movs	r4, #40	; 0x28
		break;
 801169a:	e7da      	b.n	8011652 <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_12;
 801169c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80116a0:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 80116a2:	2428      	movs	r4, #40	; 0x28
		break;
 80116a4:	e7d5      	b.n	8011652 <GPIO_EnableTrigger+0x5e>
 80116a6:	bf00      	nop
 80116a8:	40010400 	.word	0x40010400
 80116ac:	48000400 	.word	0x48000400
 80116b0:	20007028 	.word	0x20007028
 80116b4:	10210000 	.word	0x10210000
 80116b8:	10110000 	.word	0x10110000

080116bc <MX_TIM15_Init>:
 * @{
 */

/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80116bc:	b530      	push	{r4, r5, lr}
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim_scope.Instance = TIM15;
 80116be:	4c0e      	ldr	r4, [pc, #56]	; (80116f8 <MX_TIM15_Init+0x3c>)
 80116c0:	4b0e      	ldr	r3, [pc, #56]	; (80116fc <MX_TIM15_Init+0x40>)
 80116c2:	6023      	str	r3, [r4, #0]
{
 80116c4:	b089      	sub	sp, #36	; 0x24
	htim_scope.Init.Prescaler = 0;
 80116c6:	2500      	movs	r5, #0
	htim_scope.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim_scope.Init.Period = 0;
	htim_scope.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	HAL_TIM_Base_Init(&htim_scope);
 80116c8:	4620      	mov	r0, r4
	htim_scope.Init.CounterMode = TIM_COUNTERMODE_UP;
 80116ca:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim_scope.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80116ce:	e9c4 5503 	strd	r5, r5, [r4, #12]
	HAL_TIM_Base_Init(&htim_scope);
 80116d2:	f7f7 fc4d 	bl	8008f70 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80116d6:	a908      	add	r1, sp, #32
 80116d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80116dc:	f841 3d10 	str.w	r3, [r1, #-16]!
	HAL_TIM_ConfigClockSource(&htim_scope, &sClockSourceConfig);
 80116e0:	4620      	mov	r0, r4
 80116e2:	f7f8 fdc7 	bl	800a274 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80116e6:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 80116e8:	4620      	mov	r0, r4
 80116ea:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80116ec:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80116ee:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 80116f0:	f7fa f8ca 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>

}
 80116f4:	b009      	add	sp, #36	; 0x24
 80116f6:	bd30      	pop	{r4, r5, pc}
 80116f8:	2000ed9c 	.word	0x2000ed9c
 80116fc:	40014000 	.word	0x40014000

08011700 <TIM15_SCOPE_MspInit>:

void TIM15_SCOPE_MspInit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM15_CLK_ENABLE();
 8011700:	4b06      	ldr	r3, [pc, #24]	; (801171c <TIM15_SCOPE_MspInit+0x1c>)
 8011702:	699a      	ldr	r2, [r3, #24]
 8011704:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8011708:	619a      	str	r2, [r3, #24]
 801170a:	699b      	ldr	r3, [r3, #24]
{
 801170c:	b082      	sub	sp, #8
	__HAL_RCC_TIM15_CLK_ENABLE();
 801170e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011712:	9301      	str	r3, [sp, #4]
 8011714:	9b01      	ldr	r3, [sp, #4]
}
 8011716:	b002      	add	sp, #8
 8011718:	4770      	bx	lr
 801171a:	bf00      	nop
 801171c:	40021000 	.word	0x40021000

08011720 <TIM15_SCOPE_MspDeinit>:

void TIM15_SCOPE_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM15_CLK_DISABLE();
 8011720:	4a02      	ldr	r2, [pc, #8]	; (801172c <TIM15_SCOPE_MspDeinit+0xc>)
 8011722:	6993      	ldr	r3, [r2, #24]
 8011724:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011728:	6193      	str	r3, [r2, #24]
}
 801172a:	4770      	bx	lr
 801172c:	40021000 	.word	0x40021000

08011730 <TIMScopeEnable>:

/** @defgroup Scope_TIM_Functions Scope TIMers Functions.
 * @{
 */
void TIMScopeEnable(){
	HAL_TIM_Base_Start(&htim_scope);
 8011730:	4801      	ldr	r0, [pc, #4]	; (8011738 <TIMScopeEnable+0x8>)
 8011732:	f7f7 bd63 	b.w	80091fc <HAL_TIM_Base_Start>
 8011736:	bf00      	nop
 8011738:	2000ed9c 	.word	0x2000ed9c

0801173c <TIMScopeDisable>:
}

void TIMScopeDisable(){
	HAL_TIM_Base_Stop(&htim_scope);
 801173c:	4801      	ldr	r0, [pc, #4]	; (8011744 <TIMScopeDisable+0x8>)
 801173e:	f7f7 bd9f 	b.w	8009280 <HAL_TIM_Base_Stop>
 8011742:	bf00      	nop
 8011744:	2000ed9c 	.word	0x2000ed9c

08011748 <TIM_Reconfig_scope>:
}

uint8_t TIM_Reconfig_scope(uint32_t samplingFreq,uint32_t* realFreq){
 8011748:	b570      	push	{r4, r5, r6, lr}
 801174a:	4605      	mov	r5, r0
 801174c:	b082      	sub	sp, #8
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM15);		//HAL_RCC_GetHCLKFreq();
 801174e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
uint8_t TIM_Reconfig_scope(uint32_t samplingFreq,uint32_t* realFreq){
 8011752:	460e      	mov	r6, r1
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM15);		//HAL_RCC_GetHCLKFreq();
 8011754:	f7f7 fa14 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
	return TIM_Reconfig(&htim_scope,periphClock,samplingFreq,realFreq, true);
 8011758:	2401      	movs	r4, #1
 801175a:	4601      	mov	r1, r0
 801175c:	4633      	mov	r3, r6
 801175e:	462a      	mov	r2, r5
 8011760:	9400      	str	r4, [sp, #0]
 8011762:	4802      	ldr	r0, [pc, #8]	; (801176c <TIM_Reconfig_scope+0x24>)
 8011764:	f7fd ffa2 	bl	800f6ac <TIM_Reconfig>
}
 8011768:	b002      	add	sp, #8
 801176a:	bd70      	pop	{r4, r5, r6, pc}
 801176c:	2000ed9c 	.word	0x2000ed9c

08011770 <getMaxScopeSamplingFreq>:

uint32_t getMaxScopeSamplingFreq(uint8_t ADCRes){
	if(ADCRes==12){
 8011770:	280c      	cmp	r0, #12
 8011772:	d00b      	beq.n	801178c <getMaxScopeSamplingFreq+0x1c>
		return MAX_SAMPLING_FREQ_12B;
	}else if(ADCRes==8){
 8011774:	2808      	cmp	r0, #8
 8011776:	d007      	beq.n	8011788 <getMaxScopeSamplingFreq+0x18>
uint32_t getMaxScopeSamplingFreq(uint8_t ADCRes){
 8011778:	b510      	push	{r4, lr}
 801177a:	4604      	mov	r4, r0
		return MAX_SAMPLING_FREQ_8B;
	}
	return HAL_RCC_GetPCLK2Freq()/(ADCRes+2);
 801177c:	f7f6 ff8a 	bl	8008694 <HAL_RCC_GetPCLK2Freq>
 8011780:	3402      	adds	r4, #2
 8011782:	fbb0 f0f4 	udiv	r0, r0, r4
}
 8011786:	bd10      	pop	{r4, pc}
		return MAX_SAMPLING_FREQ_8B;
 8011788:	4801      	ldr	r0, [pc, #4]	; (8011790 <getMaxScopeSamplingFreq+0x20>)
}
 801178a:	4770      	bx	lr
		return MAX_SAMPLING_FREQ_12B;
 801178c:	4801      	ldr	r0, [pc, #4]	; (8011794 <getMaxScopeSamplingFreq+0x24>)
 801178e:	4770      	bx	lr
 8011790:	00493e00 	.word	0x00493e00
 8011794:	003d0900 	.word	0x003d0900

08011798 <getMaxScopeSamplingFreqInterleaved>:

uint32_t getMaxScopeSamplingFreqInterleaved(uint8_t ADCRes){
	if(ADCRes==12){
 8011798:	280c      	cmp	r0, #12
 801179a:	d00b      	beq.n	80117b4 <getMaxScopeSamplingFreqInterleaved+0x1c>
		return MAX_INTERLEAVE_FREQ_12B;
	}else if(ADCRes==8){
 801179c:	2808      	cmp	r0, #8
 801179e:	d007      	beq.n	80117b0 <getMaxScopeSamplingFreqInterleaved+0x18>
uint32_t getMaxScopeSamplingFreqInterleaved(uint8_t ADCRes){
 80117a0:	b510      	push	{r4, lr}
 80117a2:	4604      	mov	r4, r0
		return MAX_INTERLEAVE_FREQ_8B;
	}
	return HAL_RCC_GetPCLK2Freq()/(ADCRes+2);
 80117a4:	f7f6 ff76 	bl	8008694 <HAL_RCC_GetPCLK2Freq>
 80117a8:	3402      	adds	r4, #2
 80117aa:	fbb0 f0f4 	udiv	r0, r0, r4
}
 80117ae:	bd10      	pop	{r4, pc}
		return MAX_INTERLEAVE_FREQ_8B;
 80117b0:	4801      	ldr	r0, [pc, #4]	; (80117b8 <getMaxScopeSamplingFreqInterleaved+0x20>)
}
 80117b2:	4770      	bx	lr
		return MAX_INTERLEAVE_FREQ_12B;
 80117b4:	4801      	ldr	r0, [pc, #4]	; (80117bc <getMaxScopeSamplingFreqInterleaved+0x24>)
 80117b6:	4770      	bx	lr
 80117b8:	006ddd00 	.word	0x006ddd00
 80117bc:	005b8d80 	.word	0x005b8d80

080117c0 <MX_TIM8_SYNC_PWM_Init>:
 * @brief  TIM8 Configuration.
 * @note   Configures 4 channels for synchronized PWM outputs handled by one timer.
 * @param  None
 * @retval None
 */
static void MX_TIM8_SYNC_PWM_Init(void) {
 80117c0:	b5f0      	push	{r4, r5, r6, r7, lr}
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

	/* TIM8 running on 72 MHz - Run 1 Hz by default. */
	htim8.Instance = TIM8;
 80117c2:	4d2f      	ldr	r5, [pc, #188]	; (8011880 <MX_TIM8_SYNC_PWM_Init+0xc0>)
 80117c4:	4b2f      	ldr	r3, [pc, #188]	; (8011884 <MX_TIM8_SYNC_PWM_Init+0xc4>)
 80117c6:	602b      	str	r3, [r5, #0]
static void MX_TIM8_SYNC_PWM_Init(void) {
 80117c8:	b09b      	sub	sp, #108	; 0x6c
	htim8.Init.Prescaler = 1151; // 1151
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80117ca:	2400      	movs	r4, #0
	htim8.Init.Prescaler = 1151; // 1151
 80117cc:	f240 427f 	movw	r2, #1151	; 0x47f
	htim8.Init.Period = 62499; // 62499
 80117d0:	f24f 4323 	movw	r3, #62499	; 0xf423
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim8.Init.RepetitionCounter = 0;
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&htim8);
 80117d4:	4628      	mov	r0, r5
	htim8.Init.Prescaler = 1151; // 1151
 80117d6:	606a      	str	r2, [r5, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80117d8:	e9c5 4302 	strd	r4, r3, [r5, #8]
	htim8.Init.RepetitionCounter = 0;
 80117dc:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80117e0:	61ac      	str	r4, [r5, #24]
	HAL_TIM_Base_Init(&htim8);
 80117e2:	f7f7 fbc5 	bl	8008f70 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80117e6:	a91a      	add	r1, sp, #104	; 0x68
 80117e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80117ec:	f841 3d58 	str.w	r3, [r1, #-88]!
	HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig);
 80117f0:	4628      	mov	r0, r5
 80117f2:	f7f8 fd3f 	bl	800a274 <HAL_TIM_ConfigClockSource>
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
	//	sConfigOC.Pulse = 0;
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 80117f6:	4e24      	ldr	r6, [pc, #144]	; (8011888 <MX_TIM8_SYNC_PWM_Init+0xc8>)
	HAL_TIM_OC_Init(&htim8);
 80117f8:	4628      	mov	r0, r5
 80117fa:	f7f7 fe1f 	bl	800943c <HAL_TIM_OC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 80117fe:	a901      	add	r1, sp, #4
 8011800:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8011802:	e9cd 4401 	strd	r4, r4, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011806:	9403      	str	r4, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 8011808:	f7fa f83e 	bl	800b888 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 801180c:	8877      	ldrh	r7, [r6, #2]
 801180e:	9709      	str	r7, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 8011810:	4622      	mov	r2, r4
 8011812:	a908      	add	r1, sp, #32
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8011814:	2330      	movs	r3, #48	; 0x30
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8011816:	2708      	movs	r7, #8
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 8011818:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 801181a:	9308      	str	r3, [sp, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801181c:	940a      	str	r4, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 801181e:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8011822:	940e      	str	r4, [sp, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8011824:	970b      	str	r7, [sp, #44]	; 0x2c
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 8011826:	f7f9 fc91 	bl	800b14c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan2[1];
 801182a:	88f3      	ldrh	r3, [r6, #6]
 801182c:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 801182e:	a908      	add	r1, sp, #32
 8011830:	4628      	mov	r0, r5
 8011832:	2204      	movs	r2, #4
 8011834:	f7f9 fc8a 	bl	800b14c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan3[1];
 8011838:	8973      	ldrh	r3, [r6, #10]
 801183a:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 801183c:	463a      	mov	r2, r7
 801183e:	a908      	add	r1, sp, #32
 8011840:	4628      	mov	r0, r5
 8011842:	f7f9 fc83 	bl	800b14c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan4[1];
 8011846:	89f3      	ldrh	r3, [r6, #14]
 8011848:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 801184a:	a908      	add	r1, sp, #32
 801184c:	4628      	mov	r0, r5
 801184e:	220c      	movs	r2, #12
 8011850:	f7f9 fc7c 	bl	800b14c <HAL_TIM_OC_ConfigChannel>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
	sBreakDeadTimeConfig.DeadTime = 0;
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8011854:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	sBreakDeadTimeConfig.BreakFilter = 0;
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8011858:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.Break2Filter = 0;
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
	HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);
 801185c:	4628      	mov	r0, r5
 801185e:	a90f      	add	r1, sp, #60	; 0x3c
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8011860:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 8011864:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8011868:	9413      	str	r4, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 801186a:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 801186e:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8011872:	9214      	str	r2, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8011874:	9317      	str	r3, [sp, #92]	; 0x5c
	HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);
 8011876:	f7fa f88b 	bl	800b990 <HAL_TIMEx_ConfigBreakDeadTime>
}
 801187a:	b01b      	add	sp, #108	; 0x6c
 801187c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801187e:	bf00      	nop
 8011880:	2000ee20 	.word	0x2000ee20
 8011884:	40013400 	.word	0x40013400
 8011888:	2000e710 	.word	0x2000e710

0801188c <TIM8_SYNC_PWM_MspInit>:

void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__HAL_RCC_TIM8_CLK_ENABLE();
 801188c:	4b4b      	ldr	r3, [pc, #300]	; (80119bc <TIM8_SYNC_PWM_MspInit+0x130>)
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 801188e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__HAL_RCC_TIM8_CLK_ENABLE();
 8011892:	6999      	ldr	r1, [r3, #24]
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/* TIM8 DMA Init */
	/* TIM8_CH1 Init */
	hdma_tim8_ch1.Instance = DMA2_Channel3;
 8011894:	4d4a      	ldr	r5, [pc, #296]	; (80119c0 <TIM8_SYNC_PWM_MspInit+0x134>)
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim8_ch1);
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011896:	f8df b14c 	ldr.w	fp, [pc, #332]	; 80119e4 <TIM8_SYNC_PWM_MspInit+0x158>
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);

	/* TIM8_CH2 Init */
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 801189a:	4c4a      	ldr	r4, [pc, #296]	; (80119c4 <TIM8_SYNC_PWM_MspInit+0x138>)
	__HAL_RCC_TIM8_CLK_ENABLE();
 801189c:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 80118a0:	6199      	str	r1, [r3, #24]
 80118a2:	6999      	ldr	r1, [r3, #24]
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 80118a4:	b087      	sub	sp, #28
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80118a6:	2604      	movs	r6, #4
	__HAL_RCC_TIM8_CLK_ENABLE();
 80118a8:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 80118ac:	4682      	mov	sl, r0
	__HAL_RCC_TIM8_CLK_ENABLE();
 80118ae:	9100      	str	r1, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80118b0:	2202      	movs	r2, #2
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80118b2:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80118b6:	2301      	movs	r3, #1
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 80118b8:	f44f 7870 	mov.w	r8, #960	; 0x3c0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80118bc:	2703      	movs	r7, #3
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80118be:	4842      	ldr	r0, [pc, #264]	; (80119c8 <TIM8_SYNC_PWM_MspInit+0x13c>)
	__HAL_RCC_TIM8_CLK_ENABLE();
 80118c0:	f8dd 9000 	ldr.w	r9, [sp]
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80118c4:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80118c6:	e9cd 8201 	strd	r8, r2, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80118ca:	e9cd 3703 	strd	r3, r7, [sp, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80118ce:	f7f5 ff79 	bl	80077c4 <HAL_GPIO_Init>
	hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80118d2:	2210      	movs	r2, #16
 80118d4:	2300      	movs	r3, #0
 80118d6:	e9c5 2301 	strd	r2, r3, [r5, #4]
	hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80118da:	f44f 6780 	mov.w	r7, #1024	; 0x400
	hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80118de:	f04f 0980 	mov.w	r9, #128	; 0x80
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80118e2:	f44f 7880 	mov.w	r8, #256	; 0x100
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 80118e6:	2620      	movs	r6, #32
	hdma_tim8_ch1.Instance = DMA2_Channel3;
 80118e8:	4938      	ldr	r1, [pc, #224]	; (80119cc <TIM8_SYNC_PWM_MspInit+0x140>)
 80118ea:	6029      	str	r1, [r5, #0]
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80118ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch1);
 80118f0:	4628      	mov	r0, r5
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80118f2:	e9c5 9803 	strd	r9, r8, [r5, #12]
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 80118f6:	e9c5 7605 	strd	r7, r6, [r5, #20]
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80118fa:	61eb      	str	r3, [r5, #28]
	HAL_DMA_Init(&hdma_tim8_ch1);
 80118fc:	f7f5 fc86 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011900:	f8db 0000 	ldr.w	r0, [fp]
 8011904:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011906:	2310      	movs	r3, #16
 8011908:	6063      	str	r3, [r4, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 801190a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
	hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 801190e:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011910:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8011912:	60a3      	str	r3, [r4, #8]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);
 8011914:	f8ca 5024 	str.w	r5, [sl, #36]	; 0x24
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 8011918:	492d      	ldr	r1, [pc, #180]	; (80119d0 <TIM8_SYNC_PWM_MspInit+0x144>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);
 801191a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
	hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
	hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 801191e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch2);
 8011922:	4620      	mov	r0, r4
	hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8011924:	e9c4 9803 	strd	r9, r8, [r4, #12]
	hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
 8011928:	e9c4 7605 	strd	r7, r6, [r4, #20]
	hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 801192c:	61e3      	str	r3, [r4, #28]
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 801192e:	6021      	str	r1, [r4, #0]
	HAL_DMA_Init(&hdma_tim8_ch2);
 8011930:	f7f5 fc6c 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 8011934:	f8db 0000 	ldr.w	r0, [fp]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);

	/* TIM8_CH3_UP Init */
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 8011938:	4d26      	ldr	r5, [pc, #152]	; (80119d4 <TIM8_SYNC_PWM_MspInit+0x148>)
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 801193a:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801193c:	2310      	movs	r3, #16
 801193e:	606b      	str	r3, [r5, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 8011940:	4339      	orrs	r1, r7
	hdma_tim8_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8011942:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 8011944:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 8011946:	4924      	ldr	r1, [pc, #144]	; (80119d8 <TIM8_SYNC_PWM_MspInit+0x14c>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);
 8011948:	f8ca 4028 	str.w	r4, [sl, #40]	; 0x28
	hdma_tim8_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 801194c:	e9c5 3902 	strd	r3, r9, [r5, #8]
	hdma_tim8_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim8_ch3_up);
 8011950:	4628      	mov	r0, r5
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 8011952:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);
 8011956:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 801195a:	61eb      	str	r3, [r5, #28]
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 801195c:	6029      	str	r1, [r5, #0]
	hdma_tim8_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 801195e:	e9c5 8704 	strd	r8, r7, [r5, #16]
	hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
 8011962:	61ae      	str	r6, [r5, #24]
	HAL_DMA_Init(&hdma_tim8_ch3_up);
 8011964:	f7f5 fc52 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 8011968:	f8db 0000 	ldr.w	r0, [fp]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);

	/* TIM8_CH4_TRIG_COM Init */
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 801196c:	4c1b      	ldr	r4, [pc, #108]	; (80119dc <TIM8_SYNC_PWM_MspInit+0x150>)
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 801196e:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011970:	2310      	movs	r3, #16
 8011972:	6063      	str	r3, [r4, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 8011974:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
	hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8011978:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 801197a:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 801197c:	60a3      	str	r3, [r4, #8]
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 801197e:	4918      	ldr	r1, [pc, #96]	; (80119e0 <TIM8_SYNC_PWM_MspInit+0x154>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);
 8011980:	f8ca 502c 	str.w	r5, [sl, #44]	; 0x2c
	hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
	hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8011984:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 8011988:	4620      	mov	r0, r4
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 801198a:	6021      	str	r1, [r4, #0]
	hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 801198c:	f8c4 900c 	str.w	r9, [r4, #12]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);
 8011990:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
	hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011994:	e9c4 8704 	strd	r8, r7, [r4, #16]
	hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 8011998:	61a6      	str	r6, [r4, #24]
	hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 801199a:	61e3      	str	r3, [r4, #28]
	HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 801199c:	f7f5 fc36 	bl	800720c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC4);
 80119a0:	f8db 1000 	ldr.w	r1, [fp]
 80119a4:	68ca      	ldr	r2, [r1, #12]
 80119a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80119aa:	60ca      	str	r2, [r1, #12]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC4], hdma_tim8_ch4_trig_com);
 80119ac:	f8ca 4030 	str.w	r4, [sl, #48]	; 0x30
 80119b0:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
}
 80119b4:	b007      	add	sp, #28
 80119b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119ba:	bf00      	nop
 80119bc:	40021000 	.word	0x40021000
 80119c0:	2000ee60 	.word	0x2000ee60
 80119c4:	2000eddc 	.word	0x2000eddc
 80119c8:	48000800 	.word	0x48000800
 80119cc:	40020430 	.word	0x40020430
 80119d0:	40020458 	.word	0x40020458
 80119d4:	2000eee8 	.word	0x2000eee8
 80119d8:	40020408 	.word	0x40020408
 80119dc:	2000eea4 	.word	0x2000eea4
 80119e0:	4002041c 	.word	0x4002041c
 80119e4:	2000ee20 	.word	0x2000ee20

080119e8 <TIM8_SYNC_PWM_MspDeinit>:

void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
	/* Peripheral clock disable */
	__HAL_RCC_TIM8_CLK_DISABLE();
 80119e8:	4a0a      	ldr	r2, [pc, #40]	; (8011a14 <TIM8_SYNC_PWM_MspDeinit+0x2c>)
 80119ea:	6993      	ldr	r3, [r2, #24]
void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
 80119ec:	b510      	push	{r4, lr}
	__HAL_RCC_TIM8_CLK_DISABLE();
 80119ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
 80119f2:	4604      	mov	r4, r0
	__HAL_RCC_TIM8_CLK_DISABLE();
 80119f4:	6193      	str	r3, [r2, #24]

	/* TIM8 DMA DeInit */
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 80119f6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80119f8:	f7f5 fcd6 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 80119fc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80119fe:	f7f5 fcd3 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 8011a02:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011a04:	f7f5 fcd0 	bl	80073a8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 8011a08:	6b20      	ldr	r0, [r4, #48]	; 0x30
}
 8011a0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 8011a0e:	f7f5 bccb 	b.w	80073a8 <HAL_DMA_DeInit>
 8011a12:	bf00      	nop
 8011a14:	40021000 	.word	0x40021000

08011a18 <TIM_SYNC_PWM_Init>:
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Init(void) {
	//	htim8.State = HAL_TIM_STATE_RESET;
	MX_TIM8_SYNC_PWM_Init();
 8011a18:	f7ff bed2 	b.w	80117c0 <MX_TIM8_SYNC_PWM_Init>

08011a1c <TIM_SYNC_PWM_Deinit>:
 * @brief  Deinit of Synchronized PWMs.
 * @note		TIM8 peripherla reset.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Deinit(void) {
 8011a1c:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim8);
 8011a1e:	4806      	ldr	r0, [pc, #24]	; (8011a38 <TIM_SYNC_PWM_Deinit+0x1c>)
 8011a20:	f7f7 fb9c 	bl	800915c <HAL_TIM_Base_DeInit>

	/* Reset TIM8 preipheral */
	__HAL_RCC_TIM8_FORCE_RESET();
 8011a24:	4b05      	ldr	r3, [pc, #20]	; (8011a3c <TIM_SYNC_PWM_Deinit+0x20>)
 8011a26:	68da      	ldr	r2, [r3, #12]
 8011a28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011a2c:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM8_RELEASE_RESET();
 8011a2e:	68da      	ldr	r2, [r3, #12]
 8011a30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011a34:	60da      	str	r2, [r3, #12]
}
 8011a36:	bd08      	pop	{r3, pc}
 8011a38:	2000ee20 	.word	0x2000ee20
 8011a3c:	40021000 	.word	0x40021000

08011a40 <TIM_SYNC_PWM_ChannelState>:
 * @param  channel: channel number 1 - 4
 * @param  state: CHAN_ENABLE or CHAN_DISABLE
 * @retval None
 */
void TIM_SYNC_PWM_ChannelState(uint8_t channel, uint8_t state) {
	if (channel == 1) {
 8011a40:	2801      	cmp	r0, #1
 8011a42:	d017      	beq.n	8011a74 <TIM_SYNC_PWM_ChannelState+0x34>
		syncPwm.chan1 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 2) {
 8011a44:	2802      	cmp	r0, #2
 8011a46:	d00c      	beq.n	8011a62 <TIM_SYNC_PWM_ChannelState+0x22>
		syncPwm.chan2 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 3) {
 8011a48:	2803      	cmp	r0, #3
 8011a4a:	d01c      	beq.n	8011a86 <TIM_SYNC_PWM_ChannelState+0x46>
		syncPwm.chan3 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 4) {
 8011a4c:	2804      	cmp	r0, #4
 8011a4e:	d107      	bne.n	8011a60 <TIM_SYNC_PWM_ChannelState+0x20>
		syncPwm.chan4 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 8011a50:	f1a1 0101 	sub.w	r1, r1, #1
 8011a54:	4b10      	ldr	r3, [pc, #64]	; (8011a98 <TIM_SYNC_PWM_ChannelState+0x58>)
 8011a56:	fab1 f181 	clz	r1, r1
 8011a5a:	0949      	lsrs	r1, r1, #5
 8011a5c:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
	}
}
 8011a60:	4770      	bx	lr
		syncPwm.chan2 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 8011a62:	f1a1 0101 	sub.w	r1, r1, #1
 8011a66:	4b0c      	ldr	r3, [pc, #48]	; (8011a98 <TIM_SYNC_PWM_ChannelState+0x58>)
 8011a68:	fab1 f181 	clz	r1, r1
 8011a6c:	0949      	lsrs	r1, r1, #5
 8011a6e:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
 8011a72:	4770      	bx	lr
		syncPwm.chan1 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 8011a74:	f1a1 0101 	sub.w	r1, r1, #1
 8011a78:	4b07      	ldr	r3, [pc, #28]	; (8011a98 <TIM_SYNC_PWM_ChannelState+0x58>)
 8011a7a:	fab1 f181 	clz	r1, r1
 8011a7e:	0949      	lsrs	r1, r1, #5
 8011a80:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
 8011a84:	4770      	bx	lr
		syncPwm.chan3 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 8011a86:	f1a1 0101 	sub.w	r1, r1, #1
 8011a8a:	4b03      	ldr	r3, [pc, #12]	; (8011a98 <TIM_SYNC_PWM_ChannelState+0x58>)
 8011a8c:	fab1 f181 	clz	r1, r1
 8011a90:	0949      	lsrs	r1, r1, #5
 8011a92:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
 8011a96:	4770      	bx	lr
 8011a98:	2000e710 	.word	0x2000e710

08011a9c <TIM_SYNC_PWM_Start>:
/**
 * @brief  Starts generating synchronized PWM on the selected channels.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Start(void) {
 8011a9c:	b570      	push	{r4, r5, r6, lr}
	if (syncPwm.chan1 == CHAN_ENABLE) {
 8011a9e:	4c38      	ldr	r4, [pc, #224]	; (8011b80 <TIM_SYNC_PWM_Start+0xe4>)
 8011aa0:	4e38      	ldr	r6, [pc, #224]	; (8011b84 <TIM_SYNC_PWM_Start+0xe8>)
 8011aa2:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
 8011aa6:	6832      	ldr	r2, [r6, #0]
 8011aa8:	b2ed      	uxtb	r5, r5
 8011aaa:	2d01      	cmp	r5, #1
 8011aac:	d053      	beq.n	8011b56 <TIM_SYNC_PWM_Start+0xba>
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
				(uint32_t) &(htim8.Instance->CCR1), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan2 == CHAN_ENABLE) {
 8011aae:	f894 5022 	ldrb.w	r5, [r4, #34]	; 0x22
 8011ab2:	b2ed      	uxtb	r5, r5
 8011ab4:	2d01      	cmp	r5, #1
 8011ab6:	d03a      	beq.n	8011b2e <TIM_SYNC_PWM_Start+0x92>
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
				(uint32_t) &(htim8.Instance->CCR2), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan3 == CHAN_ENABLE) {
 8011ab8:	f894 5023 	ldrb.w	r5, [r4, #35]	; 0x23
 8011abc:	b2ed      	uxtb	r5, r5
 8011abe:	2d01      	cmp	r5, #1
 8011ac0:	d021      	beq.n	8011b06 <TIM_SYNC_PWM_Start+0x6a>
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
				(uint32_t) &(htim8.Instance->CCR3), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan4 == CHAN_ENABLE) {
 8011ac2:	f894 5024 	ldrb.w	r5, [r4, #36]	; 0x24
 8011ac6:	b2ed      	uxtb	r5, r5
 8011ac8:	2d01      	cmp	r5, #1
 8011aca:	d008      	beq.n	8011ade <TIM_SYNC_PWM_Start+0x42>
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
				(uint32_t) &syncPwm.dataEdgeChan4[0], (uint32_t) &(htim8.Instance->CCR4), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_ENABLE);
	}
	/* Master Output Enable. */
	__HAL_TIM_MOE_ENABLE(&htim8);
 8011acc:	6c53      	ldr	r3, [r2, #68]	; 0x44
	/* Start generating. */
	HAL_TIM_Base_Start(&htim8);
 8011ace:	482d      	ldr	r0, [pc, #180]	; (8011b84 <TIM_SYNC_PWM_Start+0xe8>)
	__HAL_TIM_MOE_ENABLE(&htim8);
 8011ad0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011ad4:	6453      	str	r3, [r2, #68]	; 0x44
}
 8011ad6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIM_Base_Start(&htim8);
 8011ada:	f7f7 bb8f 	b.w	80091fc <HAL_TIM_Base_Start>
		htim8.Instance->CCR4 = syncPwm.dataEdgeChan4[1];
 8011ade:	89e3      	ldrh	r3, [r4, #14]
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
 8011ae0:	4929      	ldr	r1, [pc, #164]	; (8011b88 <TIM_SYNC_PWM_Start+0xec>)
 8011ae2:	482a      	ldr	r0, [pc, #168]	; (8011b8c <TIM_SYNC_PWM_Start+0xf0>)
		htim8.Instance->CCR4 = syncPwm.dataEdgeChan4[1];
 8011ae4:	b29b      	uxth	r3, r3
 8011ae6:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC4);
 8011ae8:	68d3      	ldr	r3, [r2, #12]
 8011aea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8011aee:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
 8011af0:	3240      	adds	r2, #64	; 0x40
 8011af2:	2302      	movs	r3, #2
 8011af4:	f7f5 fcde 	bl	80074b4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_ENABLE);
 8011af8:	462a      	mov	r2, r5
 8011afa:	210c      	movs	r1, #12
 8011afc:	6830      	ldr	r0, [r6, #0]
 8011afe:	f7f9 fad5 	bl	800b0ac <TIM_CCxChannelCmd>
 8011b02:	6832      	ldr	r2, [r6, #0]
 8011b04:	e7e2      	b.n	8011acc <TIM_SYNC_PWM_Start+0x30>
		htim8.Instance->CCR3 = syncPwm.dataEdgeChan3[1];
 8011b06:	8963      	ldrh	r3, [r4, #10]
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
 8011b08:	4921      	ldr	r1, [pc, #132]	; (8011b90 <TIM_SYNC_PWM_Start+0xf4>)
 8011b0a:	4822      	ldr	r0, [pc, #136]	; (8011b94 <TIM_SYNC_PWM_Start+0xf8>)
		htim8.Instance->CCR3 = syncPwm.dataEdgeChan3[1];
 8011b0c:	b29b      	uxth	r3, r3
 8011b0e:	63d3      	str	r3, [r2, #60]	; 0x3c
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 8011b10:	68d3      	ldr	r3, [r2, #12]
 8011b12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011b16:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
 8011b18:	323c      	adds	r2, #60	; 0x3c
 8011b1a:	2302      	movs	r3, #2
 8011b1c:	f7f5 fcca 	bl	80074b4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
 8011b20:	462a      	mov	r2, r5
 8011b22:	2108      	movs	r1, #8
 8011b24:	6830      	ldr	r0, [r6, #0]
 8011b26:	f7f9 fac1 	bl	800b0ac <TIM_CCxChannelCmd>
 8011b2a:	6832      	ldr	r2, [r6, #0]
 8011b2c:	e7c9      	b.n	8011ac2 <TIM_SYNC_PWM_Start+0x26>
		htim8.Instance->CCR2 = syncPwm.dataEdgeChan2[1];
 8011b2e:	88e3      	ldrh	r3, [r4, #6]
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
 8011b30:	4919      	ldr	r1, [pc, #100]	; (8011b98 <TIM_SYNC_PWM_Start+0xfc>)
 8011b32:	481a      	ldr	r0, [pc, #104]	; (8011b9c <TIM_SYNC_PWM_Start+0x100>)
		htim8.Instance->CCR2 = syncPwm.dataEdgeChan2[1];
 8011b34:	b29b      	uxth	r3, r3
 8011b36:	6393      	str	r3, [r2, #56]	; 0x38
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 8011b38:	68d3      	ldr	r3, [r2, #12]
 8011b3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011b3e:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
 8011b40:	3238      	adds	r2, #56	; 0x38
 8011b42:	2302      	movs	r3, #2
 8011b44:	f7f5 fcb6 	bl	80074b4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8011b48:	462a      	mov	r2, r5
 8011b4a:	2104      	movs	r1, #4
 8011b4c:	6830      	ldr	r0, [r6, #0]
 8011b4e:	f7f9 faad 	bl	800b0ac <TIM_CCxChannelCmd>
 8011b52:	6832      	ldr	r2, [r6, #0]
 8011b54:	e7b0      	b.n	8011ab8 <TIM_SYNC_PWM_Start+0x1c>
		htim8.Instance->CCR1 = syncPwm.dataEdgeChan1[1];
 8011b56:	8863      	ldrh	r3, [r4, #2]
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
 8011b58:	4811      	ldr	r0, [pc, #68]	; (8011ba0 <TIM_SYNC_PWM_Start+0x104>)
		htim8.Instance->CCR1 = syncPwm.dataEdgeChan1[1];
 8011b5a:	b29b      	uxth	r3, r3
 8011b5c:	6353      	str	r3, [r2, #52]	; 0x34
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011b5e:	68d3      	ldr	r3, [r2, #12]
 8011b60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011b64:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
 8011b66:	4621      	mov	r1, r4
 8011b68:	3234      	adds	r2, #52	; 0x34
 8011b6a:	2302      	movs	r3, #2
 8011b6c:	f7f5 fca2 	bl	80074b4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8011b70:	462a      	mov	r2, r5
 8011b72:	2100      	movs	r1, #0
 8011b74:	6830      	ldr	r0, [r6, #0]
 8011b76:	f7f9 fa99 	bl	800b0ac <TIM_CCxChannelCmd>
 8011b7a:	6832      	ldr	r2, [r6, #0]
 8011b7c:	e797      	b.n	8011aae <TIM_SYNC_PWM_Start+0x12>
 8011b7e:	bf00      	nop
 8011b80:	2000e710 	.word	0x2000e710
 8011b84:	2000ee20 	.word	0x2000ee20
 8011b88:	2000e71c 	.word	0x2000e71c
 8011b8c:	2000eea4 	.word	0x2000eea4
 8011b90:	2000e718 	.word	0x2000e718
 8011b94:	2000eee8 	.word	0x2000eee8
 8011b98:	2000e714 	.word	0x2000e714
 8011b9c:	2000eddc 	.word	0x2000eddc
 8011ba0:	2000ee60 	.word	0x2000ee60

08011ba4 <TIM_SYNC_PWM_Stop>:
/**
 * @brief  Stops generating synchronized PWM.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Stop(void) {
 8011ba4:	b538      	push	{r3, r4, r5, lr}
	/* Disable the peripheral */
	__HAL_TIM_DISABLE(&htim8);
 8011ba6:	4d4f      	ldr	r5, [pc, #316]	; (8011ce4 <TIM_SYNC_PWM_Stop+0x140>)
 8011ba8:	682b      	ldr	r3, [r5, #0]
 8011baa:	6a19      	ldr	r1, [r3, #32]
 8011bac:	f241 1211 	movw	r2, #4369	; 0x1111
 8011bb0:	4211      	tst	r1, r2
 8011bb2:	d105      	bne.n	8011bc0 <TIM_SYNC_PWM_Stop+0x1c>
 8011bb4:	6a19      	ldr	r1, [r3, #32]
 8011bb6:	f240 4244 	movw	r2, #1092	; 0x444
 8011bba:	4211      	tst	r1, r2
 8011bbc:	f000 808d 	beq.w	8011cda <TIM_SYNC_PWM_Stop+0x136>
	/* Master Output Enable Disable */
	__HAL_TIM_MOE_DISABLE(&htim8);
 8011bc0:	6a19      	ldr	r1, [r3, #32]
 8011bc2:	f241 1211 	movw	r2, #4369	; 0x1111
 8011bc6:	4211      	tst	r1, r2
 8011bc8:	d104      	bne.n	8011bd4 <TIM_SYNC_PWM_Stop+0x30>
 8011bca:	6a19      	ldr	r1, [r3, #32]
 8011bcc:	f240 4244 	movw	r2, #1092	; 0x444
 8011bd0:	4211      	tst	r1, r2
 8011bd2:	d038      	beq.n	8011c46 <TIM_SYNC_PWM_Stop+0xa2>

	if (syncPwm.chan1 == CHAN_ENABLE) {
 8011bd4:	4c44      	ldr	r4, [pc, #272]	; (8011ce8 <TIM_SYNC_PWM_Stop+0x144>)
 8011bd6:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
 8011bda:	2a01      	cmp	r2, #1
 8011bdc:	d03c      	beq.n	8011c58 <TIM_SYNC_PWM_Stop+0xb4>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
		HAL_DMA_Abort(&hdma_tim8_ch1);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan2 == CHAN_ENABLE) {
 8011bde:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 8011be2:	2a01      	cmp	r2, #1
 8011be4:	d049      	beq.n	8011c7a <TIM_SYNC_PWM_Stop+0xd6>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
		HAL_DMA_Abort(&hdma_tim8_ch2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan3 == CHAN_ENABLE) {
 8011be6:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8011bea:	2a01      	cmp	r2, #1
 8011bec:	d056      	beq.n	8011c9c <TIM_SYNC_PWM_Stop+0xf8>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan4 == CHAN_ENABLE) {
 8011bee:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8011bf2:	2a01      	cmp	r2, #1
 8011bf4:	d063      	beq.n	8011cbe <TIM_SYNC_PWM_Stop+0x11a>
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);
	}

	/* Save configuration. */
	syncPwm.timAutoReloadReg = htim8.Instance->ARR; //TIM8->ARR;
 8011bf6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
	syncPwm.timPrescReg = htim8.Instance->PSC;

	/* There are DMA pending requests when stopped. Unfortunately
	 cannot be cleared in another way. */
	__HAL_RCC_TIM8_FORCE_RESET();
 8011bf8:	4a3c      	ldr	r2, [pc, #240]	; (8011cec <TIM_SYNC_PWM_Stop+0x148>)
	syncPwm.timAutoReloadReg = htim8.Instance->ARR; //TIM8->ARR;
 8011bfa:	b289      	uxth	r1, r1
 8011bfc:	8221      	strh	r1, [r4, #16]
	syncPwm.timPrescReg = htim8.Instance->PSC;
 8011bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c00:	b29b      	uxth	r3, r3
 8011c02:	8263      	strh	r3, [r4, #18]
	__HAL_RCC_TIM8_FORCE_RESET();
 8011c04:	68d3      	ldr	r3, [r2, #12]
 8011c06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011c0a:	60d3      	str	r3, [r2, #12]
	__HAL_RCC_TIM8_RELEASE_RESET();
 8011c0c:	68d3      	ldr	r3, [r2, #12]
 8011c0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011c12:	60d3      	str	r3, [r2, #12]

	MX_TIM8_SYNC_PWM_Init();
 8011c14:	f7ff fdd4 	bl	80117c0 <MX_TIM8_SYNC_PWM_Init>

	/* Set One Pulse Mode after reset if previously enabled. Funny thing is
	 the peripheral does not work if CEN bit is not enabled right after OPM bit.
	 And even funnier is it does not generate a pulse. Bloody hell! */
	if (syncPwm.stepMode == CHAN_ENABLE) {
 8011c18:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 * @note		Only one period of PWM is generated. Disable continuous mode.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_StepMode_Enable(void) {
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_SINGLE);
 8011c1c:	682b      	ldr	r3, [r5, #0]
	if (syncPwm.stepMode == CHAN_ENABLE) {
 8011c1e:	b2d2      	uxtb	r2, r2
 8011c20:	2a01      	cmp	r2, #1
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8011c22:	bf01      	itttt	eq
 8011c24:	6819      	ldreq	r1, [r3, #0]
 8011c26:	f041 0108 	orreq.w	r1, r1, #8
 8011c2a:	6019      	streq	r1, [r3, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 8011c2c:	f884 2025 	strbeq.w	r2, [r4, #37]	; 0x25
	htim8.Instance->PSC = syncPwm.timPrescReg;
 8011c30:	8a62      	ldrh	r2, [r4, #18]
 8011c32:	b292      	uxth	r2, r2
 8011c34:	629a      	str	r2, [r3, #40]	; 0x28
	htim8.Instance->ARR = syncPwm.timAutoReloadReg;
 8011c36:	8a22      	ldrh	r2, [r4, #16]
 8011c38:	b292      	uxth	r2, r2
 8011c3a:	62da      	str	r2, [r3, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8011c3c:	695a      	ldr	r2, [r3, #20]
 8011c3e:	f042 0201 	orr.w	r2, r2, #1
 8011c42:	615a      	str	r2, [r3, #20]
}
 8011c44:	bd38      	pop	{r3, r4, r5, pc}
	__HAL_TIM_MOE_DISABLE(&htim8);
 8011c46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
	if (syncPwm.chan1 == CHAN_ENABLE) {
 8011c48:	4c27      	ldr	r4, [pc, #156]	; (8011ce8 <TIM_SYNC_PWM_Stop+0x144>)
	__HAL_TIM_MOE_DISABLE(&htim8);
 8011c4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011c4e:	645a      	str	r2, [r3, #68]	; 0x44
	if (syncPwm.chan1 == CHAN_ENABLE) {
 8011c50:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
 8011c54:	2a01      	cmp	r2, #1
 8011c56:	d1c2      	bne.n	8011bde <TIM_SYNC_PWM_Stop+0x3a>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
 8011c58:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch1);
 8011c5a:	4825      	ldr	r0, [pc, #148]	; (8011cf0 <TIM_SYNC_PWM_Stop+0x14c>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
 8011c5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8011c60:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch1);
 8011c62:	f7f5 fccb 	bl	80075fc <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8011c66:	2200      	movs	r2, #0
 8011c68:	4611      	mov	r1, r2
 8011c6a:	6828      	ldr	r0, [r5, #0]
 8011c6c:	f7f9 fa1e 	bl	800b0ac <TIM_CCxChannelCmd>
	if (syncPwm.chan2 == CHAN_ENABLE) {
 8011c70:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 8011c74:	682b      	ldr	r3, [r5, #0]
 8011c76:	2a01      	cmp	r2, #1
 8011c78:	d1b5      	bne.n	8011be6 <TIM_SYNC_PWM_Stop+0x42>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
 8011c7a:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch2);
 8011c7c:	481d      	ldr	r0, [pc, #116]	; (8011cf4 <TIM_SYNC_PWM_Stop+0x150>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
 8011c7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8011c82:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch2);
 8011c84:	f7f5 fcba 	bl	80075fc <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8011c88:	2200      	movs	r2, #0
 8011c8a:	2104      	movs	r1, #4
 8011c8c:	6828      	ldr	r0, [r5, #0]
 8011c8e:	f7f9 fa0d 	bl	800b0ac <TIM_CCxChannelCmd>
	if (syncPwm.chan3 == CHAN_ENABLE) {
 8011c92:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8011c96:	682b      	ldr	r3, [r5, #0]
 8011c98:	2a01      	cmp	r2, #1
 8011c9a:	d1a8      	bne.n	8011bee <TIM_SYNC_PWM_Stop+0x4a>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
 8011c9c:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
 8011c9e:	4816      	ldr	r0, [pc, #88]	; (8011cf8 <TIM_SYNC_PWM_Stop+0x154>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
 8011ca0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011ca4:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
 8011ca6:	f7f5 fca9 	bl	80075fc <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
 8011caa:	2200      	movs	r2, #0
 8011cac:	2108      	movs	r1, #8
 8011cae:	6828      	ldr	r0, [r5, #0]
 8011cb0:	f7f9 f9fc 	bl	800b0ac <TIM_CCxChannelCmd>
	if (syncPwm.chan4 == CHAN_ENABLE) {
 8011cb4:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8011cb8:	682b      	ldr	r3, [r5, #0]
 8011cba:	2a01      	cmp	r2, #1
 8011cbc:	d19b      	bne.n	8011bf6 <TIM_SYNC_PWM_Stop+0x52>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC4);
 8011cbe:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
 8011cc0:	480e      	ldr	r0, [pc, #56]	; (8011cfc <TIM_SYNC_PWM_Stop+0x158>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC4);
 8011cc2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011cc6:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
 8011cc8:	f7f5 fc98 	bl	80075fc <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);
 8011ccc:	2200      	movs	r2, #0
 8011cce:	210c      	movs	r1, #12
 8011cd0:	6828      	ldr	r0, [r5, #0]
 8011cd2:	f7f9 f9eb 	bl	800b0ac <TIM_CCxChannelCmd>
 8011cd6:	682b      	ldr	r3, [r5, #0]
 8011cd8:	e78d      	b.n	8011bf6 <TIM_SYNC_PWM_Stop+0x52>
	__HAL_TIM_DISABLE(&htim8);
 8011cda:	681a      	ldr	r2, [r3, #0]
 8011cdc:	f022 0201 	bic.w	r2, r2, #1
 8011ce0:	601a      	str	r2, [r3, #0]
 8011ce2:	e76d      	b.n	8011bc0 <TIM_SYNC_PWM_Stop+0x1c>
 8011ce4:	2000ee20 	.word	0x2000ee20
 8011ce8:	2000e710 	.word	0x2000e710
 8011cec:	40021000 	.word	0x40021000
 8011cf0:	2000ee60 	.word	0x2000ee60
 8011cf4:	2000eddc 	.word	0x2000eddc
 8011cf8:	2000eee8 	.word	0x2000eee8
 8011cfc:	2000eea4 	.word	0x2000eea4

08011d00 <TIM_SYNC_PWM_DMA_ChanConfig>:
	switch (syncPwm.channelToConfig) {
 8011d00:	4a0a      	ldr	r2, [pc, #40]	; (8011d2c <TIM_SYNC_PWM_DMA_ChanConfig+0x2c>)
 8011d02:	f892 3020 	ldrb.w	r3, [r2, #32]
 8011d06:	3b01      	subs	r3, #1
 8011d08:	2b03      	cmp	r3, #3
 8011d0a:	d805      	bhi.n	8011d18 <TIM_SYNC_PWM_DMA_ChanConfig+0x18>
 8011d0c:	e8df f003 	tbb	[pc, r3]
 8011d10:	0205080b 	.word	0x0205080b
		syncPwm.dataEdgeChan4[0] = ccr2nd;
 8011d14:	8191      	strh	r1, [r2, #12]
		syncPwm.dataEdgeChan4[1] = ccr1st;
 8011d16:	81d0      	strh	r0, [r2, #14]
}
 8011d18:	4770      	bx	lr
		syncPwm.dataEdgeChan3[0] = ccr2nd;
 8011d1a:	8111      	strh	r1, [r2, #8]
		syncPwm.dataEdgeChan3[1] = ccr1st;
 8011d1c:	8150      	strh	r0, [r2, #10]
		break;
 8011d1e:	4770      	bx	lr
		syncPwm.dataEdgeChan2[0] = ccr2nd;
 8011d20:	8091      	strh	r1, [r2, #4]
		syncPwm.dataEdgeChan2[1] = ccr1st;
 8011d22:	80d0      	strh	r0, [r2, #6]
		break;
 8011d24:	4770      	bx	lr
		syncPwm.dataEdgeChan1[0] = ccr2nd;
 8011d26:	8011      	strh	r1, [r2, #0]
		syncPwm.dataEdgeChan1[1] = ccr1st;
 8011d28:	8050      	strh	r0, [r2, #2]
		break;
 8011d2a:	4770      	bx	lr
 8011d2c:	2000e710 	.word	0x2000e710

08011d30 <TIM_SYNC_PWM_StepMode_Enable>:
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_SINGLE);
 8011d30:	4b05      	ldr	r3, [pc, #20]	; (8011d48 <TIM_SYNC_PWM_StepMode_Enable+0x18>)
	syncPwm.stepMode = CHAN_ENABLE;
 8011d32:	4906      	ldr	r1, [pc, #24]	; (8011d4c <TIM_SYNC_PWM_StepMode_Enable+0x1c>)
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_SINGLE);
 8011d34:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8011d36:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 8011d38:	2001      	movs	r0, #1
 8011d3a:	f043 0308 	orr.w	r3, r3, #8
 8011d3e:	6013      	str	r3, [r2, #0]
 8011d40:	f881 0025 	strb.w	r0, [r1, #37]	; 0x25
}
 8011d44:	4770      	bx	lr
 8011d46:	bf00      	nop
 8011d48:	2000ee20 	.word	0x2000ee20
 8011d4c:	2000e710 	.word	0x2000e710

08011d50 <TIM_SYNC_PWM_StepMode_Disable>:
 * @note		Disable one PWM period generation. Enable continuous mode.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_StepMode_Disable(void) {
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_REPETITIVE);
 8011d50:	4b05      	ldr	r3, [pc, #20]	; (8011d68 <TIM_SYNC_PWM_StepMode_Disable+0x18>)
	syncPwm.stepMode = CHAN_DISABLE;
 8011d52:	4906      	ldr	r1, [pc, #24]	; (8011d6c <TIM_SYNC_PWM_StepMode_Disable+0x1c>)
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_REPETITIVE);
 8011d54:	681a      	ldr	r2, [r3, #0]
 8011d56:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_DISABLE;
 8011d58:	2000      	movs	r0, #0
 8011d5a:	f023 0308 	bic.w	r3, r3, #8
 8011d5e:	6013      	str	r3, [r2, #0]
 8011d60:	f881 0025 	strb.w	r0, [r1, #37]	; 0x25
}
 8011d64:	4770      	bx	lr
 8011d66:	bf00      	nop
 8011d68:	2000ee20 	.word	0x2000ee20
 8011d6c:	2000e710 	.word	0x2000e710

08011d70 <TIM_Reconfig_SyncPwm>:
 * @brief  Reconfiguration of PWM frequency.
 * @note		ARR & PSC calculated by host.
 * @params arrPsc: ARR and PSC register of TIM8
 * @retval None
 */
double TIM_Reconfig_SyncPwm(double freq) {
 8011d70:	b508      	push	{r3, lr}
 8011d72:	ed2d 8b02 	vpush	{d8}
 8011d76:	eeb0 8a40 	vmov.f32	s16, s0
 8011d7a:	eef0 8a60 	vmov.f32	s17, s1
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM8);  // HAL_RCC_GetHCLKFreq();
 8011d7e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011d82:	f7f6 fefd 	bl	8008b80 <HAL_RCCEx_GetPeriphCLKFreq>
	return TIM_ReconfigPrecise(&htim8, periphClock, freq);
 8011d86:	eeb0 0a48 	vmov.f32	s0, s16
 8011d8a:	eef0 0a68 	vmov.f32	s1, s17
}
 8011d8e:	ecbd 8b02 	vpop	{d8}
	return TIM_ReconfigPrecise(&htim8, periphClock, freq);
 8011d92:	4601      	mov	r1, r0
}
 8011d94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return TIM_ReconfigPrecise(&htim8, periphClock, freq);
 8011d98:	4801      	ldr	r0, [pc, #4]	; (8011da0 <TIM_Reconfig_SyncPwm+0x30>)
 8011d9a:	f7fd bcef 	b.w	800f77c <TIM_ReconfigPrecise>
 8011d9e:	bf00      	nop
 8011da0:	2000ee20 	.word	0x2000ee20

08011da4 <MX_UART_Init>:
  //HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  /* DMA1_Channel7_IRQn interrupt configuration */
  //HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);

  huart2.Instance = USART2;
 8011da4:	4b09      	ldr	r3, [pc, #36]	; (8011dcc <MX_UART_Init+0x28>)
 8011da6:	4a0a      	ldr	r2, [pc, #40]	; (8011dd0 <MX_UART_Init+0x2c>)
{
 8011da8:	b410      	push	{r4}
  huart2.Init.BaudRate = UART_SPEED;
 8011daa:	f44f 2461 	mov.w	r4, #921600	; 0xe1000
  huart2.Instance = USART2;
 8011dae:	601a      	str	r2, [r3, #0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8011db0:	210c      	movs	r1, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8011db2:	2200      	movs	r2, #0
  huart2.Init.BaudRate = UART_SPEED;
 8011db4:	605c      	str	r4, [r3, #4]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  HAL_UART_Init(&huart2);
 8011db6:	4618      	mov	r0, r3

}
 8011db8:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8011dbc:	6159      	str	r1, [r3, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8011dbe:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8011dc2:	611a      	str	r2, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8011dc4:	e9c3 2206 	strd	r2, r2, [r3, #24]
  HAL_UART_Init(&huart2);
 8011dc8:	f7fa b82a 	b.w	800be20 <HAL_UART_Init>
 8011dcc:	2000efb4 	.word	0x2000efb4
 8011dd0:	40004400 	.word	0x40004400

08011dd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8011dd4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8011dd6:	4b17      	ldr	r3, [pc, #92]	; (8011e34 <HAL_UART_MspInit+0x60>)
 8011dd8:	6804      	ldr	r4, [r0, #0]
 8011dda:	429c      	cmp	r4, r3
{
 8011ddc:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8011dde:	d001      	beq.n	8011de4 <HAL_UART_MspInit+0x10>
    //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);		
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8011de0:	b006      	add	sp, #24
 8011de2:	bd70      	pop	{r4, r5, r6, pc}
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011de4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 8011de8:	210c      	movs	r1, #12
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011dea:	69da      	ldr	r2, [r3, #28]
 8011dec:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8011df0:	61da      	str	r2, [r3, #28]
 8011df2:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 8011df4:	9101      	str	r1, [sp, #4]
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011dfa:	2002      	movs	r0, #2
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011dfc:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011dfe:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8011e00:	2307      	movs	r3, #7
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 8011e02:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011e04:	9002      	str	r0, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;   // GPIO_PULLUP
 8011e06:	2501      	movs	r5, #1
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 8011e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011e0c:	e9cd 5203 	strd	r5, r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8011e10:	9305      	str	r3, [sp, #20]
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011e12:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 8011e14:	f7f5 fcd6 	bl	80077c4 <HAL_GPIO_Init>
		USART2->CR1 |= USART_CR1_RXNEIE;
 8011e18:	6823      	ldr	r3, [r4, #0]
 8011e1a:	f043 0320 	orr.w	r3, r3, #32
 8011e1e:	6023      	str	r3, [r4, #0]
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8011e20:	2200      	movs	r2, #0
 8011e22:	2106      	movs	r1, #6
 8011e24:	2026      	movs	r0, #38	; 0x26
 8011e26:	f7f4 ff73 	bl	8006d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8011e2a:	2026      	movs	r0, #38	; 0x26
 8011e2c:	f7f4 ffb6 	bl	8006d9c <HAL_NVIC_EnableIRQ>
}
 8011e30:	b006      	add	sp, #24
 8011e32:	bd70      	pop	{r4, r5, r6, pc}
 8011e34:	40004400 	.word	0x40004400

08011e38 <UARTsendChar>:
  }
} 

/* USER CODE BEGIN 1 */
uint8_t UARTsendChar(char chr){
	while (!(USART2->ISR & USART_ISR_TXE));
 8011e38:	4a03      	ldr	r2, [pc, #12]	; (8011e48 <UARTsendChar+0x10>)
 8011e3a:	69d3      	ldr	r3, [r2, #28]
 8011e3c:	061b      	lsls	r3, r3, #24
 8011e3e:	d5fc      	bpl.n	8011e3a <UARTsendChar+0x2>
	return (USART2->TDR = chr);	
 8011e40:	b283      	uxth	r3, r0
 8011e42:	8513      	strh	r3, [r2, #40]	; 0x28
}
 8011e44:	4770      	bx	lr
 8011e46:	bf00      	nop
 8011e48:	40004400 	.word	0x40004400

08011e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8011e4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8011e84 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8011e50:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8011e52:	e003      	b.n	8011e5c <LoopCopyDataInit>

08011e54 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8011e54:	4b0c      	ldr	r3, [pc, #48]	; (8011e88 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8011e56:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8011e58:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8011e5a:	3104      	adds	r1, #4

08011e5c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8011e5c:	480b      	ldr	r0, [pc, #44]	; (8011e8c <LoopForever+0xa>)
	ldr	r3, =_edata
 8011e5e:	4b0c      	ldr	r3, [pc, #48]	; (8011e90 <LoopForever+0xe>)
	adds	r2, r0, r1
 8011e60:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8011e62:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8011e64:	d3f6      	bcc.n	8011e54 <CopyDataInit>
	ldr	r2, =_sbss
 8011e66:	4a0b      	ldr	r2, [pc, #44]	; (8011e94 <LoopForever+0x12>)
	b	LoopFillZerobss
 8011e68:	e002      	b.n	8011e70 <LoopFillZerobss>

08011e6a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8011e6a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8011e6c:	f842 3b04 	str.w	r3, [r2], #4

08011e70 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8011e70:	4b09      	ldr	r3, [pc, #36]	; (8011e98 <LoopForever+0x16>)
	cmp	r2, r3
 8011e72:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8011e74:	d3f9      	bcc.n	8011e6a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8011e76:	f7fd fabb 	bl	800f3f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8011e7a:	f000 f817 	bl	8011eac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8011e7e:	f7fd f889 	bl	800ef94 <main>

08011e82 <LoopForever>:

LoopForever:
    b LoopForever
 8011e82:	e7fe      	b.n	8011e82 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8011e84:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8011e88:	080157c8 	.word	0x080157c8
	ldr	r0, =_sdata
 8011e8c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8011e90:	200001ec 	.word	0x200001ec
	ldr	r2, =_sbss
 8011e94:	200001f0 	.word	0x200001f0
	ldr	r3, = _ebss
 8011e98:	2000f028 	.word	0x2000f028

08011e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8011e9c:	e7fe      	b.n	8011e9c <ADC1_2_IRQHandler>
	...

08011ea0 <__errno>:
 8011ea0:	4b01      	ldr	r3, [pc, #4]	; (8011ea8 <__errno+0x8>)
 8011ea2:	6818      	ldr	r0, [r3, #0]
 8011ea4:	4770      	bx	lr
 8011ea6:	bf00      	nop
 8011ea8:	20000018 	.word	0x20000018

08011eac <__libc_init_array>:
 8011eac:	b570      	push	{r4, r5, r6, lr}
 8011eae:	4e0d      	ldr	r6, [pc, #52]	; (8011ee4 <__libc_init_array+0x38>)
 8011eb0:	4c0d      	ldr	r4, [pc, #52]	; (8011ee8 <__libc_init_array+0x3c>)
 8011eb2:	1ba4      	subs	r4, r4, r6
 8011eb4:	10a4      	asrs	r4, r4, #2
 8011eb6:	2500      	movs	r5, #0
 8011eb8:	42a5      	cmp	r5, r4
 8011eba:	d109      	bne.n	8011ed0 <__libc_init_array+0x24>
 8011ebc:	4e0b      	ldr	r6, [pc, #44]	; (8011eec <__libc_init_array+0x40>)
 8011ebe:	4c0c      	ldr	r4, [pc, #48]	; (8011ef0 <__libc_init_array+0x44>)
 8011ec0:	f002 fe54 	bl	8014b6c <_init>
 8011ec4:	1ba4      	subs	r4, r4, r6
 8011ec6:	10a4      	asrs	r4, r4, #2
 8011ec8:	2500      	movs	r5, #0
 8011eca:	42a5      	cmp	r5, r4
 8011ecc:	d105      	bne.n	8011eda <__libc_init_array+0x2e>
 8011ece:	bd70      	pop	{r4, r5, r6, pc}
 8011ed0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011ed4:	4798      	blx	r3
 8011ed6:	3501      	adds	r5, #1
 8011ed8:	e7ee      	b.n	8011eb8 <__libc_init_array+0xc>
 8011eda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011ede:	4798      	blx	r3
 8011ee0:	3501      	adds	r5, #1
 8011ee2:	e7f2      	b.n	8011eca <__libc_init_array+0x1e>
 8011ee4:	080157c0 	.word	0x080157c0
 8011ee8:	080157c0 	.word	0x080157c0
 8011eec:	080157c0 	.word	0x080157c0
 8011ef0:	080157c4 	.word	0x080157c4

08011ef4 <memcpy>:
 8011ef4:	b510      	push	{r4, lr}
 8011ef6:	1e43      	subs	r3, r0, #1
 8011ef8:	440a      	add	r2, r1
 8011efa:	4291      	cmp	r1, r2
 8011efc:	d100      	bne.n	8011f00 <memcpy+0xc>
 8011efe:	bd10      	pop	{r4, pc}
 8011f00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011f08:	e7f7      	b.n	8011efa <memcpy+0x6>

08011f0a <memset>:
 8011f0a:	4402      	add	r2, r0
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	4293      	cmp	r3, r2
 8011f10:	d100      	bne.n	8011f14 <memset+0xa>
 8011f12:	4770      	bx	lr
 8011f14:	f803 1b01 	strb.w	r1, [r3], #1
 8011f18:	e7f9      	b.n	8011f0e <memset+0x4>
	...

08011f1c <_malloc_r>:
 8011f1c:	b570      	push	{r4, r5, r6, lr}
 8011f1e:	1ccd      	adds	r5, r1, #3
 8011f20:	f025 0503 	bic.w	r5, r5, #3
 8011f24:	3508      	adds	r5, #8
 8011f26:	2d0c      	cmp	r5, #12
 8011f28:	bf38      	it	cc
 8011f2a:	250c      	movcc	r5, #12
 8011f2c:	2d00      	cmp	r5, #0
 8011f2e:	4606      	mov	r6, r0
 8011f30:	db01      	blt.n	8011f36 <_malloc_r+0x1a>
 8011f32:	42a9      	cmp	r1, r5
 8011f34:	d903      	bls.n	8011f3e <_malloc_r+0x22>
 8011f36:	230c      	movs	r3, #12
 8011f38:	6033      	str	r3, [r6, #0]
 8011f3a:	2000      	movs	r0, #0
 8011f3c:	bd70      	pop	{r4, r5, r6, pc}
 8011f3e:	f001 fa65 	bl	801340c <__malloc_lock>
 8011f42:	4a21      	ldr	r2, [pc, #132]	; (8011fc8 <_malloc_r+0xac>)
 8011f44:	6814      	ldr	r4, [r2, #0]
 8011f46:	4621      	mov	r1, r4
 8011f48:	b991      	cbnz	r1, 8011f70 <_malloc_r+0x54>
 8011f4a:	4c20      	ldr	r4, [pc, #128]	; (8011fcc <_malloc_r+0xb0>)
 8011f4c:	6823      	ldr	r3, [r4, #0]
 8011f4e:	b91b      	cbnz	r3, 8011f58 <_malloc_r+0x3c>
 8011f50:	4630      	mov	r0, r6
 8011f52:	f000 fbef 	bl	8012734 <_sbrk_r>
 8011f56:	6020      	str	r0, [r4, #0]
 8011f58:	4629      	mov	r1, r5
 8011f5a:	4630      	mov	r0, r6
 8011f5c:	f000 fbea 	bl	8012734 <_sbrk_r>
 8011f60:	1c43      	adds	r3, r0, #1
 8011f62:	d124      	bne.n	8011fae <_malloc_r+0x92>
 8011f64:	230c      	movs	r3, #12
 8011f66:	6033      	str	r3, [r6, #0]
 8011f68:	4630      	mov	r0, r6
 8011f6a:	f001 fa50 	bl	801340e <__malloc_unlock>
 8011f6e:	e7e4      	b.n	8011f3a <_malloc_r+0x1e>
 8011f70:	680b      	ldr	r3, [r1, #0]
 8011f72:	1b5b      	subs	r3, r3, r5
 8011f74:	d418      	bmi.n	8011fa8 <_malloc_r+0x8c>
 8011f76:	2b0b      	cmp	r3, #11
 8011f78:	d90f      	bls.n	8011f9a <_malloc_r+0x7e>
 8011f7a:	600b      	str	r3, [r1, #0]
 8011f7c:	50cd      	str	r5, [r1, r3]
 8011f7e:	18cc      	adds	r4, r1, r3
 8011f80:	4630      	mov	r0, r6
 8011f82:	f001 fa44 	bl	801340e <__malloc_unlock>
 8011f86:	f104 000b 	add.w	r0, r4, #11
 8011f8a:	1d23      	adds	r3, r4, #4
 8011f8c:	f020 0007 	bic.w	r0, r0, #7
 8011f90:	1ac3      	subs	r3, r0, r3
 8011f92:	d0d3      	beq.n	8011f3c <_malloc_r+0x20>
 8011f94:	425a      	negs	r2, r3
 8011f96:	50e2      	str	r2, [r4, r3]
 8011f98:	e7d0      	b.n	8011f3c <_malloc_r+0x20>
 8011f9a:	428c      	cmp	r4, r1
 8011f9c:	684b      	ldr	r3, [r1, #4]
 8011f9e:	bf16      	itet	ne
 8011fa0:	6063      	strne	r3, [r4, #4]
 8011fa2:	6013      	streq	r3, [r2, #0]
 8011fa4:	460c      	movne	r4, r1
 8011fa6:	e7eb      	b.n	8011f80 <_malloc_r+0x64>
 8011fa8:	460c      	mov	r4, r1
 8011faa:	6849      	ldr	r1, [r1, #4]
 8011fac:	e7cc      	b.n	8011f48 <_malloc_r+0x2c>
 8011fae:	1cc4      	adds	r4, r0, #3
 8011fb0:	f024 0403 	bic.w	r4, r4, #3
 8011fb4:	42a0      	cmp	r0, r4
 8011fb6:	d005      	beq.n	8011fc4 <_malloc_r+0xa8>
 8011fb8:	1a21      	subs	r1, r4, r0
 8011fba:	4630      	mov	r0, r6
 8011fbc:	f000 fbba 	bl	8012734 <_sbrk_r>
 8011fc0:	3001      	adds	r0, #1
 8011fc2:	d0cf      	beq.n	8011f64 <_malloc_r+0x48>
 8011fc4:	6025      	str	r5, [r4, #0]
 8011fc6:	e7db      	b.n	8011f80 <_malloc_r+0x64>
 8011fc8:	20004ca8 	.word	0x20004ca8
 8011fcc:	20004cac 	.word	0x20004cac

08011fd0 <__cvt>:
 8011fd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011fd4:	ec55 4b10 	vmov	r4, r5, d0
 8011fd8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011fda:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011fde:	2d00      	cmp	r5, #0
 8011fe0:	460e      	mov	r6, r1
 8011fe2:	4691      	mov	r9, r2
 8011fe4:	4619      	mov	r1, r3
 8011fe6:	bfb8      	it	lt
 8011fe8:	4622      	movlt	r2, r4
 8011fea:	462b      	mov	r3, r5
 8011fec:	f027 0720 	bic.w	r7, r7, #32
 8011ff0:	bfbb      	ittet	lt
 8011ff2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011ff6:	461d      	movlt	r5, r3
 8011ff8:	2300      	movge	r3, #0
 8011ffa:	232d      	movlt	r3, #45	; 0x2d
 8011ffc:	bfb8      	it	lt
 8011ffe:	4614      	movlt	r4, r2
 8012000:	2f46      	cmp	r7, #70	; 0x46
 8012002:	700b      	strb	r3, [r1, #0]
 8012004:	d004      	beq.n	8012010 <__cvt+0x40>
 8012006:	2f45      	cmp	r7, #69	; 0x45
 8012008:	d100      	bne.n	801200c <__cvt+0x3c>
 801200a:	3601      	adds	r6, #1
 801200c:	2102      	movs	r1, #2
 801200e:	e000      	b.n	8012012 <__cvt+0x42>
 8012010:	2103      	movs	r1, #3
 8012012:	ab03      	add	r3, sp, #12
 8012014:	9301      	str	r3, [sp, #4]
 8012016:	ab02      	add	r3, sp, #8
 8012018:	9300      	str	r3, [sp, #0]
 801201a:	4632      	mov	r2, r6
 801201c:	4653      	mov	r3, sl
 801201e:	ec45 4b10 	vmov	d0, r4, r5
 8012022:	f000 fc25 	bl	8012870 <_dtoa_r>
 8012026:	2f47      	cmp	r7, #71	; 0x47
 8012028:	4680      	mov	r8, r0
 801202a:	d102      	bne.n	8012032 <__cvt+0x62>
 801202c:	f019 0f01 	tst.w	r9, #1
 8012030:	d026      	beq.n	8012080 <__cvt+0xb0>
 8012032:	2f46      	cmp	r7, #70	; 0x46
 8012034:	eb08 0906 	add.w	r9, r8, r6
 8012038:	d111      	bne.n	801205e <__cvt+0x8e>
 801203a:	f898 3000 	ldrb.w	r3, [r8]
 801203e:	2b30      	cmp	r3, #48	; 0x30
 8012040:	d10a      	bne.n	8012058 <__cvt+0x88>
 8012042:	2200      	movs	r2, #0
 8012044:	2300      	movs	r3, #0
 8012046:	4620      	mov	r0, r4
 8012048:	4629      	mov	r1, r5
 801204a:	f7ee fcf5 	bl	8000a38 <__aeabi_dcmpeq>
 801204e:	b918      	cbnz	r0, 8012058 <__cvt+0x88>
 8012050:	f1c6 0601 	rsb	r6, r6, #1
 8012054:	f8ca 6000 	str.w	r6, [sl]
 8012058:	f8da 3000 	ldr.w	r3, [sl]
 801205c:	4499      	add	r9, r3
 801205e:	2200      	movs	r2, #0
 8012060:	2300      	movs	r3, #0
 8012062:	4620      	mov	r0, r4
 8012064:	4629      	mov	r1, r5
 8012066:	f7ee fce7 	bl	8000a38 <__aeabi_dcmpeq>
 801206a:	b938      	cbnz	r0, 801207c <__cvt+0xac>
 801206c:	2230      	movs	r2, #48	; 0x30
 801206e:	9b03      	ldr	r3, [sp, #12]
 8012070:	454b      	cmp	r3, r9
 8012072:	d205      	bcs.n	8012080 <__cvt+0xb0>
 8012074:	1c59      	adds	r1, r3, #1
 8012076:	9103      	str	r1, [sp, #12]
 8012078:	701a      	strb	r2, [r3, #0]
 801207a:	e7f8      	b.n	801206e <__cvt+0x9e>
 801207c:	f8cd 900c 	str.w	r9, [sp, #12]
 8012080:	9b03      	ldr	r3, [sp, #12]
 8012082:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012084:	eba3 0308 	sub.w	r3, r3, r8
 8012088:	4640      	mov	r0, r8
 801208a:	6013      	str	r3, [r2, #0]
 801208c:	b004      	add	sp, #16
 801208e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012092 <__exponent>:
 8012092:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012094:	2900      	cmp	r1, #0
 8012096:	4604      	mov	r4, r0
 8012098:	bfba      	itte	lt
 801209a:	4249      	neglt	r1, r1
 801209c:	232d      	movlt	r3, #45	; 0x2d
 801209e:	232b      	movge	r3, #43	; 0x2b
 80120a0:	2909      	cmp	r1, #9
 80120a2:	f804 2b02 	strb.w	r2, [r4], #2
 80120a6:	7043      	strb	r3, [r0, #1]
 80120a8:	dd20      	ble.n	80120ec <__exponent+0x5a>
 80120aa:	f10d 0307 	add.w	r3, sp, #7
 80120ae:	461f      	mov	r7, r3
 80120b0:	260a      	movs	r6, #10
 80120b2:	fb91 f5f6 	sdiv	r5, r1, r6
 80120b6:	fb06 1115 	mls	r1, r6, r5, r1
 80120ba:	3130      	adds	r1, #48	; 0x30
 80120bc:	2d09      	cmp	r5, #9
 80120be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80120c2:	f103 32ff 	add.w	r2, r3, #4294967295
 80120c6:	4629      	mov	r1, r5
 80120c8:	dc09      	bgt.n	80120de <__exponent+0x4c>
 80120ca:	3130      	adds	r1, #48	; 0x30
 80120cc:	3b02      	subs	r3, #2
 80120ce:	f802 1c01 	strb.w	r1, [r2, #-1]
 80120d2:	42bb      	cmp	r3, r7
 80120d4:	4622      	mov	r2, r4
 80120d6:	d304      	bcc.n	80120e2 <__exponent+0x50>
 80120d8:	1a10      	subs	r0, r2, r0
 80120da:	b003      	add	sp, #12
 80120dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80120de:	4613      	mov	r3, r2
 80120e0:	e7e7      	b.n	80120b2 <__exponent+0x20>
 80120e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80120e6:	f804 2b01 	strb.w	r2, [r4], #1
 80120ea:	e7f2      	b.n	80120d2 <__exponent+0x40>
 80120ec:	2330      	movs	r3, #48	; 0x30
 80120ee:	4419      	add	r1, r3
 80120f0:	7083      	strb	r3, [r0, #2]
 80120f2:	1d02      	adds	r2, r0, #4
 80120f4:	70c1      	strb	r1, [r0, #3]
 80120f6:	e7ef      	b.n	80120d8 <__exponent+0x46>

080120f8 <_printf_float>:
 80120f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120fc:	b08d      	sub	sp, #52	; 0x34
 80120fe:	460c      	mov	r4, r1
 8012100:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012104:	4616      	mov	r6, r2
 8012106:	461f      	mov	r7, r3
 8012108:	4605      	mov	r5, r0
 801210a:	f001 f969 	bl	80133e0 <_localeconv_r>
 801210e:	6803      	ldr	r3, [r0, #0]
 8012110:	9304      	str	r3, [sp, #16]
 8012112:	4618      	mov	r0, r3
 8012114:	f7ee f864 	bl	80001e0 <strlen>
 8012118:	2300      	movs	r3, #0
 801211a:	930a      	str	r3, [sp, #40]	; 0x28
 801211c:	f8d8 3000 	ldr.w	r3, [r8]
 8012120:	9005      	str	r0, [sp, #20]
 8012122:	3307      	adds	r3, #7
 8012124:	f023 0307 	bic.w	r3, r3, #7
 8012128:	f103 0208 	add.w	r2, r3, #8
 801212c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012130:	f8d4 b000 	ldr.w	fp, [r4]
 8012134:	f8c8 2000 	str.w	r2, [r8]
 8012138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801213c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012140:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012144:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012148:	9307      	str	r3, [sp, #28]
 801214a:	f8cd 8018 	str.w	r8, [sp, #24]
 801214e:	f04f 32ff 	mov.w	r2, #4294967295
 8012152:	4ba7      	ldr	r3, [pc, #668]	; (80123f0 <_printf_float+0x2f8>)
 8012154:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012158:	f7ee fca0 	bl	8000a9c <__aeabi_dcmpun>
 801215c:	bb70      	cbnz	r0, 80121bc <_printf_float+0xc4>
 801215e:	f04f 32ff 	mov.w	r2, #4294967295
 8012162:	4ba3      	ldr	r3, [pc, #652]	; (80123f0 <_printf_float+0x2f8>)
 8012164:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012168:	f7ee fc7a 	bl	8000a60 <__aeabi_dcmple>
 801216c:	bb30      	cbnz	r0, 80121bc <_printf_float+0xc4>
 801216e:	2200      	movs	r2, #0
 8012170:	2300      	movs	r3, #0
 8012172:	4640      	mov	r0, r8
 8012174:	4649      	mov	r1, r9
 8012176:	f7ee fc69 	bl	8000a4c <__aeabi_dcmplt>
 801217a:	b110      	cbz	r0, 8012182 <_printf_float+0x8a>
 801217c:	232d      	movs	r3, #45	; 0x2d
 801217e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012182:	4a9c      	ldr	r2, [pc, #624]	; (80123f4 <_printf_float+0x2fc>)
 8012184:	4b9c      	ldr	r3, [pc, #624]	; (80123f8 <_printf_float+0x300>)
 8012186:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801218a:	bf8c      	ite	hi
 801218c:	4690      	movhi	r8, r2
 801218e:	4698      	movls	r8, r3
 8012190:	2303      	movs	r3, #3
 8012192:	f02b 0204 	bic.w	r2, fp, #4
 8012196:	6123      	str	r3, [r4, #16]
 8012198:	6022      	str	r2, [r4, #0]
 801219a:	f04f 0900 	mov.w	r9, #0
 801219e:	9700      	str	r7, [sp, #0]
 80121a0:	4633      	mov	r3, r6
 80121a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80121a4:	4621      	mov	r1, r4
 80121a6:	4628      	mov	r0, r5
 80121a8:	f000 f9e6 	bl	8012578 <_printf_common>
 80121ac:	3001      	adds	r0, #1
 80121ae:	f040 808d 	bne.w	80122cc <_printf_float+0x1d4>
 80121b2:	f04f 30ff 	mov.w	r0, #4294967295
 80121b6:	b00d      	add	sp, #52	; 0x34
 80121b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121bc:	4642      	mov	r2, r8
 80121be:	464b      	mov	r3, r9
 80121c0:	4640      	mov	r0, r8
 80121c2:	4649      	mov	r1, r9
 80121c4:	f7ee fc6a 	bl	8000a9c <__aeabi_dcmpun>
 80121c8:	b110      	cbz	r0, 80121d0 <_printf_float+0xd8>
 80121ca:	4a8c      	ldr	r2, [pc, #560]	; (80123fc <_printf_float+0x304>)
 80121cc:	4b8c      	ldr	r3, [pc, #560]	; (8012400 <_printf_float+0x308>)
 80121ce:	e7da      	b.n	8012186 <_printf_float+0x8e>
 80121d0:	6861      	ldr	r1, [r4, #4]
 80121d2:	1c4b      	adds	r3, r1, #1
 80121d4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80121d8:	a80a      	add	r0, sp, #40	; 0x28
 80121da:	d13e      	bne.n	801225a <_printf_float+0x162>
 80121dc:	2306      	movs	r3, #6
 80121de:	6063      	str	r3, [r4, #4]
 80121e0:	2300      	movs	r3, #0
 80121e2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80121e6:	ab09      	add	r3, sp, #36	; 0x24
 80121e8:	9300      	str	r3, [sp, #0]
 80121ea:	ec49 8b10 	vmov	d0, r8, r9
 80121ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80121f2:	6022      	str	r2, [r4, #0]
 80121f4:	f8cd a004 	str.w	sl, [sp, #4]
 80121f8:	6861      	ldr	r1, [r4, #4]
 80121fa:	4628      	mov	r0, r5
 80121fc:	f7ff fee8 	bl	8011fd0 <__cvt>
 8012200:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012204:	2b47      	cmp	r3, #71	; 0x47
 8012206:	4680      	mov	r8, r0
 8012208:	d109      	bne.n	801221e <_printf_float+0x126>
 801220a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801220c:	1cd8      	adds	r0, r3, #3
 801220e:	db02      	blt.n	8012216 <_printf_float+0x11e>
 8012210:	6862      	ldr	r2, [r4, #4]
 8012212:	4293      	cmp	r3, r2
 8012214:	dd47      	ble.n	80122a6 <_printf_float+0x1ae>
 8012216:	f1aa 0a02 	sub.w	sl, sl, #2
 801221a:	fa5f fa8a 	uxtb.w	sl, sl
 801221e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012222:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012224:	d824      	bhi.n	8012270 <_printf_float+0x178>
 8012226:	3901      	subs	r1, #1
 8012228:	4652      	mov	r2, sl
 801222a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801222e:	9109      	str	r1, [sp, #36]	; 0x24
 8012230:	f7ff ff2f 	bl	8012092 <__exponent>
 8012234:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012236:	1813      	adds	r3, r2, r0
 8012238:	2a01      	cmp	r2, #1
 801223a:	4681      	mov	r9, r0
 801223c:	6123      	str	r3, [r4, #16]
 801223e:	dc02      	bgt.n	8012246 <_printf_float+0x14e>
 8012240:	6822      	ldr	r2, [r4, #0]
 8012242:	07d1      	lsls	r1, r2, #31
 8012244:	d501      	bpl.n	801224a <_printf_float+0x152>
 8012246:	3301      	adds	r3, #1
 8012248:	6123      	str	r3, [r4, #16]
 801224a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801224e:	2b00      	cmp	r3, #0
 8012250:	d0a5      	beq.n	801219e <_printf_float+0xa6>
 8012252:	232d      	movs	r3, #45	; 0x2d
 8012254:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012258:	e7a1      	b.n	801219e <_printf_float+0xa6>
 801225a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801225e:	f000 8177 	beq.w	8012550 <_printf_float+0x458>
 8012262:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012266:	d1bb      	bne.n	80121e0 <_printf_float+0xe8>
 8012268:	2900      	cmp	r1, #0
 801226a:	d1b9      	bne.n	80121e0 <_printf_float+0xe8>
 801226c:	2301      	movs	r3, #1
 801226e:	e7b6      	b.n	80121de <_printf_float+0xe6>
 8012270:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012274:	d119      	bne.n	80122aa <_printf_float+0x1b2>
 8012276:	2900      	cmp	r1, #0
 8012278:	6863      	ldr	r3, [r4, #4]
 801227a:	dd0c      	ble.n	8012296 <_printf_float+0x19e>
 801227c:	6121      	str	r1, [r4, #16]
 801227e:	b913      	cbnz	r3, 8012286 <_printf_float+0x18e>
 8012280:	6822      	ldr	r2, [r4, #0]
 8012282:	07d2      	lsls	r2, r2, #31
 8012284:	d502      	bpl.n	801228c <_printf_float+0x194>
 8012286:	3301      	adds	r3, #1
 8012288:	440b      	add	r3, r1
 801228a:	6123      	str	r3, [r4, #16]
 801228c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801228e:	65a3      	str	r3, [r4, #88]	; 0x58
 8012290:	f04f 0900 	mov.w	r9, #0
 8012294:	e7d9      	b.n	801224a <_printf_float+0x152>
 8012296:	b913      	cbnz	r3, 801229e <_printf_float+0x1a6>
 8012298:	6822      	ldr	r2, [r4, #0]
 801229a:	07d0      	lsls	r0, r2, #31
 801229c:	d501      	bpl.n	80122a2 <_printf_float+0x1aa>
 801229e:	3302      	adds	r3, #2
 80122a0:	e7f3      	b.n	801228a <_printf_float+0x192>
 80122a2:	2301      	movs	r3, #1
 80122a4:	e7f1      	b.n	801228a <_printf_float+0x192>
 80122a6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80122aa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80122ae:	4293      	cmp	r3, r2
 80122b0:	db05      	blt.n	80122be <_printf_float+0x1c6>
 80122b2:	6822      	ldr	r2, [r4, #0]
 80122b4:	6123      	str	r3, [r4, #16]
 80122b6:	07d1      	lsls	r1, r2, #31
 80122b8:	d5e8      	bpl.n	801228c <_printf_float+0x194>
 80122ba:	3301      	adds	r3, #1
 80122bc:	e7e5      	b.n	801228a <_printf_float+0x192>
 80122be:	2b00      	cmp	r3, #0
 80122c0:	bfd4      	ite	le
 80122c2:	f1c3 0302 	rsble	r3, r3, #2
 80122c6:	2301      	movgt	r3, #1
 80122c8:	4413      	add	r3, r2
 80122ca:	e7de      	b.n	801228a <_printf_float+0x192>
 80122cc:	6823      	ldr	r3, [r4, #0]
 80122ce:	055a      	lsls	r2, r3, #21
 80122d0:	d407      	bmi.n	80122e2 <_printf_float+0x1ea>
 80122d2:	6923      	ldr	r3, [r4, #16]
 80122d4:	4642      	mov	r2, r8
 80122d6:	4631      	mov	r1, r6
 80122d8:	4628      	mov	r0, r5
 80122da:	47b8      	blx	r7
 80122dc:	3001      	adds	r0, #1
 80122de:	d12b      	bne.n	8012338 <_printf_float+0x240>
 80122e0:	e767      	b.n	80121b2 <_printf_float+0xba>
 80122e2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80122e6:	f240 80dc 	bls.w	80124a2 <_printf_float+0x3aa>
 80122ea:	2200      	movs	r2, #0
 80122ec:	2300      	movs	r3, #0
 80122ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80122f2:	f7ee fba1 	bl	8000a38 <__aeabi_dcmpeq>
 80122f6:	2800      	cmp	r0, #0
 80122f8:	d033      	beq.n	8012362 <_printf_float+0x26a>
 80122fa:	2301      	movs	r3, #1
 80122fc:	4a41      	ldr	r2, [pc, #260]	; (8012404 <_printf_float+0x30c>)
 80122fe:	4631      	mov	r1, r6
 8012300:	4628      	mov	r0, r5
 8012302:	47b8      	blx	r7
 8012304:	3001      	adds	r0, #1
 8012306:	f43f af54 	beq.w	80121b2 <_printf_float+0xba>
 801230a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801230e:	429a      	cmp	r2, r3
 8012310:	db02      	blt.n	8012318 <_printf_float+0x220>
 8012312:	6823      	ldr	r3, [r4, #0]
 8012314:	07d8      	lsls	r0, r3, #31
 8012316:	d50f      	bpl.n	8012338 <_printf_float+0x240>
 8012318:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801231c:	4631      	mov	r1, r6
 801231e:	4628      	mov	r0, r5
 8012320:	47b8      	blx	r7
 8012322:	3001      	adds	r0, #1
 8012324:	f43f af45 	beq.w	80121b2 <_printf_float+0xba>
 8012328:	f04f 0800 	mov.w	r8, #0
 801232c:	f104 091a 	add.w	r9, r4, #26
 8012330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012332:	3b01      	subs	r3, #1
 8012334:	4543      	cmp	r3, r8
 8012336:	dc09      	bgt.n	801234c <_printf_float+0x254>
 8012338:	6823      	ldr	r3, [r4, #0]
 801233a:	079b      	lsls	r3, r3, #30
 801233c:	f100 8103 	bmi.w	8012546 <_printf_float+0x44e>
 8012340:	68e0      	ldr	r0, [r4, #12]
 8012342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012344:	4298      	cmp	r0, r3
 8012346:	bfb8      	it	lt
 8012348:	4618      	movlt	r0, r3
 801234a:	e734      	b.n	80121b6 <_printf_float+0xbe>
 801234c:	2301      	movs	r3, #1
 801234e:	464a      	mov	r2, r9
 8012350:	4631      	mov	r1, r6
 8012352:	4628      	mov	r0, r5
 8012354:	47b8      	blx	r7
 8012356:	3001      	adds	r0, #1
 8012358:	f43f af2b 	beq.w	80121b2 <_printf_float+0xba>
 801235c:	f108 0801 	add.w	r8, r8, #1
 8012360:	e7e6      	b.n	8012330 <_printf_float+0x238>
 8012362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012364:	2b00      	cmp	r3, #0
 8012366:	dc2b      	bgt.n	80123c0 <_printf_float+0x2c8>
 8012368:	2301      	movs	r3, #1
 801236a:	4a26      	ldr	r2, [pc, #152]	; (8012404 <_printf_float+0x30c>)
 801236c:	4631      	mov	r1, r6
 801236e:	4628      	mov	r0, r5
 8012370:	47b8      	blx	r7
 8012372:	3001      	adds	r0, #1
 8012374:	f43f af1d 	beq.w	80121b2 <_printf_float+0xba>
 8012378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801237a:	b923      	cbnz	r3, 8012386 <_printf_float+0x28e>
 801237c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801237e:	b913      	cbnz	r3, 8012386 <_printf_float+0x28e>
 8012380:	6823      	ldr	r3, [r4, #0]
 8012382:	07d9      	lsls	r1, r3, #31
 8012384:	d5d8      	bpl.n	8012338 <_printf_float+0x240>
 8012386:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801238a:	4631      	mov	r1, r6
 801238c:	4628      	mov	r0, r5
 801238e:	47b8      	blx	r7
 8012390:	3001      	adds	r0, #1
 8012392:	f43f af0e 	beq.w	80121b2 <_printf_float+0xba>
 8012396:	f04f 0900 	mov.w	r9, #0
 801239a:	f104 0a1a 	add.w	sl, r4, #26
 801239e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123a0:	425b      	negs	r3, r3
 80123a2:	454b      	cmp	r3, r9
 80123a4:	dc01      	bgt.n	80123aa <_printf_float+0x2b2>
 80123a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123a8:	e794      	b.n	80122d4 <_printf_float+0x1dc>
 80123aa:	2301      	movs	r3, #1
 80123ac:	4652      	mov	r2, sl
 80123ae:	4631      	mov	r1, r6
 80123b0:	4628      	mov	r0, r5
 80123b2:	47b8      	blx	r7
 80123b4:	3001      	adds	r0, #1
 80123b6:	f43f aefc 	beq.w	80121b2 <_printf_float+0xba>
 80123ba:	f109 0901 	add.w	r9, r9, #1
 80123be:	e7ee      	b.n	801239e <_printf_float+0x2a6>
 80123c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80123c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80123c4:	429a      	cmp	r2, r3
 80123c6:	bfa8      	it	ge
 80123c8:	461a      	movge	r2, r3
 80123ca:	2a00      	cmp	r2, #0
 80123cc:	4691      	mov	r9, r2
 80123ce:	dd07      	ble.n	80123e0 <_printf_float+0x2e8>
 80123d0:	4613      	mov	r3, r2
 80123d2:	4631      	mov	r1, r6
 80123d4:	4642      	mov	r2, r8
 80123d6:	4628      	mov	r0, r5
 80123d8:	47b8      	blx	r7
 80123da:	3001      	adds	r0, #1
 80123dc:	f43f aee9 	beq.w	80121b2 <_printf_float+0xba>
 80123e0:	f104 031a 	add.w	r3, r4, #26
 80123e4:	f04f 0b00 	mov.w	fp, #0
 80123e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80123ec:	9306      	str	r3, [sp, #24]
 80123ee:	e015      	b.n	801241c <_printf_float+0x324>
 80123f0:	7fefffff 	.word	0x7fefffff
 80123f4:	08015554 	.word	0x08015554
 80123f8:	08015550 	.word	0x08015550
 80123fc:	0801555c 	.word	0x0801555c
 8012400:	08015558 	.word	0x08015558
 8012404:	08015560 	.word	0x08015560
 8012408:	2301      	movs	r3, #1
 801240a:	9a06      	ldr	r2, [sp, #24]
 801240c:	4631      	mov	r1, r6
 801240e:	4628      	mov	r0, r5
 8012410:	47b8      	blx	r7
 8012412:	3001      	adds	r0, #1
 8012414:	f43f aecd 	beq.w	80121b2 <_printf_float+0xba>
 8012418:	f10b 0b01 	add.w	fp, fp, #1
 801241c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012420:	ebaa 0309 	sub.w	r3, sl, r9
 8012424:	455b      	cmp	r3, fp
 8012426:	dcef      	bgt.n	8012408 <_printf_float+0x310>
 8012428:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801242c:	429a      	cmp	r2, r3
 801242e:	44d0      	add	r8, sl
 8012430:	db15      	blt.n	801245e <_printf_float+0x366>
 8012432:	6823      	ldr	r3, [r4, #0]
 8012434:	07da      	lsls	r2, r3, #31
 8012436:	d412      	bmi.n	801245e <_printf_float+0x366>
 8012438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801243a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801243c:	eba3 020a 	sub.w	r2, r3, sl
 8012440:	eba3 0a01 	sub.w	sl, r3, r1
 8012444:	4592      	cmp	sl, r2
 8012446:	bfa8      	it	ge
 8012448:	4692      	movge	sl, r2
 801244a:	f1ba 0f00 	cmp.w	sl, #0
 801244e:	dc0e      	bgt.n	801246e <_printf_float+0x376>
 8012450:	f04f 0800 	mov.w	r8, #0
 8012454:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012458:	f104 091a 	add.w	r9, r4, #26
 801245c:	e019      	b.n	8012492 <_printf_float+0x39a>
 801245e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012462:	4631      	mov	r1, r6
 8012464:	4628      	mov	r0, r5
 8012466:	47b8      	blx	r7
 8012468:	3001      	adds	r0, #1
 801246a:	d1e5      	bne.n	8012438 <_printf_float+0x340>
 801246c:	e6a1      	b.n	80121b2 <_printf_float+0xba>
 801246e:	4653      	mov	r3, sl
 8012470:	4642      	mov	r2, r8
 8012472:	4631      	mov	r1, r6
 8012474:	4628      	mov	r0, r5
 8012476:	47b8      	blx	r7
 8012478:	3001      	adds	r0, #1
 801247a:	d1e9      	bne.n	8012450 <_printf_float+0x358>
 801247c:	e699      	b.n	80121b2 <_printf_float+0xba>
 801247e:	2301      	movs	r3, #1
 8012480:	464a      	mov	r2, r9
 8012482:	4631      	mov	r1, r6
 8012484:	4628      	mov	r0, r5
 8012486:	47b8      	blx	r7
 8012488:	3001      	adds	r0, #1
 801248a:	f43f ae92 	beq.w	80121b2 <_printf_float+0xba>
 801248e:	f108 0801 	add.w	r8, r8, #1
 8012492:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012496:	1a9b      	subs	r3, r3, r2
 8012498:	eba3 030a 	sub.w	r3, r3, sl
 801249c:	4543      	cmp	r3, r8
 801249e:	dcee      	bgt.n	801247e <_printf_float+0x386>
 80124a0:	e74a      	b.n	8012338 <_printf_float+0x240>
 80124a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80124a4:	2a01      	cmp	r2, #1
 80124a6:	dc01      	bgt.n	80124ac <_printf_float+0x3b4>
 80124a8:	07db      	lsls	r3, r3, #31
 80124aa:	d53a      	bpl.n	8012522 <_printf_float+0x42a>
 80124ac:	2301      	movs	r3, #1
 80124ae:	4642      	mov	r2, r8
 80124b0:	4631      	mov	r1, r6
 80124b2:	4628      	mov	r0, r5
 80124b4:	47b8      	blx	r7
 80124b6:	3001      	adds	r0, #1
 80124b8:	f43f ae7b 	beq.w	80121b2 <_printf_float+0xba>
 80124bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124c0:	4631      	mov	r1, r6
 80124c2:	4628      	mov	r0, r5
 80124c4:	47b8      	blx	r7
 80124c6:	3001      	adds	r0, #1
 80124c8:	f108 0801 	add.w	r8, r8, #1
 80124cc:	f43f ae71 	beq.w	80121b2 <_printf_float+0xba>
 80124d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124d2:	2200      	movs	r2, #0
 80124d4:	f103 3aff 	add.w	sl, r3, #4294967295
 80124d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80124dc:	2300      	movs	r3, #0
 80124de:	f7ee faab 	bl	8000a38 <__aeabi_dcmpeq>
 80124e2:	b9c8      	cbnz	r0, 8012518 <_printf_float+0x420>
 80124e4:	4653      	mov	r3, sl
 80124e6:	4642      	mov	r2, r8
 80124e8:	4631      	mov	r1, r6
 80124ea:	4628      	mov	r0, r5
 80124ec:	47b8      	blx	r7
 80124ee:	3001      	adds	r0, #1
 80124f0:	d10e      	bne.n	8012510 <_printf_float+0x418>
 80124f2:	e65e      	b.n	80121b2 <_printf_float+0xba>
 80124f4:	2301      	movs	r3, #1
 80124f6:	4652      	mov	r2, sl
 80124f8:	4631      	mov	r1, r6
 80124fa:	4628      	mov	r0, r5
 80124fc:	47b8      	blx	r7
 80124fe:	3001      	adds	r0, #1
 8012500:	f43f ae57 	beq.w	80121b2 <_printf_float+0xba>
 8012504:	f108 0801 	add.w	r8, r8, #1
 8012508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801250a:	3b01      	subs	r3, #1
 801250c:	4543      	cmp	r3, r8
 801250e:	dcf1      	bgt.n	80124f4 <_printf_float+0x3fc>
 8012510:	464b      	mov	r3, r9
 8012512:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012516:	e6de      	b.n	80122d6 <_printf_float+0x1de>
 8012518:	f04f 0800 	mov.w	r8, #0
 801251c:	f104 0a1a 	add.w	sl, r4, #26
 8012520:	e7f2      	b.n	8012508 <_printf_float+0x410>
 8012522:	2301      	movs	r3, #1
 8012524:	e7df      	b.n	80124e6 <_printf_float+0x3ee>
 8012526:	2301      	movs	r3, #1
 8012528:	464a      	mov	r2, r9
 801252a:	4631      	mov	r1, r6
 801252c:	4628      	mov	r0, r5
 801252e:	47b8      	blx	r7
 8012530:	3001      	adds	r0, #1
 8012532:	f43f ae3e 	beq.w	80121b2 <_printf_float+0xba>
 8012536:	f108 0801 	add.w	r8, r8, #1
 801253a:	68e3      	ldr	r3, [r4, #12]
 801253c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801253e:	1a9b      	subs	r3, r3, r2
 8012540:	4543      	cmp	r3, r8
 8012542:	dcf0      	bgt.n	8012526 <_printf_float+0x42e>
 8012544:	e6fc      	b.n	8012340 <_printf_float+0x248>
 8012546:	f04f 0800 	mov.w	r8, #0
 801254a:	f104 0919 	add.w	r9, r4, #25
 801254e:	e7f4      	b.n	801253a <_printf_float+0x442>
 8012550:	2900      	cmp	r1, #0
 8012552:	f43f ae8b 	beq.w	801226c <_printf_float+0x174>
 8012556:	2300      	movs	r3, #0
 8012558:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801255c:	ab09      	add	r3, sp, #36	; 0x24
 801255e:	9300      	str	r3, [sp, #0]
 8012560:	ec49 8b10 	vmov	d0, r8, r9
 8012564:	6022      	str	r2, [r4, #0]
 8012566:	f8cd a004 	str.w	sl, [sp, #4]
 801256a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801256e:	4628      	mov	r0, r5
 8012570:	f7ff fd2e 	bl	8011fd0 <__cvt>
 8012574:	4680      	mov	r8, r0
 8012576:	e648      	b.n	801220a <_printf_float+0x112>

08012578 <_printf_common>:
 8012578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801257c:	4691      	mov	r9, r2
 801257e:	461f      	mov	r7, r3
 8012580:	688a      	ldr	r2, [r1, #8]
 8012582:	690b      	ldr	r3, [r1, #16]
 8012584:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012588:	4293      	cmp	r3, r2
 801258a:	bfb8      	it	lt
 801258c:	4613      	movlt	r3, r2
 801258e:	f8c9 3000 	str.w	r3, [r9]
 8012592:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012596:	4606      	mov	r6, r0
 8012598:	460c      	mov	r4, r1
 801259a:	b112      	cbz	r2, 80125a2 <_printf_common+0x2a>
 801259c:	3301      	adds	r3, #1
 801259e:	f8c9 3000 	str.w	r3, [r9]
 80125a2:	6823      	ldr	r3, [r4, #0]
 80125a4:	0699      	lsls	r1, r3, #26
 80125a6:	bf42      	ittt	mi
 80125a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80125ac:	3302      	addmi	r3, #2
 80125ae:	f8c9 3000 	strmi.w	r3, [r9]
 80125b2:	6825      	ldr	r5, [r4, #0]
 80125b4:	f015 0506 	ands.w	r5, r5, #6
 80125b8:	d107      	bne.n	80125ca <_printf_common+0x52>
 80125ba:	f104 0a19 	add.w	sl, r4, #25
 80125be:	68e3      	ldr	r3, [r4, #12]
 80125c0:	f8d9 2000 	ldr.w	r2, [r9]
 80125c4:	1a9b      	subs	r3, r3, r2
 80125c6:	42ab      	cmp	r3, r5
 80125c8:	dc28      	bgt.n	801261c <_printf_common+0xa4>
 80125ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80125ce:	6822      	ldr	r2, [r4, #0]
 80125d0:	3300      	adds	r3, #0
 80125d2:	bf18      	it	ne
 80125d4:	2301      	movne	r3, #1
 80125d6:	0692      	lsls	r2, r2, #26
 80125d8:	d42d      	bmi.n	8012636 <_printf_common+0xbe>
 80125da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80125de:	4639      	mov	r1, r7
 80125e0:	4630      	mov	r0, r6
 80125e2:	47c0      	blx	r8
 80125e4:	3001      	adds	r0, #1
 80125e6:	d020      	beq.n	801262a <_printf_common+0xb2>
 80125e8:	6823      	ldr	r3, [r4, #0]
 80125ea:	68e5      	ldr	r5, [r4, #12]
 80125ec:	f8d9 2000 	ldr.w	r2, [r9]
 80125f0:	f003 0306 	and.w	r3, r3, #6
 80125f4:	2b04      	cmp	r3, #4
 80125f6:	bf08      	it	eq
 80125f8:	1aad      	subeq	r5, r5, r2
 80125fa:	68a3      	ldr	r3, [r4, #8]
 80125fc:	6922      	ldr	r2, [r4, #16]
 80125fe:	bf0c      	ite	eq
 8012600:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012604:	2500      	movne	r5, #0
 8012606:	4293      	cmp	r3, r2
 8012608:	bfc4      	itt	gt
 801260a:	1a9b      	subgt	r3, r3, r2
 801260c:	18ed      	addgt	r5, r5, r3
 801260e:	f04f 0900 	mov.w	r9, #0
 8012612:	341a      	adds	r4, #26
 8012614:	454d      	cmp	r5, r9
 8012616:	d11a      	bne.n	801264e <_printf_common+0xd6>
 8012618:	2000      	movs	r0, #0
 801261a:	e008      	b.n	801262e <_printf_common+0xb6>
 801261c:	2301      	movs	r3, #1
 801261e:	4652      	mov	r2, sl
 8012620:	4639      	mov	r1, r7
 8012622:	4630      	mov	r0, r6
 8012624:	47c0      	blx	r8
 8012626:	3001      	adds	r0, #1
 8012628:	d103      	bne.n	8012632 <_printf_common+0xba>
 801262a:	f04f 30ff 	mov.w	r0, #4294967295
 801262e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012632:	3501      	adds	r5, #1
 8012634:	e7c3      	b.n	80125be <_printf_common+0x46>
 8012636:	18e1      	adds	r1, r4, r3
 8012638:	1c5a      	adds	r2, r3, #1
 801263a:	2030      	movs	r0, #48	; 0x30
 801263c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012640:	4422      	add	r2, r4
 8012642:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012646:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801264a:	3302      	adds	r3, #2
 801264c:	e7c5      	b.n	80125da <_printf_common+0x62>
 801264e:	2301      	movs	r3, #1
 8012650:	4622      	mov	r2, r4
 8012652:	4639      	mov	r1, r7
 8012654:	4630      	mov	r0, r6
 8012656:	47c0      	blx	r8
 8012658:	3001      	adds	r0, #1
 801265a:	d0e6      	beq.n	801262a <_printf_common+0xb2>
 801265c:	f109 0901 	add.w	r9, r9, #1
 8012660:	e7d8      	b.n	8012614 <_printf_common+0x9c>

08012662 <cleanup_glue>:
 8012662:	b538      	push	{r3, r4, r5, lr}
 8012664:	460c      	mov	r4, r1
 8012666:	6809      	ldr	r1, [r1, #0]
 8012668:	4605      	mov	r5, r0
 801266a:	b109      	cbz	r1, 8012670 <cleanup_glue+0xe>
 801266c:	f7ff fff9 	bl	8012662 <cleanup_glue>
 8012670:	4621      	mov	r1, r4
 8012672:	4628      	mov	r0, r5
 8012674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012678:	f001 b9b4 	b.w	80139e4 <_free_r>

0801267c <_reclaim_reent>:
 801267c:	4b2c      	ldr	r3, [pc, #176]	; (8012730 <_reclaim_reent+0xb4>)
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	4283      	cmp	r3, r0
 8012682:	b570      	push	{r4, r5, r6, lr}
 8012684:	4604      	mov	r4, r0
 8012686:	d051      	beq.n	801272c <_reclaim_reent+0xb0>
 8012688:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801268a:	b143      	cbz	r3, 801269e <_reclaim_reent+0x22>
 801268c:	68db      	ldr	r3, [r3, #12]
 801268e:	2b00      	cmp	r3, #0
 8012690:	d14a      	bne.n	8012728 <_reclaim_reent+0xac>
 8012692:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012694:	6819      	ldr	r1, [r3, #0]
 8012696:	b111      	cbz	r1, 801269e <_reclaim_reent+0x22>
 8012698:	4620      	mov	r0, r4
 801269a:	f001 f9a3 	bl	80139e4 <_free_r>
 801269e:	6961      	ldr	r1, [r4, #20]
 80126a0:	b111      	cbz	r1, 80126a8 <_reclaim_reent+0x2c>
 80126a2:	4620      	mov	r0, r4
 80126a4:	f001 f99e 	bl	80139e4 <_free_r>
 80126a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80126aa:	b111      	cbz	r1, 80126b2 <_reclaim_reent+0x36>
 80126ac:	4620      	mov	r0, r4
 80126ae:	f001 f999 	bl	80139e4 <_free_r>
 80126b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80126b4:	b111      	cbz	r1, 80126bc <_reclaim_reent+0x40>
 80126b6:	4620      	mov	r0, r4
 80126b8:	f001 f994 	bl	80139e4 <_free_r>
 80126bc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80126be:	b111      	cbz	r1, 80126c6 <_reclaim_reent+0x4a>
 80126c0:	4620      	mov	r0, r4
 80126c2:	f001 f98f 	bl	80139e4 <_free_r>
 80126c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80126c8:	b111      	cbz	r1, 80126d0 <_reclaim_reent+0x54>
 80126ca:	4620      	mov	r0, r4
 80126cc:	f001 f98a 	bl	80139e4 <_free_r>
 80126d0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80126d2:	b111      	cbz	r1, 80126da <_reclaim_reent+0x5e>
 80126d4:	4620      	mov	r0, r4
 80126d6:	f001 f985 	bl	80139e4 <_free_r>
 80126da:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80126dc:	b111      	cbz	r1, 80126e4 <_reclaim_reent+0x68>
 80126de:	4620      	mov	r0, r4
 80126e0:	f001 f980 	bl	80139e4 <_free_r>
 80126e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80126e6:	b111      	cbz	r1, 80126ee <_reclaim_reent+0x72>
 80126e8:	4620      	mov	r0, r4
 80126ea:	f001 f97b 	bl	80139e4 <_free_r>
 80126ee:	69a3      	ldr	r3, [r4, #24]
 80126f0:	b1e3      	cbz	r3, 801272c <_reclaim_reent+0xb0>
 80126f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80126f4:	4620      	mov	r0, r4
 80126f6:	4798      	blx	r3
 80126f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80126fa:	b1b9      	cbz	r1, 801272c <_reclaim_reent+0xb0>
 80126fc:	4620      	mov	r0, r4
 80126fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012702:	f7ff bfae 	b.w	8012662 <cleanup_glue>
 8012706:	5949      	ldr	r1, [r1, r5]
 8012708:	b941      	cbnz	r1, 801271c <_reclaim_reent+0xa0>
 801270a:	3504      	adds	r5, #4
 801270c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801270e:	2d80      	cmp	r5, #128	; 0x80
 8012710:	68d9      	ldr	r1, [r3, #12]
 8012712:	d1f8      	bne.n	8012706 <_reclaim_reent+0x8a>
 8012714:	4620      	mov	r0, r4
 8012716:	f001 f965 	bl	80139e4 <_free_r>
 801271a:	e7ba      	b.n	8012692 <_reclaim_reent+0x16>
 801271c:	680e      	ldr	r6, [r1, #0]
 801271e:	4620      	mov	r0, r4
 8012720:	f001 f960 	bl	80139e4 <_free_r>
 8012724:	4631      	mov	r1, r6
 8012726:	e7ef      	b.n	8012708 <_reclaim_reent+0x8c>
 8012728:	2500      	movs	r5, #0
 801272a:	e7ef      	b.n	801270c <_reclaim_reent+0x90>
 801272c:	bd70      	pop	{r4, r5, r6, pc}
 801272e:	bf00      	nop
 8012730:	20000018 	.word	0x20000018

08012734 <_sbrk_r>:
 8012734:	b538      	push	{r3, r4, r5, lr}
 8012736:	4c06      	ldr	r4, [pc, #24]	; (8012750 <_sbrk_r+0x1c>)
 8012738:	2300      	movs	r3, #0
 801273a:	4605      	mov	r5, r0
 801273c:	4608      	mov	r0, r1
 801273e:	6023      	str	r3, [r4, #0]
 8012740:	f7fc fe38 	bl	800f3b4 <_sbrk>
 8012744:	1c43      	adds	r3, r0, #1
 8012746:	d102      	bne.n	801274e <_sbrk_r+0x1a>
 8012748:	6823      	ldr	r3, [r4, #0]
 801274a:	b103      	cbz	r3, 801274e <_sbrk_r+0x1a>
 801274c:	602b      	str	r3, [r5, #0]
 801274e:	bd38      	pop	{r3, r4, r5, pc}
 8012750:	2000f024 	.word	0x2000f024

08012754 <quorem>:
 8012754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012758:	6903      	ldr	r3, [r0, #16]
 801275a:	690c      	ldr	r4, [r1, #16]
 801275c:	42a3      	cmp	r3, r4
 801275e:	4680      	mov	r8, r0
 8012760:	f2c0 8082 	blt.w	8012868 <quorem+0x114>
 8012764:	3c01      	subs	r4, #1
 8012766:	f101 0714 	add.w	r7, r1, #20
 801276a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801276e:	f100 0614 	add.w	r6, r0, #20
 8012772:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8012776:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801277a:	eb06 030c 	add.w	r3, r6, ip
 801277e:	3501      	adds	r5, #1
 8012780:	eb07 090c 	add.w	r9, r7, ip
 8012784:	9301      	str	r3, [sp, #4]
 8012786:	fbb0 f5f5 	udiv	r5, r0, r5
 801278a:	b395      	cbz	r5, 80127f2 <quorem+0x9e>
 801278c:	f04f 0a00 	mov.w	sl, #0
 8012790:	4638      	mov	r0, r7
 8012792:	46b6      	mov	lr, r6
 8012794:	46d3      	mov	fp, sl
 8012796:	f850 2b04 	ldr.w	r2, [r0], #4
 801279a:	b293      	uxth	r3, r2
 801279c:	fb05 a303 	mla	r3, r5, r3, sl
 80127a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80127a4:	b29b      	uxth	r3, r3
 80127a6:	ebab 0303 	sub.w	r3, fp, r3
 80127aa:	0c12      	lsrs	r2, r2, #16
 80127ac:	f8de b000 	ldr.w	fp, [lr]
 80127b0:	fb05 a202 	mla	r2, r5, r2, sl
 80127b4:	fa13 f38b 	uxtah	r3, r3, fp
 80127b8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80127bc:	fa1f fb82 	uxth.w	fp, r2
 80127c0:	f8de 2000 	ldr.w	r2, [lr]
 80127c4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80127c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80127cc:	b29b      	uxth	r3, r3
 80127ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80127d2:	4581      	cmp	r9, r0
 80127d4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80127d8:	f84e 3b04 	str.w	r3, [lr], #4
 80127dc:	d2db      	bcs.n	8012796 <quorem+0x42>
 80127de:	f856 300c 	ldr.w	r3, [r6, ip]
 80127e2:	b933      	cbnz	r3, 80127f2 <quorem+0x9e>
 80127e4:	9b01      	ldr	r3, [sp, #4]
 80127e6:	3b04      	subs	r3, #4
 80127e8:	429e      	cmp	r6, r3
 80127ea:	461a      	mov	r2, r3
 80127ec:	d330      	bcc.n	8012850 <quorem+0xfc>
 80127ee:	f8c8 4010 	str.w	r4, [r8, #16]
 80127f2:	4640      	mov	r0, r8
 80127f4:	f001 f822 	bl	801383c <__mcmp>
 80127f8:	2800      	cmp	r0, #0
 80127fa:	db25      	blt.n	8012848 <quorem+0xf4>
 80127fc:	3501      	adds	r5, #1
 80127fe:	4630      	mov	r0, r6
 8012800:	f04f 0c00 	mov.w	ip, #0
 8012804:	f857 2b04 	ldr.w	r2, [r7], #4
 8012808:	f8d0 e000 	ldr.w	lr, [r0]
 801280c:	b293      	uxth	r3, r2
 801280e:	ebac 0303 	sub.w	r3, ip, r3
 8012812:	0c12      	lsrs	r2, r2, #16
 8012814:	fa13 f38e 	uxtah	r3, r3, lr
 8012818:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801281c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012820:	b29b      	uxth	r3, r3
 8012822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012826:	45b9      	cmp	r9, r7
 8012828:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801282c:	f840 3b04 	str.w	r3, [r0], #4
 8012830:	d2e8      	bcs.n	8012804 <quorem+0xb0>
 8012832:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8012836:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801283a:	b92a      	cbnz	r2, 8012848 <quorem+0xf4>
 801283c:	3b04      	subs	r3, #4
 801283e:	429e      	cmp	r6, r3
 8012840:	461a      	mov	r2, r3
 8012842:	d30b      	bcc.n	801285c <quorem+0x108>
 8012844:	f8c8 4010 	str.w	r4, [r8, #16]
 8012848:	4628      	mov	r0, r5
 801284a:	b003      	add	sp, #12
 801284c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012850:	6812      	ldr	r2, [r2, #0]
 8012852:	3b04      	subs	r3, #4
 8012854:	2a00      	cmp	r2, #0
 8012856:	d1ca      	bne.n	80127ee <quorem+0x9a>
 8012858:	3c01      	subs	r4, #1
 801285a:	e7c5      	b.n	80127e8 <quorem+0x94>
 801285c:	6812      	ldr	r2, [r2, #0]
 801285e:	3b04      	subs	r3, #4
 8012860:	2a00      	cmp	r2, #0
 8012862:	d1ef      	bne.n	8012844 <quorem+0xf0>
 8012864:	3c01      	subs	r4, #1
 8012866:	e7ea      	b.n	801283e <quorem+0xea>
 8012868:	2000      	movs	r0, #0
 801286a:	e7ee      	b.n	801284a <quorem+0xf6>
 801286c:	0000      	movs	r0, r0
	...

08012870 <_dtoa_r>:
 8012870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012874:	ec57 6b10 	vmov	r6, r7, d0
 8012878:	b097      	sub	sp, #92	; 0x5c
 801287a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801287c:	9106      	str	r1, [sp, #24]
 801287e:	4604      	mov	r4, r0
 8012880:	920b      	str	r2, [sp, #44]	; 0x2c
 8012882:	9312      	str	r3, [sp, #72]	; 0x48
 8012884:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012888:	e9cd 6700 	strd	r6, r7, [sp]
 801288c:	b93d      	cbnz	r5, 801289e <_dtoa_r+0x2e>
 801288e:	2010      	movs	r0, #16
 8012890:	f000 fdb4 	bl	80133fc <malloc>
 8012894:	6260      	str	r0, [r4, #36]	; 0x24
 8012896:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801289a:	6005      	str	r5, [r0, #0]
 801289c:	60c5      	str	r5, [r0, #12]
 801289e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128a0:	6819      	ldr	r1, [r3, #0]
 80128a2:	b151      	cbz	r1, 80128ba <_dtoa_r+0x4a>
 80128a4:	685a      	ldr	r2, [r3, #4]
 80128a6:	604a      	str	r2, [r1, #4]
 80128a8:	2301      	movs	r3, #1
 80128aa:	4093      	lsls	r3, r2
 80128ac:	608b      	str	r3, [r1, #8]
 80128ae:	4620      	mov	r0, r4
 80128b0:	f000 fde2 	bl	8013478 <_Bfree>
 80128b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128b6:	2200      	movs	r2, #0
 80128b8:	601a      	str	r2, [r3, #0]
 80128ba:	1e3b      	subs	r3, r7, #0
 80128bc:	bfbb      	ittet	lt
 80128be:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80128c2:	9301      	strlt	r3, [sp, #4]
 80128c4:	2300      	movge	r3, #0
 80128c6:	2201      	movlt	r2, #1
 80128c8:	bfac      	ite	ge
 80128ca:	f8c8 3000 	strge.w	r3, [r8]
 80128ce:	f8c8 2000 	strlt.w	r2, [r8]
 80128d2:	4baf      	ldr	r3, [pc, #700]	; (8012b90 <_dtoa_r+0x320>)
 80128d4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80128d8:	ea33 0308 	bics.w	r3, r3, r8
 80128dc:	d114      	bne.n	8012908 <_dtoa_r+0x98>
 80128de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80128e0:	f242 730f 	movw	r3, #9999	; 0x270f
 80128e4:	6013      	str	r3, [r2, #0]
 80128e6:	9b00      	ldr	r3, [sp, #0]
 80128e8:	b923      	cbnz	r3, 80128f4 <_dtoa_r+0x84>
 80128ea:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80128ee:	2800      	cmp	r0, #0
 80128f0:	f000 8542 	beq.w	8013378 <_dtoa_r+0xb08>
 80128f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80128f6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8012ba4 <_dtoa_r+0x334>
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	f000 8544 	beq.w	8013388 <_dtoa_r+0xb18>
 8012900:	f10b 0303 	add.w	r3, fp, #3
 8012904:	f000 bd3e 	b.w	8013384 <_dtoa_r+0xb14>
 8012908:	e9dd 6700 	ldrd	r6, r7, [sp]
 801290c:	2200      	movs	r2, #0
 801290e:	2300      	movs	r3, #0
 8012910:	4630      	mov	r0, r6
 8012912:	4639      	mov	r1, r7
 8012914:	f7ee f890 	bl	8000a38 <__aeabi_dcmpeq>
 8012918:	4681      	mov	r9, r0
 801291a:	b168      	cbz	r0, 8012938 <_dtoa_r+0xc8>
 801291c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801291e:	2301      	movs	r3, #1
 8012920:	6013      	str	r3, [r2, #0]
 8012922:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012924:	2b00      	cmp	r3, #0
 8012926:	f000 8524 	beq.w	8013372 <_dtoa_r+0xb02>
 801292a:	4b9a      	ldr	r3, [pc, #616]	; (8012b94 <_dtoa_r+0x324>)
 801292c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801292e:	f103 3bff 	add.w	fp, r3, #4294967295
 8012932:	6013      	str	r3, [r2, #0]
 8012934:	f000 bd28 	b.w	8013388 <_dtoa_r+0xb18>
 8012938:	aa14      	add	r2, sp, #80	; 0x50
 801293a:	a915      	add	r1, sp, #84	; 0x54
 801293c:	ec47 6b10 	vmov	d0, r6, r7
 8012940:	4620      	mov	r0, r4
 8012942:	f000 fff2 	bl	801392a <__d2b>
 8012946:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801294a:	9004      	str	r0, [sp, #16]
 801294c:	2d00      	cmp	r5, #0
 801294e:	d07c      	beq.n	8012a4a <_dtoa_r+0x1da>
 8012950:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012954:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8012958:	46b2      	mov	sl, r6
 801295a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801295e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012962:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8012966:	2200      	movs	r2, #0
 8012968:	4b8b      	ldr	r3, [pc, #556]	; (8012b98 <_dtoa_r+0x328>)
 801296a:	4650      	mov	r0, sl
 801296c:	4659      	mov	r1, fp
 801296e:	f7ed fc43 	bl	80001f8 <__aeabi_dsub>
 8012972:	a381      	add	r3, pc, #516	; (adr r3, 8012b78 <_dtoa_r+0x308>)
 8012974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012978:	f7ed fdf6 	bl	8000568 <__aeabi_dmul>
 801297c:	a380      	add	r3, pc, #512	; (adr r3, 8012b80 <_dtoa_r+0x310>)
 801297e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012982:	f7ed fc3b 	bl	80001fc <__adddf3>
 8012986:	4606      	mov	r6, r0
 8012988:	4628      	mov	r0, r5
 801298a:	460f      	mov	r7, r1
 801298c:	f7ed fd82 	bl	8000494 <__aeabi_i2d>
 8012990:	a37d      	add	r3, pc, #500	; (adr r3, 8012b88 <_dtoa_r+0x318>)
 8012992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012996:	f7ed fde7 	bl	8000568 <__aeabi_dmul>
 801299a:	4602      	mov	r2, r0
 801299c:	460b      	mov	r3, r1
 801299e:	4630      	mov	r0, r6
 80129a0:	4639      	mov	r1, r7
 80129a2:	f7ed fc2b 	bl	80001fc <__adddf3>
 80129a6:	4606      	mov	r6, r0
 80129a8:	460f      	mov	r7, r1
 80129aa:	f7ee f88d 	bl	8000ac8 <__aeabi_d2iz>
 80129ae:	2200      	movs	r2, #0
 80129b0:	4682      	mov	sl, r0
 80129b2:	2300      	movs	r3, #0
 80129b4:	4630      	mov	r0, r6
 80129b6:	4639      	mov	r1, r7
 80129b8:	f7ee f848 	bl	8000a4c <__aeabi_dcmplt>
 80129bc:	b148      	cbz	r0, 80129d2 <_dtoa_r+0x162>
 80129be:	4650      	mov	r0, sl
 80129c0:	f7ed fd68 	bl	8000494 <__aeabi_i2d>
 80129c4:	4632      	mov	r2, r6
 80129c6:	463b      	mov	r3, r7
 80129c8:	f7ee f836 	bl	8000a38 <__aeabi_dcmpeq>
 80129cc:	b908      	cbnz	r0, 80129d2 <_dtoa_r+0x162>
 80129ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80129d2:	f1ba 0f16 	cmp.w	sl, #22
 80129d6:	d859      	bhi.n	8012a8c <_dtoa_r+0x21c>
 80129d8:	4970      	ldr	r1, [pc, #448]	; (8012b9c <_dtoa_r+0x32c>)
 80129da:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80129de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80129e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80129e6:	f7ee f84f 	bl	8000a88 <__aeabi_dcmpgt>
 80129ea:	2800      	cmp	r0, #0
 80129ec:	d050      	beq.n	8012a90 <_dtoa_r+0x220>
 80129ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80129f2:	2300      	movs	r3, #0
 80129f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80129f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80129f8:	1b5d      	subs	r5, r3, r5
 80129fa:	f1b5 0801 	subs.w	r8, r5, #1
 80129fe:	bf49      	itett	mi
 8012a00:	f1c5 0301 	rsbmi	r3, r5, #1
 8012a04:	2300      	movpl	r3, #0
 8012a06:	9305      	strmi	r3, [sp, #20]
 8012a08:	f04f 0800 	movmi.w	r8, #0
 8012a0c:	bf58      	it	pl
 8012a0e:	9305      	strpl	r3, [sp, #20]
 8012a10:	f1ba 0f00 	cmp.w	sl, #0
 8012a14:	db3e      	blt.n	8012a94 <_dtoa_r+0x224>
 8012a16:	2300      	movs	r3, #0
 8012a18:	44d0      	add	r8, sl
 8012a1a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8012a1e:	9307      	str	r3, [sp, #28]
 8012a20:	9b06      	ldr	r3, [sp, #24]
 8012a22:	2b09      	cmp	r3, #9
 8012a24:	f200 8090 	bhi.w	8012b48 <_dtoa_r+0x2d8>
 8012a28:	2b05      	cmp	r3, #5
 8012a2a:	bfc4      	itt	gt
 8012a2c:	3b04      	subgt	r3, #4
 8012a2e:	9306      	strgt	r3, [sp, #24]
 8012a30:	9b06      	ldr	r3, [sp, #24]
 8012a32:	f1a3 0302 	sub.w	r3, r3, #2
 8012a36:	bfcc      	ite	gt
 8012a38:	2500      	movgt	r5, #0
 8012a3a:	2501      	movle	r5, #1
 8012a3c:	2b03      	cmp	r3, #3
 8012a3e:	f200 808f 	bhi.w	8012b60 <_dtoa_r+0x2f0>
 8012a42:	e8df f003 	tbb	[pc, r3]
 8012a46:	7f7d      	.short	0x7f7d
 8012a48:	7131      	.short	0x7131
 8012a4a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8012a4e:	441d      	add	r5, r3
 8012a50:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8012a54:	2820      	cmp	r0, #32
 8012a56:	dd13      	ble.n	8012a80 <_dtoa_r+0x210>
 8012a58:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8012a5c:	9b00      	ldr	r3, [sp, #0]
 8012a5e:	fa08 f800 	lsl.w	r8, r8, r0
 8012a62:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8012a66:	fa23 f000 	lsr.w	r0, r3, r0
 8012a6a:	ea48 0000 	orr.w	r0, r8, r0
 8012a6e:	f7ed fd01 	bl	8000474 <__aeabi_ui2d>
 8012a72:	2301      	movs	r3, #1
 8012a74:	4682      	mov	sl, r0
 8012a76:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8012a7a:	3d01      	subs	r5, #1
 8012a7c:	9313      	str	r3, [sp, #76]	; 0x4c
 8012a7e:	e772      	b.n	8012966 <_dtoa_r+0xf6>
 8012a80:	9b00      	ldr	r3, [sp, #0]
 8012a82:	f1c0 0020 	rsb	r0, r0, #32
 8012a86:	fa03 f000 	lsl.w	r0, r3, r0
 8012a8a:	e7f0      	b.n	8012a6e <_dtoa_r+0x1fe>
 8012a8c:	2301      	movs	r3, #1
 8012a8e:	e7b1      	b.n	80129f4 <_dtoa_r+0x184>
 8012a90:	900f      	str	r0, [sp, #60]	; 0x3c
 8012a92:	e7b0      	b.n	80129f6 <_dtoa_r+0x186>
 8012a94:	9b05      	ldr	r3, [sp, #20]
 8012a96:	eba3 030a 	sub.w	r3, r3, sl
 8012a9a:	9305      	str	r3, [sp, #20]
 8012a9c:	f1ca 0300 	rsb	r3, sl, #0
 8012aa0:	9307      	str	r3, [sp, #28]
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	930e      	str	r3, [sp, #56]	; 0x38
 8012aa6:	e7bb      	b.n	8012a20 <_dtoa_r+0x1b0>
 8012aa8:	2301      	movs	r3, #1
 8012aaa:	930a      	str	r3, [sp, #40]	; 0x28
 8012aac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	dd59      	ble.n	8012b66 <_dtoa_r+0x2f6>
 8012ab2:	9302      	str	r3, [sp, #8]
 8012ab4:	4699      	mov	r9, r3
 8012ab6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012ab8:	2200      	movs	r2, #0
 8012aba:	6072      	str	r2, [r6, #4]
 8012abc:	2204      	movs	r2, #4
 8012abe:	f102 0014 	add.w	r0, r2, #20
 8012ac2:	4298      	cmp	r0, r3
 8012ac4:	6871      	ldr	r1, [r6, #4]
 8012ac6:	d953      	bls.n	8012b70 <_dtoa_r+0x300>
 8012ac8:	4620      	mov	r0, r4
 8012aca:	f000 fca1 	bl	8013410 <_Balloc>
 8012ace:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012ad0:	6030      	str	r0, [r6, #0]
 8012ad2:	f1b9 0f0e 	cmp.w	r9, #14
 8012ad6:	f8d3 b000 	ldr.w	fp, [r3]
 8012ada:	f200 80e6 	bhi.w	8012caa <_dtoa_r+0x43a>
 8012ade:	2d00      	cmp	r5, #0
 8012ae0:	f000 80e3 	beq.w	8012caa <_dtoa_r+0x43a>
 8012ae4:	ed9d 7b00 	vldr	d7, [sp]
 8012ae8:	f1ba 0f00 	cmp.w	sl, #0
 8012aec:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8012af0:	dd74      	ble.n	8012bdc <_dtoa_r+0x36c>
 8012af2:	4a2a      	ldr	r2, [pc, #168]	; (8012b9c <_dtoa_r+0x32c>)
 8012af4:	f00a 030f 	and.w	r3, sl, #15
 8012af8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012afc:	ed93 7b00 	vldr	d7, [r3]
 8012b00:	ea4f 162a 	mov.w	r6, sl, asr #4
 8012b04:	06f0      	lsls	r0, r6, #27
 8012b06:	ed8d 7b08 	vstr	d7, [sp, #32]
 8012b0a:	d565      	bpl.n	8012bd8 <_dtoa_r+0x368>
 8012b0c:	4b24      	ldr	r3, [pc, #144]	; (8012ba0 <_dtoa_r+0x330>)
 8012b0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012b12:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012b16:	f7ed fe51 	bl	80007bc <__aeabi_ddiv>
 8012b1a:	e9cd 0100 	strd	r0, r1, [sp]
 8012b1e:	f006 060f 	and.w	r6, r6, #15
 8012b22:	2503      	movs	r5, #3
 8012b24:	4f1e      	ldr	r7, [pc, #120]	; (8012ba0 <_dtoa_r+0x330>)
 8012b26:	e04c      	b.n	8012bc2 <_dtoa_r+0x352>
 8012b28:	2301      	movs	r3, #1
 8012b2a:	930a      	str	r3, [sp, #40]	; 0x28
 8012b2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b2e:	4453      	add	r3, sl
 8012b30:	f103 0901 	add.w	r9, r3, #1
 8012b34:	9302      	str	r3, [sp, #8]
 8012b36:	464b      	mov	r3, r9
 8012b38:	2b01      	cmp	r3, #1
 8012b3a:	bfb8      	it	lt
 8012b3c:	2301      	movlt	r3, #1
 8012b3e:	e7ba      	b.n	8012ab6 <_dtoa_r+0x246>
 8012b40:	2300      	movs	r3, #0
 8012b42:	e7b2      	b.n	8012aaa <_dtoa_r+0x23a>
 8012b44:	2300      	movs	r3, #0
 8012b46:	e7f0      	b.n	8012b2a <_dtoa_r+0x2ba>
 8012b48:	2501      	movs	r5, #1
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	9306      	str	r3, [sp, #24]
 8012b4e:	950a      	str	r5, [sp, #40]	; 0x28
 8012b50:	f04f 33ff 	mov.w	r3, #4294967295
 8012b54:	9302      	str	r3, [sp, #8]
 8012b56:	4699      	mov	r9, r3
 8012b58:	2200      	movs	r2, #0
 8012b5a:	2312      	movs	r3, #18
 8012b5c:	920b      	str	r2, [sp, #44]	; 0x2c
 8012b5e:	e7aa      	b.n	8012ab6 <_dtoa_r+0x246>
 8012b60:	2301      	movs	r3, #1
 8012b62:	930a      	str	r3, [sp, #40]	; 0x28
 8012b64:	e7f4      	b.n	8012b50 <_dtoa_r+0x2e0>
 8012b66:	2301      	movs	r3, #1
 8012b68:	9302      	str	r3, [sp, #8]
 8012b6a:	4699      	mov	r9, r3
 8012b6c:	461a      	mov	r2, r3
 8012b6e:	e7f5      	b.n	8012b5c <_dtoa_r+0x2ec>
 8012b70:	3101      	adds	r1, #1
 8012b72:	6071      	str	r1, [r6, #4]
 8012b74:	0052      	lsls	r2, r2, #1
 8012b76:	e7a2      	b.n	8012abe <_dtoa_r+0x24e>
 8012b78:	636f4361 	.word	0x636f4361
 8012b7c:	3fd287a7 	.word	0x3fd287a7
 8012b80:	8b60c8b3 	.word	0x8b60c8b3
 8012b84:	3fc68a28 	.word	0x3fc68a28
 8012b88:	509f79fb 	.word	0x509f79fb
 8012b8c:	3fd34413 	.word	0x3fd34413
 8012b90:	7ff00000 	.word	0x7ff00000
 8012b94:	08015561 	.word	0x08015561
 8012b98:	3ff80000 	.word	0x3ff80000
 8012b9c:	08015598 	.word	0x08015598
 8012ba0:	08015570 	.word	0x08015570
 8012ba4:	0801556b 	.word	0x0801556b
 8012ba8:	07f1      	lsls	r1, r6, #31
 8012baa:	d508      	bpl.n	8012bbe <_dtoa_r+0x34e>
 8012bac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012bb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012bb4:	f7ed fcd8 	bl	8000568 <__aeabi_dmul>
 8012bb8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012bbc:	3501      	adds	r5, #1
 8012bbe:	1076      	asrs	r6, r6, #1
 8012bc0:	3708      	adds	r7, #8
 8012bc2:	2e00      	cmp	r6, #0
 8012bc4:	d1f0      	bne.n	8012ba8 <_dtoa_r+0x338>
 8012bc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012bca:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012bce:	f7ed fdf5 	bl	80007bc <__aeabi_ddiv>
 8012bd2:	e9cd 0100 	strd	r0, r1, [sp]
 8012bd6:	e01a      	b.n	8012c0e <_dtoa_r+0x39e>
 8012bd8:	2502      	movs	r5, #2
 8012bda:	e7a3      	b.n	8012b24 <_dtoa_r+0x2b4>
 8012bdc:	f000 80a0 	beq.w	8012d20 <_dtoa_r+0x4b0>
 8012be0:	f1ca 0600 	rsb	r6, sl, #0
 8012be4:	4b9f      	ldr	r3, [pc, #636]	; (8012e64 <_dtoa_r+0x5f4>)
 8012be6:	4fa0      	ldr	r7, [pc, #640]	; (8012e68 <_dtoa_r+0x5f8>)
 8012be8:	f006 020f 	and.w	r2, r6, #15
 8012bec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012bf8:	f7ed fcb6 	bl	8000568 <__aeabi_dmul>
 8012bfc:	e9cd 0100 	strd	r0, r1, [sp]
 8012c00:	1136      	asrs	r6, r6, #4
 8012c02:	2300      	movs	r3, #0
 8012c04:	2502      	movs	r5, #2
 8012c06:	2e00      	cmp	r6, #0
 8012c08:	d17f      	bne.n	8012d0a <_dtoa_r+0x49a>
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d1e1      	bne.n	8012bd2 <_dtoa_r+0x362>
 8012c0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	f000 8087 	beq.w	8012d24 <_dtoa_r+0x4b4>
 8012c16:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	4b93      	ldr	r3, [pc, #588]	; (8012e6c <_dtoa_r+0x5fc>)
 8012c1e:	4630      	mov	r0, r6
 8012c20:	4639      	mov	r1, r7
 8012c22:	f7ed ff13 	bl	8000a4c <__aeabi_dcmplt>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	d07c      	beq.n	8012d24 <_dtoa_r+0x4b4>
 8012c2a:	f1b9 0f00 	cmp.w	r9, #0
 8012c2e:	d079      	beq.n	8012d24 <_dtoa_r+0x4b4>
 8012c30:	9b02      	ldr	r3, [sp, #8]
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	dd35      	ble.n	8012ca2 <_dtoa_r+0x432>
 8012c36:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012c3a:	9308      	str	r3, [sp, #32]
 8012c3c:	4639      	mov	r1, r7
 8012c3e:	2200      	movs	r2, #0
 8012c40:	4b8b      	ldr	r3, [pc, #556]	; (8012e70 <_dtoa_r+0x600>)
 8012c42:	4630      	mov	r0, r6
 8012c44:	f7ed fc90 	bl	8000568 <__aeabi_dmul>
 8012c48:	e9cd 0100 	strd	r0, r1, [sp]
 8012c4c:	9f02      	ldr	r7, [sp, #8]
 8012c4e:	3501      	adds	r5, #1
 8012c50:	4628      	mov	r0, r5
 8012c52:	f7ed fc1f 	bl	8000494 <__aeabi_i2d>
 8012c56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012c5a:	f7ed fc85 	bl	8000568 <__aeabi_dmul>
 8012c5e:	2200      	movs	r2, #0
 8012c60:	4b84      	ldr	r3, [pc, #528]	; (8012e74 <_dtoa_r+0x604>)
 8012c62:	f7ed facb 	bl	80001fc <__adddf3>
 8012c66:	4605      	mov	r5, r0
 8012c68:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012c6c:	2f00      	cmp	r7, #0
 8012c6e:	d15d      	bne.n	8012d2c <_dtoa_r+0x4bc>
 8012c70:	2200      	movs	r2, #0
 8012c72:	4b81      	ldr	r3, [pc, #516]	; (8012e78 <_dtoa_r+0x608>)
 8012c74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c78:	f7ed fabe 	bl	80001f8 <__aeabi_dsub>
 8012c7c:	462a      	mov	r2, r5
 8012c7e:	4633      	mov	r3, r6
 8012c80:	e9cd 0100 	strd	r0, r1, [sp]
 8012c84:	f7ed ff00 	bl	8000a88 <__aeabi_dcmpgt>
 8012c88:	2800      	cmp	r0, #0
 8012c8a:	f040 8288 	bne.w	801319e <_dtoa_r+0x92e>
 8012c8e:	462a      	mov	r2, r5
 8012c90:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012c94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c98:	f7ed fed8 	bl	8000a4c <__aeabi_dcmplt>
 8012c9c:	2800      	cmp	r0, #0
 8012c9e:	f040 827c 	bne.w	801319a <_dtoa_r+0x92a>
 8012ca2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012ca6:	e9cd 2300 	strd	r2, r3, [sp]
 8012caa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	f2c0 8150 	blt.w	8012f52 <_dtoa_r+0x6e2>
 8012cb2:	f1ba 0f0e 	cmp.w	sl, #14
 8012cb6:	f300 814c 	bgt.w	8012f52 <_dtoa_r+0x6e2>
 8012cba:	4b6a      	ldr	r3, [pc, #424]	; (8012e64 <_dtoa_r+0x5f4>)
 8012cbc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012cc0:	ed93 7b00 	vldr	d7, [r3]
 8012cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012ccc:	f280 80d8 	bge.w	8012e80 <_dtoa_r+0x610>
 8012cd0:	f1b9 0f00 	cmp.w	r9, #0
 8012cd4:	f300 80d4 	bgt.w	8012e80 <_dtoa_r+0x610>
 8012cd8:	f040 825e 	bne.w	8013198 <_dtoa_r+0x928>
 8012cdc:	2200      	movs	r2, #0
 8012cde:	4b66      	ldr	r3, [pc, #408]	; (8012e78 <_dtoa_r+0x608>)
 8012ce0:	ec51 0b17 	vmov	r0, r1, d7
 8012ce4:	f7ed fc40 	bl	8000568 <__aeabi_dmul>
 8012ce8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012cec:	f7ed fec2 	bl	8000a74 <__aeabi_dcmpge>
 8012cf0:	464f      	mov	r7, r9
 8012cf2:	464e      	mov	r6, r9
 8012cf4:	2800      	cmp	r0, #0
 8012cf6:	f040 8234 	bne.w	8013162 <_dtoa_r+0x8f2>
 8012cfa:	2331      	movs	r3, #49	; 0x31
 8012cfc:	f10b 0501 	add.w	r5, fp, #1
 8012d00:	f88b 3000 	strb.w	r3, [fp]
 8012d04:	f10a 0a01 	add.w	sl, sl, #1
 8012d08:	e22f      	b.n	801316a <_dtoa_r+0x8fa>
 8012d0a:	07f2      	lsls	r2, r6, #31
 8012d0c:	d505      	bpl.n	8012d1a <_dtoa_r+0x4aa>
 8012d0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012d12:	f7ed fc29 	bl	8000568 <__aeabi_dmul>
 8012d16:	3501      	adds	r5, #1
 8012d18:	2301      	movs	r3, #1
 8012d1a:	1076      	asrs	r6, r6, #1
 8012d1c:	3708      	adds	r7, #8
 8012d1e:	e772      	b.n	8012c06 <_dtoa_r+0x396>
 8012d20:	2502      	movs	r5, #2
 8012d22:	e774      	b.n	8012c0e <_dtoa_r+0x39e>
 8012d24:	f8cd a020 	str.w	sl, [sp, #32]
 8012d28:	464f      	mov	r7, r9
 8012d2a:	e791      	b.n	8012c50 <_dtoa_r+0x3e0>
 8012d2c:	4b4d      	ldr	r3, [pc, #308]	; (8012e64 <_dtoa_r+0x5f4>)
 8012d2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012d32:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8012d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d047      	beq.n	8012dcc <_dtoa_r+0x55c>
 8012d3c:	4602      	mov	r2, r0
 8012d3e:	460b      	mov	r3, r1
 8012d40:	2000      	movs	r0, #0
 8012d42:	494e      	ldr	r1, [pc, #312]	; (8012e7c <_dtoa_r+0x60c>)
 8012d44:	f7ed fd3a 	bl	80007bc <__aeabi_ddiv>
 8012d48:	462a      	mov	r2, r5
 8012d4a:	4633      	mov	r3, r6
 8012d4c:	f7ed fa54 	bl	80001f8 <__aeabi_dsub>
 8012d50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012d54:	465d      	mov	r5, fp
 8012d56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d5a:	f7ed feb5 	bl	8000ac8 <__aeabi_d2iz>
 8012d5e:	4606      	mov	r6, r0
 8012d60:	f7ed fb98 	bl	8000494 <__aeabi_i2d>
 8012d64:	4602      	mov	r2, r0
 8012d66:	460b      	mov	r3, r1
 8012d68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d6c:	f7ed fa44 	bl	80001f8 <__aeabi_dsub>
 8012d70:	3630      	adds	r6, #48	; 0x30
 8012d72:	f805 6b01 	strb.w	r6, [r5], #1
 8012d76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012d7a:	e9cd 0100 	strd	r0, r1, [sp]
 8012d7e:	f7ed fe65 	bl	8000a4c <__aeabi_dcmplt>
 8012d82:	2800      	cmp	r0, #0
 8012d84:	d163      	bne.n	8012e4e <_dtoa_r+0x5de>
 8012d86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012d8a:	2000      	movs	r0, #0
 8012d8c:	4937      	ldr	r1, [pc, #220]	; (8012e6c <_dtoa_r+0x5fc>)
 8012d8e:	f7ed fa33 	bl	80001f8 <__aeabi_dsub>
 8012d92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012d96:	f7ed fe59 	bl	8000a4c <__aeabi_dcmplt>
 8012d9a:	2800      	cmp	r0, #0
 8012d9c:	f040 80b7 	bne.w	8012f0e <_dtoa_r+0x69e>
 8012da0:	eba5 030b 	sub.w	r3, r5, fp
 8012da4:	429f      	cmp	r7, r3
 8012da6:	f77f af7c 	ble.w	8012ca2 <_dtoa_r+0x432>
 8012daa:	2200      	movs	r2, #0
 8012dac:	4b30      	ldr	r3, [pc, #192]	; (8012e70 <_dtoa_r+0x600>)
 8012dae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012db2:	f7ed fbd9 	bl	8000568 <__aeabi_dmul>
 8012db6:	2200      	movs	r2, #0
 8012db8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012dbc:	4b2c      	ldr	r3, [pc, #176]	; (8012e70 <_dtoa_r+0x600>)
 8012dbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012dc2:	f7ed fbd1 	bl	8000568 <__aeabi_dmul>
 8012dc6:	e9cd 0100 	strd	r0, r1, [sp]
 8012dca:	e7c4      	b.n	8012d56 <_dtoa_r+0x4e6>
 8012dcc:	462a      	mov	r2, r5
 8012dce:	4633      	mov	r3, r6
 8012dd0:	f7ed fbca 	bl	8000568 <__aeabi_dmul>
 8012dd4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012dd8:	eb0b 0507 	add.w	r5, fp, r7
 8012ddc:	465e      	mov	r6, fp
 8012dde:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012de2:	f7ed fe71 	bl	8000ac8 <__aeabi_d2iz>
 8012de6:	4607      	mov	r7, r0
 8012de8:	f7ed fb54 	bl	8000494 <__aeabi_i2d>
 8012dec:	3730      	adds	r7, #48	; 0x30
 8012dee:	4602      	mov	r2, r0
 8012df0:	460b      	mov	r3, r1
 8012df2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012df6:	f7ed f9ff 	bl	80001f8 <__aeabi_dsub>
 8012dfa:	f806 7b01 	strb.w	r7, [r6], #1
 8012dfe:	42ae      	cmp	r6, r5
 8012e00:	e9cd 0100 	strd	r0, r1, [sp]
 8012e04:	f04f 0200 	mov.w	r2, #0
 8012e08:	d126      	bne.n	8012e58 <_dtoa_r+0x5e8>
 8012e0a:	4b1c      	ldr	r3, [pc, #112]	; (8012e7c <_dtoa_r+0x60c>)
 8012e0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012e10:	f7ed f9f4 	bl	80001fc <__adddf3>
 8012e14:	4602      	mov	r2, r0
 8012e16:	460b      	mov	r3, r1
 8012e18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012e1c:	f7ed fe34 	bl	8000a88 <__aeabi_dcmpgt>
 8012e20:	2800      	cmp	r0, #0
 8012e22:	d174      	bne.n	8012f0e <_dtoa_r+0x69e>
 8012e24:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012e28:	2000      	movs	r0, #0
 8012e2a:	4914      	ldr	r1, [pc, #80]	; (8012e7c <_dtoa_r+0x60c>)
 8012e2c:	f7ed f9e4 	bl	80001f8 <__aeabi_dsub>
 8012e30:	4602      	mov	r2, r0
 8012e32:	460b      	mov	r3, r1
 8012e34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012e38:	f7ed fe08 	bl	8000a4c <__aeabi_dcmplt>
 8012e3c:	2800      	cmp	r0, #0
 8012e3e:	f43f af30 	beq.w	8012ca2 <_dtoa_r+0x432>
 8012e42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012e46:	2b30      	cmp	r3, #48	; 0x30
 8012e48:	f105 32ff 	add.w	r2, r5, #4294967295
 8012e4c:	d002      	beq.n	8012e54 <_dtoa_r+0x5e4>
 8012e4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012e52:	e04a      	b.n	8012eea <_dtoa_r+0x67a>
 8012e54:	4615      	mov	r5, r2
 8012e56:	e7f4      	b.n	8012e42 <_dtoa_r+0x5d2>
 8012e58:	4b05      	ldr	r3, [pc, #20]	; (8012e70 <_dtoa_r+0x600>)
 8012e5a:	f7ed fb85 	bl	8000568 <__aeabi_dmul>
 8012e5e:	e9cd 0100 	strd	r0, r1, [sp]
 8012e62:	e7bc      	b.n	8012dde <_dtoa_r+0x56e>
 8012e64:	08015598 	.word	0x08015598
 8012e68:	08015570 	.word	0x08015570
 8012e6c:	3ff00000 	.word	0x3ff00000
 8012e70:	40240000 	.word	0x40240000
 8012e74:	401c0000 	.word	0x401c0000
 8012e78:	40140000 	.word	0x40140000
 8012e7c:	3fe00000 	.word	0x3fe00000
 8012e80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012e84:	465d      	mov	r5, fp
 8012e86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012e8a:	4630      	mov	r0, r6
 8012e8c:	4639      	mov	r1, r7
 8012e8e:	f7ed fc95 	bl	80007bc <__aeabi_ddiv>
 8012e92:	f7ed fe19 	bl	8000ac8 <__aeabi_d2iz>
 8012e96:	4680      	mov	r8, r0
 8012e98:	f7ed fafc 	bl	8000494 <__aeabi_i2d>
 8012e9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012ea0:	f7ed fb62 	bl	8000568 <__aeabi_dmul>
 8012ea4:	4602      	mov	r2, r0
 8012ea6:	460b      	mov	r3, r1
 8012ea8:	4630      	mov	r0, r6
 8012eaa:	4639      	mov	r1, r7
 8012eac:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8012eb0:	f7ed f9a2 	bl	80001f8 <__aeabi_dsub>
 8012eb4:	f805 6b01 	strb.w	r6, [r5], #1
 8012eb8:	eba5 060b 	sub.w	r6, r5, fp
 8012ebc:	45b1      	cmp	r9, r6
 8012ebe:	4602      	mov	r2, r0
 8012ec0:	460b      	mov	r3, r1
 8012ec2:	d139      	bne.n	8012f38 <_dtoa_r+0x6c8>
 8012ec4:	f7ed f99a 	bl	80001fc <__adddf3>
 8012ec8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012ecc:	4606      	mov	r6, r0
 8012ece:	460f      	mov	r7, r1
 8012ed0:	f7ed fdda 	bl	8000a88 <__aeabi_dcmpgt>
 8012ed4:	b9c8      	cbnz	r0, 8012f0a <_dtoa_r+0x69a>
 8012ed6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012eda:	4630      	mov	r0, r6
 8012edc:	4639      	mov	r1, r7
 8012ede:	f7ed fdab 	bl	8000a38 <__aeabi_dcmpeq>
 8012ee2:	b110      	cbz	r0, 8012eea <_dtoa_r+0x67a>
 8012ee4:	f018 0f01 	tst.w	r8, #1
 8012ee8:	d10f      	bne.n	8012f0a <_dtoa_r+0x69a>
 8012eea:	9904      	ldr	r1, [sp, #16]
 8012eec:	4620      	mov	r0, r4
 8012eee:	f000 fac3 	bl	8013478 <_Bfree>
 8012ef2:	2300      	movs	r3, #0
 8012ef4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012ef6:	702b      	strb	r3, [r5, #0]
 8012ef8:	f10a 0301 	add.w	r3, sl, #1
 8012efc:	6013      	str	r3, [r2, #0]
 8012efe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	f000 8241 	beq.w	8013388 <_dtoa_r+0xb18>
 8012f06:	601d      	str	r5, [r3, #0]
 8012f08:	e23e      	b.n	8013388 <_dtoa_r+0xb18>
 8012f0a:	f8cd a020 	str.w	sl, [sp, #32]
 8012f0e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012f12:	2a39      	cmp	r2, #57	; 0x39
 8012f14:	f105 33ff 	add.w	r3, r5, #4294967295
 8012f18:	d108      	bne.n	8012f2c <_dtoa_r+0x6bc>
 8012f1a:	459b      	cmp	fp, r3
 8012f1c:	d10a      	bne.n	8012f34 <_dtoa_r+0x6c4>
 8012f1e:	9b08      	ldr	r3, [sp, #32]
 8012f20:	3301      	adds	r3, #1
 8012f22:	9308      	str	r3, [sp, #32]
 8012f24:	2330      	movs	r3, #48	; 0x30
 8012f26:	f88b 3000 	strb.w	r3, [fp]
 8012f2a:	465b      	mov	r3, fp
 8012f2c:	781a      	ldrb	r2, [r3, #0]
 8012f2e:	3201      	adds	r2, #1
 8012f30:	701a      	strb	r2, [r3, #0]
 8012f32:	e78c      	b.n	8012e4e <_dtoa_r+0x5de>
 8012f34:	461d      	mov	r5, r3
 8012f36:	e7ea      	b.n	8012f0e <_dtoa_r+0x69e>
 8012f38:	2200      	movs	r2, #0
 8012f3a:	4b9b      	ldr	r3, [pc, #620]	; (80131a8 <_dtoa_r+0x938>)
 8012f3c:	f7ed fb14 	bl	8000568 <__aeabi_dmul>
 8012f40:	2200      	movs	r2, #0
 8012f42:	2300      	movs	r3, #0
 8012f44:	4606      	mov	r6, r0
 8012f46:	460f      	mov	r7, r1
 8012f48:	f7ed fd76 	bl	8000a38 <__aeabi_dcmpeq>
 8012f4c:	2800      	cmp	r0, #0
 8012f4e:	d09a      	beq.n	8012e86 <_dtoa_r+0x616>
 8012f50:	e7cb      	b.n	8012eea <_dtoa_r+0x67a>
 8012f52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012f54:	2a00      	cmp	r2, #0
 8012f56:	f000 808b 	beq.w	8013070 <_dtoa_r+0x800>
 8012f5a:	9a06      	ldr	r2, [sp, #24]
 8012f5c:	2a01      	cmp	r2, #1
 8012f5e:	dc6e      	bgt.n	801303e <_dtoa_r+0x7ce>
 8012f60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012f62:	2a00      	cmp	r2, #0
 8012f64:	d067      	beq.n	8013036 <_dtoa_r+0x7c6>
 8012f66:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012f6a:	9f07      	ldr	r7, [sp, #28]
 8012f6c:	9d05      	ldr	r5, [sp, #20]
 8012f6e:	9a05      	ldr	r2, [sp, #20]
 8012f70:	2101      	movs	r1, #1
 8012f72:	441a      	add	r2, r3
 8012f74:	4620      	mov	r0, r4
 8012f76:	9205      	str	r2, [sp, #20]
 8012f78:	4498      	add	r8, r3
 8012f7a:	f000 fb1d 	bl	80135b8 <__i2b>
 8012f7e:	4606      	mov	r6, r0
 8012f80:	2d00      	cmp	r5, #0
 8012f82:	dd0c      	ble.n	8012f9e <_dtoa_r+0x72e>
 8012f84:	f1b8 0f00 	cmp.w	r8, #0
 8012f88:	dd09      	ble.n	8012f9e <_dtoa_r+0x72e>
 8012f8a:	4545      	cmp	r5, r8
 8012f8c:	9a05      	ldr	r2, [sp, #20]
 8012f8e:	462b      	mov	r3, r5
 8012f90:	bfa8      	it	ge
 8012f92:	4643      	movge	r3, r8
 8012f94:	1ad2      	subs	r2, r2, r3
 8012f96:	9205      	str	r2, [sp, #20]
 8012f98:	1aed      	subs	r5, r5, r3
 8012f9a:	eba8 0803 	sub.w	r8, r8, r3
 8012f9e:	9b07      	ldr	r3, [sp, #28]
 8012fa0:	b1eb      	cbz	r3, 8012fde <_dtoa_r+0x76e>
 8012fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d067      	beq.n	8013078 <_dtoa_r+0x808>
 8012fa8:	b18f      	cbz	r7, 8012fce <_dtoa_r+0x75e>
 8012faa:	4631      	mov	r1, r6
 8012fac:	463a      	mov	r2, r7
 8012fae:	4620      	mov	r0, r4
 8012fb0:	f000 fba2 	bl	80136f8 <__pow5mult>
 8012fb4:	9a04      	ldr	r2, [sp, #16]
 8012fb6:	4601      	mov	r1, r0
 8012fb8:	4606      	mov	r6, r0
 8012fba:	4620      	mov	r0, r4
 8012fbc:	f000 fb05 	bl	80135ca <__multiply>
 8012fc0:	9904      	ldr	r1, [sp, #16]
 8012fc2:	9008      	str	r0, [sp, #32]
 8012fc4:	4620      	mov	r0, r4
 8012fc6:	f000 fa57 	bl	8013478 <_Bfree>
 8012fca:	9b08      	ldr	r3, [sp, #32]
 8012fcc:	9304      	str	r3, [sp, #16]
 8012fce:	9b07      	ldr	r3, [sp, #28]
 8012fd0:	1bda      	subs	r2, r3, r7
 8012fd2:	d004      	beq.n	8012fde <_dtoa_r+0x76e>
 8012fd4:	9904      	ldr	r1, [sp, #16]
 8012fd6:	4620      	mov	r0, r4
 8012fd8:	f000 fb8e 	bl	80136f8 <__pow5mult>
 8012fdc:	9004      	str	r0, [sp, #16]
 8012fde:	2101      	movs	r1, #1
 8012fe0:	4620      	mov	r0, r4
 8012fe2:	f000 fae9 	bl	80135b8 <__i2b>
 8012fe6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012fe8:	4607      	mov	r7, r0
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	f000 81d0 	beq.w	8013390 <_dtoa_r+0xb20>
 8012ff0:	461a      	mov	r2, r3
 8012ff2:	4601      	mov	r1, r0
 8012ff4:	4620      	mov	r0, r4
 8012ff6:	f000 fb7f 	bl	80136f8 <__pow5mult>
 8012ffa:	9b06      	ldr	r3, [sp, #24]
 8012ffc:	2b01      	cmp	r3, #1
 8012ffe:	4607      	mov	r7, r0
 8013000:	dc40      	bgt.n	8013084 <_dtoa_r+0x814>
 8013002:	9b00      	ldr	r3, [sp, #0]
 8013004:	2b00      	cmp	r3, #0
 8013006:	d139      	bne.n	801307c <_dtoa_r+0x80c>
 8013008:	9b01      	ldr	r3, [sp, #4]
 801300a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801300e:	2b00      	cmp	r3, #0
 8013010:	d136      	bne.n	8013080 <_dtoa_r+0x810>
 8013012:	9b01      	ldr	r3, [sp, #4]
 8013014:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013018:	0d1b      	lsrs	r3, r3, #20
 801301a:	051b      	lsls	r3, r3, #20
 801301c:	b12b      	cbz	r3, 801302a <_dtoa_r+0x7ba>
 801301e:	9b05      	ldr	r3, [sp, #20]
 8013020:	3301      	adds	r3, #1
 8013022:	9305      	str	r3, [sp, #20]
 8013024:	f108 0801 	add.w	r8, r8, #1
 8013028:	2301      	movs	r3, #1
 801302a:	9307      	str	r3, [sp, #28]
 801302c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801302e:	2b00      	cmp	r3, #0
 8013030:	d12a      	bne.n	8013088 <_dtoa_r+0x818>
 8013032:	2001      	movs	r0, #1
 8013034:	e030      	b.n	8013098 <_dtoa_r+0x828>
 8013036:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013038:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801303c:	e795      	b.n	8012f6a <_dtoa_r+0x6fa>
 801303e:	9b07      	ldr	r3, [sp, #28]
 8013040:	f109 37ff 	add.w	r7, r9, #4294967295
 8013044:	42bb      	cmp	r3, r7
 8013046:	bfbf      	itttt	lt
 8013048:	9b07      	ldrlt	r3, [sp, #28]
 801304a:	9707      	strlt	r7, [sp, #28]
 801304c:	1afa      	sublt	r2, r7, r3
 801304e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8013050:	bfbb      	ittet	lt
 8013052:	189b      	addlt	r3, r3, r2
 8013054:	930e      	strlt	r3, [sp, #56]	; 0x38
 8013056:	1bdf      	subge	r7, r3, r7
 8013058:	2700      	movlt	r7, #0
 801305a:	f1b9 0f00 	cmp.w	r9, #0
 801305e:	bfb5      	itete	lt
 8013060:	9b05      	ldrlt	r3, [sp, #20]
 8013062:	9d05      	ldrge	r5, [sp, #20]
 8013064:	eba3 0509 	sublt.w	r5, r3, r9
 8013068:	464b      	movge	r3, r9
 801306a:	bfb8      	it	lt
 801306c:	2300      	movlt	r3, #0
 801306e:	e77e      	b.n	8012f6e <_dtoa_r+0x6fe>
 8013070:	9f07      	ldr	r7, [sp, #28]
 8013072:	9d05      	ldr	r5, [sp, #20]
 8013074:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8013076:	e783      	b.n	8012f80 <_dtoa_r+0x710>
 8013078:	9a07      	ldr	r2, [sp, #28]
 801307a:	e7ab      	b.n	8012fd4 <_dtoa_r+0x764>
 801307c:	2300      	movs	r3, #0
 801307e:	e7d4      	b.n	801302a <_dtoa_r+0x7ba>
 8013080:	9b00      	ldr	r3, [sp, #0]
 8013082:	e7d2      	b.n	801302a <_dtoa_r+0x7ba>
 8013084:	2300      	movs	r3, #0
 8013086:	9307      	str	r3, [sp, #28]
 8013088:	693b      	ldr	r3, [r7, #16]
 801308a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801308e:	6918      	ldr	r0, [r3, #16]
 8013090:	f000 fa44 	bl	801351c <__hi0bits>
 8013094:	f1c0 0020 	rsb	r0, r0, #32
 8013098:	4440      	add	r0, r8
 801309a:	f010 001f 	ands.w	r0, r0, #31
 801309e:	d047      	beq.n	8013130 <_dtoa_r+0x8c0>
 80130a0:	f1c0 0320 	rsb	r3, r0, #32
 80130a4:	2b04      	cmp	r3, #4
 80130a6:	dd3b      	ble.n	8013120 <_dtoa_r+0x8b0>
 80130a8:	9b05      	ldr	r3, [sp, #20]
 80130aa:	f1c0 001c 	rsb	r0, r0, #28
 80130ae:	4403      	add	r3, r0
 80130b0:	9305      	str	r3, [sp, #20]
 80130b2:	4405      	add	r5, r0
 80130b4:	4480      	add	r8, r0
 80130b6:	9b05      	ldr	r3, [sp, #20]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	dd05      	ble.n	80130c8 <_dtoa_r+0x858>
 80130bc:	461a      	mov	r2, r3
 80130be:	9904      	ldr	r1, [sp, #16]
 80130c0:	4620      	mov	r0, r4
 80130c2:	f000 fb67 	bl	8013794 <__lshift>
 80130c6:	9004      	str	r0, [sp, #16]
 80130c8:	f1b8 0f00 	cmp.w	r8, #0
 80130cc:	dd05      	ble.n	80130da <_dtoa_r+0x86a>
 80130ce:	4639      	mov	r1, r7
 80130d0:	4642      	mov	r2, r8
 80130d2:	4620      	mov	r0, r4
 80130d4:	f000 fb5e 	bl	8013794 <__lshift>
 80130d8:	4607      	mov	r7, r0
 80130da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80130dc:	b353      	cbz	r3, 8013134 <_dtoa_r+0x8c4>
 80130de:	4639      	mov	r1, r7
 80130e0:	9804      	ldr	r0, [sp, #16]
 80130e2:	f000 fbab 	bl	801383c <__mcmp>
 80130e6:	2800      	cmp	r0, #0
 80130e8:	da24      	bge.n	8013134 <_dtoa_r+0x8c4>
 80130ea:	2300      	movs	r3, #0
 80130ec:	220a      	movs	r2, #10
 80130ee:	9904      	ldr	r1, [sp, #16]
 80130f0:	4620      	mov	r0, r4
 80130f2:	f000 f9d8 	bl	80134a6 <__multadd>
 80130f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130f8:	9004      	str	r0, [sp, #16]
 80130fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80130fe:	2b00      	cmp	r3, #0
 8013100:	f000 814d 	beq.w	801339e <_dtoa_r+0xb2e>
 8013104:	2300      	movs	r3, #0
 8013106:	4631      	mov	r1, r6
 8013108:	220a      	movs	r2, #10
 801310a:	4620      	mov	r0, r4
 801310c:	f000 f9cb 	bl	80134a6 <__multadd>
 8013110:	9b02      	ldr	r3, [sp, #8]
 8013112:	2b00      	cmp	r3, #0
 8013114:	4606      	mov	r6, r0
 8013116:	dc4f      	bgt.n	80131b8 <_dtoa_r+0x948>
 8013118:	9b06      	ldr	r3, [sp, #24]
 801311a:	2b02      	cmp	r3, #2
 801311c:	dd4c      	ble.n	80131b8 <_dtoa_r+0x948>
 801311e:	e011      	b.n	8013144 <_dtoa_r+0x8d4>
 8013120:	d0c9      	beq.n	80130b6 <_dtoa_r+0x846>
 8013122:	9a05      	ldr	r2, [sp, #20]
 8013124:	331c      	adds	r3, #28
 8013126:	441a      	add	r2, r3
 8013128:	9205      	str	r2, [sp, #20]
 801312a:	441d      	add	r5, r3
 801312c:	4498      	add	r8, r3
 801312e:	e7c2      	b.n	80130b6 <_dtoa_r+0x846>
 8013130:	4603      	mov	r3, r0
 8013132:	e7f6      	b.n	8013122 <_dtoa_r+0x8b2>
 8013134:	f1b9 0f00 	cmp.w	r9, #0
 8013138:	dc38      	bgt.n	80131ac <_dtoa_r+0x93c>
 801313a:	9b06      	ldr	r3, [sp, #24]
 801313c:	2b02      	cmp	r3, #2
 801313e:	dd35      	ble.n	80131ac <_dtoa_r+0x93c>
 8013140:	f8cd 9008 	str.w	r9, [sp, #8]
 8013144:	9b02      	ldr	r3, [sp, #8]
 8013146:	b963      	cbnz	r3, 8013162 <_dtoa_r+0x8f2>
 8013148:	4639      	mov	r1, r7
 801314a:	2205      	movs	r2, #5
 801314c:	4620      	mov	r0, r4
 801314e:	f000 f9aa 	bl	80134a6 <__multadd>
 8013152:	4601      	mov	r1, r0
 8013154:	4607      	mov	r7, r0
 8013156:	9804      	ldr	r0, [sp, #16]
 8013158:	f000 fb70 	bl	801383c <__mcmp>
 801315c:	2800      	cmp	r0, #0
 801315e:	f73f adcc 	bgt.w	8012cfa <_dtoa_r+0x48a>
 8013162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013164:	465d      	mov	r5, fp
 8013166:	ea6f 0a03 	mvn.w	sl, r3
 801316a:	f04f 0900 	mov.w	r9, #0
 801316e:	4639      	mov	r1, r7
 8013170:	4620      	mov	r0, r4
 8013172:	f000 f981 	bl	8013478 <_Bfree>
 8013176:	2e00      	cmp	r6, #0
 8013178:	f43f aeb7 	beq.w	8012eea <_dtoa_r+0x67a>
 801317c:	f1b9 0f00 	cmp.w	r9, #0
 8013180:	d005      	beq.n	801318e <_dtoa_r+0x91e>
 8013182:	45b1      	cmp	r9, r6
 8013184:	d003      	beq.n	801318e <_dtoa_r+0x91e>
 8013186:	4649      	mov	r1, r9
 8013188:	4620      	mov	r0, r4
 801318a:	f000 f975 	bl	8013478 <_Bfree>
 801318e:	4631      	mov	r1, r6
 8013190:	4620      	mov	r0, r4
 8013192:	f000 f971 	bl	8013478 <_Bfree>
 8013196:	e6a8      	b.n	8012eea <_dtoa_r+0x67a>
 8013198:	2700      	movs	r7, #0
 801319a:	463e      	mov	r6, r7
 801319c:	e7e1      	b.n	8013162 <_dtoa_r+0x8f2>
 801319e:	f8dd a020 	ldr.w	sl, [sp, #32]
 80131a2:	463e      	mov	r6, r7
 80131a4:	e5a9      	b.n	8012cfa <_dtoa_r+0x48a>
 80131a6:	bf00      	nop
 80131a8:	40240000 	.word	0x40240000
 80131ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80131ae:	f8cd 9008 	str.w	r9, [sp, #8]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	f000 80fa 	beq.w	80133ac <_dtoa_r+0xb3c>
 80131b8:	2d00      	cmp	r5, #0
 80131ba:	dd05      	ble.n	80131c8 <_dtoa_r+0x958>
 80131bc:	4631      	mov	r1, r6
 80131be:	462a      	mov	r2, r5
 80131c0:	4620      	mov	r0, r4
 80131c2:	f000 fae7 	bl	8013794 <__lshift>
 80131c6:	4606      	mov	r6, r0
 80131c8:	9b07      	ldr	r3, [sp, #28]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d04c      	beq.n	8013268 <_dtoa_r+0x9f8>
 80131ce:	6871      	ldr	r1, [r6, #4]
 80131d0:	4620      	mov	r0, r4
 80131d2:	f000 f91d 	bl	8013410 <_Balloc>
 80131d6:	6932      	ldr	r2, [r6, #16]
 80131d8:	3202      	adds	r2, #2
 80131da:	4605      	mov	r5, r0
 80131dc:	0092      	lsls	r2, r2, #2
 80131de:	f106 010c 	add.w	r1, r6, #12
 80131e2:	300c      	adds	r0, #12
 80131e4:	f7fe fe86 	bl	8011ef4 <memcpy>
 80131e8:	2201      	movs	r2, #1
 80131ea:	4629      	mov	r1, r5
 80131ec:	4620      	mov	r0, r4
 80131ee:	f000 fad1 	bl	8013794 <__lshift>
 80131f2:	9b00      	ldr	r3, [sp, #0]
 80131f4:	f8cd b014 	str.w	fp, [sp, #20]
 80131f8:	f003 0301 	and.w	r3, r3, #1
 80131fc:	46b1      	mov	r9, r6
 80131fe:	9307      	str	r3, [sp, #28]
 8013200:	4606      	mov	r6, r0
 8013202:	4639      	mov	r1, r7
 8013204:	9804      	ldr	r0, [sp, #16]
 8013206:	f7ff faa5 	bl	8012754 <quorem>
 801320a:	4649      	mov	r1, r9
 801320c:	4605      	mov	r5, r0
 801320e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8013212:	9804      	ldr	r0, [sp, #16]
 8013214:	f000 fb12 	bl	801383c <__mcmp>
 8013218:	4632      	mov	r2, r6
 801321a:	9000      	str	r0, [sp, #0]
 801321c:	4639      	mov	r1, r7
 801321e:	4620      	mov	r0, r4
 8013220:	f000 fb26 	bl	8013870 <__mdiff>
 8013224:	68c3      	ldr	r3, [r0, #12]
 8013226:	4602      	mov	r2, r0
 8013228:	bb03      	cbnz	r3, 801326c <_dtoa_r+0x9fc>
 801322a:	4601      	mov	r1, r0
 801322c:	9008      	str	r0, [sp, #32]
 801322e:	9804      	ldr	r0, [sp, #16]
 8013230:	f000 fb04 	bl	801383c <__mcmp>
 8013234:	9a08      	ldr	r2, [sp, #32]
 8013236:	4603      	mov	r3, r0
 8013238:	4611      	mov	r1, r2
 801323a:	4620      	mov	r0, r4
 801323c:	9308      	str	r3, [sp, #32]
 801323e:	f000 f91b 	bl	8013478 <_Bfree>
 8013242:	9b08      	ldr	r3, [sp, #32]
 8013244:	b9a3      	cbnz	r3, 8013270 <_dtoa_r+0xa00>
 8013246:	9a06      	ldr	r2, [sp, #24]
 8013248:	b992      	cbnz	r2, 8013270 <_dtoa_r+0xa00>
 801324a:	9a07      	ldr	r2, [sp, #28]
 801324c:	b982      	cbnz	r2, 8013270 <_dtoa_r+0xa00>
 801324e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8013252:	d029      	beq.n	80132a8 <_dtoa_r+0xa38>
 8013254:	9b00      	ldr	r3, [sp, #0]
 8013256:	2b00      	cmp	r3, #0
 8013258:	dd01      	ble.n	801325e <_dtoa_r+0x9ee>
 801325a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801325e:	9b05      	ldr	r3, [sp, #20]
 8013260:	1c5d      	adds	r5, r3, #1
 8013262:	f883 8000 	strb.w	r8, [r3]
 8013266:	e782      	b.n	801316e <_dtoa_r+0x8fe>
 8013268:	4630      	mov	r0, r6
 801326a:	e7c2      	b.n	80131f2 <_dtoa_r+0x982>
 801326c:	2301      	movs	r3, #1
 801326e:	e7e3      	b.n	8013238 <_dtoa_r+0x9c8>
 8013270:	9a00      	ldr	r2, [sp, #0]
 8013272:	2a00      	cmp	r2, #0
 8013274:	db04      	blt.n	8013280 <_dtoa_r+0xa10>
 8013276:	d125      	bne.n	80132c4 <_dtoa_r+0xa54>
 8013278:	9a06      	ldr	r2, [sp, #24]
 801327a:	bb1a      	cbnz	r2, 80132c4 <_dtoa_r+0xa54>
 801327c:	9a07      	ldr	r2, [sp, #28]
 801327e:	bb0a      	cbnz	r2, 80132c4 <_dtoa_r+0xa54>
 8013280:	2b00      	cmp	r3, #0
 8013282:	ddec      	ble.n	801325e <_dtoa_r+0x9ee>
 8013284:	2201      	movs	r2, #1
 8013286:	9904      	ldr	r1, [sp, #16]
 8013288:	4620      	mov	r0, r4
 801328a:	f000 fa83 	bl	8013794 <__lshift>
 801328e:	4639      	mov	r1, r7
 8013290:	9004      	str	r0, [sp, #16]
 8013292:	f000 fad3 	bl	801383c <__mcmp>
 8013296:	2800      	cmp	r0, #0
 8013298:	dc03      	bgt.n	80132a2 <_dtoa_r+0xa32>
 801329a:	d1e0      	bne.n	801325e <_dtoa_r+0x9ee>
 801329c:	f018 0f01 	tst.w	r8, #1
 80132a0:	d0dd      	beq.n	801325e <_dtoa_r+0x9ee>
 80132a2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80132a6:	d1d8      	bne.n	801325a <_dtoa_r+0x9ea>
 80132a8:	9b05      	ldr	r3, [sp, #20]
 80132aa:	9a05      	ldr	r2, [sp, #20]
 80132ac:	1c5d      	adds	r5, r3, #1
 80132ae:	2339      	movs	r3, #57	; 0x39
 80132b0:	7013      	strb	r3, [r2, #0]
 80132b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80132b6:	2b39      	cmp	r3, #57	; 0x39
 80132b8:	f105 32ff 	add.w	r2, r5, #4294967295
 80132bc:	d04f      	beq.n	801335e <_dtoa_r+0xaee>
 80132be:	3301      	adds	r3, #1
 80132c0:	7013      	strb	r3, [r2, #0]
 80132c2:	e754      	b.n	801316e <_dtoa_r+0x8fe>
 80132c4:	9a05      	ldr	r2, [sp, #20]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	f102 0501 	add.w	r5, r2, #1
 80132cc:	dd06      	ble.n	80132dc <_dtoa_r+0xa6c>
 80132ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80132d2:	d0e9      	beq.n	80132a8 <_dtoa_r+0xa38>
 80132d4:	f108 0801 	add.w	r8, r8, #1
 80132d8:	9b05      	ldr	r3, [sp, #20]
 80132da:	e7c2      	b.n	8013262 <_dtoa_r+0x9f2>
 80132dc:	9a02      	ldr	r2, [sp, #8]
 80132de:	f805 8c01 	strb.w	r8, [r5, #-1]
 80132e2:	eba5 030b 	sub.w	r3, r5, fp
 80132e6:	4293      	cmp	r3, r2
 80132e8:	d021      	beq.n	801332e <_dtoa_r+0xabe>
 80132ea:	2300      	movs	r3, #0
 80132ec:	220a      	movs	r2, #10
 80132ee:	9904      	ldr	r1, [sp, #16]
 80132f0:	4620      	mov	r0, r4
 80132f2:	f000 f8d8 	bl	80134a6 <__multadd>
 80132f6:	45b1      	cmp	r9, r6
 80132f8:	9004      	str	r0, [sp, #16]
 80132fa:	f04f 0300 	mov.w	r3, #0
 80132fe:	f04f 020a 	mov.w	r2, #10
 8013302:	4649      	mov	r1, r9
 8013304:	4620      	mov	r0, r4
 8013306:	d105      	bne.n	8013314 <_dtoa_r+0xaa4>
 8013308:	f000 f8cd 	bl	80134a6 <__multadd>
 801330c:	4681      	mov	r9, r0
 801330e:	4606      	mov	r6, r0
 8013310:	9505      	str	r5, [sp, #20]
 8013312:	e776      	b.n	8013202 <_dtoa_r+0x992>
 8013314:	f000 f8c7 	bl	80134a6 <__multadd>
 8013318:	4631      	mov	r1, r6
 801331a:	4681      	mov	r9, r0
 801331c:	2300      	movs	r3, #0
 801331e:	220a      	movs	r2, #10
 8013320:	4620      	mov	r0, r4
 8013322:	f000 f8c0 	bl	80134a6 <__multadd>
 8013326:	4606      	mov	r6, r0
 8013328:	e7f2      	b.n	8013310 <_dtoa_r+0xaa0>
 801332a:	f04f 0900 	mov.w	r9, #0
 801332e:	2201      	movs	r2, #1
 8013330:	9904      	ldr	r1, [sp, #16]
 8013332:	4620      	mov	r0, r4
 8013334:	f000 fa2e 	bl	8013794 <__lshift>
 8013338:	4639      	mov	r1, r7
 801333a:	9004      	str	r0, [sp, #16]
 801333c:	f000 fa7e 	bl	801383c <__mcmp>
 8013340:	2800      	cmp	r0, #0
 8013342:	dcb6      	bgt.n	80132b2 <_dtoa_r+0xa42>
 8013344:	d102      	bne.n	801334c <_dtoa_r+0xadc>
 8013346:	f018 0f01 	tst.w	r8, #1
 801334a:	d1b2      	bne.n	80132b2 <_dtoa_r+0xa42>
 801334c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013350:	2b30      	cmp	r3, #48	; 0x30
 8013352:	f105 32ff 	add.w	r2, r5, #4294967295
 8013356:	f47f af0a 	bne.w	801316e <_dtoa_r+0x8fe>
 801335a:	4615      	mov	r5, r2
 801335c:	e7f6      	b.n	801334c <_dtoa_r+0xadc>
 801335e:	4593      	cmp	fp, r2
 8013360:	d105      	bne.n	801336e <_dtoa_r+0xafe>
 8013362:	2331      	movs	r3, #49	; 0x31
 8013364:	f10a 0a01 	add.w	sl, sl, #1
 8013368:	f88b 3000 	strb.w	r3, [fp]
 801336c:	e6ff      	b.n	801316e <_dtoa_r+0x8fe>
 801336e:	4615      	mov	r5, r2
 8013370:	e79f      	b.n	80132b2 <_dtoa_r+0xa42>
 8013372:	f8df b064 	ldr.w	fp, [pc, #100]	; 80133d8 <_dtoa_r+0xb68>
 8013376:	e007      	b.n	8013388 <_dtoa_r+0xb18>
 8013378:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801337a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80133dc <_dtoa_r+0xb6c>
 801337e:	b11b      	cbz	r3, 8013388 <_dtoa_r+0xb18>
 8013380:	f10b 0308 	add.w	r3, fp, #8
 8013384:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013386:	6013      	str	r3, [r2, #0]
 8013388:	4658      	mov	r0, fp
 801338a:	b017      	add	sp, #92	; 0x5c
 801338c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013390:	9b06      	ldr	r3, [sp, #24]
 8013392:	2b01      	cmp	r3, #1
 8013394:	f77f ae35 	ble.w	8013002 <_dtoa_r+0x792>
 8013398:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801339a:	9307      	str	r3, [sp, #28]
 801339c:	e649      	b.n	8013032 <_dtoa_r+0x7c2>
 801339e:	9b02      	ldr	r3, [sp, #8]
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	dc03      	bgt.n	80133ac <_dtoa_r+0xb3c>
 80133a4:	9b06      	ldr	r3, [sp, #24]
 80133a6:	2b02      	cmp	r3, #2
 80133a8:	f73f aecc 	bgt.w	8013144 <_dtoa_r+0x8d4>
 80133ac:	465d      	mov	r5, fp
 80133ae:	4639      	mov	r1, r7
 80133b0:	9804      	ldr	r0, [sp, #16]
 80133b2:	f7ff f9cf 	bl	8012754 <quorem>
 80133b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80133ba:	f805 8b01 	strb.w	r8, [r5], #1
 80133be:	9a02      	ldr	r2, [sp, #8]
 80133c0:	eba5 030b 	sub.w	r3, r5, fp
 80133c4:	429a      	cmp	r2, r3
 80133c6:	ddb0      	ble.n	801332a <_dtoa_r+0xaba>
 80133c8:	2300      	movs	r3, #0
 80133ca:	220a      	movs	r2, #10
 80133cc:	9904      	ldr	r1, [sp, #16]
 80133ce:	4620      	mov	r0, r4
 80133d0:	f000 f869 	bl	80134a6 <__multadd>
 80133d4:	9004      	str	r0, [sp, #16]
 80133d6:	e7ea      	b.n	80133ae <_dtoa_r+0xb3e>
 80133d8:	08015560 	.word	0x08015560
 80133dc:	08015562 	.word	0x08015562

080133e0 <_localeconv_r>:
 80133e0:	4b04      	ldr	r3, [pc, #16]	; (80133f4 <_localeconv_r+0x14>)
 80133e2:	681b      	ldr	r3, [r3, #0]
 80133e4:	6a18      	ldr	r0, [r3, #32]
 80133e6:	4b04      	ldr	r3, [pc, #16]	; (80133f8 <_localeconv_r+0x18>)
 80133e8:	2800      	cmp	r0, #0
 80133ea:	bf08      	it	eq
 80133ec:	4618      	moveq	r0, r3
 80133ee:	30f0      	adds	r0, #240	; 0xf0
 80133f0:	4770      	bx	lr
 80133f2:	bf00      	nop
 80133f4:	20000018 	.word	0x20000018
 80133f8:	2000007c 	.word	0x2000007c

080133fc <malloc>:
 80133fc:	4b02      	ldr	r3, [pc, #8]	; (8013408 <malloc+0xc>)
 80133fe:	4601      	mov	r1, r0
 8013400:	6818      	ldr	r0, [r3, #0]
 8013402:	f7fe bd8b 	b.w	8011f1c <_malloc_r>
 8013406:	bf00      	nop
 8013408:	20000018 	.word	0x20000018

0801340c <__malloc_lock>:
 801340c:	4770      	bx	lr

0801340e <__malloc_unlock>:
 801340e:	4770      	bx	lr

08013410 <_Balloc>:
 8013410:	b570      	push	{r4, r5, r6, lr}
 8013412:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013414:	4604      	mov	r4, r0
 8013416:	460e      	mov	r6, r1
 8013418:	b93d      	cbnz	r5, 801342a <_Balloc+0x1a>
 801341a:	2010      	movs	r0, #16
 801341c:	f7ff ffee 	bl	80133fc <malloc>
 8013420:	6260      	str	r0, [r4, #36]	; 0x24
 8013422:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013426:	6005      	str	r5, [r0, #0]
 8013428:	60c5      	str	r5, [r0, #12]
 801342a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801342c:	68eb      	ldr	r3, [r5, #12]
 801342e:	b183      	cbz	r3, 8013452 <_Balloc+0x42>
 8013430:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013432:	68db      	ldr	r3, [r3, #12]
 8013434:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013438:	b9b8      	cbnz	r0, 801346a <_Balloc+0x5a>
 801343a:	2101      	movs	r1, #1
 801343c:	fa01 f506 	lsl.w	r5, r1, r6
 8013440:	1d6a      	adds	r2, r5, #5
 8013442:	0092      	lsls	r2, r2, #2
 8013444:	4620      	mov	r0, r4
 8013446:	f000 fabf 	bl	80139c8 <_calloc_r>
 801344a:	b160      	cbz	r0, 8013466 <_Balloc+0x56>
 801344c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8013450:	e00e      	b.n	8013470 <_Balloc+0x60>
 8013452:	2221      	movs	r2, #33	; 0x21
 8013454:	2104      	movs	r1, #4
 8013456:	4620      	mov	r0, r4
 8013458:	f000 fab6 	bl	80139c8 <_calloc_r>
 801345c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801345e:	60e8      	str	r0, [r5, #12]
 8013460:	68db      	ldr	r3, [r3, #12]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d1e4      	bne.n	8013430 <_Balloc+0x20>
 8013466:	2000      	movs	r0, #0
 8013468:	bd70      	pop	{r4, r5, r6, pc}
 801346a:	6802      	ldr	r2, [r0, #0]
 801346c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8013470:	2300      	movs	r3, #0
 8013472:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013476:	e7f7      	b.n	8013468 <_Balloc+0x58>

08013478 <_Bfree>:
 8013478:	b570      	push	{r4, r5, r6, lr}
 801347a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801347c:	4606      	mov	r6, r0
 801347e:	460d      	mov	r5, r1
 8013480:	b93c      	cbnz	r4, 8013492 <_Bfree+0x1a>
 8013482:	2010      	movs	r0, #16
 8013484:	f7ff ffba 	bl	80133fc <malloc>
 8013488:	6270      	str	r0, [r6, #36]	; 0x24
 801348a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801348e:	6004      	str	r4, [r0, #0]
 8013490:	60c4      	str	r4, [r0, #12]
 8013492:	b13d      	cbz	r5, 80134a4 <_Bfree+0x2c>
 8013494:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8013496:	686a      	ldr	r2, [r5, #4]
 8013498:	68db      	ldr	r3, [r3, #12]
 801349a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801349e:	6029      	str	r1, [r5, #0]
 80134a0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80134a4:	bd70      	pop	{r4, r5, r6, pc}

080134a6 <__multadd>:
 80134a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134aa:	690d      	ldr	r5, [r1, #16]
 80134ac:	461f      	mov	r7, r3
 80134ae:	4606      	mov	r6, r0
 80134b0:	460c      	mov	r4, r1
 80134b2:	f101 0c14 	add.w	ip, r1, #20
 80134b6:	2300      	movs	r3, #0
 80134b8:	f8dc 0000 	ldr.w	r0, [ip]
 80134bc:	b281      	uxth	r1, r0
 80134be:	fb02 7101 	mla	r1, r2, r1, r7
 80134c2:	0c0f      	lsrs	r7, r1, #16
 80134c4:	0c00      	lsrs	r0, r0, #16
 80134c6:	fb02 7000 	mla	r0, r2, r0, r7
 80134ca:	b289      	uxth	r1, r1
 80134cc:	3301      	adds	r3, #1
 80134ce:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80134d2:	429d      	cmp	r5, r3
 80134d4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80134d8:	f84c 1b04 	str.w	r1, [ip], #4
 80134dc:	dcec      	bgt.n	80134b8 <__multadd+0x12>
 80134de:	b1d7      	cbz	r7, 8013516 <__multadd+0x70>
 80134e0:	68a3      	ldr	r3, [r4, #8]
 80134e2:	42ab      	cmp	r3, r5
 80134e4:	dc12      	bgt.n	801350c <__multadd+0x66>
 80134e6:	6861      	ldr	r1, [r4, #4]
 80134e8:	4630      	mov	r0, r6
 80134ea:	3101      	adds	r1, #1
 80134ec:	f7ff ff90 	bl	8013410 <_Balloc>
 80134f0:	6922      	ldr	r2, [r4, #16]
 80134f2:	3202      	adds	r2, #2
 80134f4:	f104 010c 	add.w	r1, r4, #12
 80134f8:	4680      	mov	r8, r0
 80134fa:	0092      	lsls	r2, r2, #2
 80134fc:	300c      	adds	r0, #12
 80134fe:	f7fe fcf9 	bl	8011ef4 <memcpy>
 8013502:	4621      	mov	r1, r4
 8013504:	4630      	mov	r0, r6
 8013506:	f7ff ffb7 	bl	8013478 <_Bfree>
 801350a:	4644      	mov	r4, r8
 801350c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013510:	3501      	adds	r5, #1
 8013512:	615f      	str	r7, [r3, #20]
 8013514:	6125      	str	r5, [r4, #16]
 8013516:	4620      	mov	r0, r4
 8013518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801351c <__hi0bits>:
 801351c:	0c02      	lsrs	r2, r0, #16
 801351e:	0412      	lsls	r2, r2, #16
 8013520:	4603      	mov	r3, r0
 8013522:	b9b2      	cbnz	r2, 8013552 <__hi0bits+0x36>
 8013524:	0403      	lsls	r3, r0, #16
 8013526:	2010      	movs	r0, #16
 8013528:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801352c:	bf04      	itt	eq
 801352e:	021b      	lsleq	r3, r3, #8
 8013530:	3008      	addeq	r0, #8
 8013532:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8013536:	bf04      	itt	eq
 8013538:	011b      	lsleq	r3, r3, #4
 801353a:	3004      	addeq	r0, #4
 801353c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013540:	bf04      	itt	eq
 8013542:	009b      	lsleq	r3, r3, #2
 8013544:	3002      	addeq	r0, #2
 8013546:	2b00      	cmp	r3, #0
 8013548:	db06      	blt.n	8013558 <__hi0bits+0x3c>
 801354a:	005b      	lsls	r3, r3, #1
 801354c:	d503      	bpl.n	8013556 <__hi0bits+0x3a>
 801354e:	3001      	adds	r0, #1
 8013550:	4770      	bx	lr
 8013552:	2000      	movs	r0, #0
 8013554:	e7e8      	b.n	8013528 <__hi0bits+0xc>
 8013556:	2020      	movs	r0, #32
 8013558:	4770      	bx	lr

0801355a <__lo0bits>:
 801355a:	6803      	ldr	r3, [r0, #0]
 801355c:	f013 0207 	ands.w	r2, r3, #7
 8013560:	4601      	mov	r1, r0
 8013562:	d00b      	beq.n	801357c <__lo0bits+0x22>
 8013564:	07da      	lsls	r2, r3, #31
 8013566:	d423      	bmi.n	80135b0 <__lo0bits+0x56>
 8013568:	0798      	lsls	r0, r3, #30
 801356a:	bf49      	itett	mi
 801356c:	085b      	lsrmi	r3, r3, #1
 801356e:	089b      	lsrpl	r3, r3, #2
 8013570:	2001      	movmi	r0, #1
 8013572:	600b      	strmi	r3, [r1, #0]
 8013574:	bf5c      	itt	pl
 8013576:	600b      	strpl	r3, [r1, #0]
 8013578:	2002      	movpl	r0, #2
 801357a:	4770      	bx	lr
 801357c:	b298      	uxth	r0, r3
 801357e:	b9a8      	cbnz	r0, 80135ac <__lo0bits+0x52>
 8013580:	0c1b      	lsrs	r3, r3, #16
 8013582:	2010      	movs	r0, #16
 8013584:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013588:	bf04      	itt	eq
 801358a:	0a1b      	lsreq	r3, r3, #8
 801358c:	3008      	addeq	r0, #8
 801358e:	071a      	lsls	r2, r3, #28
 8013590:	bf04      	itt	eq
 8013592:	091b      	lsreq	r3, r3, #4
 8013594:	3004      	addeq	r0, #4
 8013596:	079a      	lsls	r2, r3, #30
 8013598:	bf04      	itt	eq
 801359a:	089b      	lsreq	r3, r3, #2
 801359c:	3002      	addeq	r0, #2
 801359e:	07da      	lsls	r2, r3, #31
 80135a0:	d402      	bmi.n	80135a8 <__lo0bits+0x4e>
 80135a2:	085b      	lsrs	r3, r3, #1
 80135a4:	d006      	beq.n	80135b4 <__lo0bits+0x5a>
 80135a6:	3001      	adds	r0, #1
 80135a8:	600b      	str	r3, [r1, #0]
 80135aa:	4770      	bx	lr
 80135ac:	4610      	mov	r0, r2
 80135ae:	e7e9      	b.n	8013584 <__lo0bits+0x2a>
 80135b0:	2000      	movs	r0, #0
 80135b2:	4770      	bx	lr
 80135b4:	2020      	movs	r0, #32
 80135b6:	4770      	bx	lr

080135b8 <__i2b>:
 80135b8:	b510      	push	{r4, lr}
 80135ba:	460c      	mov	r4, r1
 80135bc:	2101      	movs	r1, #1
 80135be:	f7ff ff27 	bl	8013410 <_Balloc>
 80135c2:	2201      	movs	r2, #1
 80135c4:	6144      	str	r4, [r0, #20]
 80135c6:	6102      	str	r2, [r0, #16]
 80135c8:	bd10      	pop	{r4, pc}

080135ca <__multiply>:
 80135ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135ce:	4614      	mov	r4, r2
 80135d0:	690a      	ldr	r2, [r1, #16]
 80135d2:	6923      	ldr	r3, [r4, #16]
 80135d4:	429a      	cmp	r2, r3
 80135d6:	bfb8      	it	lt
 80135d8:	460b      	movlt	r3, r1
 80135da:	4688      	mov	r8, r1
 80135dc:	bfbc      	itt	lt
 80135de:	46a0      	movlt	r8, r4
 80135e0:	461c      	movlt	r4, r3
 80135e2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80135e6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80135ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80135ee:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80135f2:	eb07 0609 	add.w	r6, r7, r9
 80135f6:	42b3      	cmp	r3, r6
 80135f8:	bfb8      	it	lt
 80135fa:	3101      	addlt	r1, #1
 80135fc:	f7ff ff08 	bl	8013410 <_Balloc>
 8013600:	f100 0514 	add.w	r5, r0, #20
 8013604:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8013608:	462b      	mov	r3, r5
 801360a:	2200      	movs	r2, #0
 801360c:	4573      	cmp	r3, lr
 801360e:	d316      	bcc.n	801363e <__multiply+0x74>
 8013610:	f104 0214 	add.w	r2, r4, #20
 8013614:	f108 0114 	add.w	r1, r8, #20
 8013618:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801361c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8013620:	9300      	str	r3, [sp, #0]
 8013622:	9b00      	ldr	r3, [sp, #0]
 8013624:	9201      	str	r2, [sp, #4]
 8013626:	4293      	cmp	r3, r2
 8013628:	d80c      	bhi.n	8013644 <__multiply+0x7a>
 801362a:	2e00      	cmp	r6, #0
 801362c:	dd03      	ble.n	8013636 <__multiply+0x6c>
 801362e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013632:	2b00      	cmp	r3, #0
 8013634:	d05d      	beq.n	80136f2 <__multiply+0x128>
 8013636:	6106      	str	r6, [r0, #16]
 8013638:	b003      	add	sp, #12
 801363a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801363e:	f843 2b04 	str.w	r2, [r3], #4
 8013642:	e7e3      	b.n	801360c <__multiply+0x42>
 8013644:	f8b2 b000 	ldrh.w	fp, [r2]
 8013648:	f1bb 0f00 	cmp.w	fp, #0
 801364c:	d023      	beq.n	8013696 <__multiply+0xcc>
 801364e:	4689      	mov	r9, r1
 8013650:	46ac      	mov	ip, r5
 8013652:	f04f 0800 	mov.w	r8, #0
 8013656:	f859 4b04 	ldr.w	r4, [r9], #4
 801365a:	f8dc a000 	ldr.w	sl, [ip]
 801365e:	b2a3      	uxth	r3, r4
 8013660:	fa1f fa8a 	uxth.w	sl, sl
 8013664:	fb0b a303 	mla	r3, fp, r3, sl
 8013668:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801366c:	f8dc 4000 	ldr.w	r4, [ip]
 8013670:	4443      	add	r3, r8
 8013672:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013676:	fb0b 840a 	mla	r4, fp, sl, r8
 801367a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801367e:	46e2      	mov	sl, ip
 8013680:	b29b      	uxth	r3, r3
 8013682:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8013686:	454f      	cmp	r7, r9
 8013688:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801368c:	f84a 3b04 	str.w	r3, [sl], #4
 8013690:	d82b      	bhi.n	80136ea <__multiply+0x120>
 8013692:	f8cc 8004 	str.w	r8, [ip, #4]
 8013696:	9b01      	ldr	r3, [sp, #4]
 8013698:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801369c:	3204      	adds	r2, #4
 801369e:	f1ba 0f00 	cmp.w	sl, #0
 80136a2:	d020      	beq.n	80136e6 <__multiply+0x11c>
 80136a4:	682b      	ldr	r3, [r5, #0]
 80136a6:	4689      	mov	r9, r1
 80136a8:	46a8      	mov	r8, r5
 80136aa:	f04f 0b00 	mov.w	fp, #0
 80136ae:	f8b9 c000 	ldrh.w	ip, [r9]
 80136b2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80136b6:	fb0a 440c 	mla	r4, sl, ip, r4
 80136ba:	445c      	add	r4, fp
 80136bc:	46c4      	mov	ip, r8
 80136be:	b29b      	uxth	r3, r3
 80136c0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80136c4:	f84c 3b04 	str.w	r3, [ip], #4
 80136c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80136cc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80136d0:	0c1b      	lsrs	r3, r3, #16
 80136d2:	fb0a b303 	mla	r3, sl, r3, fp
 80136d6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80136da:	454f      	cmp	r7, r9
 80136dc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80136e0:	d805      	bhi.n	80136ee <__multiply+0x124>
 80136e2:	f8c8 3004 	str.w	r3, [r8, #4]
 80136e6:	3504      	adds	r5, #4
 80136e8:	e79b      	b.n	8013622 <__multiply+0x58>
 80136ea:	46d4      	mov	ip, sl
 80136ec:	e7b3      	b.n	8013656 <__multiply+0x8c>
 80136ee:	46e0      	mov	r8, ip
 80136f0:	e7dd      	b.n	80136ae <__multiply+0xe4>
 80136f2:	3e01      	subs	r6, #1
 80136f4:	e799      	b.n	801362a <__multiply+0x60>
	...

080136f8 <__pow5mult>:
 80136f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80136fc:	4615      	mov	r5, r2
 80136fe:	f012 0203 	ands.w	r2, r2, #3
 8013702:	4606      	mov	r6, r0
 8013704:	460f      	mov	r7, r1
 8013706:	d007      	beq.n	8013718 <__pow5mult+0x20>
 8013708:	3a01      	subs	r2, #1
 801370a:	4c21      	ldr	r4, [pc, #132]	; (8013790 <__pow5mult+0x98>)
 801370c:	2300      	movs	r3, #0
 801370e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013712:	f7ff fec8 	bl	80134a6 <__multadd>
 8013716:	4607      	mov	r7, r0
 8013718:	10ad      	asrs	r5, r5, #2
 801371a:	d035      	beq.n	8013788 <__pow5mult+0x90>
 801371c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801371e:	b93c      	cbnz	r4, 8013730 <__pow5mult+0x38>
 8013720:	2010      	movs	r0, #16
 8013722:	f7ff fe6b 	bl	80133fc <malloc>
 8013726:	6270      	str	r0, [r6, #36]	; 0x24
 8013728:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801372c:	6004      	str	r4, [r0, #0]
 801372e:	60c4      	str	r4, [r0, #12]
 8013730:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013734:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013738:	b94c      	cbnz	r4, 801374e <__pow5mult+0x56>
 801373a:	f240 2171 	movw	r1, #625	; 0x271
 801373e:	4630      	mov	r0, r6
 8013740:	f7ff ff3a 	bl	80135b8 <__i2b>
 8013744:	2300      	movs	r3, #0
 8013746:	f8c8 0008 	str.w	r0, [r8, #8]
 801374a:	4604      	mov	r4, r0
 801374c:	6003      	str	r3, [r0, #0]
 801374e:	f04f 0800 	mov.w	r8, #0
 8013752:	07eb      	lsls	r3, r5, #31
 8013754:	d50a      	bpl.n	801376c <__pow5mult+0x74>
 8013756:	4639      	mov	r1, r7
 8013758:	4622      	mov	r2, r4
 801375a:	4630      	mov	r0, r6
 801375c:	f7ff ff35 	bl	80135ca <__multiply>
 8013760:	4639      	mov	r1, r7
 8013762:	4681      	mov	r9, r0
 8013764:	4630      	mov	r0, r6
 8013766:	f7ff fe87 	bl	8013478 <_Bfree>
 801376a:	464f      	mov	r7, r9
 801376c:	106d      	asrs	r5, r5, #1
 801376e:	d00b      	beq.n	8013788 <__pow5mult+0x90>
 8013770:	6820      	ldr	r0, [r4, #0]
 8013772:	b938      	cbnz	r0, 8013784 <__pow5mult+0x8c>
 8013774:	4622      	mov	r2, r4
 8013776:	4621      	mov	r1, r4
 8013778:	4630      	mov	r0, r6
 801377a:	f7ff ff26 	bl	80135ca <__multiply>
 801377e:	6020      	str	r0, [r4, #0]
 8013780:	f8c0 8000 	str.w	r8, [r0]
 8013784:	4604      	mov	r4, r0
 8013786:	e7e4      	b.n	8013752 <__pow5mult+0x5a>
 8013788:	4638      	mov	r0, r7
 801378a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801378e:	bf00      	nop
 8013790:	08015660 	.word	0x08015660

08013794 <__lshift>:
 8013794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013798:	460c      	mov	r4, r1
 801379a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801379e:	6923      	ldr	r3, [r4, #16]
 80137a0:	6849      	ldr	r1, [r1, #4]
 80137a2:	eb0a 0903 	add.w	r9, sl, r3
 80137a6:	68a3      	ldr	r3, [r4, #8]
 80137a8:	4607      	mov	r7, r0
 80137aa:	4616      	mov	r6, r2
 80137ac:	f109 0501 	add.w	r5, r9, #1
 80137b0:	42ab      	cmp	r3, r5
 80137b2:	db32      	blt.n	801381a <__lshift+0x86>
 80137b4:	4638      	mov	r0, r7
 80137b6:	f7ff fe2b 	bl	8013410 <_Balloc>
 80137ba:	2300      	movs	r3, #0
 80137bc:	4680      	mov	r8, r0
 80137be:	f100 0114 	add.w	r1, r0, #20
 80137c2:	461a      	mov	r2, r3
 80137c4:	4553      	cmp	r3, sl
 80137c6:	db2b      	blt.n	8013820 <__lshift+0x8c>
 80137c8:	6920      	ldr	r0, [r4, #16]
 80137ca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80137ce:	f104 0314 	add.w	r3, r4, #20
 80137d2:	f016 021f 	ands.w	r2, r6, #31
 80137d6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80137da:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80137de:	d025      	beq.n	801382c <__lshift+0x98>
 80137e0:	f1c2 0e20 	rsb	lr, r2, #32
 80137e4:	2000      	movs	r0, #0
 80137e6:	681e      	ldr	r6, [r3, #0]
 80137e8:	468a      	mov	sl, r1
 80137ea:	4096      	lsls	r6, r2
 80137ec:	4330      	orrs	r0, r6
 80137ee:	f84a 0b04 	str.w	r0, [sl], #4
 80137f2:	f853 0b04 	ldr.w	r0, [r3], #4
 80137f6:	459c      	cmp	ip, r3
 80137f8:	fa20 f00e 	lsr.w	r0, r0, lr
 80137fc:	d814      	bhi.n	8013828 <__lshift+0x94>
 80137fe:	6048      	str	r0, [r1, #4]
 8013800:	b108      	cbz	r0, 8013806 <__lshift+0x72>
 8013802:	f109 0502 	add.w	r5, r9, #2
 8013806:	3d01      	subs	r5, #1
 8013808:	4638      	mov	r0, r7
 801380a:	f8c8 5010 	str.w	r5, [r8, #16]
 801380e:	4621      	mov	r1, r4
 8013810:	f7ff fe32 	bl	8013478 <_Bfree>
 8013814:	4640      	mov	r0, r8
 8013816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801381a:	3101      	adds	r1, #1
 801381c:	005b      	lsls	r3, r3, #1
 801381e:	e7c7      	b.n	80137b0 <__lshift+0x1c>
 8013820:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013824:	3301      	adds	r3, #1
 8013826:	e7cd      	b.n	80137c4 <__lshift+0x30>
 8013828:	4651      	mov	r1, sl
 801382a:	e7dc      	b.n	80137e6 <__lshift+0x52>
 801382c:	3904      	subs	r1, #4
 801382e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013832:	f841 2f04 	str.w	r2, [r1, #4]!
 8013836:	459c      	cmp	ip, r3
 8013838:	d8f9      	bhi.n	801382e <__lshift+0x9a>
 801383a:	e7e4      	b.n	8013806 <__lshift+0x72>

0801383c <__mcmp>:
 801383c:	6903      	ldr	r3, [r0, #16]
 801383e:	690a      	ldr	r2, [r1, #16]
 8013840:	1a9b      	subs	r3, r3, r2
 8013842:	b530      	push	{r4, r5, lr}
 8013844:	d10c      	bne.n	8013860 <__mcmp+0x24>
 8013846:	0092      	lsls	r2, r2, #2
 8013848:	3014      	adds	r0, #20
 801384a:	3114      	adds	r1, #20
 801384c:	1884      	adds	r4, r0, r2
 801384e:	4411      	add	r1, r2
 8013850:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013854:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013858:	4295      	cmp	r5, r2
 801385a:	d003      	beq.n	8013864 <__mcmp+0x28>
 801385c:	d305      	bcc.n	801386a <__mcmp+0x2e>
 801385e:	2301      	movs	r3, #1
 8013860:	4618      	mov	r0, r3
 8013862:	bd30      	pop	{r4, r5, pc}
 8013864:	42a0      	cmp	r0, r4
 8013866:	d3f3      	bcc.n	8013850 <__mcmp+0x14>
 8013868:	e7fa      	b.n	8013860 <__mcmp+0x24>
 801386a:	f04f 33ff 	mov.w	r3, #4294967295
 801386e:	e7f7      	b.n	8013860 <__mcmp+0x24>

08013870 <__mdiff>:
 8013870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013874:	460d      	mov	r5, r1
 8013876:	4607      	mov	r7, r0
 8013878:	4611      	mov	r1, r2
 801387a:	4628      	mov	r0, r5
 801387c:	4614      	mov	r4, r2
 801387e:	f7ff ffdd 	bl	801383c <__mcmp>
 8013882:	1e06      	subs	r6, r0, #0
 8013884:	d108      	bne.n	8013898 <__mdiff+0x28>
 8013886:	4631      	mov	r1, r6
 8013888:	4638      	mov	r0, r7
 801388a:	f7ff fdc1 	bl	8013410 <_Balloc>
 801388e:	2301      	movs	r3, #1
 8013890:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013898:	bfa4      	itt	ge
 801389a:	4623      	movge	r3, r4
 801389c:	462c      	movge	r4, r5
 801389e:	4638      	mov	r0, r7
 80138a0:	6861      	ldr	r1, [r4, #4]
 80138a2:	bfa6      	itte	ge
 80138a4:	461d      	movge	r5, r3
 80138a6:	2600      	movge	r6, #0
 80138a8:	2601      	movlt	r6, #1
 80138aa:	f7ff fdb1 	bl	8013410 <_Balloc>
 80138ae:	692b      	ldr	r3, [r5, #16]
 80138b0:	60c6      	str	r6, [r0, #12]
 80138b2:	6926      	ldr	r6, [r4, #16]
 80138b4:	f105 0914 	add.w	r9, r5, #20
 80138b8:	f104 0214 	add.w	r2, r4, #20
 80138bc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80138c0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80138c4:	f100 0514 	add.w	r5, r0, #20
 80138c8:	f04f 0e00 	mov.w	lr, #0
 80138cc:	f852 ab04 	ldr.w	sl, [r2], #4
 80138d0:	f859 4b04 	ldr.w	r4, [r9], #4
 80138d4:	fa1e f18a 	uxtah	r1, lr, sl
 80138d8:	b2a3      	uxth	r3, r4
 80138da:	1ac9      	subs	r1, r1, r3
 80138dc:	0c23      	lsrs	r3, r4, #16
 80138de:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80138e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80138e6:	b289      	uxth	r1, r1
 80138e8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80138ec:	45c8      	cmp	r8, r9
 80138ee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80138f2:	4694      	mov	ip, r2
 80138f4:	f845 3b04 	str.w	r3, [r5], #4
 80138f8:	d8e8      	bhi.n	80138cc <__mdiff+0x5c>
 80138fa:	45bc      	cmp	ip, r7
 80138fc:	d304      	bcc.n	8013908 <__mdiff+0x98>
 80138fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8013902:	b183      	cbz	r3, 8013926 <__mdiff+0xb6>
 8013904:	6106      	str	r6, [r0, #16]
 8013906:	e7c5      	b.n	8013894 <__mdiff+0x24>
 8013908:	f85c 1b04 	ldr.w	r1, [ip], #4
 801390c:	fa1e f381 	uxtah	r3, lr, r1
 8013910:	141a      	asrs	r2, r3, #16
 8013912:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013916:	b29b      	uxth	r3, r3
 8013918:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801391c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8013920:	f845 3b04 	str.w	r3, [r5], #4
 8013924:	e7e9      	b.n	80138fa <__mdiff+0x8a>
 8013926:	3e01      	subs	r6, #1
 8013928:	e7e9      	b.n	80138fe <__mdiff+0x8e>

0801392a <__d2b>:
 801392a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801392e:	460e      	mov	r6, r1
 8013930:	2101      	movs	r1, #1
 8013932:	ec59 8b10 	vmov	r8, r9, d0
 8013936:	4615      	mov	r5, r2
 8013938:	f7ff fd6a 	bl	8013410 <_Balloc>
 801393c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8013940:	4607      	mov	r7, r0
 8013942:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013946:	bb34      	cbnz	r4, 8013996 <__d2b+0x6c>
 8013948:	9301      	str	r3, [sp, #4]
 801394a:	f1b8 0300 	subs.w	r3, r8, #0
 801394e:	d027      	beq.n	80139a0 <__d2b+0x76>
 8013950:	a802      	add	r0, sp, #8
 8013952:	f840 3d08 	str.w	r3, [r0, #-8]!
 8013956:	f7ff fe00 	bl	801355a <__lo0bits>
 801395a:	9900      	ldr	r1, [sp, #0]
 801395c:	b1f0      	cbz	r0, 801399c <__d2b+0x72>
 801395e:	9a01      	ldr	r2, [sp, #4]
 8013960:	f1c0 0320 	rsb	r3, r0, #32
 8013964:	fa02 f303 	lsl.w	r3, r2, r3
 8013968:	430b      	orrs	r3, r1
 801396a:	40c2      	lsrs	r2, r0
 801396c:	617b      	str	r3, [r7, #20]
 801396e:	9201      	str	r2, [sp, #4]
 8013970:	9b01      	ldr	r3, [sp, #4]
 8013972:	61bb      	str	r3, [r7, #24]
 8013974:	2b00      	cmp	r3, #0
 8013976:	bf14      	ite	ne
 8013978:	2102      	movne	r1, #2
 801397a:	2101      	moveq	r1, #1
 801397c:	6139      	str	r1, [r7, #16]
 801397e:	b1c4      	cbz	r4, 80139b2 <__d2b+0x88>
 8013980:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8013984:	4404      	add	r4, r0
 8013986:	6034      	str	r4, [r6, #0]
 8013988:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801398c:	6028      	str	r0, [r5, #0]
 801398e:	4638      	mov	r0, r7
 8013990:	b003      	add	sp, #12
 8013992:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013996:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801399a:	e7d5      	b.n	8013948 <__d2b+0x1e>
 801399c:	6179      	str	r1, [r7, #20]
 801399e:	e7e7      	b.n	8013970 <__d2b+0x46>
 80139a0:	a801      	add	r0, sp, #4
 80139a2:	f7ff fdda 	bl	801355a <__lo0bits>
 80139a6:	9b01      	ldr	r3, [sp, #4]
 80139a8:	617b      	str	r3, [r7, #20]
 80139aa:	2101      	movs	r1, #1
 80139ac:	6139      	str	r1, [r7, #16]
 80139ae:	3020      	adds	r0, #32
 80139b0:	e7e5      	b.n	801397e <__d2b+0x54>
 80139b2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80139b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80139ba:	6030      	str	r0, [r6, #0]
 80139bc:	6918      	ldr	r0, [r3, #16]
 80139be:	f7ff fdad 	bl	801351c <__hi0bits>
 80139c2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80139c6:	e7e1      	b.n	801398c <__d2b+0x62>

080139c8 <_calloc_r>:
 80139c8:	b538      	push	{r3, r4, r5, lr}
 80139ca:	fb02 f401 	mul.w	r4, r2, r1
 80139ce:	4621      	mov	r1, r4
 80139d0:	f7fe faa4 	bl	8011f1c <_malloc_r>
 80139d4:	4605      	mov	r5, r0
 80139d6:	b118      	cbz	r0, 80139e0 <_calloc_r+0x18>
 80139d8:	4622      	mov	r2, r4
 80139da:	2100      	movs	r1, #0
 80139dc:	f7fe fa95 	bl	8011f0a <memset>
 80139e0:	4628      	mov	r0, r5
 80139e2:	bd38      	pop	{r3, r4, r5, pc}

080139e4 <_free_r>:
 80139e4:	b538      	push	{r3, r4, r5, lr}
 80139e6:	4605      	mov	r5, r0
 80139e8:	2900      	cmp	r1, #0
 80139ea:	d045      	beq.n	8013a78 <_free_r+0x94>
 80139ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80139f0:	1f0c      	subs	r4, r1, #4
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	bfb8      	it	lt
 80139f6:	18e4      	addlt	r4, r4, r3
 80139f8:	f7ff fd08 	bl	801340c <__malloc_lock>
 80139fc:	4a1f      	ldr	r2, [pc, #124]	; (8013a7c <_free_r+0x98>)
 80139fe:	6813      	ldr	r3, [r2, #0]
 8013a00:	4610      	mov	r0, r2
 8013a02:	b933      	cbnz	r3, 8013a12 <_free_r+0x2e>
 8013a04:	6063      	str	r3, [r4, #4]
 8013a06:	6014      	str	r4, [r2, #0]
 8013a08:	4628      	mov	r0, r5
 8013a0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013a0e:	f7ff bcfe 	b.w	801340e <__malloc_unlock>
 8013a12:	42a3      	cmp	r3, r4
 8013a14:	d90c      	bls.n	8013a30 <_free_r+0x4c>
 8013a16:	6821      	ldr	r1, [r4, #0]
 8013a18:	1862      	adds	r2, r4, r1
 8013a1a:	4293      	cmp	r3, r2
 8013a1c:	bf04      	itt	eq
 8013a1e:	681a      	ldreq	r2, [r3, #0]
 8013a20:	685b      	ldreq	r3, [r3, #4]
 8013a22:	6063      	str	r3, [r4, #4]
 8013a24:	bf04      	itt	eq
 8013a26:	1852      	addeq	r2, r2, r1
 8013a28:	6022      	streq	r2, [r4, #0]
 8013a2a:	6004      	str	r4, [r0, #0]
 8013a2c:	e7ec      	b.n	8013a08 <_free_r+0x24>
 8013a2e:	4613      	mov	r3, r2
 8013a30:	685a      	ldr	r2, [r3, #4]
 8013a32:	b10a      	cbz	r2, 8013a38 <_free_r+0x54>
 8013a34:	42a2      	cmp	r2, r4
 8013a36:	d9fa      	bls.n	8013a2e <_free_r+0x4a>
 8013a38:	6819      	ldr	r1, [r3, #0]
 8013a3a:	1858      	adds	r0, r3, r1
 8013a3c:	42a0      	cmp	r0, r4
 8013a3e:	d10b      	bne.n	8013a58 <_free_r+0x74>
 8013a40:	6820      	ldr	r0, [r4, #0]
 8013a42:	4401      	add	r1, r0
 8013a44:	1858      	adds	r0, r3, r1
 8013a46:	4282      	cmp	r2, r0
 8013a48:	6019      	str	r1, [r3, #0]
 8013a4a:	d1dd      	bne.n	8013a08 <_free_r+0x24>
 8013a4c:	6810      	ldr	r0, [r2, #0]
 8013a4e:	6852      	ldr	r2, [r2, #4]
 8013a50:	605a      	str	r2, [r3, #4]
 8013a52:	4401      	add	r1, r0
 8013a54:	6019      	str	r1, [r3, #0]
 8013a56:	e7d7      	b.n	8013a08 <_free_r+0x24>
 8013a58:	d902      	bls.n	8013a60 <_free_r+0x7c>
 8013a5a:	230c      	movs	r3, #12
 8013a5c:	602b      	str	r3, [r5, #0]
 8013a5e:	e7d3      	b.n	8013a08 <_free_r+0x24>
 8013a60:	6820      	ldr	r0, [r4, #0]
 8013a62:	1821      	adds	r1, r4, r0
 8013a64:	428a      	cmp	r2, r1
 8013a66:	bf04      	itt	eq
 8013a68:	6811      	ldreq	r1, [r2, #0]
 8013a6a:	6852      	ldreq	r2, [r2, #4]
 8013a6c:	6062      	str	r2, [r4, #4]
 8013a6e:	bf04      	itt	eq
 8013a70:	1809      	addeq	r1, r1, r0
 8013a72:	6021      	streq	r1, [r4, #0]
 8013a74:	605c      	str	r4, [r3, #4]
 8013a76:	e7c7      	b.n	8013a08 <_free_r+0x24>
 8013a78:	bd38      	pop	{r3, r4, r5, pc}
 8013a7a:	bf00      	nop
 8013a7c:	20004ca8 	.word	0x20004ca8

08013a80 <__ascii_mbtowc>:
 8013a80:	b082      	sub	sp, #8
 8013a82:	b901      	cbnz	r1, 8013a86 <__ascii_mbtowc+0x6>
 8013a84:	a901      	add	r1, sp, #4
 8013a86:	b142      	cbz	r2, 8013a9a <__ascii_mbtowc+0x1a>
 8013a88:	b14b      	cbz	r3, 8013a9e <__ascii_mbtowc+0x1e>
 8013a8a:	7813      	ldrb	r3, [r2, #0]
 8013a8c:	600b      	str	r3, [r1, #0]
 8013a8e:	7812      	ldrb	r2, [r2, #0]
 8013a90:	1c10      	adds	r0, r2, #0
 8013a92:	bf18      	it	ne
 8013a94:	2001      	movne	r0, #1
 8013a96:	b002      	add	sp, #8
 8013a98:	4770      	bx	lr
 8013a9a:	4610      	mov	r0, r2
 8013a9c:	e7fb      	b.n	8013a96 <__ascii_mbtowc+0x16>
 8013a9e:	f06f 0001 	mvn.w	r0, #1
 8013aa2:	e7f8      	b.n	8013a96 <__ascii_mbtowc+0x16>

08013aa4 <__ascii_wctomb>:
 8013aa4:	b149      	cbz	r1, 8013aba <__ascii_wctomb+0x16>
 8013aa6:	2aff      	cmp	r2, #255	; 0xff
 8013aa8:	bf85      	ittet	hi
 8013aaa:	238a      	movhi	r3, #138	; 0x8a
 8013aac:	6003      	strhi	r3, [r0, #0]
 8013aae:	700a      	strbls	r2, [r1, #0]
 8013ab0:	f04f 30ff 	movhi.w	r0, #4294967295
 8013ab4:	bf98      	it	ls
 8013ab6:	2001      	movls	r0, #1
 8013ab8:	4770      	bx	lr
 8013aba:	4608      	mov	r0, r1
 8013abc:	4770      	bx	lr
	...

08013ac0 <pow>:
 8013ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ac4:	ed2d 8b04 	vpush	{d8-d9}
 8013ac8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8013d9c <pow+0x2dc>
 8013acc:	b08d      	sub	sp, #52	; 0x34
 8013ace:	ec57 6b10 	vmov	r6, r7, d0
 8013ad2:	ec55 4b11 	vmov	r4, r5, d1
 8013ad6:	f000 f963 	bl	8013da0 <__ieee754_pow>
 8013ada:	f999 3000 	ldrsb.w	r3, [r9]
 8013ade:	9300      	str	r3, [sp, #0]
 8013ae0:	3301      	adds	r3, #1
 8013ae2:	eeb0 8a40 	vmov.f32	s16, s0
 8013ae6:	eef0 8a60 	vmov.f32	s17, s1
 8013aea:	46c8      	mov	r8, r9
 8013aec:	d05f      	beq.n	8013bae <pow+0xee>
 8013aee:	4622      	mov	r2, r4
 8013af0:	462b      	mov	r3, r5
 8013af2:	4620      	mov	r0, r4
 8013af4:	4629      	mov	r1, r5
 8013af6:	f7ec ffd1 	bl	8000a9c <__aeabi_dcmpun>
 8013afa:	4683      	mov	fp, r0
 8013afc:	2800      	cmp	r0, #0
 8013afe:	d156      	bne.n	8013bae <pow+0xee>
 8013b00:	4632      	mov	r2, r6
 8013b02:	463b      	mov	r3, r7
 8013b04:	4630      	mov	r0, r6
 8013b06:	4639      	mov	r1, r7
 8013b08:	f7ec ffc8 	bl	8000a9c <__aeabi_dcmpun>
 8013b0c:	9001      	str	r0, [sp, #4]
 8013b0e:	b1e8      	cbz	r0, 8013b4c <pow+0x8c>
 8013b10:	2200      	movs	r2, #0
 8013b12:	2300      	movs	r3, #0
 8013b14:	4620      	mov	r0, r4
 8013b16:	4629      	mov	r1, r5
 8013b18:	f7ec ff8e 	bl	8000a38 <__aeabi_dcmpeq>
 8013b1c:	2800      	cmp	r0, #0
 8013b1e:	d046      	beq.n	8013bae <pow+0xee>
 8013b20:	2301      	movs	r3, #1
 8013b22:	9302      	str	r3, [sp, #8]
 8013b24:	4b96      	ldr	r3, [pc, #600]	; (8013d80 <pow+0x2c0>)
 8013b26:	9303      	str	r3, [sp, #12]
 8013b28:	4b96      	ldr	r3, [pc, #600]	; (8013d84 <pow+0x2c4>)
 8013b2a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8013b2e:	2200      	movs	r2, #0
 8013b30:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013b34:	9b00      	ldr	r3, [sp, #0]
 8013b36:	2b02      	cmp	r3, #2
 8013b38:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013b3c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013b40:	d033      	beq.n	8013baa <pow+0xea>
 8013b42:	a802      	add	r0, sp, #8
 8013b44:	f000 fefb 	bl	801493e <matherr>
 8013b48:	bb48      	cbnz	r0, 8013b9e <pow+0xde>
 8013b4a:	e05d      	b.n	8013c08 <pow+0x148>
 8013b4c:	f04f 0a00 	mov.w	sl, #0
 8013b50:	f04f 0b00 	mov.w	fp, #0
 8013b54:	4652      	mov	r2, sl
 8013b56:	465b      	mov	r3, fp
 8013b58:	4630      	mov	r0, r6
 8013b5a:	4639      	mov	r1, r7
 8013b5c:	f7ec ff6c 	bl	8000a38 <__aeabi_dcmpeq>
 8013b60:	ec4b ab19 	vmov	d9, sl, fp
 8013b64:	2800      	cmp	r0, #0
 8013b66:	d054      	beq.n	8013c12 <pow+0x152>
 8013b68:	4652      	mov	r2, sl
 8013b6a:	465b      	mov	r3, fp
 8013b6c:	4620      	mov	r0, r4
 8013b6e:	4629      	mov	r1, r5
 8013b70:	f7ec ff62 	bl	8000a38 <__aeabi_dcmpeq>
 8013b74:	4680      	mov	r8, r0
 8013b76:	b318      	cbz	r0, 8013bc0 <pow+0x100>
 8013b78:	2301      	movs	r3, #1
 8013b7a:	9302      	str	r3, [sp, #8]
 8013b7c:	4b80      	ldr	r3, [pc, #512]	; (8013d80 <pow+0x2c0>)
 8013b7e:	9303      	str	r3, [sp, #12]
 8013b80:	9b01      	ldr	r3, [sp, #4]
 8013b82:	930a      	str	r3, [sp, #40]	; 0x28
 8013b84:	9b00      	ldr	r3, [sp, #0]
 8013b86:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013b8a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013b8e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d0d5      	beq.n	8013b42 <pow+0x82>
 8013b96:	4b7b      	ldr	r3, [pc, #492]	; (8013d84 <pow+0x2c4>)
 8013b98:	2200      	movs	r2, #0
 8013b9a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ba0:	b11b      	cbz	r3, 8013baa <pow+0xea>
 8013ba2:	f7fe f97d 	bl	8011ea0 <__errno>
 8013ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ba8:	6003      	str	r3, [r0, #0]
 8013baa:	ed9d 8b08 	vldr	d8, [sp, #32]
 8013bae:	eeb0 0a48 	vmov.f32	s0, s16
 8013bb2:	eef0 0a68 	vmov.f32	s1, s17
 8013bb6:	b00d      	add	sp, #52	; 0x34
 8013bb8:	ecbd 8b04 	vpop	{d8-d9}
 8013bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bc0:	ec45 4b10 	vmov	d0, r4, r5
 8013bc4:	f000 feb3 	bl	801492e <finite>
 8013bc8:	2800      	cmp	r0, #0
 8013bca:	d0f0      	beq.n	8013bae <pow+0xee>
 8013bcc:	4652      	mov	r2, sl
 8013bce:	465b      	mov	r3, fp
 8013bd0:	4620      	mov	r0, r4
 8013bd2:	4629      	mov	r1, r5
 8013bd4:	f7ec ff3a 	bl	8000a4c <__aeabi_dcmplt>
 8013bd8:	2800      	cmp	r0, #0
 8013bda:	d0e8      	beq.n	8013bae <pow+0xee>
 8013bdc:	2301      	movs	r3, #1
 8013bde:	9302      	str	r3, [sp, #8]
 8013be0:	4b67      	ldr	r3, [pc, #412]	; (8013d80 <pow+0x2c0>)
 8013be2:	9303      	str	r3, [sp, #12]
 8013be4:	f999 3000 	ldrsb.w	r3, [r9]
 8013be8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8013bec:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013bf0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013bf4:	b913      	cbnz	r3, 8013bfc <pow+0x13c>
 8013bf6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013bfa:	e7a2      	b.n	8013b42 <pow+0x82>
 8013bfc:	4962      	ldr	r1, [pc, #392]	; (8013d88 <pow+0x2c8>)
 8013bfe:	2000      	movs	r0, #0
 8013c00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013c04:	2b02      	cmp	r3, #2
 8013c06:	d19c      	bne.n	8013b42 <pow+0x82>
 8013c08:	f7fe f94a 	bl	8011ea0 <__errno>
 8013c0c:	2321      	movs	r3, #33	; 0x21
 8013c0e:	6003      	str	r3, [r0, #0]
 8013c10:	e7c5      	b.n	8013b9e <pow+0xde>
 8013c12:	eeb0 0a48 	vmov.f32	s0, s16
 8013c16:	eef0 0a68 	vmov.f32	s1, s17
 8013c1a:	f000 fe88 	bl	801492e <finite>
 8013c1e:	9000      	str	r0, [sp, #0]
 8013c20:	2800      	cmp	r0, #0
 8013c22:	f040 8081 	bne.w	8013d28 <pow+0x268>
 8013c26:	ec47 6b10 	vmov	d0, r6, r7
 8013c2a:	f000 fe80 	bl	801492e <finite>
 8013c2e:	2800      	cmp	r0, #0
 8013c30:	d07a      	beq.n	8013d28 <pow+0x268>
 8013c32:	ec45 4b10 	vmov	d0, r4, r5
 8013c36:	f000 fe7a 	bl	801492e <finite>
 8013c3a:	2800      	cmp	r0, #0
 8013c3c:	d074      	beq.n	8013d28 <pow+0x268>
 8013c3e:	ec53 2b18 	vmov	r2, r3, d8
 8013c42:	ee18 0a10 	vmov	r0, s16
 8013c46:	4619      	mov	r1, r3
 8013c48:	f7ec ff28 	bl	8000a9c <__aeabi_dcmpun>
 8013c4c:	f999 9000 	ldrsb.w	r9, [r9]
 8013c50:	4b4b      	ldr	r3, [pc, #300]	; (8013d80 <pow+0x2c0>)
 8013c52:	b1b0      	cbz	r0, 8013c82 <pow+0x1c2>
 8013c54:	2201      	movs	r2, #1
 8013c56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013c5a:	9b00      	ldr	r3, [sp, #0]
 8013c5c:	930a      	str	r3, [sp, #40]	; 0x28
 8013c5e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013c62:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013c66:	f1b9 0f00 	cmp.w	r9, #0
 8013c6a:	d0c4      	beq.n	8013bf6 <pow+0x136>
 8013c6c:	4652      	mov	r2, sl
 8013c6e:	465b      	mov	r3, fp
 8013c70:	4650      	mov	r0, sl
 8013c72:	4659      	mov	r1, fp
 8013c74:	f7ec fda2 	bl	80007bc <__aeabi_ddiv>
 8013c78:	f1b9 0f02 	cmp.w	r9, #2
 8013c7c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013c80:	e7c1      	b.n	8013c06 <pow+0x146>
 8013c82:	2203      	movs	r2, #3
 8013c84:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013c88:	900a      	str	r0, [sp, #40]	; 0x28
 8013c8a:	4629      	mov	r1, r5
 8013c8c:	4620      	mov	r0, r4
 8013c8e:	2200      	movs	r2, #0
 8013c90:	4b3e      	ldr	r3, [pc, #248]	; (8013d8c <pow+0x2cc>)
 8013c92:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013c96:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013c9a:	f7ec fc65 	bl	8000568 <__aeabi_dmul>
 8013c9e:	4604      	mov	r4, r0
 8013ca0:	460d      	mov	r5, r1
 8013ca2:	f1b9 0f00 	cmp.w	r9, #0
 8013ca6:	d124      	bne.n	8013cf2 <pow+0x232>
 8013ca8:	4b39      	ldr	r3, [pc, #228]	; (8013d90 <pow+0x2d0>)
 8013caa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013cae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013cb2:	4630      	mov	r0, r6
 8013cb4:	4652      	mov	r2, sl
 8013cb6:	465b      	mov	r3, fp
 8013cb8:	4639      	mov	r1, r7
 8013cba:	f7ec fec7 	bl	8000a4c <__aeabi_dcmplt>
 8013cbe:	2800      	cmp	r0, #0
 8013cc0:	d056      	beq.n	8013d70 <pow+0x2b0>
 8013cc2:	ec45 4b10 	vmov	d0, r4, r5
 8013cc6:	f000 fe47 	bl	8014958 <rint>
 8013cca:	4622      	mov	r2, r4
 8013ccc:	462b      	mov	r3, r5
 8013cce:	ec51 0b10 	vmov	r0, r1, d0
 8013cd2:	f7ec feb1 	bl	8000a38 <__aeabi_dcmpeq>
 8013cd6:	b920      	cbnz	r0, 8013ce2 <pow+0x222>
 8013cd8:	4b2e      	ldr	r3, [pc, #184]	; (8013d94 <pow+0x2d4>)
 8013cda:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013cde:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013ce2:	f998 3000 	ldrsb.w	r3, [r8]
 8013ce6:	2b02      	cmp	r3, #2
 8013ce8:	d142      	bne.n	8013d70 <pow+0x2b0>
 8013cea:	f7fe f8d9 	bl	8011ea0 <__errno>
 8013cee:	2322      	movs	r3, #34	; 0x22
 8013cf0:	e78d      	b.n	8013c0e <pow+0x14e>
 8013cf2:	4b29      	ldr	r3, [pc, #164]	; (8013d98 <pow+0x2d8>)
 8013cf4:	2200      	movs	r2, #0
 8013cf6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013cfa:	4630      	mov	r0, r6
 8013cfc:	4652      	mov	r2, sl
 8013cfe:	465b      	mov	r3, fp
 8013d00:	4639      	mov	r1, r7
 8013d02:	f7ec fea3 	bl	8000a4c <__aeabi_dcmplt>
 8013d06:	2800      	cmp	r0, #0
 8013d08:	d0eb      	beq.n	8013ce2 <pow+0x222>
 8013d0a:	ec45 4b10 	vmov	d0, r4, r5
 8013d0e:	f000 fe23 	bl	8014958 <rint>
 8013d12:	4622      	mov	r2, r4
 8013d14:	462b      	mov	r3, r5
 8013d16:	ec51 0b10 	vmov	r0, r1, d0
 8013d1a:	f7ec fe8d 	bl	8000a38 <__aeabi_dcmpeq>
 8013d1e:	2800      	cmp	r0, #0
 8013d20:	d1df      	bne.n	8013ce2 <pow+0x222>
 8013d22:	2200      	movs	r2, #0
 8013d24:	4b18      	ldr	r3, [pc, #96]	; (8013d88 <pow+0x2c8>)
 8013d26:	e7da      	b.n	8013cde <pow+0x21e>
 8013d28:	2200      	movs	r2, #0
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	ec51 0b18 	vmov	r0, r1, d8
 8013d30:	f7ec fe82 	bl	8000a38 <__aeabi_dcmpeq>
 8013d34:	2800      	cmp	r0, #0
 8013d36:	f43f af3a 	beq.w	8013bae <pow+0xee>
 8013d3a:	ec47 6b10 	vmov	d0, r6, r7
 8013d3e:	f000 fdf6 	bl	801492e <finite>
 8013d42:	2800      	cmp	r0, #0
 8013d44:	f43f af33 	beq.w	8013bae <pow+0xee>
 8013d48:	ec45 4b10 	vmov	d0, r4, r5
 8013d4c:	f000 fdef 	bl	801492e <finite>
 8013d50:	2800      	cmp	r0, #0
 8013d52:	f43f af2c 	beq.w	8013bae <pow+0xee>
 8013d56:	2304      	movs	r3, #4
 8013d58:	9302      	str	r3, [sp, #8]
 8013d5a:	4b09      	ldr	r3, [pc, #36]	; (8013d80 <pow+0x2c0>)
 8013d5c:	9303      	str	r3, [sp, #12]
 8013d5e:	2300      	movs	r3, #0
 8013d60:	930a      	str	r3, [sp, #40]	; 0x28
 8013d62:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013d66:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013d6a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8013d6e:	e7b8      	b.n	8013ce2 <pow+0x222>
 8013d70:	a802      	add	r0, sp, #8
 8013d72:	f000 fde4 	bl	801493e <matherr>
 8013d76:	2800      	cmp	r0, #0
 8013d78:	f47f af11 	bne.w	8013b9e <pow+0xde>
 8013d7c:	e7b5      	b.n	8013cea <pow+0x22a>
 8013d7e:	bf00      	nop
 8013d80:	08015777 	.word	0x08015777
 8013d84:	3ff00000 	.word	0x3ff00000
 8013d88:	fff00000 	.word	0xfff00000
 8013d8c:	3fe00000 	.word	0x3fe00000
 8013d90:	47efffff 	.word	0x47efffff
 8013d94:	c7efffff 	.word	0xc7efffff
 8013d98:	7ff00000 	.word	0x7ff00000
 8013d9c:	200001e8 	.word	0x200001e8

08013da0 <__ieee754_pow>:
 8013da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013da4:	b091      	sub	sp, #68	; 0x44
 8013da6:	ed8d 1b00 	vstr	d1, [sp]
 8013daa:	e9dd 2900 	ldrd	r2, r9, [sp]
 8013dae:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8013db2:	ea58 0302 	orrs.w	r3, r8, r2
 8013db6:	ec57 6b10 	vmov	r6, r7, d0
 8013dba:	f000 84be 	beq.w	801473a <__ieee754_pow+0x99a>
 8013dbe:	4b7a      	ldr	r3, [pc, #488]	; (8013fa8 <__ieee754_pow+0x208>)
 8013dc0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8013dc4:	429c      	cmp	r4, r3
 8013dc6:	463d      	mov	r5, r7
 8013dc8:	ee10 aa10 	vmov	sl, s0
 8013dcc:	dc09      	bgt.n	8013de2 <__ieee754_pow+0x42>
 8013dce:	d103      	bne.n	8013dd8 <__ieee754_pow+0x38>
 8013dd0:	b93e      	cbnz	r6, 8013de2 <__ieee754_pow+0x42>
 8013dd2:	45a0      	cmp	r8, r4
 8013dd4:	dc0d      	bgt.n	8013df2 <__ieee754_pow+0x52>
 8013dd6:	e001      	b.n	8013ddc <__ieee754_pow+0x3c>
 8013dd8:	4598      	cmp	r8, r3
 8013dda:	dc02      	bgt.n	8013de2 <__ieee754_pow+0x42>
 8013ddc:	4598      	cmp	r8, r3
 8013dde:	d10e      	bne.n	8013dfe <__ieee754_pow+0x5e>
 8013de0:	b16a      	cbz	r2, 8013dfe <__ieee754_pow+0x5e>
 8013de2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013de6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013dea:	ea54 030a 	orrs.w	r3, r4, sl
 8013dee:	f000 84a4 	beq.w	801473a <__ieee754_pow+0x99a>
 8013df2:	486e      	ldr	r0, [pc, #440]	; (8013fac <__ieee754_pow+0x20c>)
 8013df4:	b011      	add	sp, #68	; 0x44
 8013df6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dfa:	f000 bda5 	b.w	8014948 <nan>
 8013dfe:	2d00      	cmp	r5, #0
 8013e00:	da53      	bge.n	8013eaa <__ieee754_pow+0x10a>
 8013e02:	4b6b      	ldr	r3, [pc, #428]	; (8013fb0 <__ieee754_pow+0x210>)
 8013e04:	4598      	cmp	r8, r3
 8013e06:	dc4d      	bgt.n	8013ea4 <__ieee754_pow+0x104>
 8013e08:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8013e0c:	4598      	cmp	r8, r3
 8013e0e:	dd4c      	ble.n	8013eaa <__ieee754_pow+0x10a>
 8013e10:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013e14:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013e18:	2b14      	cmp	r3, #20
 8013e1a:	dd26      	ble.n	8013e6a <__ieee754_pow+0xca>
 8013e1c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8013e20:	fa22 f103 	lsr.w	r1, r2, r3
 8013e24:	fa01 f303 	lsl.w	r3, r1, r3
 8013e28:	4293      	cmp	r3, r2
 8013e2a:	d13e      	bne.n	8013eaa <__ieee754_pow+0x10a>
 8013e2c:	f001 0101 	and.w	r1, r1, #1
 8013e30:	f1c1 0b02 	rsb	fp, r1, #2
 8013e34:	2a00      	cmp	r2, #0
 8013e36:	d15b      	bne.n	8013ef0 <__ieee754_pow+0x150>
 8013e38:	4b5b      	ldr	r3, [pc, #364]	; (8013fa8 <__ieee754_pow+0x208>)
 8013e3a:	4598      	cmp	r8, r3
 8013e3c:	d124      	bne.n	8013e88 <__ieee754_pow+0xe8>
 8013e3e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8013e42:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8013e46:	ea53 030a 	orrs.w	r3, r3, sl
 8013e4a:	f000 8476 	beq.w	801473a <__ieee754_pow+0x99a>
 8013e4e:	4b59      	ldr	r3, [pc, #356]	; (8013fb4 <__ieee754_pow+0x214>)
 8013e50:	429c      	cmp	r4, r3
 8013e52:	dd2d      	ble.n	8013eb0 <__ieee754_pow+0x110>
 8013e54:	f1b9 0f00 	cmp.w	r9, #0
 8013e58:	f280 8473 	bge.w	8014742 <__ieee754_pow+0x9a2>
 8013e5c:	2000      	movs	r0, #0
 8013e5e:	2100      	movs	r1, #0
 8013e60:	ec41 0b10 	vmov	d0, r0, r1
 8013e64:	b011      	add	sp, #68	; 0x44
 8013e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e6a:	2a00      	cmp	r2, #0
 8013e6c:	d13e      	bne.n	8013eec <__ieee754_pow+0x14c>
 8013e6e:	f1c3 0314 	rsb	r3, r3, #20
 8013e72:	fa48 f103 	asr.w	r1, r8, r3
 8013e76:	fa01 f303 	lsl.w	r3, r1, r3
 8013e7a:	4543      	cmp	r3, r8
 8013e7c:	f040 8469 	bne.w	8014752 <__ieee754_pow+0x9b2>
 8013e80:	f001 0101 	and.w	r1, r1, #1
 8013e84:	f1c1 0b02 	rsb	fp, r1, #2
 8013e88:	4b4b      	ldr	r3, [pc, #300]	; (8013fb8 <__ieee754_pow+0x218>)
 8013e8a:	4598      	cmp	r8, r3
 8013e8c:	d118      	bne.n	8013ec0 <__ieee754_pow+0x120>
 8013e8e:	f1b9 0f00 	cmp.w	r9, #0
 8013e92:	f280 845a 	bge.w	801474a <__ieee754_pow+0x9aa>
 8013e96:	4948      	ldr	r1, [pc, #288]	; (8013fb8 <__ieee754_pow+0x218>)
 8013e98:	4632      	mov	r2, r6
 8013e9a:	463b      	mov	r3, r7
 8013e9c:	2000      	movs	r0, #0
 8013e9e:	f7ec fc8d 	bl	80007bc <__aeabi_ddiv>
 8013ea2:	e7dd      	b.n	8013e60 <__ieee754_pow+0xc0>
 8013ea4:	f04f 0b02 	mov.w	fp, #2
 8013ea8:	e7c4      	b.n	8013e34 <__ieee754_pow+0x94>
 8013eaa:	f04f 0b00 	mov.w	fp, #0
 8013eae:	e7c1      	b.n	8013e34 <__ieee754_pow+0x94>
 8013eb0:	f1b9 0f00 	cmp.w	r9, #0
 8013eb4:	dad2      	bge.n	8013e5c <__ieee754_pow+0xbc>
 8013eb6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8013eba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013ebe:	e7cf      	b.n	8013e60 <__ieee754_pow+0xc0>
 8013ec0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8013ec4:	d106      	bne.n	8013ed4 <__ieee754_pow+0x134>
 8013ec6:	4632      	mov	r2, r6
 8013ec8:	463b      	mov	r3, r7
 8013eca:	4610      	mov	r0, r2
 8013ecc:	4619      	mov	r1, r3
 8013ece:	f7ec fb4b 	bl	8000568 <__aeabi_dmul>
 8013ed2:	e7c5      	b.n	8013e60 <__ieee754_pow+0xc0>
 8013ed4:	4b39      	ldr	r3, [pc, #228]	; (8013fbc <__ieee754_pow+0x21c>)
 8013ed6:	4599      	cmp	r9, r3
 8013ed8:	d10a      	bne.n	8013ef0 <__ieee754_pow+0x150>
 8013eda:	2d00      	cmp	r5, #0
 8013edc:	db08      	blt.n	8013ef0 <__ieee754_pow+0x150>
 8013ede:	ec47 6b10 	vmov	d0, r6, r7
 8013ee2:	b011      	add	sp, #68	; 0x44
 8013ee4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ee8:	f000 bc68 	b.w	80147bc <__ieee754_sqrt>
 8013eec:	f04f 0b00 	mov.w	fp, #0
 8013ef0:	ec47 6b10 	vmov	d0, r6, r7
 8013ef4:	f000 fd12 	bl	801491c <fabs>
 8013ef8:	ec51 0b10 	vmov	r0, r1, d0
 8013efc:	f1ba 0f00 	cmp.w	sl, #0
 8013f00:	d127      	bne.n	8013f52 <__ieee754_pow+0x1b2>
 8013f02:	b124      	cbz	r4, 8013f0e <__ieee754_pow+0x16e>
 8013f04:	4b2c      	ldr	r3, [pc, #176]	; (8013fb8 <__ieee754_pow+0x218>)
 8013f06:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8013f0a:	429a      	cmp	r2, r3
 8013f0c:	d121      	bne.n	8013f52 <__ieee754_pow+0x1b2>
 8013f0e:	f1b9 0f00 	cmp.w	r9, #0
 8013f12:	da05      	bge.n	8013f20 <__ieee754_pow+0x180>
 8013f14:	4602      	mov	r2, r0
 8013f16:	460b      	mov	r3, r1
 8013f18:	2000      	movs	r0, #0
 8013f1a:	4927      	ldr	r1, [pc, #156]	; (8013fb8 <__ieee754_pow+0x218>)
 8013f1c:	f7ec fc4e 	bl	80007bc <__aeabi_ddiv>
 8013f20:	2d00      	cmp	r5, #0
 8013f22:	da9d      	bge.n	8013e60 <__ieee754_pow+0xc0>
 8013f24:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013f28:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013f2c:	ea54 030b 	orrs.w	r3, r4, fp
 8013f30:	d108      	bne.n	8013f44 <__ieee754_pow+0x1a4>
 8013f32:	4602      	mov	r2, r0
 8013f34:	460b      	mov	r3, r1
 8013f36:	4610      	mov	r0, r2
 8013f38:	4619      	mov	r1, r3
 8013f3a:	f7ec f95d 	bl	80001f8 <__aeabi_dsub>
 8013f3e:	4602      	mov	r2, r0
 8013f40:	460b      	mov	r3, r1
 8013f42:	e7ac      	b.n	8013e9e <__ieee754_pow+0xfe>
 8013f44:	f1bb 0f01 	cmp.w	fp, #1
 8013f48:	d18a      	bne.n	8013e60 <__ieee754_pow+0xc0>
 8013f4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013f4e:	4619      	mov	r1, r3
 8013f50:	e786      	b.n	8013e60 <__ieee754_pow+0xc0>
 8013f52:	0fed      	lsrs	r5, r5, #31
 8013f54:	1e6b      	subs	r3, r5, #1
 8013f56:	930d      	str	r3, [sp, #52]	; 0x34
 8013f58:	ea5b 0303 	orrs.w	r3, fp, r3
 8013f5c:	d102      	bne.n	8013f64 <__ieee754_pow+0x1c4>
 8013f5e:	4632      	mov	r2, r6
 8013f60:	463b      	mov	r3, r7
 8013f62:	e7e8      	b.n	8013f36 <__ieee754_pow+0x196>
 8013f64:	4b16      	ldr	r3, [pc, #88]	; (8013fc0 <__ieee754_pow+0x220>)
 8013f66:	4598      	cmp	r8, r3
 8013f68:	f340 80fe 	ble.w	8014168 <__ieee754_pow+0x3c8>
 8013f6c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8013f70:	4598      	cmp	r8, r3
 8013f72:	dd0a      	ble.n	8013f8a <__ieee754_pow+0x1ea>
 8013f74:	4b0f      	ldr	r3, [pc, #60]	; (8013fb4 <__ieee754_pow+0x214>)
 8013f76:	429c      	cmp	r4, r3
 8013f78:	dc0d      	bgt.n	8013f96 <__ieee754_pow+0x1f6>
 8013f7a:	f1b9 0f00 	cmp.w	r9, #0
 8013f7e:	f6bf af6d 	bge.w	8013e5c <__ieee754_pow+0xbc>
 8013f82:	a307      	add	r3, pc, #28	; (adr r3, 8013fa0 <__ieee754_pow+0x200>)
 8013f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f88:	e79f      	b.n	8013eca <__ieee754_pow+0x12a>
 8013f8a:	4b0e      	ldr	r3, [pc, #56]	; (8013fc4 <__ieee754_pow+0x224>)
 8013f8c:	429c      	cmp	r4, r3
 8013f8e:	ddf4      	ble.n	8013f7a <__ieee754_pow+0x1da>
 8013f90:	4b09      	ldr	r3, [pc, #36]	; (8013fb8 <__ieee754_pow+0x218>)
 8013f92:	429c      	cmp	r4, r3
 8013f94:	dd18      	ble.n	8013fc8 <__ieee754_pow+0x228>
 8013f96:	f1b9 0f00 	cmp.w	r9, #0
 8013f9a:	dcf2      	bgt.n	8013f82 <__ieee754_pow+0x1e2>
 8013f9c:	e75e      	b.n	8013e5c <__ieee754_pow+0xbc>
 8013f9e:	bf00      	nop
 8013fa0:	8800759c 	.word	0x8800759c
 8013fa4:	7e37e43c 	.word	0x7e37e43c
 8013fa8:	7ff00000 	.word	0x7ff00000
 8013fac:	08015675 	.word	0x08015675
 8013fb0:	433fffff 	.word	0x433fffff
 8013fb4:	3fefffff 	.word	0x3fefffff
 8013fb8:	3ff00000 	.word	0x3ff00000
 8013fbc:	3fe00000 	.word	0x3fe00000
 8013fc0:	41e00000 	.word	0x41e00000
 8013fc4:	3feffffe 	.word	0x3feffffe
 8013fc8:	2200      	movs	r2, #0
 8013fca:	4b63      	ldr	r3, [pc, #396]	; (8014158 <__ieee754_pow+0x3b8>)
 8013fcc:	f7ec f914 	bl	80001f8 <__aeabi_dsub>
 8013fd0:	a355      	add	r3, pc, #340	; (adr r3, 8014128 <__ieee754_pow+0x388>)
 8013fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fd6:	4604      	mov	r4, r0
 8013fd8:	460d      	mov	r5, r1
 8013fda:	f7ec fac5 	bl	8000568 <__aeabi_dmul>
 8013fde:	a354      	add	r3, pc, #336	; (adr r3, 8014130 <__ieee754_pow+0x390>)
 8013fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fe4:	4606      	mov	r6, r0
 8013fe6:	460f      	mov	r7, r1
 8013fe8:	4620      	mov	r0, r4
 8013fea:	4629      	mov	r1, r5
 8013fec:	f7ec fabc 	bl	8000568 <__aeabi_dmul>
 8013ff0:	2200      	movs	r2, #0
 8013ff2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013ff6:	4b59      	ldr	r3, [pc, #356]	; (801415c <__ieee754_pow+0x3bc>)
 8013ff8:	4620      	mov	r0, r4
 8013ffa:	4629      	mov	r1, r5
 8013ffc:	f7ec fab4 	bl	8000568 <__aeabi_dmul>
 8014000:	4602      	mov	r2, r0
 8014002:	460b      	mov	r3, r1
 8014004:	a14c      	add	r1, pc, #304	; (adr r1, 8014138 <__ieee754_pow+0x398>)
 8014006:	e9d1 0100 	ldrd	r0, r1, [r1]
 801400a:	f7ec f8f5 	bl	80001f8 <__aeabi_dsub>
 801400e:	4622      	mov	r2, r4
 8014010:	462b      	mov	r3, r5
 8014012:	f7ec faa9 	bl	8000568 <__aeabi_dmul>
 8014016:	4602      	mov	r2, r0
 8014018:	460b      	mov	r3, r1
 801401a:	2000      	movs	r0, #0
 801401c:	4950      	ldr	r1, [pc, #320]	; (8014160 <__ieee754_pow+0x3c0>)
 801401e:	f7ec f8eb 	bl	80001f8 <__aeabi_dsub>
 8014022:	4622      	mov	r2, r4
 8014024:	462b      	mov	r3, r5
 8014026:	4680      	mov	r8, r0
 8014028:	4689      	mov	r9, r1
 801402a:	4620      	mov	r0, r4
 801402c:	4629      	mov	r1, r5
 801402e:	f7ec fa9b 	bl	8000568 <__aeabi_dmul>
 8014032:	4602      	mov	r2, r0
 8014034:	460b      	mov	r3, r1
 8014036:	4640      	mov	r0, r8
 8014038:	4649      	mov	r1, r9
 801403a:	f7ec fa95 	bl	8000568 <__aeabi_dmul>
 801403e:	a340      	add	r3, pc, #256	; (adr r3, 8014140 <__ieee754_pow+0x3a0>)
 8014040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014044:	f7ec fa90 	bl	8000568 <__aeabi_dmul>
 8014048:	4602      	mov	r2, r0
 801404a:	460b      	mov	r3, r1
 801404c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014050:	f7ec f8d2 	bl	80001f8 <__aeabi_dsub>
 8014054:	4602      	mov	r2, r0
 8014056:	460b      	mov	r3, r1
 8014058:	4604      	mov	r4, r0
 801405a:	460d      	mov	r5, r1
 801405c:	4630      	mov	r0, r6
 801405e:	4639      	mov	r1, r7
 8014060:	f7ec f8cc 	bl	80001fc <__adddf3>
 8014064:	2000      	movs	r0, #0
 8014066:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801406a:	4632      	mov	r2, r6
 801406c:	463b      	mov	r3, r7
 801406e:	f7ec f8c3 	bl	80001f8 <__aeabi_dsub>
 8014072:	4602      	mov	r2, r0
 8014074:	460b      	mov	r3, r1
 8014076:	4620      	mov	r0, r4
 8014078:	4629      	mov	r1, r5
 801407a:	f7ec f8bd 	bl	80001f8 <__aeabi_dsub>
 801407e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014080:	f10b 33ff 	add.w	r3, fp, #4294967295
 8014084:	4313      	orrs	r3, r2
 8014086:	4606      	mov	r6, r0
 8014088:	460f      	mov	r7, r1
 801408a:	f040 81eb 	bne.w	8014464 <__ieee754_pow+0x6c4>
 801408e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014148 <__ieee754_pow+0x3a8>
 8014092:	e9dd 4500 	ldrd	r4, r5, [sp]
 8014096:	2400      	movs	r4, #0
 8014098:	4622      	mov	r2, r4
 801409a:	462b      	mov	r3, r5
 801409c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80140a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80140a4:	f7ec f8a8 	bl	80001f8 <__aeabi_dsub>
 80140a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80140ac:	f7ec fa5c 	bl	8000568 <__aeabi_dmul>
 80140b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80140b4:	4680      	mov	r8, r0
 80140b6:	4689      	mov	r9, r1
 80140b8:	4630      	mov	r0, r6
 80140ba:	4639      	mov	r1, r7
 80140bc:	f7ec fa54 	bl	8000568 <__aeabi_dmul>
 80140c0:	4602      	mov	r2, r0
 80140c2:	460b      	mov	r3, r1
 80140c4:	4640      	mov	r0, r8
 80140c6:	4649      	mov	r1, r9
 80140c8:	f7ec f898 	bl	80001fc <__adddf3>
 80140cc:	4622      	mov	r2, r4
 80140ce:	462b      	mov	r3, r5
 80140d0:	4680      	mov	r8, r0
 80140d2:	4689      	mov	r9, r1
 80140d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80140d8:	f7ec fa46 	bl	8000568 <__aeabi_dmul>
 80140dc:	460b      	mov	r3, r1
 80140de:	4604      	mov	r4, r0
 80140e0:	460d      	mov	r5, r1
 80140e2:	4602      	mov	r2, r0
 80140e4:	4649      	mov	r1, r9
 80140e6:	4640      	mov	r0, r8
 80140e8:	e9cd 4500 	strd	r4, r5, [sp]
 80140ec:	f7ec f886 	bl	80001fc <__adddf3>
 80140f0:	4b1c      	ldr	r3, [pc, #112]	; (8014164 <__ieee754_pow+0x3c4>)
 80140f2:	4299      	cmp	r1, r3
 80140f4:	4606      	mov	r6, r0
 80140f6:	460f      	mov	r7, r1
 80140f8:	468b      	mov	fp, r1
 80140fa:	f340 82f7 	ble.w	80146ec <__ieee754_pow+0x94c>
 80140fe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014102:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014106:	4303      	orrs	r3, r0
 8014108:	f000 81ea 	beq.w	80144e0 <__ieee754_pow+0x740>
 801410c:	a310      	add	r3, pc, #64	; (adr r3, 8014150 <__ieee754_pow+0x3b0>)
 801410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014116:	f7ec fa27 	bl	8000568 <__aeabi_dmul>
 801411a:	a30d      	add	r3, pc, #52	; (adr r3, 8014150 <__ieee754_pow+0x3b0>)
 801411c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014120:	e6d5      	b.n	8013ece <__ieee754_pow+0x12e>
 8014122:	bf00      	nop
 8014124:	f3af 8000 	nop.w
 8014128:	60000000 	.word	0x60000000
 801412c:	3ff71547 	.word	0x3ff71547
 8014130:	f85ddf44 	.word	0xf85ddf44
 8014134:	3e54ae0b 	.word	0x3e54ae0b
 8014138:	55555555 	.word	0x55555555
 801413c:	3fd55555 	.word	0x3fd55555
 8014140:	652b82fe 	.word	0x652b82fe
 8014144:	3ff71547 	.word	0x3ff71547
 8014148:	00000000 	.word	0x00000000
 801414c:	bff00000 	.word	0xbff00000
 8014150:	8800759c 	.word	0x8800759c
 8014154:	7e37e43c 	.word	0x7e37e43c
 8014158:	3ff00000 	.word	0x3ff00000
 801415c:	3fd00000 	.word	0x3fd00000
 8014160:	3fe00000 	.word	0x3fe00000
 8014164:	408fffff 	.word	0x408fffff
 8014168:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801416c:	f04f 0200 	mov.w	r2, #0
 8014170:	da05      	bge.n	801417e <__ieee754_pow+0x3de>
 8014172:	4bd3      	ldr	r3, [pc, #844]	; (80144c0 <__ieee754_pow+0x720>)
 8014174:	f7ec f9f8 	bl	8000568 <__aeabi_dmul>
 8014178:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801417c:	460c      	mov	r4, r1
 801417e:	1523      	asrs	r3, r4, #20
 8014180:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014184:	4413      	add	r3, r2
 8014186:	9309      	str	r3, [sp, #36]	; 0x24
 8014188:	4bce      	ldr	r3, [pc, #824]	; (80144c4 <__ieee754_pow+0x724>)
 801418a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801418e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014192:	429c      	cmp	r4, r3
 8014194:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014198:	dd08      	ble.n	80141ac <__ieee754_pow+0x40c>
 801419a:	4bcb      	ldr	r3, [pc, #812]	; (80144c8 <__ieee754_pow+0x728>)
 801419c:	429c      	cmp	r4, r3
 801419e:	f340 815e 	ble.w	801445e <__ieee754_pow+0x6be>
 80141a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80141a4:	3301      	adds	r3, #1
 80141a6:	9309      	str	r3, [sp, #36]	; 0x24
 80141a8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80141ac:	f04f 0a00 	mov.w	sl, #0
 80141b0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80141b4:	930c      	str	r3, [sp, #48]	; 0x30
 80141b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80141b8:	4bc4      	ldr	r3, [pc, #784]	; (80144cc <__ieee754_pow+0x72c>)
 80141ba:	4413      	add	r3, r2
 80141bc:	ed93 7b00 	vldr	d7, [r3]
 80141c0:	4629      	mov	r1, r5
 80141c2:	ec53 2b17 	vmov	r2, r3, d7
 80141c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80141ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80141ce:	f7ec f813 	bl	80001f8 <__aeabi_dsub>
 80141d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80141d6:	4606      	mov	r6, r0
 80141d8:	460f      	mov	r7, r1
 80141da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80141de:	f7ec f80d 	bl	80001fc <__adddf3>
 80141e2:	4602      	mov	r2, r0
 80141e4:	460b      	mov	r3, r1
 80141e6:	2000      	movs	r0, #0
 80141e8:	49b9      	ldr	r1, [pc, #740]	; (80144d0 <__ieee754_pow+0x730>)
 80141ea:	f7ec fae7 	bl	80007bc <__aeabi_ddiv>
 80141ee:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80141f2:	4602      	mov	r2, r0
 80141f4:	460b      	mov	r3, r1
 80141f6:	4630      	mov	r0, r6
 80141f8:	4639      	mov	r1, r7
 80141fa:	f7ec f9b5 	bl	8000568 <__aeabi_dmul>
 80141fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014202:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8014206:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801420a:	2300      	movs	r3, #0
 801420c:	9302      	str	r3, [sp, #8]
 801420e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014212:	106d      	asrs	r5, r5, #1
 8014214:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014218:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801421c:	2200      	movs	r2, #0
 801421e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8014222:	4640      	mov	r0, r8
 8014224:	4649      	mov	r1, r9
 8014226:	4614      	mov	r4, r2
 8014228:	461d      	mov	r5, r3
 801422a:	f7ec f99d 	bl	8000568 <__aeabi_dmul>
 801422e:	4602      	mov	r2, r0
 8014230:	460b      	mov	r3, r1
 8014232:	4630      	mov	r0, r6
 8014234:	4639      	mov	r1, r7
 8014236:	f7eb ffdf 	bl	80001f8 <__aeabi_dsub>
 801423a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801423e:	4606      	mov	r6, r0
 8014240:	460f      	mov	r7, r1
 8014242:	4620      	mov	r0, r4
 8014244:	4629      	mov	r1, r5
 8014246:	f7eb ffd7 	bl	80001f8 <__aeabi_dsub>
 801424a:	4602      	mov	r2, r0
 801424c:	460b      	mov	r3, r1
 801424e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014252:	f7eb ffd1 	bl	80001f8 <__aeabi_dsub>
 8014256:	4642      	mov	r2, r8
 8014258:	464b      	mov	r3, r9
 801425a:	f7ec f985 	bl	8000568 <__aeabi_dmul>
 801425e:	4602      	mov	r2, r0
 8014260:	460b      	mov	r3, r1
 8014262:	4630      	mov	r0, r6
 8014264:	4639      	mov	r1, r7
 8014266:	f7eb ffc7 	bl	80001f8 <__aeabi_dsub>
 801426a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801426e:	f7ec f97b 	bl	8000568 <__aeabi_dmul>
 8014272:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014276:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801427a:	4610      	mov	r0, r2
 801427c:	4619      	mov	r1, r3
 801427e:	f7ec f973 	bl	8000568 <__aeabi_dmul>
 8014282:	a37b      	add	r3, pc, #492	; (adr r3, 8014470 <__ieee754_pow+0x6d0>)
 8014284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014288:	4604      	mov	r4, r0
 801428a:	460d      	mov	r5, r1
 801428c:	f7ec f96c 	bl	8000568 <__aeabi_dmul>
 8014290:	a379      	add	r3, pc, #484	; (adr r3, 8014478 <__ieee754_pow+0x6d8>)
 8014292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014296:	f7eb ffb1 	bl	80001fc <__adddf3>
 801429a:	4622      	mov	r2, r4
 801429c:	462b      	mov	r3, r5
 801429e:	f7ec f963 	bl	8000568 <__aeabi_dmul>
 80142a2:	a377      	add	r3, pc, #476	; (adr r3, 8014480 <__ieee754_pow+0x6e0>)
 80142a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142a8:	f7eb ffa8 	bl	80001fc <__adddf3>
 80142ac:	4622      	mov	r2, r4
 80142ae:	462b      	mov	r3, r5
 80142b0:	f7ec f95a 	bl	8000568 <__aeabi_dmul>
 80142b4:	a374      	add	r3, pc, #464	; (adr r3, 8014488 <__ieee754_pow+0x6e8>)
 80142b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142ba:	f7eb ff9f 	bl	80001fc <__adddf3>
 80142be:	4622      	mov	r2, r4
 80142c0:	462b      	mov	r3, r5
 80142c2:	f7ec f951 	bl	8000568 <__aeabi_dmul>
 80142c6:	a372      	add	r3, pc, #456	; (adr r3, 8014490 <__ieee754_pow+0x6f0>)
 80142c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142cc:	f7eb ff96 	bl	80001fc <__adddf3>
 80142d0:	4622      	mov	r2, r4
 80142d2:	462b      	mov	r3, r5
 80142d4:	f7ec f948 	bl	8000568 <__aeabi_dmul>
 80142d8:	a36f      	add	r3, pc, #444	; (adr r3, 8014498 <__ieee754_pow+0x6f8>)
 80142da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142de:	f7eb ff8d 	bl	80001fc <__adddf3>
 80142e2:	4622      	mov	r2, r4
 80142e4:	4606      	mov	r6, r0
 80142e6:	460f      	mov	r7, r1
 80142e8:	462b      	mov	r3, r5
 80142ea:	4620      	mov	r0, r4
 80142ec:	4629      	mov	r1, r5
 80142ee:	f7ec f93b 	bl	8000568 <__aeabi_dmul>
 80142f2:	4602      	mov	r2, r0
 80142f4:	460b      	mov	r3, r1
 80142f6:	4630      	mov	r0, r6
 80142f8:	4639      	mov	r1, r7
 80142fa:	f7ec f935 	bl	8000568 <__aeabi_dmul>
 80142fe:	4642      	mov	r2, r8
 8014300:	4604      	mov	r4, r0
 8014302:	460d      	mov	r5, r1
 8014304:	464b      	mov	r3, r9
 8014306:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801430a:	f7eb ff77 	bl	80001fc <__adddf3>
 801430e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014312:	f7ec f929 	bl	8000568 <__aeabi_dmul>
 8014316:	4622      	mov	r2, r4
 8014318:	462b      	mov	r3, r5
 801431a:	f7eb ff6f 	bl	80001fc <__adddf3>
 801431e:	4642      	mov	r2, r8
 8014320:	4606      	mov	r6, r0
 8014322:	460f      	mov	r7, r1
 8014324:	464b      	mov	r3, r9
 8014326:	4640      	mov	r0, r8
 8014328:	4649      	mov	r1, r9
 801432a:	f7ec f91d 	bl	8000568 <__aeabi_dmul>
 801432e:	2200      	movs	r2, #0
 8014330:	4b68      	ldr	r3, [pc, #416]	; (80144d4 <__ieee754_pow+0x734>)
 8014332:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014336:	f7eb ff61 	bl	80001fc <__adddf3>
 801433a:	4632      	mov	r2, r6
 801433c:	463b      	mov	r3, r7
 801433e:	f7eb ff5d 	bl	80001fc <__adddf3>
 8014342:	9802      	ldr	r0, [sp, #8]
 8014344:	460d      	mov	r5, r1
 8014346:	4604      	mov	r4, r0
 8014348:	4602      	mov	r2, r0
 801434a:	460b      	mov	r3, r1
 801434c:	4640      	mov	r0, r8
 801434e:	4649      	mov	r1, r9
 8014350:	f7ec f90a 	bl	8000568 <__aeabi_dmul>
 8014354:	2200      	movs	r2, #0
 8014356:	4680      	mov	r8, r0
 8014358:	4689      	mov	r9, r1
 801435a:	4b5e      	ldr	r3, [pc, #376]	; (80144d4 <__ieee754_pow+0x734>)
 801435c:	4620      	mov	r0, r4
 801435e:	4629      	mov	r1, r5
 8014360:	f7eb ff4a 	bl	80001f8 <__aeabi_dsub>
 8014364:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014368:	f7eb ff46 	bl	80001f8 <__aeabi_dsub>
 801436c:	4602      	mov	r2, r0
 801436e:	460b      	mov	r3, r1
 8014370:	4630      	mov	r0, r6
 8014372:	4639      	mov	r1, r7
 8014374:	f7eb ff40 	bl	80001f8 <__aeabi_dsub>
 8014378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801437c:	f7ec f8f4 	bl	8000568 <__aeabi_dmul>
 8014380:	4622      	mov	r2, r4
 8014382:	4606      	mov	r6, r0
 8014384:	460f      	mov	r7, r1
 8014386:	462b      	mov	r3, r5
 8014388:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801438c:	f7ec f8ec 	bl	8000568 <__aeabi_dmul>
 8014390:	4602      	mov	r2, r0
 8014392:	460b      	mov	r3, r1
 8014394:	4630      	mov	r0, r6
 8014396:	4639      	mov	r1, r7
 8014398:	f7eb ff30 	bl	80001fc <__adddf3>
 801439c:	4606      	mov	r6, r0
 801439e:	460f      	mov	r7, r1
 80143a0:	4602      	mov	r2, r0
 80143a2:	460b      	mov	r3, r1
 80143a4:	4640      	mov	r0, r8
 80143a6:	4649      	mov	r1, r9
 80143a8:	f7eb ff28 	bl	80001fc <__adddf3>
 80143ac:	9802      	ldr	r0, [sp, #8]
 80143ae:	a33c      	add	r3, pc, #240	; (adr r3, 80144a0 <__ieee754_pow+0x700>)
 80143b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143b4:	4604      	mov	r4, r0
 80143b6:	460d      	mov	r5, r1
 80143b8:	f7ec f8d6 	bl	8000568 <__aeabi_dmul>
 80143bc:	4642      	mov	r2, r8
 80143be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80143c2:	464b      	mov	r3, r9
 80143c4:	4620      	mov	r0, r4
 80143c6:	4629      	mov	r1, r5
 80143c8:	f7eb ff16 	bl	80001f8 <__aeabi_dsub>
 80143cc:	4602      	mov	r2, r0
 80143ce:	460b      	mov	r3, r1
 80143d0:	4630      	mov	r0, r6
 80143d2:	4639      	mov	r1, r7
 80143d4:	f7eb ff10 	bl	80001f8 <__aeabi_dsub>
 80143d8:	a333      	add	r3, pc, #204	; (adr r3, 80144a8 <__ieee754_pow+0x708>)
 80143da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143de:	f7ec f8c3 	bl	8000568 <__aeabi_dmul>
 80143e2:	a333      	add	r3, pc, #204	; (adr r3, 80144b0 <__ieee754_pow+0x710>)
 80143e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143e8:	4606      	mov	r6, r0
 80143ea:	460f      	mov	r7, r1
 80143ec:	4620      	mov	r0, r4
 80143ee:	4629      	mov	r1, r5
 80143f0:	f7ec f8ba 	bl	8000568 <__aeabi_dmul>
 80143f4:	4602      	mov	r2, r0
 80143f6:	460b      	mov	r3, r1
 80143f8:	4630      	mov	r0, r6
 80143fa:	4639      	mov	r1, r7
 80143fc:	f7eb fefe 	bl	80001fc <__adddf3>
 8014400:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014402:	4b35      	ldr	r3, [pc, #212]	; (80144d8 <__ieee754_pow+0x738>)
 8014404:	4413      	add	r3, r2
 8014406:	e9d3 2300 	ldrd	r2, r3, [r3]
 801440a:	f7eb fef7 	bl	80001fc <__adddf3>
 801440e:	4604      	mov	r4, r0
 8014410:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014412:	460d      	mov	r5, r1
 8014414:	f7ec f83e 	bl	8000494 <__aeabi_i2d>
 8014418:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801441a:	4b30      	ldr	r3, [pc, #192]	; (80144dc <__ieee754_pow+0x73c>)
 801441c:	4413      	add	r3, r2
 801441e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014422:	4606      	mov	r6, r0
 8014424:	460f      	mov	r7, r1
 8014426:	4622      	mov	r2, r4
 8014428:	462b      	mov	r3, r5
 801442a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801442e:	f7eb fee5 	bl	80001fc <__adddf3>
 8014432:	4642      	mov	r2, r8
 8014434:	464b      	mov	r3, r9
 8014436:	f7eb fee1 	bl	80001fc <__adddf3>
 801443a:	4632      	mov	r2, r6
 801443c:	463b      	mov	r3, r7
 801443e:	f7eb fedd 	bl	80001fc <__adddf3>
 8014442:	9802      	ldr	r0, [sp, #8]
 8014444:	4632      	mov	r2, r6
 8014446:	463b      	mov	r3, r7
 8014448:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801444c:	f7eb fed4 	bl	80001f8 <__aeabi_dsub>
 8014450:	4642      	mov	r2, r8
 8014452:	464b      	mov	r3, r9
 8014454:	f7eb fed0 	bl	80001f8 <__aeabi_dsub>
 8014458:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801445c:	e607      	b.n	801406e <__ieee754_pow+0x2ce>
 801445e:	f04f 0a01 	mov.w	sl, #1
 8014462:	e6a5      	b.n	80141b0 <__ieee754_pow+0x410>
 8014464:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80144b8 <__ieee754_pow+0x718>
 8014468:	e613      	b.n	8014092 <__ieee754_pow+0x2f2>
 801446a:	bf00      	nop
 801446c:	f3af 8000 	nop.w
 8014470:	4a454eef 	.word	0x4a454eef
 8014474:	3fca7e28 	.word	0x3fca7e28
 8014478:	93c9db65 	.word	0x93c9db65
 801447c:	3fcd864a 	.word	0x3fcd864a
 8014480:	a91d4101 	.word	0xa91d4101
 8014484:	3fd17460 	.word	0x3fd17460
 8014488:	518f264d 	.word	0x518f264d
 801448c:	3fd55555 	.word	0x3fd55555
 8014490:	db6fabff 	.word	0xdb6fabff
 8014494:	3fdb6db6 	.word	0x3fdb6db6
 8014498:	33333303 	.word	0x33333303
 801449c:	3fe33333 	.word	0x3fe33333
 80144a0:	e0000000 	.word	0xe0000000
 80144a4:	3feec709 	.word	0x3feec709
 80144a8:	dc3a03fd 	.word	0xdc3a03fd
 80144ac:	3feec709 	.word	0x3feec709
 80144b0:	145b01f5 	.word	0x145b01f5
 80144b4:	be3e2fe0 	.word	0xbe3e2fe0
 80144b8:	00000000 	.word	0x00000000
 80144bc:	3ff00000 	.word	0x3ff00000
 80144c0:	43400000 	.word	0x43400000
 80144c4:	0003988e 	.word	0x0003988e
 80144c8:	000bb679 	.word	0x000bb679
 80144cc:	08015780 	.word	0x08015780
 80144d0:	3ff00000 	.word	0x3ff00000
 80144d4:	40080000 	.word	0x40080000
 80144d8:	080157a0 	.word	0x080157a0
 80144dc:	08015790 	.word	0x08015790
 80144e0:	a3b4      	add	r3, pc, #720	; (adr r3, 80147b4 <__ieee754_pow+0xa14>)
 80144e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144e6:	4640      	mov	r0, r8
 80144e8:	4649      	mov	r1, r9
 80144ea:	f7eb fe87 	bl	80001fc <__adddf3>
 80144ee:	4622      	mov	r2, r4
 80144f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80144f4:	462b      	mov	r3, r5
 80144f6:	4630      	mov	r0, r6
 80144f8:	4639      	mov	r1, r7
 80144fa:	f7eb fe7d 	bl	80001f8 <__aeabi_dsub>
 80144fe:	4602      	mov	r2, r0
 8014500:	460b      	mov	r3, r1
 8014502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014506:	f7ec fabf 	bl	8000a88 <__aeabi_dcmpgt>
 801450a:	2800      	cmp	r0, #0
 801450c:	f47f adfe 	bne.w	801410c <__ieee754_pow+0x36c>
 8014510:	4aa3      	ldr	r2, [pc, #652]	; (80147a0 <__ieee754_pow+0xa00>)
 8014512:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014516:	4293      	cmp	r3, r2
 8014518:	f340 810a 	ble.w	8014730 <__ieee754_pow+0x990>
 801451c:	151b      	asrs	r3, r3, #20
 801451e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8014522:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8014526:	fa4a f303 	asr.w	r3, sl, r3
 801452a:	445b      	add	r3, fp
 801452c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014530:	4e9c      	ldr	r6, [pc, #624]	; (80147a4 <__ieee754_pow+0xa04>)
 8014532:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8014536:	4116      	asrs	r6, r2
 8014538:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801453c:	2000      	movs	r0, #0
 801453e:	ea23 0106 	bic.w	r1, r3, r6
 8014542:	f1c2 0214 	rsb	r2, r2, #20
 8014546:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801454a:	fa4a fa02 	asr.w	sl, sl, r2
 801454e:	f1bb 0f00 	cmp.w	fp, #0
 8014552:	4602      	mov	r2, r0
 8014554:	460b      	mov	r3, r1
 8014556:	4620      	mov	r0, r4
 8014558:	4629      	mov	r1, r5
 801455a:	bfb8      	it	lt
 801455c:	f1ca 0a00 	rsblt	sl, sl, #0
 8014560:	f7eb fe4a 	bl	80001f8 <__aeabi_dsub>
 8014564:	e9cd 0100 	strd	r0, r1, [sp]
 8014568:	4642      	mov	r2, r8
 801456a:	464b      	mov	r3, r9
 801456c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014570:	f7eb fe44 	bl	80001fc <__adddf3>
 8014574:	2000      	movs	r0, #0
 8014576:	a378      	add	r3, pc, #480	; (adr r3, 8014758 <__ieee754_pow+0x9b8>)
 8014578:	e9d3 2300 	ldrd	r2, r3, [r3]
 801457c:	4604      	mov	r4, r0
 801457e:	460d      	mov	r5, r1
 8014580:	f7eb fff2 	bl	8000568 <__aeabi_dmul>
 8014584:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014588:	4606      	mov	r6, r0
 801458a:	460f      	mov	r7, r1
 801458c:	4620      	mov	r0, r4
 801458e:	4629      	mov	r1, r5
 8014590:	f7eb fe32 	bl	80001f8 <__aeabi_dsub>
 8014594:	4602      	mov	r2, r0
 8014596:	460b      	mov	r3, r1
 8014598:	4640      	mov	r0, r8
 801459a:	4649      	mov	r1, r9
 801459c:	f7eb fe2c 	bl	80001f8 <__aeabi_dsub>
 80145a0:	a36f      	add	r3, pc, #444	; (adr r3, 8014760 <__ieee754_pow+0x9c0>)
 80145a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145a6:	f7eb ffdf 	bl	8000568 <__aeabi_dmul>
 80145aa:	a36f      	add	r3, pc, #444	; (adr r3, 8014768 <__ieee754_pow+0x9c8>)
 80145ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145b0:	4680      	mov	r8, r0
 80145b2:	4689      	mov	r9, r1
 80145b4:	4620      	mov	r0, r4
 80145b6:	4629      	mov	r1, r5
 80145b8:	f7eb ffd6 	bl	8000568 <__aeabi_dmul>
 80145bc:	4602      	mov	r2, r0
 80145be:	460b      	mov	r3, r1
 80145c0:	4640      	mov	r0, r8
 80145c2:	4649      	mov	r1, r9
 80145c4:	f7eb fe1a 	bl	80001fc <__adddf3>
 80145c8:	4604      	mov	r4, r0
 80145ca:	460d      	mov	r5, r1
 80145cc:	4602      	mov	r2, r0
 80145ce:	460b      	mov	r3, r1
 80145d0:	4630      	mov	r0, r6
 80145d2:	4639      	mov	r1, r7
 80145d4:	f7eb fe12 	bl	80001fc <__adddf3>
 80145d8:	4632      	mov	r2, r6
 80145da:	463b      	mov	r3, r7
 80145dc:	4680      	mov	r8, r0
 80145de:	4689      	mov	r9, r1
 80145e0:	f7eb fe0a 	bl	80001f8 <__aeabi_dsub>
 80145e4:	4602      	mov	r2, r0
 80145e6:	460b      	mov	r3, r1
 80145e8:	4620      	mov	r0, r4
 80145ea:	4629      	mov	r1, r5
 80145ec:	f7eb fe04 	bl	80001f8 <__aeabi_dsub>
 80145f0:	4642      	mov	r2, r8
 80145f2:	4606      	mov	r6, r0
 80145f4:	460f      	mov	r7, r1
 80145f6:	464b      	mov	r3, r9
 80145f8:	4640      	mov	r0, r8
 80145fa:	4649      	mov	r1, r9
 80145fc:	f7eb ffb4 	bl	8000568 <__aeabi_dmul>
 8014600:	a35b      	add	r3, pc, #364	; (adr r3, 8014770 <__ieee754_pow+0x9d0>)
 8014602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014606:	4604      	mov	r4, r0
 8014608:	460d      	mov	r5, r1
 801460a:	f7eb ffad 	bl	8000568 <__aeabi_dmul>
 801460e:	a35a      	add	r3, pc, #360	; (adr r3, 8014778 <__ieee754_pow+0x9d8>)
 8014610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014614:	f7eb fdf0 	bl	80001f8 <__aeabi_dsub>
 8014618:	4622      	mov	r2, r4
 801461a:	462b      	mov	r3, r5
 801461c:	f7eb ffa4 	bl	8000568 <__aeabi_dmul>
 8014620:	a357      	add	r3, pc, #348	; (adr r3, 8014780 <__ieee754_pow+0x9e0>)
 8014622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014626:	f7eb fde9 	bl	80001fc <__adddf3>
 801462a:	4622      	mov	r2, r4
 801462c:	462b      	mov	r3, r5
 801462e:	f7eb ff9b 	bl	8000568 <__aeabi_dmul>
 8014632:	a355      	add	r3, pc, #340	; (adr r3, 8014788 <__ieee754_pow+0x9e8>)
 8014634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014638:	f7eb fdde 	bl	80001f8 <__aeabi_dsub>
 801463c:	4622      	mov	r2, r4
 801463e:	462b      	mov	r3, r5
 8014640:	f7eb ff92 	bl	8000568 <__aeabi_dmul>
 8014644:	a352      	add	r3, pc, #328	; (adr r3, 8014790 <__ieee754_pow+0x9f0>)
 8014646:	e9d3 2300 	ldrd	r2, r3, [r3]
 801464a:	f7eb fdd7 	bl	80001fc <__adddf3>
 801464e:	4622      	mov	r2, r4
 8014650:	462b      	mov	r3, r5
 8014652:	f7eb ff89 	bl	8000568 <__aeabi_dmul>
 8014656:	4602      	mov	r2, r0
 8014658:	460b      	mov	r3, r1
 801465a:	4640      	mov	r0, r8
 801465c:	4649      	mov	r1, r9
 801465e:	f7eb fdcb 	bl	80001f8 <__aeabi_dsub>
 8014662:	4604      	mov	r4, r0
 8014664:	460d      	mov	r5, r1
 8014666:	4602      	mov	r2, r0
 8014668:	460b      	mov	r3, r1
 801466a:	4640      	mov	r0, r8
 801466c:	4649      	mov	r1, r9
 801466e:	f7eb ff7b 	bl	8000568 <__aeabi_dmul>
 8014672:	2200      	movs	r2, #0
 8014674:	e9cd 0100 	strd	r0, r1, [sp]
 8014678:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801467c:	4620      	mov	r0, r4
 801467e:	4629      	mov	r1, r5
 8014680:	f7eb fdba 	bl	80001f8 <__aeabi_dsub>
 8014684:	4602      	mov	r2, r0
 8014686:	460b      	mov	r3, r1
 8014688:	e9dd 0100 	ldrd	r0, r1, [sp]
 801468c:	f7ec f896 	bl	80007bc <__aeabi_ddiv>
 8014690:	4632      	mov	r2, r6
 8014692:	4604      	mov	r4, r0
 8014694:	460d      	mov	r5, r1
 8014696:	463b      	mov	r3, r7
 8014698:	4640      	mov	r0, r8
 801469a:	4649      	mov	r1, r9
 801469c:	f7eb ff64 	bl	8000568 <__aeabi_dmul>
 80146a0:	4632      	mov	r2, r6
 80146a2:	463b      	mov	r3, r7
 80146a4:	f7eb fdaa 	bl	80001fc <__adddf3>
 80146a8:	4602      	mov	r2, r0
 80146aa:	460b      	mov	r3, r1
 80146ac:	4620      	mov	r0, r4
 80146ae:	4629      	mov	r1, r5
 80146b0:	f7eb fda2 	bl	80001f8 <__aeabi_dsub>
 80146b4:	4642      	mov	r2, r8
 80146b6:	464b      	mov	r3, r9
 80146b8:	f7eb fd9e 	bl	80001f8 <__aeabi_dsub>
 80146bc:	4602      	mov	r2, r0
 80146be:	460b      	mov	r3, r1
 80146c0:	2000      	movs	r0, #0
 80146c2:	4939      	ldr	r1, [pc, #228]	; (80147a8 <__ieee754_pow+0xa08>)
 80146c4:	f7eb fd98 	bl	80001f8 <__aeabi_dsub>
 80146c8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80146cc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80146d0:	4602      	mov	r2, r0
 80146d2:	460b      	mov	r3, r1
 80146d4:	da2f      	bge.n	8014736 <__ieee754_pow+0x996>
 80146d6:	4650      	mov	r0, sl
 80146d8:	ec43 2b10 	vmov	d0, r2, r3
 80146dc:	f000 f9c0 	bl	8014a60 <scalbn>
 80146e0:	ec51 0b10 	vmov	r0, r1, d0
 80146e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80146e8:	f7ff bbf1 	b.w	8013ece <__ieee754_pow+0x12e>
 80146ec:	4b2f      	ldr	r3, [pc, #188]	; (80147ac <__ieee754_pow+0xa0c>)
 80146ee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80146f2:	429e      	cmp	r6, r3
 80146f4:	f77f af0c 	ble.w	8014510 <__ieee754_pow+0x770>
 80146f8:	4b2d      	ldr	r3, [pc, #180]	; (80147b0 <__ieee754_pow+0xa10>)
 80146fa:	440b      	add	r3, r1
 80146fc:	4303      	orrs	r3, r0
 80146fe:	d00b      	beq.n	8014718 <__ieee754_pow+0x978>
 8014700:	a325      	add	r3, pc, #148	; (adr r3, 8014798 <__ieee754_pow+0x9f8>)
 8014702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801470a:	f7eb ff2d 	bl	8000568 <__aeabi_dmul>
 801470e:	a322      	add	r3, pc, #136	; (adr r3, 8014798 <__ieee754_pow+0x9f8>)
 8014710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014714:	f7ff bbdb 	b.w	8013ece <__ieee754_pow+0x12e>
 8014718:	4622      	mov	r2, r4
 801471a:	462b      	mov	r3, r5
 801471c:	f7eb fd6c 	bl	80001f8 <__aeabi_dsub>
 8014720:	4642      	mov	r2, r8
 8014722:	464b      	mov	r3, r9
 8014724:	f7ec f9a6 	bl	8000a74 <__aeabi_dcmpge>
 8014728:	2800      	cmp	r0, #0
 801472a:	f43f aef1 	beq.w	8014510 <__ieee754_pow+0x770>
 801472e:	e7e7      	b.n	8014700 <__ieee754_pow+0x960>
 8014730:	f04f 0a00 	mov.w	sl, #0
 8014734:	e718      	b.n	8014568 <__ieee754_pow+0x7c8>
 8014736:	4621      	mov	r1, r4
 8014738:	e7d4      	b.n	80146e4 <__ieee754_pow+0x944>
 801473a:	2000      	movs	r0, #0
 801473c:	491a      	ldr	r1, [pc, #104]	; (80147a8 <__ieee754_pow+0xa08>)
 801473e:	f7ff bb8f 	b.w	8013e60 <__ieee754_pow+0xc0>
 8014742:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014746:	f7ff bb8b 	b.w	8013e60 <__ieee754_pow+0xc0>
 801474a:	4630      	mov	r0, r6
 801474c:	4639      	mov	r1, r7
 801474e:	f7ff bb87 	b.w	8013e60 <__ieee754_pow+0xc0>
 8014752:	4693      	mov	fp, r2
 8014754:	f7ff bb98 	b.w	8013e88 <__ieee754_pow+0xe8>
 8014758:	00000000 	.word	0x00000000
 801475c:	3fe62e43 	.word	0x3fe62e43
 8014760:	fefa39ef 	.word	0xfefa39ef
 8014764:	3fe62e42 	.word	0x3fe62e42
 8014768:	0ca86c39 	.word	0x0ca86c39
 801476c:	be205c61 	.word	0xbe205c61
 8014770:	72bea4d0 	.word	0x72bea4d0
 8014774:	3e663769 	.word	0x3e663769
 8014778:	c5d26bf1 	.word	0xc5d26bf1
 801477c:	3ebbbd41 	.word	0x3ebbbd41
 8014780:	af25de2c 	.word	0xaf25de2c
 8014784:	3f11566a 	.word	0x3f11566a
 8014788:	16bebd93 	.word	0x16bebd93
 801478c:	3f66c16c 	.word	0x3f66c16c
 8014790:	5555553e 	.word	0x5555553e
 8014794:	3fc55555 	.word	0x3fc55555
 8014798:	c2f8f359 	.word	0xc2f8f359
 801479c:	01a56e1f 	.word	0x01a56e1f
 80147a0:	3fe00000 	.word	0x3fe00000
 80147a4:	000fffff 	.word	0x000fffff
 80147a8:	3ff00000 	.word	0x3ff00000
 80147ac:	4090cbff 	.word	0x4090cbff
 80147b0:	3f6f3400 	.word	0x3f6f3400
 80147b4:	652b82fe 	.word	0x652b82fe
 80147b8:	3c971547 	.word	0x3c971547

080147bc <__ieee754_sqrt>:
 80147bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147c0:	4955      	ldr	r1, [pc, #340]	; (8014918 <__ieee754_sqrt+0x15c>)
 80147c2:	ec55 4b10 	vmov	r4, r5, d0
 80147c6:	43a9      	bics	r1, r5
 80147c8:	462b      	mov	r3, r5
 80147ca:	462a      	mov	r2, r5
 80147cc:	d112      	bne.n	80147f4 <__ieee754_sqrt+0x38>
 80147ce:	ee10 2a10 	vmov	r2, s0
 80147d2:	ee10 0a10 	vmov	r0, s0
 80147d6:	4629      	mov	r1, r5
 80147d8:	f7eb fec6 	bl	8000568 <__aeabi_dmul>
 80147dc:	4602      	mov	r2, r0
 80147de:	460b      	mov	r3, r1
 80147e0:	4620      	mov	r0, r4
 80147e2:	4629      	mov	r1, r5
 80147e4:	f7eb fd0a 	bl	80001fc <__adddf3>
 80147e8:	4604      	mov	r4, r0
 80147ea:	460d      	mov	r5, r1
 80147ec:	ec45 4b10 	vmov	d0, r4, r5
 80147f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147f4:	2d00      	cmp	r5, #0
 80147f6:	ee10 0a10 	vmov	r0, s0
 80147fa:	4621      	mov	r1, r4
 80147fc:	dc0f      	bgt.n	801481e <__ieee754_sqrt+0x62>
 80147fe:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014802:	4330      	orrs	r0, r6
 8014804:	d0f2      	beq.n	80147ec <__ieee754_sqrt+0x30>
 8014806:	b155      	cbz	r5, 801481e <__ieee754_sqrt+0x62>
 8014808:	ee10 2a10 	vmov	r2, s0
 801480c:	4620      	mov	r0, r4
 801480e:	4629      	mov	r1, r5
 8014810:	f7eb fcf2 	bl	80001f8 <__aeabi_dsub>
 8014814:	4602      	mov	r2, r0
 8014816:	460b      	mov	r3, r1
 8014818:	f7eb ffd0 	bl	80007bc <__aeabi_ddiv>
 801481c:	e7e4      	b.n	80147e8 <__ieee754_sqrt+0x2c>
 801481e:	151b      	asrs	r3, r3, #20
 8014820:	d073      	beq.n	801490a <__ieee754_sqrt+0x14e>
 8014822:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014826:	07dd      	lsls	r5, r3, #31
 8014828:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801482c:	bf48      	it	mi
 801482e:	0fc8      	lsrmi	r0, r1, #31
 8014830:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8014834:	bf44      	itt	mi
 8014836:	0049      	lslmi	r1, r1, #1
 8014838:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801483c:	2500      	movs	r5, #0
 801483e:	1058      	asrs	r0, r3, #1
 8014840:	0fcb      	lsrs	r3, r1, #31
 8014842:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8014846:	0049      	lsls	r1, r1, #1
 8014848:	2316      	movs	r3, #22
 801484a:	462c      	mov	r4, r5
 801484c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8014850:	19a7      	adds	r7, r4, r6
 8014852:	4297      	cmp	r7, r2
 8014854:	bfde      	ittt	le
 8014856:	19bc      	addle	r4, r7, r6
 8014858:	1bd2      	suble	r2, r2, r7
 801485a:	19ad      	addle	r5, r5, r6
 801485c:	0fcf      	lsrs	r7, r1, #31
 801485e:	3b01      	subs	r3, #1
 8014860:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8014864:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014868:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801486c:	d1f0      	bne.n	8014850 <__ieee754_sqrt+0x94>
 801486e:	f04f 0c20 	mov.w	ip, #32
 8014872:	469e      	mov	lr, r3
 8014874:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014878:	42a2      	cmp	r2, r4
 801487a:	eb06 070e 	add.w	r7, r6, lr
 801487e:	dc02      	bgt.n	8014886 <__ieee754_sqrt+0xca>
 8014880:	d112      	bne.n	80148a8 <__ieee754_sqrt+0xec>
 8014882:	428f      	cmp	r7, r1
 8014884:	d810      	bhi.n	80148a8 <__ieee754_sqrt+0xec>
 8014886:	2f00      	cmp	r7, #0
 8014888:	eb07 0e06 	add.w	lr, r7, r6
 801488c:	da42      	bge.n	8014914 <__ieee754_sqrt+0x158>
 801488e:	f1be 0f00 	cmp.w	lr, #0
 8014892:	db3f      	blt.n	8014914 <__ieee754_sqrt+0x158>
 8014894:	f104 0801 	add.w	r8, r4, #1
 8014898:	1b12      	subs	r2, r2, r4
 801489a:	428f      	cmp	r7, r1
 801489c:	bf88      	it	hi
 801489e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80148a2:	1bc9      	subs	r1, r1, r7
 80148a4:	4433      	add	r3, r6
 80148a6:	4644      	mov	r4, r8
 80148a8:	0052      	lsls	r2, r2, #1
 80148aa:	f1bc 0c01 	subs.w	ip, ip, #1
 80148ae:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80148b2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80148b6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80148ba:	d1dd      	bne.n	8014878 <__ieee754_sqrt+0xbc>
 80148bc:	430a      	orrs	r2, r1
 80148be:	d006      	beq.n	80148ce <__ieee754_sqrt+0x112>
 80148c0:	1c5c      	adds	r4, r3, #1
 80148c2:	bf13      	iteet	ne
 80148c4:	3301      	addne	r3, #1
 80148c6:	3501      	addeq	r5, #1
 80148c8:	4663      	moveq	r3, ip
 80148ca:	f023 0301 	bicne.w	r3, r3, #1
 80148ce:	106a      	asrs	r2, r5, #1
 80148d0:	085b      	lsrs	r3, r3, #1
 80148d2:	07e9      	lsls	r1, r5, #31
 80148d4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80148d8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80148dc:	bf48      	it	mi
 80148de:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80148e2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80148e6:	461c      	mov	r4, r3
 80148e8:	e780      	b.n	80147ec <__ieee754_sqrt+0x30>
 80148ea:	0aca      	lsrs	r2, r1, #11
 80148ec:	3815      	subs	r0, #21
 80148ee:	0549      	lsls	r1, r1, #21
 80148f0:	2a00      	cmp	r2, #0
 80148f2:	d0fa      	beq.n	80148ea <__ieee754_sqrt+0x12e>
 80148f4:	02d6      	lsls	r6, r2, #11
 80148f6:	d50a      	bpl.n	801490e <__ieee754_sqrt+0x152>
 80148f8:	f1c3 0420 	rsb	r4, r3, #32
 80148fc:	fa21 f404 	lsr.w	r4, r1, r4
 8014900:	1e5d      	subs	r5, r3, #1
 8014902:	4099      	lsls	r1, r3
 8014904:	4322      	orrs	r2, r4
 8014906:	1b43      	subs	r3, r0, r5
 8014908:	e78b      	b.n	8014822 <__ieee754_sqrt+0x66>
 801490a:	4618      	mov	r0, r3
 801490c:	e7f0      	b.n	80148f0 <__ieee754_sqrt+0x134>
 801490e:	0052      	lsls	r2, r2, #1
 8014910:	3301      	adds	r3, #1
 8014912:	e7ef      	b.n	80148f4 <__ieee754_sqrt+0x138>
 8014914:	46a0      	mov	r8, r4
 8014916:	e7bf      	b.n	8014898 <__ieee754_sqrt+0xdc>
 8014918:	7ff00000 	.word	0x7ff00000

0801491c <fabs>:
 801491c:	ec51 0b10 	vmov	r0, r1, d0
 8014920:	ee10 2a10 	vmov	r2, s0
 8014924:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014928:	ec43 2b10 	vmov	d0, r2, r3
 801492c:	4770      	bx	lr

0801492e <finite>:
 801492e:	ee10 3a90 	vmov	r3, s1
 8014932:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8014936:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801493a:	0fc0      	lsrs	r0, r0, #31
 801493c:	4770      	bx	lr

0801493e <matherr>:
 801493e:	2000      	movs	r0, #0
 8014940:	4770      	bx	lr
 8014942:	0000      	movs	r0, r0
 8014944:	0000      	movs	r0, r0
	...

08014948 <nan>:
 8014948:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014950 <nan+0x8>
 801494c:	4770      	bx	lr
 801494e:	bf00      	nop
 8014950:	00000000 	.word	0x00000000
 8014954:	7ff80000 	.word	0x7ff80000

08014958 <rint>:
 8014958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801495a:	ec51 0b10 	vmov	r0, r1, d0
 801495e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014962:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8014966:	2e13      	cmp	r6, #19
 8014968:	460b      	mov	r3, r1
 801496a:	ee10 4a10 	vmov	r4, s0
 801496e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8014972:	dc56      	bgt.n	8014a22 <rint+0xca>
 8014974:	2e00      	cmp	r6, #0
 8014976:	da2b      	bge.n	80149d0 <rint+0x78>
 8014978:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801497c:	4302      	orrs	r2, r0
 801497e:	d023      	beq.n	80149c8 <rint+0x70>
 8014980:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8014984:	4302      	orrs	r2, r0
 8014986:	4254      	negs	r4, r2
 8014988:	4314      	orrs	r4, r2
 801498a:	0c4b      	lsrs	r3, r1, #17
 801498c:	0b24      	lsrs	r4, r4, #12
 801498e:	045b      	lsls	r3, r3, #17
 8014990:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8014994:	ea44 0103 	orr.w	r1, r4, r3
 8014998:	460b      	mov	r3, r1
 801499a:	492f      	ldr	r1, [pc, #188]	; (8014a58 <rint+0x100>)
 801499c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80149a0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80149a4:	4602      	mov	r2, r0
 80149a6:	4639      	mov	r1, r7
 80149a8:	4630      	mov	r0, r6
 80149aa:	f7eb fc27 	bl	80001fc <__adddf3>
 80149ae:	e9cd 0100 	strd	r0, r1, [sp]
 80149b2:	463b      	mov	r3, r7
 80149b4:	4632      	mov	r2, r6
 80149b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80149ba:	f7eb fc1d 	bl	80001f8 <__aeabi_dsub>
 80149be:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80149c2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80149c6:	4639      	mov	r1, r7
 80149c8:	ec41 0b10 	vmov	d0, r0, r1
 80149cc:	b003      	add	sp, #12
 80149ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80149d0:	4a22      	ldr	r2, [pc, #136]	; (8014a5c <rint+0x104>)
 80149d2:	4132      	asrs	r2, r6
 80149d4:	ea01 0702 	and.w	r7, r1, r2
 80149d8:	4307      	orrs	r7, r0
 80149da:	d0f5      	beq.n	80149c8 <rint+0x70>
 80149dc:	0852      	lsrs	r2, r2, #1
 80149de:	4011      	ands	r1, r2
 80149e0:	430c      	orrs	r4, r1
 80149e2:	d00b      	beq.n	80149fc <rint+0xa4>
 80149e4:	ea23 0202 	bic.w	r2, r3, r2
 80149e8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80149ec:	2e13      	cmp	r6, #19
 80149ee:	fa43 f306 	asr.w	r3, r3, r6
 80149f2:	bf0c      	ite	eq
 80149f4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80149f8:	2400      	movne	r4, #0
 80149fa:	4313      	orrs	r3, r2
 80149fc:	4916      	ldr	r1, [pc, #88]	; (8014a58 <rint+0x100>)
 80149fe:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8014a02:	4622      	mov	r2, r4
 8014a04:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014a08:	4620      	mov	r0, r4
 8014a0a:	4629      	mov	r1, r5
 8014a0c:	f7eb fbf6 	bl	80001fc <__adddf3>
 8014a10:	e9cd 0100 	strd	r0, r1, [sp]
 8014a14:	4622      	mov	r2, r4
 8014a16:	462b      	mov	r3, r5
 8014a18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a1c:	f7eb fbec 	bl	80001f8 <__aeabi_dsub>
 8014a20:	e7d2      	b.n	80149c8 <rint+0x70>
 8014a22:	2e33      	cmp	r6, #51	; 0x33
 8014a24:	dd07      	ble.n	8014a36 <rint+0xde>
 8014a26:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014a2a:	d1cd      	bne.n	80149c8 <rint+0x70>
 8014a2c:	ee10 2a10 	vmov	r2, s0
 8014a30:	f7eb fbe4 	bl	80001fc <__adddf3>
 8014a34:	e7c8      	b.n	80149c8 <rint+0x70>
 8014a36:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8014a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8014a3e:	40f2      	lsrs	r2, r6
 8014a40:	4210      	tst	r0, r2
 8014a42:	d0c1      	beq.n	80149c8 <rint+0x70>
 8014a44:	0852      	lsrs	r2, r2, #1
 8014a46:	4210      	tst	r0, r2
 8014a48:	bf1f      	itttt	ne
 8014a4a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8014a4e:	ea20 0202 	bicne.w	r2, r0, r2
 8014a52:	4134      	asrne	r4, r6
 8014a54:	4314      	orrne	r4, r2
 8014a56:	e7d1      	b.n	80149fc <rint+0xa4>
 8014a58:	080157b0 	.word	0x080157b0
 8014a5c:	000fffff 	.word	0x000fffff

08014a60 <scalbn>:
 8014a60:	b570      	push	{r4, r5, r6, lr}
 8014a62:	ec55 4b10 	vmov	r4, r5, d0
 8014a66:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014a6a:	4606      	mov	r6, r0
 8014a6c:	462b      	mov	r3, r5
 8014a6e:	b9aa      	cbnz	r2, 8014a9c <scalbn+0x3c>
 8014a70:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014a74:	4323      	orrs	r3, r4
 8014a76:	d03b      	beq.n	8014af0 <scalbn+0x90>
 8014a78:	4b31      	ldr	r3, [pc, #196]	; (8014b40 <scalbn+0xe0>)
 8014a7a:	4629      	mov	r1, r5
 8014a7c:	2200      	movs	r2, #0
 8014a7e:	ee10 0a10 	vmov	r0, s0
 8014a82:	f7eb fd71 	bl	8000568 <__aeabi_dmul>
 8014a86:	4b2f      	ldr	r3, [pc, #188]	; (8014b44 <scalbn+0xe4>)
 8014a88:	429e      	cmp	r6, r3
 8014a8a:	4604      	mov	r4, r0
 8014a8c:	460d      	mov	r5, r1
 8014a8e:	da12      	bge.n	8014ab6 <scalbn+0x56>
 8014a90:	a327      	add	r3, pc, #156	; (adr r3, 8014b30 <scalbn+0xd0>)
 8014a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a96:	f7eb fd67 	bl	8000568 <__aeabi_dmul>
 8014a9a:	e009      	b.n	8014ab0 <scalbn+0x50>
 8014a9c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014aa0:	428a      	cmp	r2, r1
 8014aa2:	d10c      	bne.n	8014abe <scalbn+0x5e>
 8014aa4:	ee10 2a10 	vmov	r2, s0
 8014aa8:	4620      	mov	r0, r4
 8014aaa:	4629      	mov	r1, r5
 8014aac:	f7eb fba6 	bl	80001fc <__adddf3>
 8014ab0:	4604      	mov	r4, r0
 8014ab2:	460d      	mov	r5, r1
 8014ab4:	e01c      	b.n	8014af0 <scalbn+0x90>
 8014ab6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014aba:	460b      	mov	r3, r1
 8014abc:	3a36      	subs	r2, #54	; 0x36
 8014abe:	4432      	add	r2, r6
 8014ac0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014ac4:	428a      	cmp	r2, r1
 8014ac6:	dd0b      	ble.n	8014ae0 <scalbn+0x80>
 8014ac8:	ec45 4b11 	vmov	d1, r4, r5
 8014acc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8014b38 <scalbn+0xd8>
 8014ad0:	f000 f83c 	bl	8014b4c <copysign>
 8014ad4:	a318      	add	r3, pc, #96	; (adr r3, 8014b38 <scalbn+0xd8>)
 8014ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ada:	ec51 0b10 	vmov	r0, r1, d0
 8014ade:	e7da      	b.n	8014a96 <scalbn+0x36>
 8014ae0:	2a00      	cmp	r2, #0
 8014ae2:	dd08      	ble.n	8014af6 <scalbn+0x96>
 8014ae4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014ae8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014aec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014af0:	ec45 4b10 	vmov	d0, r4, r5
 8014af4:	bd70      	pop	{r4, r5, r6, pc}
 8014af6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014afa:	da0d      	bge.n	8014b18 <scalbn+0xb8>
 8014afc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014b00:	429e      	cmp	r6, r3
 8014b02:	ec45 4b11 	vmov	d1, r4, r5
 8014b06:	dce1      	bgt.n	8014acc <scalbn+0x6c>
 8014b08:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8014b30 <scalbn+0xd0>
 8014b0c:	f000 f81e 	bl	8014b4c <copysign>
 8014b10:	a307      	add	r3, pc, #28	; (adr r3, 8014b30 <scalbn+0xd0>)
 8014b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b16:	e7e0      	b.n	8014ada <scalbn+0x7a>
 8014b18:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014b1c:	3236      	adds	r2, #54	; 0x36
 8014b1e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014b22:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014b26:	4620      	mov	r0, r4
 8014b28:	4629      	mov	r1, r5
 8014b2a:	2200      	movs	r2, #0
 8014b2c:	4b06      	ldr	r3, [pc, #24]	; (8014b48 <scalbn+0xe8>)
 8014b2e:	e7b2      	b.n	8014a96 <scalbn+0x36>
 8014b30:	c2f8f359 	.word	0xc2f8f359
 8014b34:	01a56e1f 	.word	0x01a56e1f
 8014b38:	8800759c 	.word	0x8800759c
 8014b3c:	7e37e43c 	.word	0x7e37e43c
 8014b40:	43500000 	.word	0x43500000
 8014b44:	ffff3cb0 	.word	0xffff3cb0
 8014b48:	3c900000 	.word	0x3c900000

08014b4c <copysign>:
 8014b4c:	ec51 0b10 	vmov	r0, r1, d0
 8014b50:	ee11 0a90 	vmov	r0, s3
 8014b54:	ee10 2a10 	vmov	r2, s0
 8014b58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014b5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8014b60:	ea41 0300 	orr.w	r3, r1, r0
 8014b64:	ec43 2b10 	vmov	d0, r2, r3
 8014b68:	4770      	bx	lr
	...

08014b6c <_init>:
 8014b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b6e:	bf00      	nop
 8014b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014b72:	bc08      	pop	{r3}
 8014b74:	469e      	mov	lr, r3
 8014b76:	4770      	bx	lr

08014b78 <_fini>:
 8014b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b7a:	bf00      	nop
 8014b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014b7e:	bc08      	pop	{r3}
 8014b80:	469e      	mov	lr, r3
 8014b82:	4770      	bx	lr
