// Seed: 3884127952
module module_0 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    input wor id_3
);
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    inout wire id_2,
    output supply0 id_3
    , id_26,
    input supply0 id_4,
    output supply0 id_5,
    output uwire id_6,
    output wand id_7,
    input wand id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    output tri0 id_12,
    output wor id_13,
    output logic id_14,
    output supply0 id_15,
    output supply1 id_16,
    input supply0 id_17,
    output tri0 id_18,
    input uwire id_19,
    output wire id_20,
    output wor id_21,
    input supply1 id_22,
    input wand id_23,
    output wire id_24
);
  always id_14 = ~id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
