<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>数字逻辑 | Hephaestus</title><meta name="author" content="surtr lafael"><meta name="copyright" content="surtr lafael"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="二进制名词解释三Y原则：层次化：hierarchy 模块化：modularity 规整化：regularity 其他：抽象：abstraction 约束：discipline 二进制：半字节：nibble：4位 字节：byte：8位 最高有效位&#x2F;字节：msb&#x2F;MSB 最低有效位&#x2F;字节：lsb&#x2F;LSB bps：bit per second 计算其他进制转换为十进制&#x2F;&#x2F;二进制下转化：10110--&amp;">
<meta property="og:type" content="article">
<meta property="og:title" content="数字逻辑">
<meta property="og:url" content="https://www.lafael.top/2024/03/14/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/index.html">
<meta property="og:site_name" content="Hephaestus">
<meta property="og:description" content="二进制名词解释三Y原则：层次化：hierarchy 模块化：modularity 规整化：regularity 其他：抽象：abstraction 约束：discipline 二进制：半字节：nibble：4位 字节：byte：8位 最高有效位&#x2F;字节：msb&#x2F;MSB 最低有效位&#x2F;字节：lsb&#x2F;LSB bps：bit per second 计算其他进制转换为十进制&#x2F;&#x2F;二进制下转化：10110--&amp;">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://img2.imgtp.com/2024/03/24/FOU9gW1G.jpg">
<meta property="article:published_time" content="2024-03-13T16:24:08.000Z">
<meta property="article:modified_time" content="2024-05-25T07:59:41.186Z">
<meta property="article:author" content="surtr lafael">
<meta property="article:tag" content="数字逻辑">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://img2.imgtp.com/2024/03/24/FOU9gW1G.jpg"><link rel="shortcut icon" href="https://img2.imgtp.com/2024/03/24/JHOMnh4m.jpg"><link rel="canonical" href="https://www.lafael.top/2024/03/14/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.13.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":300,"languages":{"author":"作者: surtr lafael","link":"链接: ","source":"来源: Hephaestus","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '数字逻辑',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-05-25 15:59:41'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="/css/universe.css"><link rel="stylesheet" href="/css/custom.css"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Zfour/Butterfly-double-row-display@1.00/cardlistpost.min.css"/>
<style>#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags:before {content:"\A";
  white-space: pre;}#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags > .article-meta__separator{display:none}</style>
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.1.1"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/head.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">26</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">13</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/comments/"><i class="fa-fw fas fa-envelope-open"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://img2.imgtp.com/2024/03/24/FOU9gW1G.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="Hephaestus"><span class="site-name">Hephaestus</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/comments/"><i class="fa-fw fas fa-envelope-open"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">数字逻辑</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-03-13T16:24:08.000Z" title="发表于 2024-03-14 00:24:08">2024-03-14</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-05-25T07:59:41.186Z" title="更新于 2024-05-25 15:59:41">2024-05-25</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/">数字逻辑</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">7.6k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>28分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="数字逻辑"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><hr>
<h1 id="二进制"><a href="#二进制" class="headerlink" title="二进制"></a>二进制</h1><h2 id="名词解释"><a href="#名词解释" class="headerlink" title="名词解释"></a>名词解释</h2><h3 id="三Y原则："><a href="#三Y原则：" class="headerlink" title="三Y原则："></a>三Y原则：</h3><p>层次化：hierarchy</p>
<p>模块化：modularity</p>
<p>规整化：regularity</p>
<h3 id="其他："><a href="#其他：" class="headerlink" title="其他："></a>其他：</h3><p>抽象：abstraction</p>
<p>约束：discipline</p>
<h3 id="二进制："><a href="#二进制：" class="headerlink" title="二进制："></a>二进制：</h3><p>半字节：nibble：4位</p>
<p>字节：byte：8位</p>
<p>最高有效位/字节：msb/MSB</p>
<p>最低有效位/字节：lsb/LSB</p>
<p>bps：bit per second</p>
<h2 id="计算"><a href="#计算" class="headerlink" title="计算"></a>计算</h2><h3 id="其他进制转换为十进制"><a href="#其他进制转换为十进制" class="headerlink" title="其他进制转换为十进制"></a>其他进制转换为十进制</h3><figure class="highlight c++"><table><tr><td class="code"><pre><span class="line"><span class="comment">//二进制下转化：</span></span><br><span class="line"><span class="number">10110</span>--&gt;<span class="number">1</span>*<span class="number">10</span>^(<span class="number">5</span><span class="number">-1</span>)+<span class="number">0</span>*<span class="number">10</span>^(<span class="number">4</span><span class="number">-1</span>)~类推</span><br><span class="line"><span class="comment">//十六进制下转化：</span></span><br><span class="line">A9--&gt;<span class="number">10</span>*<span class="number">10</span>^(<span class="number">2</span><span class="number">-1</span>)+<span class="number">9</span>*<span class="number">10</span>^(<span class="number">1</span><span class="number">-1</span>)</span><br></pre></td></tr></table></figure>
<h3 id="二进制加减"><a href="#二进制加减" class="headerlink" title="二进制加减"></a>二进制加减</h3><figure class="highlight c++"><table><tr><td class="code"><pre><span class="line"><span class="comment">//无符号</span></span><br><span class="line"> <span class="number">1001</span></span><br><span class="line">+<span class="number">1011</span> </span><br><span class="line">-------</span><br><span class="line"> <span class="number">10100</span><span class="comment">//溢出</span></span><br><span class="line"><span class="comment">//补码</span></span><br><span class="line"><span class="comment">//原理一致，但是“——”要取反加一，得到补码。补码取反加一也得到原值。</span></span><br><span class="line"> <span class="number">-2</span>+<span class="number">1</span>--------------------</span><br><span class="line"> <span class="number">1110</span></span><br><span class="line">+<span class="number">0001</span></span><br><span class="line">-------</span><br><span class="line"> <span class="number">1111</span>---&gt;<span class="number">-1</span></span><br></pre></td></tr></table></figure>
<h3 id="补位"><a href="#补位" class="headerlink" title="补位"></a>补位</h3><figure class="highlight c++"><table><tr><td class="code"><pre><span class="line"><span class="comment">//带符号二进制下</span></span><br><span class="line">正值前填<span class="number">0</span>，负值前填<span class="number">1.</span></span><br></pre></td></tr></table></figure>
<h3 id="表示范围"><a href="#表示范围" class="headerlink" title="表示范围"></a>表示范围</h3><figure class="highlight c++"><table><tr><td class="code"><pre><span class="line"><span class="comment">//无符号</span></span><br><span class="line"><span class="number">2</span>^n个数，最大值<span class="number">2</span>^n<span class="number">-1</span>,最小值<span class="number">0</span>，有<span class="number">1</span>个<span class="number">0</span></span><br><span class="line"><span class="comment">//有符号原码</span></span><br><span class="line"><span class="number">2</span>^(n<span class="number">-1</span>)个数，最大值<span class="number">2</span>^(n<span class="number">-1</span>)<span class="number">-1</span>,最小值<span class="number">-2</span>^(n<span class="number">-1</span>)+<span class="number">1</span>,有<span class="number">2</span>个<span class="number">0</span></span><br><span class="line"><span class="comment">//有符号补码</span></span><br><span class="line"><span class="number">2</span>^n个数，最大值<span class="number">2</span>^(n<span class="number">-1</span>)<span class="number">-1</span>,最小值<span class="number">-2</span>^(n<span class="number">-1</span>),有<span class="number">1</span>个<span class="number">0</span></span><br></pre></td></tr></table></figure>
<h2 id="逻辑门"><a href="#逻辑门" class="headerlink" title="逻辑门"></a>逻辑门</h2><p>非门，缓冲器，与门，非门 </p>
<p>逻辑图等下节给出</p>
<h2 id="噪声容限"><a href="#噪声容限" class="headerlink" title="噪声容限"></a>噪声容限</h2><p>输出为离散的最高值（1）或最低值（0），但产生波动</p>
<p>输入为输出后的波动值加噪声容限</p>
<p>禁止区域内既不能高电压接收，又不能低电压接收。—————具体见p14.1-12</p>
<h1 id="组合逻辑设计"><a href="#组合逻辑设计" class="headerlink" title="组合逻辑设计"></a>组合逻辑设计</h1><h2 id="组合电路设计与真值表"><a href="#组合电路设计与真值表" class="headerlink" title="组合电路设计与真值表"></a>组合电路设计与真值表</h2><h3 id="名词："><a href="#名词：" class="headerlink" title="名词："></a>名词：</h3><p>元件：element：带有输入输出，功能规范，时序规范的电路。</p>
<p>节点：node:导线</p>
<p>数字电路：组合电路（combinational circuit)+时序电路（sequential circult)</p>
<h3 id="组合电路设计"><a href="#组合电路设计" class="headerlink" title="组合电路设计"></a>组合电路设计</h3><p>要求：无回路，电路节点只能是输入或输出，电路元件本身是组合电路</p>
<h3 id="真值表"><a href="#真值表" class="headerlink" title="真值表"></a>真值表</h3><h4 id="NAND3"><a href="#NAND3" class="headerlink" title="NAND3"></a>NAND3</h4><div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">C</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<h4 id="XOR3（全加器"><a href="#XOR3（全加器" class="headerlink" title="XOR3（全加器)"></a>XOR3（全加器)</h4><div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Cin</th>
<th style="text-align:center">Y</th>
<th style="text-align:center">Cout</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<p>n输入就有2^n种情况</p>
<h2 id="逻辑电路式"><a href="#逻辑电路式" class="headerlink" title="逻辑电路式"></a>逻辑电路式</h2><h4 id="与或式"><a href="#与或式" class="headerlink" title="与或式"></a>与或式</h4><p>给出随机一真值表</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
<th style="text-align:center">minterm</th>
<th style="text-align:center">minterm name</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">$\bar a$ $\bar b$</td>
<td style="text-align:center">m0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">ab</td>
<td style="text-align:center">m1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">$\bar a$b</td>
<td style="text-align:center">m2</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">a$\bar b$</td>
<td style="text-align:center">m3</td>
</tr>
</tbody>
</table>
</div>
<p>minterm项为使AND为1的方法，name从0开始排</p>
<p>得到Y=$\bar a$ $\bar b$ +a $\bar b$</p>
<p>(选取Y为1的项相加)</p>
<h4 id="或于式"><a href="#或于式" class="headerlink" title="或于式"></a>或于式</h4><p>如上，给出一表</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
<th style="text-align:center">maxterm</th>
<th style="text-align:center">maxterm name</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">a+b</td>
<td style="text-align:center">m0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">$\bar a$+$\bar b$</td>
<td style="text-align:center">m1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">a+$\bar b$</td>
<td style="text-align:center">m2</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">$\bar a$+b</td>
<td style="text-align:center">m3</td>
</tr>
</tbody>
</table>
</div>
<p>maxterm项为使OR为0的方法，name从0开始排</p>
<p>得到Y=(a+b)($\bar a$+b)</p>
<p>(选取Y为1的项相乘)</p>
<h2 id="布尔代数"><a href="#布尔代数" class="headerlink" title="布尔代数"></a>布尔代数</h2><h3 id="特殊运算"><a href="#特殊运算" class="headerlink" title="特殊运算"></a>特殊运算</h3><div class="table-container">
<table>
<thead>
<tr>
<th>$T_i$</th>
<th>${T_i}’$</th>
</tr>
</thead>
<tbody>
<tr>
<td>b*1=b</td>
<td>b*b=b</td>
</tr>
<tr>
<td>b+1=1</td>
<td>b+b=b</td>
</tr>
<tr>
<td>b*${\bar b}$=0</td>
<td>b+${\bar b}$=1</td>
</tr>
<tr>
<td>a(b+c)=ab+ac</td>
<td>(b+c)(b+d)=b+cd</td>
</tr>
<tr>
<td>b(b+c)=b+bc=b</td>
<td>b+bc=b+1/b+0=b</td>
</tr>
<tr>
<td>bc+${\bar b}$d+cd=bc+$\bar b$d</td>
<td>(b+c)(${\bar b}$+d)(c+d)=(b+c)(${\bar b}$+d)</td>
</tr>
</tbody>
</table>
</div>
<h3 id="德摩根定理"><a href="#德摩根定理" class="headerlink" title="德摩根定理"></a>德摩根定理</h3><div class="table-container">
<table>
<thead>
<tr>
<th>${\overline{abc}=\bar a+\bar b+\bar c}$</th>
<th>${\overline{a+b+c}=\bar a\bar b\bar c}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
</tbody>
</table>
</div>
<h3 id="电路原理图"><a href="#电路原理图" class="headerlink" title="电路原理图"></a>电路原理图</h3><p><img src="/img/d438882af0f30f1bf7a49ac8f7ca08e.jpg" alt="d438882af0f30f1bf7a49ac8f7ca08e"></p>
<p>其中，左上角为缓冲器及其反，右下角为输出。</p>
<p>交叉直线见图</p>
<h3 id="推气泡法"><a href="#推气泡法" class="headerlink" title="推气泡法"></a>推气泡法</h3><p>该法为快速消去反，实现化简。</p>
<p>见图如下</p>
<p><img src="/img/2b77340b03384590117ebb1d8720280.jpg" alt="2b77340b03384590117ebb1d8720280"></p>
<h2 id="特殊电路"><a href="#特殊电路" class="headerlink" title="特殊电路"></a>特殊电路</h2><h3 id="优先级电路"><a href="#优先级电路" class="headerlink" title="优先级电路"></a>优先级电路</h3><p><img src="/img/image-20240411151405249.png" alt="image-20240411151405249" style="zoom:50%;" /></p>
<p><img src="/img/image-20240411151446154.png" alt="image-20240411151446154" style="zoom: 67%;" /></p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">$A_3$</th>
<th style="text-align:center">$A_2$</th>
<th style="text-align:center">$A_1$</th>
<th style="text-align:center">$A_0$</th>
<th style="text-align:center">$Y_1$</th>
<th style="text-align:center">$Y_2$</th>
<th style="text-align:center">$Y_3$</th>
<th style="text-align:center">$Y_4$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<p>优先级：$A_3&gt;A_2&gt;A_1$，故其他小位不对大位构成影响</p>
<p>有表达式$Y_3=A_3+A_2$</p>
<p>$Y_2=A_3+\bar{A_2}A_1$</p>
<p>$Y_1=\overline{A_3A_2}A_1$</p>
<p>$Y_0=\overline{A_3A_2A_1}A_0$</p>
<p>即式中非“$\bar{}$”的部分只出现一次</p>
<p>可见：表达式也具有优先属性</p>
<p>（x可取任意值）</p>
<h3 id="使能信号"><a href="#使能信号" class="headerlink" title="使能信号"></a>使能信号</h3><p>在缓冲器上增加一输入，该输入控制原本的输入</p>
<p><img src="/img/image-20240401180646002.png" alt="image-20240401180646002"></p>
<p>如E</p>
<p>有真值表</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">$\overline E$</th>
<th style="text-align:center">$A$</th>
<th style="text-align:center">$Y$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">z</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">z</td>
</tr>
</tbody>
</table>
</div>
<p>z表示浮动值，既可以是0，也可以是1，或是无关紧要的值.当E为0时，通道打开，A的信号传入Y</p>
<h3 id="译码器"><a href="#译码器" class="headerlink" title="译码器"></a>译码器</h3><p><img src="/img/image-20240411151631086.png" alt="image-20240411151631086" style="zoom:50%;" /></p>
<p>共十种输出，对应7个电子管，点亮得到数字图案，其他的输出时<strong>无关紧要的</strong></p>
<h2 id="卡诺图"><a href="#卡诺图" class="headerlink" title="卡诺图"></a>卡诺图</h2><h3 id="最小项卡诺图"><a href="#最小项卡诺图" class="headerlink" title="最小项卡诺图"></a>最小项卡诺图</h3><p><img src="/img/image-20240401181337824.png" alt="image-20240401181337824"></p>
<h4 id="注意"><a href="#注意" class="headerlink" title="注意"></a>注意</h4><p>1.用最小项的写法</p>
<p>2.圈要大，少</p>
<p>3.表是循环的，如上图AB栏，00左边延续10，1下面延续0等</p>
<p>3.圈内元素为2的n次幂，如：1，2，4，8等</p>
<p>4.边角4个可以组成一个圈</p>
<h2 id="复用器"><a href="#复用器" class="headerlink" title="复用器"></a>复用器</h2><h3 id="2：1复用器"><a href="#2：1复用器" class="headerlink" title="2：1复用器"></a>2：1复用器</h3><p>复用器的数量：$n=log_2n_d$</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">S</th>
<th style="text-align:center">$D_1$</th>
<th style="text-align:center">$D_2$</th>
<th style="text-align:center">$Y$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<p>s作为选择信号，为1时打开$D_1$,为0时打开$D_2$</p>
<p>对一复用器真值表，既可按表正选，也可缩写</p>
<p>对$Y=A\bar B+\overline BC +\bar A BC$，有</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">C</th>
<th style="text-align:center">$Y$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<p>或缩写</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">AB</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">00</td>
<td style="text-align:center">$\overline C$</td>
</tr>
<tr>
<td style="text-align:center">01</td>
<td style="text-align:center">C</td>
</tr>
<tr>
<td style="text-align:center">10</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">11</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<p>或缩写</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">$\overline {BC}+BC$</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">$\overline B$</td>
</tr>
</tbody>
</table>
</div>
<p><img src="/img/image-20240411152558208.png" alt="image-20240411152558208"></p>
<p>例如，在图a中A为0时输入接地，为0；A为1时输入为B。</p>
<h2 id="译码器-1"><a href="#译码器-1" class="headerlink" title="译码器"></a>译码器</h2><p>直接得到最小项的组合，据此组合得到各种组合电路</p>
<p><img src="/img/image-20240411152809534.png" alt="image-20240411152809534"></p>
<p>得到$2^n$个输出子电路，随后就可以进行组合，只需要两个元件<br>有如下真值表(3:8)</p>
<p><img src="/img/image-20240415003522362.png" alt="image-20240415003522362" style="zoom:50%;" /></p>
<h2 id="时序"><a href="#时序" class="headerlink" title="时序"></a>时序</h2><h3 id="延迟时间"><a href="#延迟时间" class="headerlink" title="延迟时间"></a>延迟时间</h3><p><img src="/img/image-20240411154142521.png" alt="image-20240411154142521"></p>
<p>输入改变引发输出改变，但存在延迟</p>
<p>$T_{cd}$为最小延迟：输出快速变为输入水平的时间</p>
<p>$T_{pd}$为传播延迟（最大延迟）：输出在经历摇摆后稳定到输入水平的时间</p>
<h3 id="延迟计算"><a href="#延迟计算" class="headerlink" title="延迟计算"></a>延迟计算</h3><p><img src="/img/image-20240411154512284.png" alt="image-20240411154512284"></p>
<p>从A-E五个输入中找到通往输出的最短路（$T_{cd}$），和最长路（$T_{pd}$）。</p>
<p><img src="/img/image-20240411154638192.png" alt="image-20240411154638192"></p>
<p>如上图</p>
<p>左侧标黑为最长路，路上有两个输入，A，B。</p>
<p>路上三个门,$T=T_{pd}AND + T_{pd}NAND+T_{pd}XOR$</p>
<p>右侧标黑为最短路，路上三个输入，C，D，E</p>
<p>路上两个门，$T=T_{cd}OR+T_{cd}XOR$或$T=T_{cd}NAND+T_{cd}XOR$</p>
<p>为什么说两个门，因为C，D和E是同时过的，所以我用了或。</p>
<p>—————————————————————————————————————————p53有未提及的难点</p>
<h3 id="毛刺"><a href="#毛刺" class="headerlink" title="毛刺"></a>毛刺</h3><p><img src="/img/image-20240411160140670.png" alt="image-20240411160140670"></p>
<p>当B由1变为0时，由于$T_{cd}$和$T_{pd}$，导致输入传来的时间不一样，导致Y出现了中间值0</p>
<h1 id="时序逻辑设计"><a href="#时序逻辑设计" class="headerlink" title="时序逻辑设计"></a>时序逻辑设计</h1><h2 id="锁存器和触发器"><a href="#锁存器和触发器" class="headerlink" title="锁存器和触发器"></a>锁存器和触发器</h2><h3 id="双稳态元件"><a href="#双稳态元件" class="headerlink" title="双稳态元件"></a>双稳态元件</h3><p><img src="/img/image-20240411160443550.png" alt="image-20240411160443550"></p>
<p>无论假定Q是多少，其值都会在电路内循环，保持不变，用户无法改变电路内情况</p>
<h3 id="SR锁存器"><a href="#SR锁存器" class="headerlink" title="SR锁存器"></a>SR锁存器</h3><p><img src="/img/image-20240411160703226.png" alt="image-20240411160703226"></p>
<p>该电路相对于双稳态元件，额外增加了两个输入，即允许用户修改其内部的信号。</p>
<p><img src="/img/image-20240411160820143.png" alt="image-20240411160820143"></p>
<p>S R都为0时，电路状态不变。都为1时，锁存器的两端电路不能同时被重铸，导致陷入混乱，即没有意义。</p>
<h3 id="D锁存器"><a href="#D锁存器" class="headerlink" title="D锁存器"></a>D锁存器</h3><p><img src="/img/image-20240411161312859.png" alt="image-20240411161312859"></p>
<p>引入了$CLK$时钟，当时钟为1时，D的值将直接赋给Q，另一个输出自然取反。</p>
<p>当时钟为0时，SR锁存器保持原值。</p>
<h3 id="D触发器"><a href="#D触发器" class="headerlink" title="D触发器"></a>D触发器</h3><p><img src="/img/image-20240411161724841.png" alt="image-20240411161724841"></p>
<p>类似于两节管子，CLK为1时主SR不接受输入，从接受但N1无输出（或输出不变）。CLK为0时，主打开，D存储在N1，随后若CLK变为1，那么N1就会赋给Q，同时主关闭。相当于存储了一段信息在N1中</p>
<h3 id="寄存器"><a href="#寄存器" class="headerlink" title="寄存器"></a>寄存器</h3><p><img src="/img/image-20240411162155684.png" alt="image-20240411162155684" style="zoom:67%;" /></p>
<p>为D触发器的简单组合。</p>
<h3 id="储存器的变型"><a href="#储存器的变型" class="headerlink" title="储存器的变型"></a>储存器的变型</h3><h4 id="带使能端的触发器"><a href="#带使能端的触发器" class="headerlink" title="带使能端的触发器"></a>带使能端的触发器</h4><p><img src="/img/image-20240411162340892.png" alt="image-20240411162340892"></p>
<p>当EN为0时，跳过CLK，直接为Q赋值。反之则为正常流程</p>
<h4 id="带复位功能的触发器"><a href="#带复位功能的触发器" class="headerlink" title="带复位功能的触发器"></a>带复位功能的触发器</h4><p><img src="/img/image-20240411162433686.png" alt="image-20240411162433686"></p>
<p>RESET为FALSE时，复位Q为0</p>
<h2 id="解的波形"><a href="#解的波形" class="headerlink" title="解的波形"></a>解的波形</h2><p><img src="/img/image-20240411162908250.png" alt="image-20240411162908250"></p>
<p>要点：</p>
<ul>
<li>CLK和D对Q（D锁存器）和Q（D触发器）都有时间延迟</li>
<li>两个Q的功能各有不同，注意分辨</li>
<li>两个Q前期值不确定，画成两条线</li>
<li>延迟箭头由变化的CLK和D引起，所以存在有时只画一条箭头的情况</li>
<li>CLK在上升期使得Q（D触发器）的取值变为Q（锁存器）</li>
<li>D使得Q（锁存器改变）</li>
</ul>
<h2 id="有限状态机"><a href="#有限状态机" class="headerlink" title="有限状态机"></a>有限状态机</h2><p>moore型有限状态机</p>
<p><img src="/img/image-20240423230946599.png" alt="image-20240423230946599" style="zoom:50%;" /></p>
<p>状态逻辑由当前状态和输入决定</p>
<p>输出逻辑由当前状态决定</p>
<p><img src="/img/image-20240423232608805.png" alt="image-20240423232608805" style="zoom:50%;" /></p>
<p>状态逻辑由当前状态和输入共同决定</p>
<p>输出逻辑由当前状态和输入共同决定</p>
<h3 id="有限状态机的设计"><a href="#有限状态机的设计" class="headerlink" title="有限状态机的设计"></a>有限状态机的设计</h3><h4 id="例一"><a href="#例一" class="headerlink" title="例一"></a>例一</h4><p>十字路口策略。<img src="/img/image-20240423232901312.png" alt="image-20240423232901312" style="zoom:50%;" /></p>
<p>对A，B两地，有$T_A,T_B$两个输入，为TRUE时，表示有人，原状态不变，否则改变。</p>
<p><img src="/img/image-20240423233038815.png" alt="image-20240423233038815" style="zoom: 50%;" /></p>
<p>得到状态转换图：</p>
<p>由此</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">$S$</th>
<th style="text-align:center">$T_A$</th>
<th style="text-align:center">$T_B$</th>
<th style="text-align:center">$S^`$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">s0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">s0</td>
</tr>
<tr>
<td style="text-align:center">s0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">x</td>
<td style="text-align:center">s1</td>
</tr>
<tr>
<td style="text-align:center">s1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">s2</td>
</tr>
<tr>
<td style="text-align:center">s2</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
<td style="text-align:center">s2</td>
</tr>
<tr>
<td style="text-align:center">s2</td>
<td style="text-align:center">x</td>
<td style="text-align:center">0</td>
<td style="text-align:center">s3</td>
</tr>
<tr>
<td style="text-align:center">s3</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">s0</td>
</tr>
</tbody>
</table>
</div>
<p>得到状态逻辑的逻辑编码（二进制）</p>
<p><img src="/img/image-20240423233840379.png" alt="image-20240423233840379" style="zoom:50%;" /></p>
<p>及对应真值表</p>
<p><img src="/img/image-20240423233956769.png" alt="image-20240423233956769" style="zoom: 50%;" /></p>
<p>可得到$S^<code>_1,S^</code>_2$的公式</p>
<p>其中，若关于$S_1,S_2$的所有组合都完善且对应与输入的组合都存在，即无需补充时，化简即可，反之可补充，部分值设为x，添加后化简。</p>
<p>同理：得到输出逻辑的逻辑编码（二进制）</p>
<p><img src="/img/image-20240423234418380.png" alt="image-20240423234418380" style="zoom:50%;" /></p>
<p>和</p>
<p><img src="/img/image-20240424000206913.png" alt="image-20240424000206913"></p>
<p>得到</p>
<p><img src="/img/image-20240423234513788.png" alt="image-20240423234513788" style="zoom:50%;" /></p>
<p>时序图如下：</p>
<p><img src="/img/image-20240423234842447.png" alt="image-20240423234842447"></p>
<p>第一周期：</p>
<ul>
<li>启动复位，升到高电平，延迟到$S_{1:0}$，然后延迟到其他门。</li>
<li>$S_{1:0}$作为状态逻辑的参与部分，因变化延迟到$S_{1:0}^`$</li>
<li>CLK每次位于上升期，$S_{1:0}$都会继承$S_{1:0}^<code>$ , 若$S_&#123;1:0&#125;^</code>$无变化，则无延迟出现</li>
</ul>
<p>第二周期：</p>
<ul>
<li>$T_A$保持为高电平，因此保持原状态。</li>
</ul>
<p>第三周期：</p>
<ul>
<li>$T_A,T_B$都升高，但仍保持原状态</li>
</ul>
<p>第四周期：</p>
<ul>
<li>$T_A$变换为低电平，进入下一阶段</li>
</ul>
<p>第五周期：</p>
<ul>
<li>$S_{1:0}$作为输出延迟到状态改变，作为输入延迟到$S_{1:0}^`$</li>
</ul>
<p>第六周期：</p>
<ul>
<li>$S_{1:0}$随时间变化，引起状态改变</li>
</ul>
<p>……</p>
<h4 id="例二"><a href="#例二" class="headerlink" title="例二"></a>例二</h4><p>Alyssa P. Hacker有一个带限状态机大脑的宠物机器蜗牛。蜗牛沿着纸带从左向右爬行，这个纸带包含l和0的序列。在每一个时钟周期，蜗牛爬行到下一位。蜗牛从左到右在纸带上爬行，当最后经过的2位是01时，蜗牛会高兴得笑起来。设计一个有限状态机来计算蜗牛何时 会笑。输人A是蜗牛触角下面的位。当蜗牛笑时，输出Y为TURE。比较Moore型状态机和Mealy型状态机的设计。画出包含输入、状态和输出的每种机骈的时序图，蜗牛的爬行序列是0100110111。</p>
<p>此例较为复杂，需要考虑前置，现在和接下来的输入。</p>
<p>—————————————————-Moore（状态逻辑由当前状态和输入共同决定</p>
<p>由题意，开始序列为0，记为事件$S_0$（起始序列或循坏开始），此时还没有开始爬行。</p>
<p>若输入为0，认为开始了新状态，记$S_1$。反之，认为进行了01序列，停留在$S_0$.（起始为1毫无意义）</p>
<p>进入$s_1$，若输入为0，则需要等待1，停留。反之，凑齐条件，进入$S_2$，输出1。</p>
<p>进入状态$s_2$,若输入为0，转到$s_1$，等到1。反之，重新开始循环。</p>
<p><img src="/img/image-20240430185657795.png" alt="image-20240430185657795"></p>
<p>由此得到moore型状态机的状态转换图和输出表</p>
<p><img src="/img/image-20240430185914803.png" alt="image-20240430185914803"></p>
<p><img src="/img/image-20240430190433989.png" alt="image-20240430190433989"></p>
<p>剩下的你肯定会。</p>
<p>————————————————mealy（输出逻辑由当前状态和输入共同决定）</p>
<p><img src="/img/image-20240430195355349.png" alt="image-20240430195355349"></p>
<p>总体道理没差，只有输出被直接抛出，而不是通过状态的改变之后输出</p>
<p><img src="/img/image-20240430195513169.png" alt="image-20240430195513169"></p>
<h3 id="状态编码"><a href="#状态编码" class="headerlink" title="状态编码"></a>状态编码</h3><p>独热编码：对n种状态，有n个二进制位，每位1表示为这个状态，反之为其他。</p>
<p><img src="/img/image-20240423235230374.png" alt="image-20240423235230374" style="zoom:50%;" /></p>
<p>只有1个1，表示启动哪个状态</p>
<p>二进制编码：对4个状态，只用2个二进制位，即$log_2 4$.</p>
<h2 id="时序逻辑的时序"><a href="#时序逻辑的时序" class="headerlink" title="时序逻辑的时序"></a>时序逻辑的时序</h2><p><img src="/img/image-20240430191131149.png" alt="image-20240430191131149" style="zoom: 80%;" /></p>
<p>（图片有些糊</p>
<p>建立时间（set time），上升沿的前半段，$t_{setup}$。</p>
<p>保持时间（aperture time），上升沿的后半段,$t_{hold}$。</p>
<p>孔径时间=建立时间+保持时间，输入只有在孔径时间内保持稳定才能得到稳定的输出。</p>
<p> $t_{ccq}$,表示最小延迟，用于输出开始变化时间。</p>
<p>$t_{pcq}$表示传播延迟，用于输出保持稳定。</p>
<h3 id="建立时间约束"><a href="#建立时间约束" class="headerlink" title="建立时间约束"></a>建立时间约束</h3><p>两个寄存器间建立时间的约束，用于最长路</p>
<p><img src="/img/image-20240430192856723.png" alt="image-20240430192856723"></p>
<p>$t_{pd}$为门的最大延迟时间。</p>
<p>用于得到最小周期为$T_c$,(或最大频率)，$T_c&gt;=t_{pcq}+t_{pd}+t_{setup}$,</p>
<p>建立时间的要求</p>
<h3 id="保持时间约束"><a href="#保持时间约束" class="headerlink" title="保持时间约束"></a>保持时间约束</h3><p>两个寄存器间的保持时间的约束，用于最短路</p>
<p><img src="/img/image-20240430193154088.png" alt="image-20240430193154088"></p>
<p>$t_{cd}$为门的最小延迟。</p>
<p>有$t_{ccq}+t_{cd}&gt;=t_{hold}$，即寄存器规定的保持时间要小于寄存器的最小延迟与门的最小延迟之和</p>
<p>用于判断电路的时序是否合规，若不合规，则需要添加缓冲器使不等式成立。</p>
<h3 id="同步器没讲"><a href="#同步器没讲" class="headerlink" title="同步器没讲"></a>同步器没讲</h3><h3 id="并行"><a href="#并行" class="headerlink" title="并行"></a>并行</h3><p>任务（token)</p>
<p>延迟（latency）</p>
<p>吞吐量（throughput）</p>
<p>空间并行：增加设备，延迟不变，但吞吐量增加</p>
<p>时间并行：折叠任务，延迟不变，吞吐量增加</p>
<p><img src="/img/image-20240430201717361.png" alt="image-20240430201717361" style="zoom: 80%;" /></p>
<p>由上，增加寄存器后，最小周期：$9.5-&gt;5.5$</p>
<p>延迟：$9.5-&gt;11$</p>
<p>吞吐量：$1/9.5-&gt;1/5.5$</p>
<h1 id="硬件描绘语言"><a href="#硬件描绘语言" class="headerlink" title="硬件描绘语言"></a>硬件描绘语言</h1><p>默认使用$System Verilog$。</p>
<h2 id="基础用法"><a href="#基础用法" class="headerlink" title="基础用法"></a>基础用法</h2><ul>
<li>元件的输入输出操作</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module sillyfunction(input logic a,b,c,    元件的输入   </span><br><span class="line">                     output logic y);     元件的输出</span><br><span class="line">    元件的名字为sillfunction</span><br><span class="line">    assign y=~a&amp;~b&amp;~c|</span><br><span class="line">           a&amp;~b&amp;~c|</span><br><span class="line">           a&amp;~b&amp;c;</span><br><span class="line">    输出y的表达式，|表示或，&amp;表示且，~表示否</span><br><span class="line">    endmodule     结束对这个部件的操作</span><br></pre></td></tr></table></figure>
<ul>
<li>多输入对应输出</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module inv(input logic[3:0]a,</span><br><span class="line">       output logic [3:0]y);</span><br><span class="line">assign y=~a;      四个y会自动匹配对应的a，单个取反</span><br></pre></td></tr></table></figure>
<ul>
<li>一些门</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module gates(input logic[3:0]a,b,</span><br><span class="line">             output logic[3:0]y1,y2,y3,y4,y5);</span><br><span class="line">    assign y1=a&amp;b;</span><br><span class="line">    assign y2=a|b;</span><br><span class="line">    assign y3=a^b;     表示异或</span><br><span class="line">    assign y4=~(a&amp;b);  表示与非</span><br><span class="line">    assign y5=~(a|b);  表示或非</span><br></pre></td></tr></table></figure>
<ul>
<li>缩减运算符</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module and8(intput logic[7:0]a,output logic y);</span><br><span class="line">    assign y=&amp;a;    等同于a[7]&amp;a[6]...&amp;a[0]</span><br></pre></td></tr></table></figure>
<ul>
<li>条件运算</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module mux2(input logic[3:0]d0,d1,</span><br><span class="line">               input logic s,</span><br><span class="line">                output logic[3:0]y);</span><br><span class="line">        assign y=s?a0:d1;    用于选择</span><br><span class="line">        </span><br></pre></td></tr></table></figure>
<ul>
<li>内部变量</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic a,b,</span><br><span class="line">           output logic d )</span><br><span class="line">    logic p,g;      临时变量</span><br><span class="line">    assign d=p&amp;g;</span><br><span class="line">    assign p=a&amp;b;</span><br><span class="line">    assign g=a|b;    与顺序无关</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<ul>
<li>优先级</li>
</ul>
<p><img src="/img/image-20240507203647182.png" alt="image-20240507203647182" style="zoom:67%;" /></p>
<ul>
<li>数字</li>
<li><img src="/img/image-20240507232207277.png" alt="image-20240507232207277" style="zoom:80%;" /></li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">存在固定格式，共三块。</span><br><span class="line"></span><br><span class="line">第一块：数字，表示位数。</span><br><span class="line"></span><br><span class="line">第二块：‘b&#x27;，表示二进制；’o&#x27;，表示八进制；‘d&#x27;，表示十进制；’h&#x27;，表示十六进制；</span><br><span class="line"></span><br><span class="line">第三块：数值，显示具体的数值。</span><br></pre></td></tr></table></figure>
<ul>
<li>Z和X</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">前情提要：</span><br><span class="line">使能信号E为0时，会正常输出，反之输出z，即浮空值。</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic a,</span><br><span class="line">            input logic en,</span><br><span class="line">           output logic d )</span><br><span class="line">    assign d=en?a:4`bz;    4`bz表示浮空值，此时输入为z，对应的输出为x</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<ul>
<li>常量</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">parameter green = 2&#x27;b00;</span><br></pre></td></tr></table></figure>
<ul>
<li>位混合</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic [3:0]a,b,</span><br><span class="line">           output logic d )</span><br><span class="line">    assign d=&#123;a[2:1],b,3`b011&#125;;  得到的输出共6位</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<ul>
<li>延迟</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">·timescale 1ns/1ps           表示时间单位</span><br><span class="line">module test(input logic a,b,c</span><br><span class="line">           output logic d )</span><br><span class="line">    logic ab,bb,cb,n1,n2,n3;</span><br><span class="line">    assign #1&#123;ab,bb,cb&#125;=~&#123;a,b,c&#125;;</span><br><span class="line">    assign #2 n1=ab&amp;bb&amp;cb;</span><br><span class="line">    assign #2 n2=a&amp;bb&amp;cb;</span><br><span class="line">    assign #2 n3=a&amp;bb&amp;c;</span><br><span class="line">    assign #4 y=n1|n2|n3;         #1表示延迟，数字为延迟时间，为自己设置</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<ul>
<li>结构建模</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic a,b,</span><br><span class="line">           output logic d )</span><br><span class="line">    assign d=a&amp;b;    4`bz表示浮空值，此时输入为z，对应的输出为x</span><br><span class="line">endmodule;</span><br><span class="line"></span><br><span class="line">module test_1(input logic q,w,</span><br><span class="line">             output logic l)</span><br><span class="line">    test cd(l,q,w);      仿照test元件的输出表达式</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<h2 id="always"><a href="#always" class="headerlink" title="always"></a>always</h2><ul>
<li>always_comb</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">在SystemVerilog中，always_comb块通常用于描述组合逻辑，即逻辑输出只依赖于当前输入的情况。然而，并非所有的组合逻辑都需要放在always_comb块中。有些情况下，组合逻辑的行为可能已经被其他语言结构明确地描述了，而不需要always_comb块。</span><br><span class="line"></span><br><span class="line">下面是一些情况，组合逻辑不需要使用always_comb块：</span><br><span class="line"></span><br><span class="line">模块的输出端口或内部变量直接通过逻辑表达式计算：如果一个模块的输出端口或内部变量已经通过简单的逻辑表达式计算得到，而且这些逻辑表达式不依赖于时钟或其他时序信息，那么就不需要使用always_comb块。</span><br><span class="line">逻辑表达式直接作为赋值语句使用：有时，逻辑表达式可以直接作为赋值语句使用，而不需要放在always_comb块中。例如：</span><br><span class="line">systemverilog</span><br><span class="line">Copy code</span><br><span class="line">// 使用逻辑表达式直接对变量赋值</span><br><span class="line">assign out = (a &amp; b) | (~c);</span><br><span class="line">在这种情况下，逻辑表达式会在任何输入信号变化时自动重新计算，不需要always_comb块。</span><br><span class="line">内联逻辑表达式：有时，逻辑表达式可以直接在需要的地方进行内联使用，而不需要显式地放在always_comb块中。例如：</span><br><span class="line">systemverilog</span><br><span class="line">Copy code</span><br><span class="line">// 在输出端口声明时内联逻辑表达式</span><br><span class="line">output logic [3:0] out = (a &amp; b) | (~c);</span><br><span class="line">这种情况下，逻辑表达式会在需要的地方进行计算，而不需要always_comb块。</span><br><span class="line">总的来说，always_comb块主要用于提高代码的可读性和可维护性，以确保组合逻辑的行为清晰可见。然而，并不是所有的组合逻辑都需要放在always_comb块中，有些情况下，逻辑可以直接以简洁明了的方式表示，而不需要额外的语言结构。</span><br></pre></td></tr></table></figure>
<h2 id="时序逻辑"><a href="#时序逻辑" class="headerlink" title="时序逻辑"></a>时序逻辑</h2><ul>
<li>寄存器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic clk,</span><br><span class="line">            input logic[3:0] a,</span><br><span class="line">           output logic d )</span><br><span class="line">    always_ff@(posedge clk)    触发事件posedge clk，（clk处于上升沿时执行下面的代码</span><br><span class="line">        d&lt;=a[0];         此时用&lt;=取代assign，且表示=</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">&lt;=为非阻塞赋值，用于时序电路</span><br></pre></td></tr></table></figure>
<ul>
<li>带复位功能的寄存器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">异步复位器</span><br><span class="line">module test(input logic clk,</span><br><span class="line">input logic reset,</span><br><span class="line">inputlogic [3:0]d,</span><br><span class="line">output logic[3:0]q );</span><br><span class="line">    always_ff@(posedge clk,posedge reset)</span><br><span class="line">        if(reset) q&lt;=4`b0;</span><br><span class="line">    else q&lt;=d;</span><br><span class="line">endmodule;</span><br><span class="line">//它在时钟信号 clk 的上升沿或者复位信号 reset 的上升沿触发时更新输出信号 q。</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">同步复位器</span><br><span class="line">module test(input logic clk,</span><br><span class="line">input logic reset,</span><br><span class="line">inputlogic [3:0]d,</span><br><span class="line">output logic[3:0]q );</span><br><span class="line">    always_ff@(posedge clk)</span><br><span class="line">        if(reset) q&lt;=4`b0;</span><br><span class="line">    else q&lt;=d;</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">always_ff 表示在时钟的上升沿触发。</span><br><span class="line">@(posedge clk) 指定了触发时钟信号 clk 的上升沿。</span><br></pre></td></tr></table></figure>
<ul>
<li>带使能端的寄存器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">异步使能复位寄存器</span><br><span class="line">module test(input logic clk,</span><br><span class="line">            input logic reset,</span><br><span class="line">            input logic en,</span><br><span class="line">            inputlogic [3:0]d,</span><br><span class="line">            output logic[3:0]q );</span><br><span class="line">    always_ff@(posedge clk,posedge reset)</span><br><span class="line">        if(reset) q&lt;=4`b0;</span><br><span class="line">    else if(en) q&lt;=d;</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<ul>
<li>同步器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic clk,</span><br><span class="line">            inputlogic [3:0]d,</span><br><span class="line">            output logic[3:0]q );</span><br><span class="line">    logic n1;</span><br><span class="line">    always_ff@(posedge clk)</span><br><span class="line">        begin</span><br><span class="line">            n1&lt;=d;</span><br><span class="line">            q&lt;=n1;</span><br><span class="line">        end;</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<p><img src="/img/image-20240507234630332.png" alt="image-20240507234630332" style="zoom:67%;" /></p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">如图，n1作为中间变量，写在CLk下面，天然就是一个寄存器。</span><br><span class="line">使用begin和end是因为always下只能跟一条总语句。</span><br></pre></td></tr></table></figure>
<ul>
<li>锁存器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic clk,</span><br><span class="line">            inputlogic [3:0]d,</span><br><span class="line">            output logic[3:0]q );</span><br><span class="line">    always_latch</span><br><span class="line">        if(clk) q&lt;=d;</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">always_lanth相当于always@(clk,d)，是专门用来修饰锁存器的</span><br></pre></td></tr></table></figure>
<h2 id="组合电路"><a href="#组合电路" class="headerlink" title="组合电路"></a>组合电路</h2><ul>
<li>使用always的组合反相器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">作为组合电路，应使用=（阻塞赋值</span><br><span class="line">module inv(input logic [3:0]a,</span><br><span class="line">           output logic [3:0]y);</span><br><span class="line">    always_comb</span><br><span class="line">        y=~a;</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<ul>
<li>全加器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module inv(input logic a,b,cin,</span><br><span class="line">           output logic s,cout);</span><br><span class="line">    logic p,g;</span><br><span class="line">    always_comb</span><br><span class="line">        begin</span><br><span class="line">            p=a^b;</span><br><span class="line">            g=a&amp;b;</span><br><span class="line">            s=p^cin;</span><br><span class="line">            cout=g|(p&amp;cin);</span><br><span class="line">        end</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<ul>
<li>七段管显示译码器</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module inv(input logic [3:0] data,</span><br><span class="line">           output logic [6:0] segments);</span><br><span class="line">    always_comb</span><br><span class="line">        caes(data)</span><br><span class="line">        0: segments=7`b111_1110;</span><br><span class="line">    或  4`b000: segmenta=7`b111_1110;</span><br><span class="line">        1: segments=7`b011_0000;</span><br><span class="line">    ....</span><br><span class="line">    	9: segments=7`b111_0011;</span><br><span class="line">    	default: segments=7`b000_0000;</span><br><span class="line">    endcase</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">case必须在always语句内</span><br><span class="line">case无法识别无关项</span><br></pre></td></tr></table></figure>
<ul>
<li>使用无关项的优先级电路</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module inv(input logic [3:0] a,</span><br><span class="line">           output logic [3:0] y);</span><br><span class="line">    always_comb</span><br><span class="line">        casez(a)</span><br><span class="line">            4`b1???: y&lt;=4`b1000</span><br><span class="line">            ...</span><br><span class="line">        endcase</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">casez可以识别无关项</span><br></pre></td></tr></table></figure>
<ul>
<li>优先级电路</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module inv(input logic [3:0] a,</span><br><span class="line">           output logic [3:0] y);</span><br><span class="line">    always_comb</span><br><span class="line">        if(a[3])y&lt;=4`b1000;</span><br><span class="line">    else if(a[2])y&lt;=4`b0100;</span><br><span class="line">    else if(a[1])y&lt;=4`b0010;</span><br><span class="line">    else if(a[0])y&lt;=4`b0001;</span><br><span class="line">    else y&lt;=4`b0000;</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<h2 id="阻塞与非阻塞"><a href="#阻塞与非阻塞" class="headerlink" title="阻塞与非阻塞"></a>阻塞与非阻塞</h2><ol>
<li>对&lt;=来说，在一个always内，所有的非阻塞同时计算，这意味在参与计算的值若也是非阻塞，那么参与计算的是原值，而非计算后的值。——-即考虑前一个状态</li>
<li>对=来说，在一个always内，按照代码顺序依次计算。</li>
</ol>
<h2 id="有限状态机-1"><a href="#有限状态机-1" class="headerlink" title="有限状态机"></a>有限状态机</h2><figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test(input logic clk,</span><br><span class="line">           input logic reset,</span><br><span class="line">           ouyput logic y)</span><br><span class="line">    typedef enum logic[1:0]&#123;s0,s1,s2&#125; statetype; </span><br><span class="line">    statetype[1:0]state,nextstate;</span><br><span class="line">    always_ff@(pasedge clk,pasedge reset)</span><br><span class="line">        if(reset) state&lt;=s0;</span><br><span class="line">    else state&lt;=nextstate;</span><br><span class="line">    always_comb</span><br><span class="line">        case(state)</span><br><span class="line">            s0:nextstate&lt;=s1;</span><br><span class="line">            s1:nextstate&lt;=s2;</span><br><span class="line">            s2:nextstate&lt;=s0;</span><br><span class="line">        endcase</span><br><span class="line">    assign y=(state==s0)</span><br><span class="line">        endmodule</span><br></pre></td></tr></table></figure>
<h1 id="数字模块"><a href="#数字模块" class="headerlink" title="数字模块"></a>数字模块</h1><h2 id="算数电路"><a href="#算数电路" class="headerlink" title="算数电路"></a>算数电路</h2><h3 id="加法"><a href="#加法" class="headerlink" title="加法"></a>加法</h3><h4 id="半加器"><a href="#半加器" class="headerlink" title="半加器"></a>半加器</h4><p><img src="/img/image-20240514184847100.png" alt="image-20240514184847100" style="zoom:50%;" /></p>
<p>两个输入A，B得到两个输出S，C_{out}。其中两个输出代表了A，B的和，C_{out}表示进位，S表示去除进位后的值。例如1+1=2，进位1，C_{out}=1,S=0</p>
<h4 id="全加器"><a href="#全加器" class="headerlink" title="全加器"></a>全加器</h4><p><img src="/img/image-20240514185144225.png" alt="image-20240514185144225" style="zoom:50%;" /></p>
<p>全加器利用了输出C_{out}，它接收一个进位输入，利用这个进位信息再向上一级生成进位。例如11+11，此时从末尾进一，首位向前进一，得到100；</p>
<h4 id="进位传播加法器（CPA）"><a href="#进位传播加法器（CPA）" class="headerlink" title="进位传播加法器（CPA）"></a>进位传播加法器（CPA）</h4><p><img src="/img/image-20240514190244308.png" alt="image-20240514190244308" style="zoom: 50%;" /></p>
<h5 id="行波进位加法器"><a href="#行波进位加法器" class="headerlink" title="行波进位加法器"></a>行波进位加法器</h5><p><img src="/img/image-20240514190451084.png" alt="image-20240514190451084" style="zoom:67%;" /></p>
<p>结果需要前一位的进一，依次累加，即进位通过进位链形成行波。$t_{ripper}$是单个加法器的延迟，而$t_{FA}$​是全体加法器时间的累加。有关系：</p>
<script type="math/tex; mode=display">
N*t_{ripper}=t_{FA}</script><h5 id="先行进位加法器-CLA"><a href="#先行进位加法器-CLA" class="headerlink" title="先行进位加法器(CLA)"></a>先行进位加法器(CLA)</h5><p><img src="/img/image-20240514192456172.png" alt="image-20240514192456172" style="zoom:50%;" /></p>
<p>先分块，再产生输出。</p>
<p>对每个分块，都有接收一个进位输入，产生一个进位输出。</p>
<p>对于进位输出，需要块的两个性质：产生进位和传播进位。</p>
<h6 id="产生进位"><a href="#产生进位" class="headerlink" title="产生进位"></a>产生进位</h6><p>这是块自己得到进位输出的能力，例如1+1就会自动产生进位。记为$G_i$，i为序号</p>
<h6 id="传播进位"><a href="#传播进位" class="headerlink" title="传播进位"></a>传播进位</h6><p>这是块根据进位输入得到进位输出的能力，例如1+0和进位1就会输出一个进位1。记为$P_i$，i为序号</p>
<h6 id="进位输出"><a href="#进位输出" class="headerlink" title="进位输出"></a>进位输出</h6><script type="math/tex; mode=display">
C_i=A_iB_i+(A_i+B_i)C_{i-1}=G_i+P_iC_{i-1}</script><p>依照这个公式，可以得到各级的进位输出</p>
<p><img src="/img/image-20240514194441912.png" alt="image-20240514194441912" style="zoom:67%;" /></p>
<p>依照该图，右上侧得到四位的产生进位G,右下角为传播进位P，根据进位输入$C_{in}$得到块的进位输出$C_{out}$</p>
<h6 id="时间延迟"><a href="#时间延迟" class="headerlink" title="时间延迟"></a>时间延迟</h6><script type="math/tex; mode=display">
t_{CLA}=t_{pg}+t_{tpg-block}+(\frac{N}{K}-1)t_{AND_OR}+kt_{FA}</script><p>其中$t_{pg}$为产生$p_i$， 和$G_i$的单个产生／传播门（单个AND或OR门）的延迟，$t_{pgblock}$为在K位块中寻找产生信号$P_{ij}$和传播信号$G_{ij}$的延迟，$t_{AND-OR}$为从$C_{in}$到$C_{out}$到达K位CLA块的最后AND/OR逻辑的延迟。</p>
<p>此处留意，因为还没仔细解释。</p>
<h4 id="加法器"><a href="#加法器" class="headerlink" title="加法器"></a>加法器</h4><figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module test #(parameter n=8)</span><br><span class="line">    (input logic [n-1:0]a,b,</span><br><span class="line">    input logic cin,</span><br><span class="line">     output logic [n-1:0]s,</span><br><span class="line">     output logic cout);</span><br><span class="line">    assgin &#123;cout,s&#125;=a+b+cin;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">input logic [n-1:0] a, b：这是两个 n 位的输入端口 a 和 b，用于存放待相加的数。</span><br><span class="line">input logic cin：这是一个输入进位（carry in）端口，用于存放进位值。</span><br><span class="line">output logic [n-1:0] s：这是一个 n 位的输出端口 s，用于存放相加的结果。</span><br><span class="line">output logic cout：这是一个输出进位（carry out）端口，用于存放相加过程中的进位，可以和下一个加法器的cin连接</span><br></pre></td></tr></table></figure>
<h3 id="减法"><a href="#减法" class="headerlink" title="减法"></a>减法</h3><p><img src="/img/image-20240515230605513.png" alt="image-20240515230605513" style="zoom:50%;" /></p>
<p>这是第一章的复现，将二进制负值转换为补码。</p>
<p>B输入处的取反就是取补码，这通常还需要加一，即一个初始值为1的进位输入（作用到第一位）。</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module subtractor #(parameter N -8)</span><br><span class="line">    (input logic [N-1:0] a, b, </span><br><span class="line">                  output logic [N-1:0] y)</span><br><span class="line">      assign y=a-b;</span><br><span class="line">                  endmodule</span><br><span class="line">      </span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">你一定会</span><br></pre></td></tr></table></figure>
<h3 id="比较器"><a href="#比较器" class="headerlink" title="比较器"></a>比较器</h3><p><img src="/img/image-20240515231746645.png" alt="image-20240515231746645" style="zoom: 67%;" /></p>
<p>比较简单，你一定会</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module comparator #(parameter N =8) </span><br><span class="line">    (input logic [N-1:0] a, b,</span><br><span class="line">    output logic eq, neq, lt, lte, gt, gte);</span><br><span class="line">    assign eq=(a==b);</span><br><span class="line">    assign neq=(a!=b);</span><br><span class="line">    assign lt=(a&lt;b);</span><br><span class="line">    assign lte~ (a &lt;+b); </span><br><span class="line">    assign gt =(a&gt;b);</span><br><span class="line">    assign gte =(a&gt;=b);</span><br><span class="line">    </span><br><span class="line">    </span><br></pre></td></tr></table></figure>
<h3 id="算数逻辑单元"><a href="#算数逻辑单元" class="headerlink" title="算数逻辑单元"></a>算数逻辑单元</h3><p><img src="/img/image-20240515232554190.png" alt="image-20240515232554190"></p>
<p><img src="/img/image-20240515232612195.png" alt="image-20240515232612195" style="zoom:80%;" /></p>
<p>根据图一的运算编码，得到F[2:0]，第一位F2作为判断B是否取补，剩下的两位判断模式，根据复用器使对应的输出通道打开。F2还作为加法器的初始进位输入，对于无符号加法，进位输入为0，反之需要补码时，进位自然为1（因为补码本身需要加1），011安装了扩展，表明还可以添加其他功能。</p>
<h3 id="移位器和循环移位器"><a href="#移位器和循环移位器" class="headerlink" title="移位器和循环移位器"></a>移位器和循环移位器</h3><h4 id="逻辑移位器"><a href="#逻辑移位器" class="headerlink" title="逻辑移位器"></a>逻辑移位器</h4><p><img src="/img/image-20240515233257013.png" alt="image-20240515233257013" style="zoom:67%;" /></p>
<p>就像是枚举，shamt选择模式，00表示左/右移动0位，01表示1位，，，</p>
<h4 id="算数移位器"><a href="#算数移位器" class="headerlink" title="算数移位器"></a>算数移位器</h4><p><img src="/img/image-20240515233438755.png" alt="image-20240515233438755" style="zoom:67%;" /></p>
<p>基本原理一致，但多了一个规则，原数据的最高有效位会继承到被右移的那位。</p>
<p>如图11000-&gt;11100-&gt;11110-&gt;11111为累次移动一位的过程。</p>
<h3 id="乘法（-？）"><a href="#乘法（-？）" class="headerlink" title="乘法（*？）"></a>乘法（*？）</h3><p><img src="/img/image-20240515233844125.png" alt="image-20240515233844125"></p>
<p>和十进制乘法一样，小学的玩意。即加法的累加</p>
<h3 id="除法（-？）"><a href="#除法（-？）" class="headerlink" title="除法（*？）"></a>除法（*？）</h3><p><img src="/img/image-20240515234313874.png" alt="image-20240515234313874" style="zoom:67%;" /></p>
<p>大概不考。</p>
<h2 id="数制"><a href="#数制" class="headerlink" title="数制"></a>数制</h2><h3 id="定点数"><a href="#定点数" class="headerlink" title="定点数"></a>定点数</h3><p>是你学过的二进制小数点算法。</p>
<p><img src="/img/image-20240515234503493.png" alt="image-20240515234503493" style="zoom:67%;" /></p>
<p>看个样例乐呵下，补码加一在小数末尾；建议使用原文的思路</p>
<h2 id="时序电路模块"><a href="#时序电路模块" class="headerlink" title="时序电路模块"></a>时序电路模块</h2><h3 id="计数器"><a href="#计数器" class="headerlink" title="计数器"></a>计数器</h3><p><img src="/img/image-20240515234658246.png" alt="image-20240515234658246" style="zoom:80%;" /></p>
<p>实验内容之一,时钟打一次，就把1在加法器中的结果打出去，既输出，又作为下一次的加数。</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module counter #(parameter N=8)</span><br><span class="line">    (input logic clk,</span><br><span class="line">    input logic reset,</span><br><span class="line">     output logic [N-1:0]q);</span><br><span class="line">    always_ff @(posedgs clk, posedge reset)</span><br><span class="line">        if(reset)q&lt;=0;</span><br><span class="line">    else q&lt;=q+1;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h3 id="移位寄存器"><a href="#移位寄存器" class="headerlink" title="移位寄存器"></a>移位寄存器</h3><p><img src="/img/image-20240515235938154.png" alt="image-20240515235938154"></p>
<p>上图所示为串行到并行的移位寄存器。时钟每打一次，$S_m$的值就会被输出记录，且已经被记录的会在输出中前进一位，这样n个周期后，就能并行访问所有的$S_m$（即[N-1:0]个输出）</p>
<p><img src="/img/image-20240516000323984.png" alt="image-20240516000323984"></p>
<p>上图为可切换的并行移位器，使能信号Load为1时，由l[N-1:0]并行输入，同时可以并行访问。为0时和上面的一样。这样就能使并行的输入被一次次移位。</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module shiftreg #(parameter N=8)</span><br><span class="line">    (intput logic clk,</span><br><span class="line">    input logic reset,load,</span><br><span class="line">    input logic sin,</span><br><span class="line">     input logic [N-1:0]d,</span><br><span class="line">     output logic [N-1:0]q,</span><br><span class="line">     output logic sout);</span><br><span class="line">    always_lf@(posedge elk,posedge reset)  </span><br><span class="line">    if(reset)q&lt;=0;</span><br><span class="line">    else if(load) q&lt;=d;</span><br><span class="line">    else q&lt;=&#123;q[N-2],sin&#125;;</span><br><span class="line">    assign sout=q[N-1];</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">input logic clk：时钟输入端口，用于控制寄存器的时钟。</span><br><span class="line">input logic reset, load：复位和加载控制端口。reset 用于清零寄存器，load 用于将输入 d 的值加载到寄存器中。</span><br><span class="line">input logic sin：串行输入端口，用于接收新数据。</span><br><span class="line">input logic [N-1:0] d：并行输入端口，用于接收并行数据。</span><br><span class="line">output logic [N-1:0] q：寄存器的并行输出端口，用于输出当前寄存器中存储的数据。</span><br><span class="line">output logic sout：串行输出端口，用于输出寄存器中最高位的数据。</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="存储器阵列"><a href="#存储器阵列" class="headerlink" title="存储器阵列"></a>存储器阵列</h2><h3 id="基础"><a href="#基础" class="headerlink" title="基础"></a>基础</h3><p>动态随机访问存储器</p>
<p>静态随机访问存储器</p>
<p>只读存储器</p>
<p>地址</p>
<p>数据</p>
<p>深度</p>
<p>宽度</p>
<p>阵列</p>
<p>位线</p>
<p>字线</p>
<p>阵列的单位为位单元，每个位单元都被一个位线和一个字线连接</p>
<p><img src="/img/image-20240521184939642.png" alt="image-20240521184939642"></p>
<p>字线是高电平时用来启动这个位单元，这时位线连接到位单元用来读取或写入数据。</p>
<p><img src="/img/image-20240521185045070.png" alt="image-20240521185045070"></p>
<p>地址实际上就是字线的代码，读写以整个字为单位，读取时位线被设置成浮空，写入时位线被设置为要输入的值。</p>
<p><img src="/img/image-20240521190542185.png" alt="image-20240521190542185"></p>
<p>三端口存储器，A1,A2为读取端，A3为写入端。使能WE3无效时，从A1或A2读取数据放到RD1，RD2，有效时把WD3的内容写入A3</p>
<h3 id="动态随机访问存储器"><a href="#动态随机访问存储器" class="headerlink" title="动态随机访问存储器"></a>动态随机访问存储器</h3><p>作为RAM的动态分支，它与SRAM一样是易失的。</p>
<p><img src="/img/image-20240521191058231.png" alt="image-20240521191058231"></p>
<p>以电平的方式存储位，所以存储的内容会因电压的流失而流失，所以叫做动态，其内容需要快速的跟新。</p>
<p>读取时，数据从电平发送到位线，此时电平中不存在数据，所以需要重写数据；写入时数据从位线发送到电平。</p>
<h3 id="静态随机访问存储器"><a href="#静态随机访问存储器" class="headerlink" title="静态随机访问存储器"></a>静态随机访问存储器</h3><p><img src="/img/image-20240521191644853.png" alt="image-20240521191644853"></p>
<p>看到这个反相器应该就明白了，这个元件能存储数据，能满足写入读取</p>
<h3 id="面积和延迟"><a href="#面积和延迟" class="headerlink" title="面积和延迟"></a>面积和延迟</h3><p><img src="/img/image-20240521191949300.png" alt="image-20240521191949300"></p>
<h3 id="寄存器文件"><a href="#寄存器文件" class="headerlink" title="寄存器文件"></a>寄存器文件</h3><p><img src="/img/image-20240521192055466.png" alt="image-20240521192055466"></p>
<p>如上的三端口存储器，内部由SRAM组成</p>
<h3 id="ROM"><a href="#ROM" class="headerlink" title="ROM"></a>ROM</h3><p><img src="/img/image-20240521192415481.png" alt="image-20240521192415481"></p>
<p>可以用晶体管的有无来判断存储的信息，有为0，反之为1，扣掉晶体管确实就只能只读了，但其他的长期存储不会只读。</p>
<p>右图上，有实点表示为1，否则为0 </p>
<p><img src="/img/image-20240521194324339.png" alt="image-20240521194324339"></p>
<p>可得到对应的表达式</p>
<p>右图为一次性ROM，熔断熔丝后如果接地为0，否则为1.</p>
<h3 id="使用存储器阵列的逻辑"><a href="#使用存储器阵列的逻辑" class="headerlink" title="使用存储器阵列的逻辑"></a>使用存储器阵列的逻辑<img src="/img/image-20240521195223961.png" alt="image-20240521195223961" style="zoom:80%;" /></h3><p>实质为将每个数据转化为一个逻辑而非晶体管</p>
<h3 id="存储器代码"><a href="#存储器代码" class="headerlink" title="存储器代码"></a>存储器代码</h3><h4 id="RAM"><a href="#RAM" class="headerlink" title="RAM"></a>RAM</h4><figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module ram#(parameter N=6,M=32)</span><br><span class="line">    (input logic clk,</span><br><span class="line">    input logic we,</span><br><span class="line">     input logic[N-1:0]adr,</span><br><span class="line">     input logic[M-1:0]din,</span><br><span class="line">     output logic [M-1:0]dout)</span><br><span class="line">    logic [M-1:0]mem[2**N-1:0];</span><br><span class="line">    always_ff@(posedge clk)</span><br><span class="line">        if(we)men[adr]&lt;=din;</span><br><span class="line">    assign dout=mem[adr];</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">clk：时钟信号，类型为logic。</span><br><span class="line">we：写使能信号，类型为logic。</span><br><span class="line">adr：地址信号，位宽为N位（默认6位），类型为logic。</span><br><span class="line">din：数据输入信号，位宽为M位（默认32位），类型为logic。</span><br><span class="line">dout：数据输出信号，位宽为M位（默认32位），类型为logic。</span><br><span class="line">logic [M-1:0] mem[2**N-1:0];</span><br><span class="line">这行声明了一个名为mem的存储器数组。数组的大小是2^N（默认64），每个元素的位宽为M位（默认32位）。</span><br><span class="line">always_ff@(posedge clk)</span><br><span class="line">    if(we) mem[adr] &lt;= din;</span><br><span class="line">这个always_ff块在每个时钟上升沿（posedge clk）时触发。如果we（写使能信号）为高（true），则将输入数据din写入到存储器数组mem中地址为adr的位置。</span><br><span class="line">assign dout = mem[adr];</span><br><span class="line">这行将存储器数组mem中地址为adr的位置的数据赋值给输出信号dout。</span><br></pre></td></tr></table></figure>
<h4 id="ROM-1"><a href="#ROM-1" class="headerlink" title="ROM"></a>ROM</h4><figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module rom(input logic [1:0] adr,</span><br><span class="line">           output logic [2:0] dout);</span><br><span class="line">always_comb</span><br><span class="line">    case(adr)</span><br><span class="line">        2&#x27;b00: dout &lt;= 3&#x27;b011;</span><br><span class="line">        2&#x27;b01: dout &lt;= 3&#x27;b110;</span><br><span class="line">        2&#x27;b10: dout &lt;= 3&#x27;b100;</span><br><span class="line">        2&#x27;b11: dout &lt;= 3&#x27;b010;</span><br><span class="line">    endcase</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h3 id="可编程逻辑阵列"><a href="#可编程逻辑阵列" class="headerlink" title="可编程逻辑阵列"></a>可编程逻辑阵列</h3><p><img src="/img/image-20240521201914554.png" alt="image-20240521201914554"></p>
<p><img src="/img/image-20240521201924766.png" alt="image-20240521201924766" style="zoom: 67%;" /></p>
<p>顾名思义AND阵,根据实点取值，在OR阵列中取和。</p>
<p>未勾点的不会进入，可视为浮空。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.lafael.top">surtr lafael</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.lafael.top/2024/03/14/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/">https://www.lafael.top/2024/03/14/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://www.lafael.top" target="_blank">Hephaestus</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/">数字逻辑</a></div><div class="post_share"><div class="social-share" data-image="https://img2.imgtp.com/2024/03/24/FOU9gW1G.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/03/14/%E5%A4%9A%E6%80%81/" title="多态"><img class="cover" src="https://img2.imgtp.com/2024/03/24/TzZAlzQr.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">多态</div></div></a></div><div class="next-post pull-right"><a href="/2024/03/11/cpp%E6%98%A5%E5%AE%9E%E9%AA%8C%E4%B8%80/" title="cpp春实验一"><img class="cover" src="https://img2.imgtp.com/2024/04/08/JnvOeFHp.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">cpp春实验一</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/head.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">surtr lafael</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">26</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">13</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/lafaeier"><i class="fab fa-github"></i><span>今四,50,喜奔。</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/lafaeier" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:hamiltonlafael@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">(阴暗的爬行)陆地,太过干燥,无鳞,离群的同胞,我呼唤你,带你归巢(嘶吼)。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BA%8C%E8%BF%9B%E5%88%B6"><span class="toc-number">1.</span> <span class="toc-text">二进制</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%8D%E8%AF%8D%E8%A7%A3%E9%87%8A"><span class="toc-number">1.1.</span> <span class="toc-text">名词解释</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%89Y%E5%8E%9F%E5%88%99%EF%BC%9A"><span class="toc-number">1.1.1.</span> <span class="toc-text">三Y原则：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%85%B6%E4%BB%96%EF%BC%9A"><span class="toc-number">1.1.2.</span> <span class="toc-text">其他：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BA%8C%E8%BF%9B%E5%88%B6%EF%BC%9A"><span class="toc-number">1.1.3.</span> <span class="toc-text">二进制：</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AE%A1%E7%AE%97"><span class="toc-number">1.2.</span> <span class="toc-text">计算</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%85%B6%E4%BB%96%E8%BF%9B%E5%88%B6%E8%BD%AC%E6%8D%A2%E4%B8%BA%E5%8D%81%E8%BF%9B%E5%88%B6"><span class="toc-number">1.2.1.</span> <span class="toc-text">其他进制转换为十进制</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BA%8C%E8%BF%9B%E5%88%B6%E5%8A%A0%E5%87%8F"><span class="toc-number">1.2.2.</span> <span class="toc-text">二进制加减</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A5%E4%BD%8D"><span class="toc-number">1.2.3.</span> <span class="toc-text">补位</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E7%A4%BA%E8%8C%83%E5%9B%B4"><span class="toc-number">1.2.4.</span> <span class="toc-text">表示范围</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E9%97%A8"><span class="toc-number">1.3.</span> <span class="toc-text">逻辑门</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%99%AA%E5%A3%B0%E5%AE%B9%E9%99%90"><span class="toc-number">1.4.</span> <span class="toc-text">噪声容限</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E8%AE%BE%E8%AE%A1"><span class="toc-number">2.</span> <span class="toc-text">组合逻辑设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8"><span class="toc-number">2.1.</span> <span class="toc-text">组合电路设计与真值表</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%90%8D%E8%AF%8D%EF%BC%9A"><span class="toc-number">2.1.1.</span> <span class="toc-text">名词：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1"><span class="toc-number">2.1.2.</span> <span class="toc-text">组合电路设计</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%9C%9F%E5%80%BC%E8%A1%A8"><span class="toc-number">2.1.3.</span> <span class="toc-text">真值表</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#NAND3"><span class="toc-number">2.1.3.1.</span> <span class="toc-text">NAND3</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#XOR3%EF%BC%88%E5%85%A8%E5%8A%A0%E5%99%A8"><span class="toc-number">2.1.3.2.</span> <span class="toc-text">XOR3（全加器)</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E5%BC%8F"><span class="toc-number">2.2.</span> <span class="toc-text">逻辑电路式</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%8E%E6%88%96%E5%BC%8F"><span class="toc-number">2.2.0.1.</span> <span class="toc-text">与或式</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%88%96%E4%BA%8E%E5%BC%8F"><span class="toc-number">2.2.0.2.</span> <span class="toc-text">或于式</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%83%E5%B0%94%E4%BB%A3%E6%95%B0"><span class="toc-number">2.3.</span> <span class="toc-text">布尔代数</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%89%B9%E6%AE%8A%E8%BF%90%E7%AE%97"><span class="toc-number">2.3.1.</span> <span class="toc-text">特殊运算</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BE%B7%E6%91%A9%E6%A0%B9%E5%AE%9A%E7%90%86"><span class="toc-number">2.3.2.</span> <span class="toc-text">德摩根定理</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B5%E8%B7%AF%E5%8E%9F%E7%90%86%E5%9B%BE"><span class="toc-number">2.3.3.</span> <span class="toc-text">电路原理图</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8E%A8%E6%B0%94%E6%B3%A1%E6%B3%95"><span class="toc-number">2.3.4.</span> <span class="toc-text">推气泡法</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%89%B9%E6%AE%8A%E7%94%B5%E8%B7%AF"><span class="toc-number">2.4.</span> <span class="toc-text">特殊电路</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BC%98%E5%85%88%E7%BA%A7%E7%94%B5%E8%B7%AF"><span class="toc-number">2.4.1.</span> <span class="toc-text">优先级电路</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%BF%E8%83%BD%E4%BF%A1%E5%8F%B7"><span class="toc-number">2.4.2.</span> <span class="toc-text">使能信号</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AF%91%E7%A0%81%E5%99%A8"><span class="toc-number">2.4.3.</span> <span class="toc-text">译码器</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8D%A1%E8%AF%BA%E5%9B%BE"><span class="toc-number">2.5.</span> <span class="toc-text">卡诺图</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9C%80%E5%B0%8F%E9%A1%B9%E5%8D%A1%E8%AF%BA%E5%9B%BE"><span class="toc-number">2.5.1.</span> <span class="toc-text">最小项卡诺图</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%B3%A8%E6%84%8F"><span class="toc-number">2.5.1.1.</span> <span class="toc-text">注意</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%A4%8D%E7%94%A8%E5%99%A8"><span class="toc-number">2.6.</span> <span class="toc-text">复用器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#2%EF%BC%9A1%E5%A4%8D%E7%94%A8%E5%99%A8"><span class="toc-number">2.6.1.</span> <span class="toc-text">2：1复用器</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AF%91%E7%A0%81%E5%99%A8-1"><span class="toc-number">2.7.</span> <span class="toc-text">译码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F"><span class="toc-number">2.8.</span> <span class="toc-text">时序</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BB%B6%E8%BF%9F%E6%97%B6%E9%97%B4"><span class="toc-number">2.8.1.</span> <span class="toc-text">延迟时间</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BB%B6%E8%BF%9F%E8%AE%A1%E7%AE%97"><span class="toc-number">2.8.2.</span> <span class="toc-text">延迟计算</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%AF%9B%E5%88%BA"><span class="toc-number">2.8.3.</span> <span class="toc-text">毛刺</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E8%AE%BE%E8%AE%A1"><span class="toc-number">3.</span> <span class="toc-text">时序逻辑设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%94%81%E5%AD%98%E5%99%A8%E5%92%8C%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="toc-number">3.1.</span> <span class="toc-text">锁存器和触发器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%8C%E7%A8%B3%E6%80%81%E5%85%83%E4%BB%B6"><span class="toc-number">3.1.1.</span> <span class="toc-text">双稳态元件</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#SR%E9%94%81%E5%AD%98%E5%99%A8"><span class="toc-number">3.1.2.</span> <span class="toc-text">SR锁存器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#D%E9%94%81%E5%AD%98%E5%99%A8"><span class="toc-number">3.1.3.</span> <span class="toc-text">D锁存器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#D%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="toc-number">3.1.4.</span> <span class="toc-text">D触发器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">3.1.5.</span> <span class="toc-text">寄存器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%82%A8%E5%AD%98%E5%99%A8%E7%9A%84%E5%8F%98%E5%9E%8B"><span class="toc-number">3.1.6.</span> <span class="toc-text">储存器的变型</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B8%A6%E4%BD%BF%E8%83%BD%E7%AB%AF%E7%9A%84%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="toc-number">3.1.6.1.</span> <span class="toc-text">带使能端的触发器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B8%A6%E5%A4%8D%E4%BD%8D%E5%8A%9F%E8%83%BD%E7%9A%84%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="toc-number">3.1.6.2.</span> <span class="toc-text">带复位功能的触发器</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%A7%A3%E7%9A%84%E6%B3%A2%E5%BD%A2"><span class="toc-number">3.2.</span> <span class="toc-text">解的波形</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="toc-number">3.3.</span> <span class="toc-text">有限状态机</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E8%AE%BE%E8%AE%A1"><span class="toc-number">3.3.1.</span> <span class="toc-text">有限状态机的设计</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BE%8B%E4%B8%80"><span class="toc-number">3.3.1.1.</span> <span class="toc-text">例一</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BE%8B%E4%BA%8C"><span class="toc-number">3.3.1.2.</span> <span class="toc-text">例二</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E7%BC%96%E7%A0%81"><span class="toc-number">3.3.2.</span> <span class="toc-text">状态编码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%9A%84%E6%97%B6%E5%BA%8F"><span class="toc-number">3.4.</span> <span class="toc-text">时序逻辑的时序</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BB%BA%E7%AB%8B%E6%97%B6%E9%97%B4%E7%BA%A6%E6%9D%9F"><span class="toc-number">3.4.1.</span> <span class="toc-text">建立时间约束</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%9D%E6%8C%81%E6%97%B6%E9%97%B4%E7%BA%A6%E6%9D%9F"><span class="toc-number">3.4.2.</span> <span class="toc-text">保持时间约束</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%90%8C%E6%AD%A5%E5%99%A8%E6%B2%A1%E8%AE%B2"><span class="toc-number">3.4.3.</span> <span class="toc-text">同步器没讲</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B9%B6%E8%A1%8C"><span class="toc-number">3.4.4.</span> <span class="toc-text">并行</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E6%8F%8F%E7%BB%98%E8%AF%AD%E8%A8%80"><span class="toc-number">4.</span> <span class="toc-text">硬件描绘语言</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9F%BA%E7%A1%80%E7%94%A8%E6%B3%95"><span class="toc-number">4.1.</span> <span class="toc-text">基础用法</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#always"><span class="toc-number">4.2.</span> <span class="toc-text">always</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91"><span class="toc-number">4.3.</span> <span class="toc-text">时序逻辑</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E7%94%B5%E8%B7%AF"><span class="toc-number">4.4.</span> <span class="toc-text">组合电路</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E"><span class="toc-number">4.5.</span> <span class="toc-text">阻塞与非阻塞</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA-1"><span class="toc-number">4.6.</span> <span class="toc-text">有限状态机</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E6%A8%A1%E5%9D%97"><span class="toc-number">5.</span> <span class="toc-text">数字模块</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AE%97%E6%95%B0%E7%94%B5%E8%B7%AF"><span class="toc-number">5.1.</span> <span class="toc-text">算数电路</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%A0%E6%B3%95"><span class="toc-number">5.1.1.</span> <span class="toc-text">加法</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8D%8A%E5%8A%A0%E5%99%A8"><span class="toc-number">5.1.1.1.</span> <span class="toc-text">半加器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%85%A8%E5%8A%A0%E5%99%A8"><span class="toc-number">5.1.1.2.</span> <span class="toc-text">全加器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BF%9B%E4%BD%8D%E4%BC%A0%E6%92%AD%E5%8A%A0%E6%B3%95%E5%99%A8%EF%BC%88CPA%EF%BC%89"><span class="toc-number">5.1.1.3.</span> <span class="toc-text">进位传播加法器（CPA）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E8%A1%8C%E6%B3%A2%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="toc-number">5.1.1.3.1.</span> <span class="toc-text">行波进位加法器</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%85%88%E8%A1%8C%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8-CLA"><span class="toc-number">5.1.1.3.2.</span> <span class="toc-text">先行进位加法器(CLA)</span></a><ol class="toc-child"><li class="toc-item toc-level-6"><a class="toc-link" href="#%E4%BA%A7%E7%94%9F%E8%BF%9B%E4%BD%8D"><span class="toc-number">5.1.1.3.2.1.</span> <span class="toc-text">产生进位</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E4%BC%A0%E6%92%AD%E8%BF%9B%E4%BD%8D"><span class="toc-number">5.1.1.3.2.2.</span> <span class="toc-text">传播进位</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E8%BF%9B%E4%BD%8D%E8%BE%93%E5%87%BA"><span class="toc-number">5.1.1.3.2.3.</span> <span class="toc-text">进位输出</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E6%97%B6%E9%97%B4%E5%BB%B6%E8%BF%9F"><span class="toc-number">5.1.1.3.2.4.</span> <span class="toc-text">时间延迟</span></a></li></ol></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="toc-number">5.1.1.4.</span> <span class="toc-text">加法器</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%87%8F%E6%B3%95"><span class="toc-number">5.1.2.</span> <span class="toc-text">减法</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%AF%94%E8%BE%83%E5%99%A8"><span class="toc-number">5.1.3.</span> <span class="toc-text">比较器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%AE%97%E6%95%B0%E9%80%BB%E8%BE%91%E5%8D%95%E5%85%83"><span class="toc-number">5.1.4.</span> <span class="toc-text">算数逻辑单元</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A7%BB%E4%BD%8D%E5%99%A8%E5%92%8C%E5%BE%AA%E7%8E%AF%E7%A7%BB%E4%BD%8D%E5%99%A8"><span class="toc-number">5.1.5.</span> <span class="toc-text">移位器和循环移位器</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E7%A7%BB%E4%BD%8D%E5%99%A8"><span class="toc-number">5.1.5.1.</span> <span class="toc-text">逻辑移位器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%AE%97%E6%95%B0%E7%A7%BB%E4%BD%8D%E5%99%A8"><span class="toc-number">5.1.5.2.</span> <span class="toc-text">算数移位器</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B9%98%E6%B3%95%EF%BC%88-%EF%BC%9F%EF%BC%89"><span class="toc-number">5.1.6.</span> <span class="toc-text">乘法（*？）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%99%A4%E6%B3%95%EF%BC%88-%EF%BC%9F%EF%BC%89"><span class="toc-number">5.1.7.</span> <span class="toc-text">除法（*？）</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E5%88%B6"><span class="toc-number">5.2.</span> <span class="toc-text">数制</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9A%E7%82%B9%E6%95%B0"><span class="toc-number">5.2.1.</span> <span class="toc-text">定点数</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E7%94%B5%E8%B7%AF%E6%A8%A1%E5%9D%97"><span class="toc-number">5.3.</span> <span class="toc-text">时序电路模块</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="toc-number">5.3.1.</span> <span class="toc-text">计数器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">5.3.2.</span> <span class="toc-text">移位寄存器</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E9%98%B5%E5%88%97"><span class="toc-number">5.4.</span> <span class="toc-text">存储器阵列</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9F%BA%E7%A1%80"><span class="toc-number">5.4.1.</span> <span class="toc-text">基础</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%A8%E6%80%81%E9%9A%8F%E6%9C%BA%E8%AE%BF%E9%97%AE%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-number">5.4.2.</span> <span class="toc-text">动态随机访问存储器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9D%99%E6%80%81%E9%9A%8F%E6%9C%BA%E8%AE%BF%E9%97%AE%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-number">5.4.3.</span> <span class="toc-text">静态随机访问存储器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9D%A2%E7%A7%AF%E5%92%8C%E5%BB%B6%E8%BF%9F"><span class="toc-number">5.4.4.</span> <span class="toc-text">面积和延迟</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E6%96%87%E4%BB%B6"><span class="toc-number">5.4.5.</span> <span class="toc-text">寄存器文件</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#ROM"><span class="toc-number">5.4.6.</span> <span class="toc-text">ROM</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%BF%E7%94%A8%E5%AD%98%E5%82%A8%E5%99%A8%E9%98%B5%E5%88%97%E7%9A%84%E9%80%BB%E8%BE%91"><span class="toc-number">5.4.7.</span> <span class="toc-text">使用存储器阵列的逻辑</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E4%BB%A3%E7%A0%81"><span class="toc-number">5.4.8.</span> <span class="toc-text">存储器代码</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#RAM"><span class="toc-number">5.4.8.1.</span> <span class="toc-text">RAM</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#ROM-1"><span class="toc-number">5.4.8.2.</span> <span class="toc-text">ROM</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E9%98%B5%E5%88%97"><span class="toc-number">5.4.9.</span> <span class="toc-text">可编程逻辑阵列</span></a></li></ol></li></ol></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2024 By surtr lafael</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">Ding Zhen and his animal friends are watching you</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.13.0"></script><script src="/js/main.js?v=4.13.0"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><script defer src="/js/light.js"></script><canvas id="universe"></canvas><script defer src="/js/universe.js"></script><script defer src="/js/sakura.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>