#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May  3 04:39:46 2023
# Process ID: 32920
# Current directory: E:/Project/xk265/xk265
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22804 E:\Project\xk265\xk265\xk265.xpr
# Log file: E:/Project/xk265/xk265/vivado.log
# Journal file: E:/Project/xk265/xk265\vivado.jou
# Running On: JingDevice, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project E:/Project/xk265/xk265/xk265.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [BD 41-2613] The output directory e:/Project/xk265/xk265/xk265.gen/sources_1/bd/xk265_vrsp_system for xk265_vrsp_system cannot be found.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Project/mig_7series_0_ex/imports/ddr3_model_parameters.vh'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/xk265/xk265/xk265.ip_user_files/uisrc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1561.238 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Project/mig_7series_0_ex/imports/ddr3_model_parameters.vh] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Project/mig_7series_0_ex/imports/ddr3_model_parameters.vh
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
INFO: [Vivado 12-12493] Simulation top is 'hevc_enc_core_top_tb'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hevc_enc_core_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {hevc_enc_core_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 04:42:58 on May 03,2023
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/ec67/hdl" "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/62b6" "+incdir+../../../../xk265.srcs/sources_1/new/core/rtl" "+incdir+../../../../xk265.srcs/sim_1/imports/imports" ../../../../xk265.srcs/sources_1/new/core/rtl/prei/DC_Plannar.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/IinP_flag_gen.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/addr_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_delay.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_level0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_level1.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_128x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_64x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina_lut.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina_tools.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binmix.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binsort.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bitpack.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/cabac_ram_sp_64x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_rlps4.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_rlps4_1bin.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_amplitude_of_coeff.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_coeff.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_coeff_last_sig_xy.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_cu.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_mv.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_mvd.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_sao_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_sig_coeff_ctx.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_tu.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext_t.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext_tt.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow_1bin.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow_refine.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_urange4.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_urange4_full.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/chroma_qp.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/coe_addr_trans.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/compare.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/control.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/counter.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl3.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_bs.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_cbf_ram_sp_64x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_chroma_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_clip3_str.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_lut_beta.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_lut_tc.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_mv.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_mv_ram_sp_512x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_mv_ram_sp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_normal_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_pu_edge.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_qp.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_qp_ram_sp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_strong_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_tu_edge.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_tupu_ram_sp_64x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_controller.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/dct_top_2d.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_core.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_data_pipeline.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/fetch8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_chroma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_db.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_1p_128x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_2p_64x208.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_128x512.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_64x256.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_cost.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator_8pel.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator_8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ip_half_ver.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ip_quarter_ver.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_mv_buffer.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_mv_candidate_prepare.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fme_mv_ram_dp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_pred.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_satd_8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_satd_gen.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_skip.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/fme_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/gxgy.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/hevc_enc_core_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/hevc_md_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_addressing.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_cost_store.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_dat_array.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_mv_dump.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ime_mv_ram_sp_64x13.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_partition_decision.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_partition_decision_engine.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_sad_array.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/ime_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_transfer.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_ver_mem.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip4x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip_1p.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mc_mv_ram_sp_512x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/md_fetch.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/md_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/mem_bilo_db.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_128x64x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_64x64x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mod.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/mode_write.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux3.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux32_1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_can_mv_addr.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_getBits.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/offset_shift.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/pe.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/pe_i.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/pipo.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_buffer.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/posi_md_ram_sp_64x6.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_memory_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_partition_decision.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_prediction.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_engine.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_transpose.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_transfer.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/prei_md_ram_sp_85x6.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/prei_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/prei_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/q_iq.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/qp_lambda_table.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/quan.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/ram_dp.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1024x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1536x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_240x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_256x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_384x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_128x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x128.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x512.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_64x23.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_tp_be_32x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/rate_control.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_in_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level0_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level1_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level2_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level3.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_out_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_cef.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_cef_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_mvd_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_pre.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_rec.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_rec_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_top.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/rf_1p.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/row_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_add_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_bo_predecision.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_cal_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_mode.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_statistic.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_sum_diff.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_type_decision.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/sram_tp_be_behave.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/tq_ram_sp_32x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/tq_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/transform_mtr.v ../../../../xk265.srcs/sim_1/new/hevc_enc_core_top_tb.v 
# -- Compiling module dc_planar
# -- Compiling module IinP_flag_gen
# -- Compiling module addr_ctl
# -- Compiling module be
# -- Compiling module be_delay
# -- Compiling module be_level0
# -- Compiling module be_level1
# -- Compiling module buf_ram_1p_128x64
# -- Compiling module buf_ram_1p_64x64
# -- Compiling module cabac_bina
# -- Compiling module cabac_bina_lut
# -- Compiling module cabac_bina_FC
# -- Compiling module cabac_bina_BSleft
# -- Compiling module cabac_bina_BSright
# -- Compiling module cabac_bina_BS1sleft
# -- Compiling module cabac_bina_BS1sright
# -- Compiling module cabac_binmix
# -- Compiling module cabac_binsort
# -- Compiling module cabac_bitpack
# -- Compiling module cabac_ram_sp_64x16
# -- Compiling module cabac_rlps4
# -- Compiling module cabac_rlps4_1bin
# -- Compiling module cabac_se_prepare
# -- Compiling module cabac_se_prepare_amplitude_of_coeff
# -- Compiling module cabac_se_prepare_coeff
# -- Compiling module cabac_se_prepare_coeff_last_sig_xy
# -- Compiling module cabac_se_prepare_cu
# -- Compiling module cabac_se_prepare_intra
# -- Compiling module cabac_se_prepare_intra_luma
# -- Compiling module cabac_se_prepare_mv
# -- Compiling module cabac_se_prepare_mvd
# -- Compiling module cabac_se_prepare_sao_offset
# -- Compiling module cabac_se_prepare_sig_coeff_ctx
# -- Compiling module cabac_se_prepare_tu
# -- Compiling module cabac_top
# -- Compiling module cabac_ucontext
# -- Compiling module cabac_ucontext_t
# -- Compiling module cabac_ucontext_tt
# -- Compiling module cabac_ulow
# -- Compiling module cabac_ulow_1bin
# -- Compiling module cabac_ulow_refine
# -- Compiling module cabac_urange4
# -- Compiling module cabac_urange4_full
# -- Compiling module chroma_qp
# -- Compiling module coe_addr_trans
# -- Compiling module compare
# -- Compiling module control
# -- Compiling module counter
# -- Compiling module ctl0
# -- Compiling module ctl1
# -- Compiling module ctl2
# -- Compiling module ctl3
# -- Compiling module db_bs
# -- Compiling module db_cbf_ram_sp_64x16
# -- Compiling module db_chroma_filter
# -- Compiling module db_clip3_str
# -- Compiling module db_filter
# -- Compiling module db_lut_beta
# -- Compiling module db_lut_tc
# -- Compiling module db_mv
# -- Compiling module db_mv_ram_sp_512x20
# -- Compiling module db_mv_ram_sp_64x20
# -- Compiling module db_normal_filter
# -- Compiling module db_pu_edge
# -- Compiling module db_qp
# -- Compiling module db_qp_ram_sp_64x20
# -- Compiling module db_strong_filter
# -- Compiling module db_tu_edge
# -- Compiling module db_tupu_ram_sp_64x32
# -- Compiling module dbsao_controller
# -- Compiling module dbsao_datapath
# -- Compiling module dbsao_top
# -- Compiling module dct_top_2d
# -- Compiling module enc_core
# -- Compiling module enc_ctrl
# -- Compiling module enc_data_pipeline
# -- Compiling module fetch8x8
# -- Compiling module fetch_cur_chroma
# -- Compiling module fetch_cur_luma
# -- Compiling module fetch_db
# -- Compiling module fetch_ram_1p_128x32
# -- Compiling module fetch_ram_2p_64x208
# -- Compiling module fetch_ref_chroma
# -- Compiling module fetch_ref_luma
# -- Compiling module fetch_rf_1p_128x512
# -- Compiling module fetch_rf_1p_64x256
# -- Compiling module fetch_top
# -- Compiling module fetch_wrapper
# -- Compiling module fme_buf_wrapper
# -- Compiling module fme_cost
# -- Compiling module bits_num
# -- Compiling module fme_ctrl
# -- Compiling module clip
# -- Compiling module clip2
# -- Compiling module fme_interpolator
# -- Compiling module fme_interpolator_8pel
# -- Compiling module fme_interpolator_8x8
# -- Compiling module fme_ip_half_ver
# -- Compiling module fme_ip_quarter_ver
# -- Compiling module fme_mv_buffer
# -- Compiling module fme_mv_candidate_prepare
# -- Compiling module fme_mv_ram_dp_64x20
# -- Compiling module fme_pred
# -- Compiling module fme_abs
# -- Compiling module hadamard_trans_1d
# -- Compiling module hadamard_trans_2d
# -- Compiling module fme_satd_8x8
# -- Compiling module fme_satd_gen
# -- Compiling module fme_skip
# -- Compiling module fme_top
# -- Compiling module fme_top_buf
# -- Compiling module gxgy
# -- Compiling module hevc_enc_core_top
# -- Compiling module hevc_md_top
# -- Compiling module ime_addressing
# -- Compiling module ime_cost_store
# -- Compiling module ime_ctrl
# -- Compiling module ime_dat_array
# -- Compiling module ime_mv_dump
# -- Compiling module ime_mv_ram_sp_64x13
# -- Compiling module ime_partition_decision
# -- Compiling module ime_partition_decision_engine
# -- Compiling module ime_sad_array
# -- Compiling module ime_top
# -- Compiling module ime_glue_logic
# -- Compiling module ime_top_buf
# -- Compiling module ime_transfer
# -- Compiling module ime_ver_mem
# -- Compiling module intra_buf_wrapper
# -- Compiling module intra_ctrl
# -- Compiling module intra_pred
# -- Compiling module intra_ref
# -- Compiling module intra_top
# -- Compiling module mc_chroma_filter_hor
# -- Compiling module mc_chroma_filter_ver
# -- Compiling module mc_chroma_ip4x4
# -- Compiling module mc_chroma_ip_1p
# -- Compiling module mc_chroma_top
# -- Compiling module mc_ctrl
# -- Compiling module mc_mv_ram_sp_512x20
# -- Compiling module mc_top
# -- Compiling module mc_tq
# -- Compiling module md_fetch
# -- Compiling module md_top
# -- Compiling module mem_bilo_db
# -- Compiling module mem_lipo_1p_128x64x4
# -- Compiling module mem_lipo_1p_64x64x4
# -- Compiling module mod
# -- Compiling module mode_write
# -- Compiling module mux_0
# -- Compiling module mux_1
# -- Compiling module mux_2
# -- Compiling module mux_3
# -- Compiling module mux32_1
# -- Compiling module mvd_can_mv_addr
# -- Compiling module mvd_getBits
# -- Compiling module mvd_top
# -- Compiling module offset_shift
# -- Compiling module pe
# -- Compiling module pe_i
# -- Compiling module cabac_pipo
# -- Compiling module posi_buffer
# -- Compiling module posi_ctrl
# -- Compiling module posi_md_ram_sp_64x6
# -- Compiling module posi_memory_wrapper
# -- Compiling module posi_partition_decision
# -- Compiling module posi_prediction
# -- Compiling module posi_rate_estimation
# -- Compiling module posi_reference
# -- Compiling module posi_satd_cost
# -- Compiling module posi_satd_cost_engine
# -- Compiling module posi_satd_cost_transpose
# -- Compiling module posi_top
# -- Compiling module posi_top_buf
# -- Compiling module posi_transfer
# -- Compiling module prei_md_ram_sp_85x6
# -- Compiling module prei_top
# -- Compiling module prei_top_buf
# -- Compiling module q_iq
# -- Compiling module qp_lambda_table
# -- Compiling module quan
# -- Compiling module ram_1p
# -- Compiling module ram_dp
# -- Compiling module ram_sp_1024x32
# -- Compiling module ram_sp_1536x32
# -- Compiling module ram_sp_240x32
# -- Compiling module ram_sp_256x32
# -- Compiling module ram_sp_384x32
# -- Compiling module ram_sp_be_128x64
# -- Compiling module ram_sp_be_192x128
# -- Compiling module ram_sp_be_192x512
# -- Compiling module ram_sp_be_192x64
# -- Compiling module ram_sp_be_64x23
# -- Compiling module ram_tp_be_32x64
# -- Compiling module rate_control
# -- Compiling module re
# -- Compiling module re_in_ctl
# -- Compiling module re_level0
# -- Compiling module re_level0_cal
# -- Compiling module re_level1
# -- Compiling module re_level1_cal
# -- Compiling module re_level2
# -- Compiling module re_level2_cal
# -- Compiling module re_level3
# -- Compiling module re_out_ctl
# -- Compiling module rec_buf_cef
# -- Compiling module rec_buf_cef_rot
# -- Compiling module rec_buf_mvd_rot
# -- Compiling module rec_buf_pre
# -- Compiling module rec_buf_rec
# -- Compiling module rec_buf_rec_rot
# -- Compiling module rec_buf_wrapper
# -- Compiling module rec_top
# -- Compiling module rf_1p
# -- Compiling module row_ctl
# -- Compiling module sao_add_offset
# -- Compiling module sao_bo_predecision
# -- Compiling module sao_cal_offset
# -- Compiling module sao_mode
# -- Compiling module sao_statistic
# -- Compiling module sao_sum_diff
# -- Compiling module sao_top
# -- Compiling module sao_type_decision
# -- Compiling module sram_sp_be_behave
# -- Compiling module sram_tp_be_behave
# -- Compiling module tq_ram_sp_32x16
# -- Compiling module tq_top
# -- Compiling module transform_mtr
# -- Compiling module hevc_enc_core_top_tb
# 
# Top level modules:
# 	hevc_enc_core_top_tb
# End time: 04:42:59 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 04:43:00 on May 03,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 04:43:00 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
Program launched (PID=7412)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.238 ; gain = 0.000
set_property -dict [list CONFIG.Full_Threshold_Assert_Value {12288} CONFIG.Full_Threshold_Negate_Value {12287}] [get_ips pixel_fifo]
generate_target all [get_files  E:/Project/xk265/xk265/xk265.srcs/sources_1/ip/pixel_fifo/pixel_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pixel_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pixel_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pixel_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pixel_fifo'...
catch { config_ip_cache -export [get_ips -all pixel_fifo] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pixel_fifo, cache-ID = 87605a0ccfbb031a; cache size = 89.973 MB.
export_ip_user_files -of_objects [get_files E:/Project/xk265/xk265/xk265.srcs/sources_1/ip/pixel_fifo/pixel_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/xk265/xk265/xk265.srcs/sources_1/ip/pixel_fifo/pixel_fifo.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/Project/xk265/xk265/xk265.srcs/sources_1/ip/pixel_fifo/pixel_fifo.xci'
export_simulation -of_objects [get_files E:/Project/xk265/xk265/xk265.srcs/sources_1/ip/pixel_fifo/pixel_fifo.xci] -directory E:/Project/xk265/xk265/xk265.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/xk265/xk265.ip_user_files -ipstatic_source_dir E:/Project/xk265/xk265/xk265.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modelsim_v2020_4/xilinx_libs} {questa=E:/Project/xk265/xk265/xk265.cache/compile_simlib/questa} {riviera=E:/Project/xk265/xk265/xk265.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/xk265/xk265.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
INFO: [Vivado 12-12493] Simulation top is 'hevc_enc_core_top_tb'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hevc_enc_core_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {hevc_enc_core_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 04:50:41 on May 03,2023
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/ec67/hdl" "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/62b6" "+incdir+../../../../xk265.srcs/sources_1/new/core/rtl" "+incdir+../../../../xk265.srcs/sim_1/imports/imports" ../../../../xk265.srcs/sources_1/new/core/rtl/prei/DC_Plannar.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/IinP_flag_gen.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/addr_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_delay.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_level0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_level1.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_128x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_64x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina_lut.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina_tools.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binmix.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binsort.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bitpack.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/cabac_ram_sp_64x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_rlps4.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_rlps4_1bin.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_amplitude_of_coeff.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_coeff.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_coeff_last_sig_xy.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_cu.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_mv.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_mvd.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_sao_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_sig_coeff_ctx.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_tu.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext_t.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext_tt.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow_1bin.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow_refine.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_urange4.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_urange4_full.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/chroma_qp.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/coe_addr_trans.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/compare.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/control.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/counter.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl3.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_bs.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_cbf_ram_sp_64x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_chroma_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_clip3_str.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_lut_beta.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_lut_tc.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_mv.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_mv_ram_sp_512x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_mv_ram_sp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_normal_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_pu_edge.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_qp.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_qp_ram_sp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_strong_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_tu_edge.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_tupu_ram_sp_64x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_controller.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/dct_top_2d.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_core.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_data_pipeline.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/fetch8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_chroma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_db.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_1p_128x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_2p_64x208.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_128x512.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_64x256.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_cost.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator_8pel.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator_8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ip_half_ver.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ip_quarter_ver.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_mv_buffer.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_mv_candidate_prepare.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fme_mv_ram_dp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_pred.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_satd_8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_satd_gen.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_skip.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/fme_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/gxgy.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/hevc_enc_core_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/hevc_md_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_addressing.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_cost_store.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_dat_array.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_mv_dump.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ime_mv_ram_sp_64x13.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_partition_decision.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_partition_decision_engine.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_sad_array.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/ime_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_transfer.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_ver_mem.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip4x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip_1p.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mc_mv_ram_sp_512x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/md_fetch.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/md_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/mem_bilo_db.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_128x64x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_64x64x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mod.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/mode_write.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux3.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux32_1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_can_mv_addr.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_getBits.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/offset_shift.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/pe.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/pe_i.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/pipo.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_buffer.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/posi_md_ram_sp_64x6.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_memory_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_partition_decision.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_prediction.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_engine.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_transpose.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_transfer.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/prei_md_ram_sp_85x6.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/prei_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/prei_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/q_iq.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/qp_lambda_table.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/quan.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/ram_dp.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1024x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1536x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_240x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_256x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_384x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_128x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x128.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x512.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_64x23.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_tp_be_32x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/rate_control.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_in_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level0_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level1_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level2_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level3.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_out_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_cef.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_cef_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_mvd_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_pre.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_rec.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_rec_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_top.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/rf_1p.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/row_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_add_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_bo_predecision.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_cal_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_mode.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_statistic.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_sum_diff.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_type_decision.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/sram_tp_be_behave.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/tq_ram_sp_32x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/tq_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/transform_mtr.v ../../../../xk265.srcs/sim_1/new/hevc_enc_core_top_tb.v 
# -- Skipping module dc_planar
# -- Skipping module IinP_flag_gen
# -- Skipping module addr_ctl
# -- Skipping module be
# -- Skipping module be_delay
# -- Skipping module be_level0
# -- Skipping module be_level1
# -- Skipping module buf_ram_1p_128x64
# -- Skipping module buf_ram_1p_64x64
# -- Skipping module cabac_bina
# -- Skipping module cabac_bina_lut
# -- Skipping module cabac_bina_FC
# -- Skipping module cabac_bina_BSleft
# -- Skipping module cabac_bina_BSright
# -- Skipping module cabac_bina_BS1sleft
# -- Skipping module cabac_bina_BS1sright
# -- Skipping module cabac_binmix
# -- Skipping module cabac_binsort
# -- Skipping module cabac_bitpack
# -- Skipping module cabac_ram_sp_64x16
# -- Skipping module cabac_rlps4
# -- Skipping module cabac_rlps4_1bin
# -- Skipping module cabac_se_prepare
# -- Skipping module cabac_se_prepare_amplitude_of_coeff
# -- Skipping module cabac_se_prepare_coeff
# -- Skipping module cabac_se_prepare_coeff_last_sig_xy
# -- Skipping module cabac_se_prepare_cu
# -- Skipping module cabac_se_prepare_intra
# -- Skipping module cabac_se_prepare_intra_luma
# -- Skipping module cabac_se_prepare_mv
# -- Skipping module cabac_se_prepare_mvd
# -- Skipping module cabac_se_prepare_sao_offset
# -- Skipping module cabac_se_prepare_sig_coeff_ctx
# -- Skipping module cabac_se_prepare_tu
# -- Skipping module cabac_top
# -- Skipping module cabac_ucontext
# -- Skipping module cabac_ucontext_t
# -- Skipping module cabac_ucontext_tt
# -- Skipping module cabac_ulow
# -- Skipping module cabac_ulow_1bin
# -- Skipping module cabac_ulow_refine
# -- Skipping module cabac_urange4
# -- Skipping module cabac_urange4_full
# -- Skipping module chroma_qp
# -- Skipping module coe_addr_trans
# -- Skipping module compare
# -- Skipping module control
# -- Skipping module counter
# -- Skipping module ctl0
# -- Skipping module ctl1
# -- Skipping module ctl2
# -- Skipping module ctl3
# -- Skipping module db_bs
# -- Skipping module db_cbf_ram_sp_64x16
# -- Skipping module db_chroma_filter
# -- Skipping module db_clip3_str
# -- Skipping module db_filter
# -- Skipping module db_lut_beta
# -- Skipping module db_lut_tc
# -- Skipping module db_mv
# -- Skipping module db_mv_ram_sp_512x20
# -- Skipping module db_mv_ram_sp_64x20
# -- Skipping module db_normal_filter
# -- Skipping module db_pu_edge
# -- Skipping module db_qp
# -- Skipping module db_qp_ram_sp_64x20
# -- Skipping module db_strong_filter
# -- Skipping module db_tu_edge
# -- Skipping module db_tupu_ram_sp_64x32
# -- Skipping module dbsao_controller
# -- Skipping module dbsao_datapath
# -- Skipping module dbsao_top
# -- Skipping module dct_top_2d
# -- Skipping module enc_core
# -- Skipping module enc_ctrl
# -- Skipping module enc_data_pipeline
# -- Skipping module fetch8x8
# -- Skipping module fetch_cur_chroma
# -- Skipping module fetch_cur_luma
# -- Skipping module fetch_db
# -- Skipping module fetch_ram_1p_128x32
# -- Skipping module fetch_ram_2p_64x208
# -- Skipping module fetch_ref_chroma
# -- Skipping module fetch_ref_luma
# -- Skipping module fetch_rf_1p_128x512
# -- Skipping module fetch_rf_1p_64x256
# -- Skipping module fetch_top
# -- Skipping module fetch_wrapper
# -- Skipping module fme_buf_wrapper
# -- Skipping module fme_cost
# -- Skipping module bits_num
# -- Skipping module fme_ctrl
# -- Skipping module clip
# -- Skipping module clip2
# -- Skipping module fme_interpolator
# -- Skipping module fme_interpolator_8pel
# -- Skipping module fme_interpolator_8x8
# -- Skipping module fme_ip_half_ver
# -- Skipping module fme_ip_quarter_ver
# -- Skipping module fme_mv_buffer
# -- Skipping module fme_mv_candidate_prepare
# -- Skipping module fme_mv_ram_dp_64x20
# -- Skipping module fme_pred
# -- Skipping module fme_abs
# -- Skipping module hadamard_trans_1d
# -- Skipping module hadamard_trans_2d
# -- Skipping module fme_satd_8x8
# -- Skipping module fme_satd_gen
# -- Skipping module fme_skip
# -- Skipping module fme_top
# -- Skipping module fme_top_buf
# -- Skipping module gxgy
# -- Skipping module hevc_enc_core_top
# -- Skipping module hevc_md_top
# -- Skipping module ime_addressing
# -- Skipping module ime_cost_store
# -- Skipping module ime_ctrl
# -- Skipping module ime_dat_array
# -- Skipping module ime_mv_dump
# -- Skipping module ime_mv_ram_sp_64x13
# -- Skipping module ime_partition_decision
# -- Skipping module ime_partition_decision_engine
# -- Skipping module ime_sad_array
# -- Skipping module ime_top
# -- Skipping module ime_glue_logic
# -- Skipping module ime_top_buf
# -- Skipping module ime_transfer
# -- Skipping module ime_ver_mem
# -- Skipping module intra_buf_wrapper
# -- Skipping module intra_ctrl
# -- Skipping module intra_pred
# -- Skipping module intra_ref
# -- Skipping module intra_top
# -- Skipping module mc_chroma_filter_hor
# -- Skipping module mc_chroma_filter_ver
# -- Skipping module mc_chroma_ip4x4
# -- Skipping module mc_chroma_ip_1p
# -- Skipping module mc_chroma_top
# -- Skipping module mc_ctrl
# -- Skipping module mc_mv_ram_sp_512x20
# -- Skipping module mc_top
# -- Skipping module mc_tq
# -- Skipping module md_fetch
# -- Skipping module md_top
# -- Skipping module mem_bilo_db
# -- Skipping module mem_lipo_1p_128x64x4
# -- Skipping module mem_lipo_1p_64x64x4
# -- Skipping module mod
# -- Skipping module mode_write
# -- Skipping module mux_0
# -- Skipping module mux_1
# -- Skipping module mux_2
# -- Skipping module mux_3
# -- Skipping module mux32_1
# -- Skipping module mvd_can_mv_addr
# -- Skipping module mvd_getBits
# -- Skipping module mvd_top
# -- Skipping module offset_shift
# -- Skipping module pe
# -- Skipping module pe_i
# -- Skipping module cabac_pipo
# -- Skipping module posi_buffer
# -- Skipping module posi_ctrl
# -- Skipping module posi_md_ram_sp_64x6
# -- Skipping module posi_memory_wrapper
# -- Skipping module posi_partition_decision
# -- Skipping module posi_prediction
# -- Skipping module posi_rate_estimation
# -- Skipping module posi_reference
# -- Skipping module posi_satd_cost
# -- Skipping module posi_satd_cost_engine
# -- Skipping module posi_satd_cost_transpose
# -- Skipping module posi_top
# -- Skipping module posi_top_buf
# -- Skipping module posi_transfer
# -- Skipping module prei_md_ram_sp_85x6
# -- Skipping module prei_top
# -- Skipping module prei_top_buf
# -- Skipping module q_iq
# -- Skipping module qp_lambda_table
# -- Skipping module quan
# -- Skipping module ram_1p
# -- Skipping module ram_dp
# -- Skipping module ram_sp_1024x32
# -- Skipping module ram_sp_1536x32
# -- Skipping module ram_sp_240x32
# -- Skipping module ram_sp_256x32
# -- Skipping module ram_sp_384x32
# -- Skipping module ram_sp_be_128x64
# -- Skipping module ram_sp_be_192x128
# -- Skipping module ram_sp_be_192x512
# -- Skipping module ram_sp_be_192x64
# -- Skipping module ram_sp_be_64x23
# -- Skipping module ram_tp_be_32x64
# -- Skipping module rate_control
# -- Skipping module re
# -- Skipping module re_in_ctl
# -- Skipping module re_level0
# -- Skipping module re_level0_cal
# -- Skipping module re_level1
# -- Skipping module re_level1_cal
# -- Skipping module re_level2
# -- Skipping module re_level2_cal
# -- Skipping module re_level3
# -- Skipping module re_out_ctl
# -- Skipping module rec_buf_cef
# -- Skipping module rec_buf_cef_rot
# -- Skipping module rec_buf_mvd_rot
# -- Skipping module rec_buf_pre
# -- Skipping module rec_buf_rec
# -- Skipping module rec_buf_rec_rot
# -- Skipping module rec_buf_wrapper
# -- Skipping module rec_top
# -- Skipping module rf_1p
# -- Skipping module row_ctl
# -- Skipping module sao_add_offset
# -- Skipping module sao_bo_predecision
# -- Skipping module sao_cal_offset
# -- Skipping module sao_mode
# -- Skipping module sao_statistic
# -- Skipping module sao_sum_diff
# -- Skipping module sao_top
# -- Skipping module sao_type_decision
# -- Skipping module sram_sp_be_behave
# -- Skipping module sram_tp_be_behave
# -- Skipping module tq_ram_sp_32x16
# -- Skipping module tq_top
# -- Skipping module transform_mtr
# -- Skipping module hevc_enc_core_top_tb
# 
# Top level modules:
# 	hevc_enc_core_top_tb
# End time: 04:50:42 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 04:50:43 on May 03,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 04:50:43 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
Program launched (PID=17320)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.414 ; gain = 0.000
set_property top xk265_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
INFO: [Vivado 12-12493] Simulation top is 'xk265_top_tb'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'xk265_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {xk265_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 05:03:23 on May 03,2023
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/ec67/hdl" "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/62b6" "+incdir+../../../../xk265.srcs/sources_1/new/core/rtl" "+incdir+../../../../xk265.srcs/sim_1/imports/imports" ../../../../xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_s00_regslice_0/sim/fdma_mig_ddr_s00_regslice_0.v ../../../../xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_auto_us_df_0/sim/fdma_mig_ddr_auto_us_df_0.v 
# -- Compiling module fdma_mig_ddr_s00_regslice_0
# -- Compiling module fdma_mig_ddr_auto_us_df_0
# 
# Top level modules:
# 	fdma_mig_ddr_s00_regslice_0
# 	fdma_mig_ddr_auto_us_df_0
# End time: 05:03:23 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 05:03:23 on May 03,2023
# vcom -93 -work xil_defaultlib ../../../../xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/sim/fdma_mig_ddr_proc_sys_reset_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity fdma_mig_ddr_proc_sys_reset_0_0
# -- Compiling architecture fdma_mig_ddr_proc_sys_reset_0_0_arch of fdma_mig_ddr_proc_sys_reset_0_0
# End time: 05:03:24 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Error: couldn't execute "D:\Modelsim_v2020_4\win64\vlog.EXE": file name too long
# Error in macro ./xk265_top_tb_compile.do line 358
# couldn't execute "D:\Modelsim_v2020_4\win64\vlog.EXE": file name too long
#     while executing
# "exec <nul: {D:\Modelsim_v2020_4\win64\vlog.EXE} -incr -mfcu -work xil_defaultlib +incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/ec67..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\Modelsim_v2020_4\\win64\\vlog  -incr -mfcu -work xil_defaultlib  "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/ec67/hdl" "+inc..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.586 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1621.586 ; gain = 19.121
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property generate_scripts_only 1 [current_fileset -simset]
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin -scripts_only
INFO: [Vivado 12-12492] Generating simulation scripts for 'ModelSim' simulator.
INFO: [Vivado 12-12493] Simulation top is 'xk265_top_tb'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5680] Creating behavioral simulation scripts in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'xk265_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/compile.bat
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/simulate.bat
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Project/xk265/xk265/xk265.srcs/utils_1/imports/synth_1/xk265_top.dcp with file E:/Project/xk265/xk265/xk265.runs/synth_1/xk265_top.dcp
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Project/xk265/xk265/xk265.srcs/sources_1/ip/pixel_fifo/pixel_fifo.xci' is already up-to-date
[Wed May  3 05:11:53 2023] Launched synth_1...
Run output will be captured here: E:/Project/xk265/xk265/xk265.runs/synth_1/runme.log
set_property top hevc_enc_core_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property generate_scripts_only 0 [current_fileset -simset]
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
INFO: [Vivado 12-12493] Simulation top is 'hevc_enc_core_top_tb'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hevc_enc_core_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {hevc_enc_core_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:31:11 on May 03,2023
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/ec67/hdl" "+incdir+../../../../xk265.gen/sources_1/bd/fdma_mig_ddr/ipshared/62b6" "+incdir+../../../../xk265.srcs/sources_1/new/core/rtl" "+incdir+../../../../xk265.srcs/sim_1/imports/imports" ../../../../xk265.srcs/sources_1/new/core/rtl/prei/DC_Plannar.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/IinP_flag_gen.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/addr_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_delay.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_level0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/be_level1.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_128x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_64x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina_lut.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bina_tools.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binmix.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binsort.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_bitpack.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/cabac_ram_sp_64x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_rlps4.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_rlps4_1bin.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_amplitude_of_coeff.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_coeff.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_coeff_last_sig_xy.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_cu.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_mv.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_mvd.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_sao_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_sig_coeff_ctx.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_tu.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext_t.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext_tt.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow_1bin.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow_refine.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_urange4.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/cabac_urange4_full.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/chroma_qp.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/coe_addr_trans.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/compare.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/control.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/counter.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/ctl3.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_bs.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_cbf_ram_sp_64x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_chroma_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_clip3_str.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_lut_beta.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_lut_tc.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_mv.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_mv_ram_sp_512x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_mv_ram_sp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_normal_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_pu_edge.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_qp.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_qp_ram_sp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_strong_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/db_tu_edge.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/db_tupu_ram_sp_64x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_controller.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/dbsao_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/dct_top_2d.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_core.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/enc_data_pipeline.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/fetch8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_chroma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_db.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_1p_128x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_2p_64x208.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_128x512.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_64x256.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_cost.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator_8pel.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_interpolator_8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ip_half_ver.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_ip_quarter_ver.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_mv_buffer.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_mv_candidate_prepare.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/fme_mv_ram_dp_64x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_pred.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_satd_8x8.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_satd_gen.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_skip.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/fme_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/fme_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/gxgy.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/hevc_enc_core_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/hevc_md_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_addressing.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_cost_store.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_dat_array.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_mv_dump.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ime_mv_ram_sp_64x13.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_partition_decision.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_partition_decision_engine.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_sad_array.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/ime_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_transfer.v ../../../../xk265.srcs/sources_1/new/core/rtl/ime/ime_ver_mem.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip4x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip_1p.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mc_mv_ram_sp_512x20.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/md_fetch.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/md_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/fetch/mem_bilo_db.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_128x64x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_64x64x4.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mod.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/mode_write.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux3.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/mux32_1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_can_mv_addr.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_getBits.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/offset_shift.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/pe.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/pe_i.v ../../../../xk265.srcs/sources_1/new/core/rtl/cabac/pipo.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_buffer.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/posi_md_ram_sp_64x6.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_memory_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_partition_decision.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_prediction.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_engine.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_transpose.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/posi/posi_transfer.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/prei_md_ram_sp_85x6.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/prei_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/top/prei_top_buf.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/q_iq.v ../../../../xk265.srcs/sources_1/new/core/rtl/fme/qp_lambda_table.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/quan.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/ram_dp.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1024x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1536x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_240x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_256x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_384x32.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_128x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x128.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x512.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_192x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_be_64x23.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/ram_tp_be_32x64.v ../../../../xk265.srcs/sources_1/new/core/rtl/prei/rate_control.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_in_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level0.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level0_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level1.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level1_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level2.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level2_cal.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_level3.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/re_out_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_cef.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_cef_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_mvd_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_pre.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_rec.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_rec_rot.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_top.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/rf_1p.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/row_ctl.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_add_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_bo_predecision.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_cal_offset.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_mode.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_statistic.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_sum_diff.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/db/sao_type_decision.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v ../../../../xk265.srcs/sources_1/new/core/lib/behave/mem/sram_tp_be_behave.v ../../../../xk265.srcs/sources_1/new/core/rtl/mem/tq_ram_sp_32x16.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/tq_top.v ../../../../xk265.srcs/sources_1/new/core/rtl/rec/rec_tq/transform_mtr.v ../../../../xk265.srcs/sim_1/new/hevc_enc_core_top_tb.v 
# -- Compiling module dc_planar
# -- Skipping module IinP_flag_gen
# -- Skipping module addr_ctl
# -- Skipping module be
# -- Skipping module be_delay
# -- Skipping module be_level0
# -- Skipping module be_level1
# -- Skipping module buf_ram_1p_128x64
# -- Skipping module buf_ram_1p_64x64
# -- Skipping module cabac_bina
# -- Skipping module cabac_bina_lut
# -- Skipping module cabac_bina_FC
# -- Skipping module cabac_bina_BSleft
# -- Skipping module cabac_bina_BSright
# -- Skipping module cabac_bina_BS1sleft
# -- Skipping module cabac_bina_BS1sright
# -- Skipping module cabac_binmix
# -- Skipping module cabac_binsort
# -- Skipping module cabac_bitpack
# -- Skipping module cabac_ram_sp_64x16
# -- Skipping module cabac_rlps4
# -- Skipping module cabac_rlps4_1bin
# -- Skipping module cabac_se_prepare
# -- Skipping module cabac_se_prepare_amplitude_of_coeff
# -- Skipping module cabac_se_prepare_coeff
# -- Skipping module cabac_se_prepare_coeff_last_sig_xy
# -- Skipping module cabac_se_prepare_cu
# -- Skipping module cabac_se_prepare_intra
# -- Skipping module cabac_se_prepare_intra_luma
# -- Skipping module cabac_se_prepare_mv
# -- Skipping module cabac_se_prepare_mvd
# -- Skipping module cabac_se_prepare_sao_offset
# -- Skipping module cabac_se_prepare_sig_coeff_ctx
# -- Skipping module cabac_se_prepare_tu
# -- Skipping module cabac_top
# -- Skipping module cabac_ucontext
# -- Skipping module cabac_ucontext_t
# -- Skipping module cabac_ucontext_tt
# -- Skipping module cabac_ulow
# -- Skipping module cabac_ulow_1bin
# -- Skipping module cabac_ulow_refine
# -- Skipping module cabac_urange4
# -- Skipping module cabac_urange4_full
# -- Skipping module chroma_qp
# -- Skipping module coe_addr_trans
# -- Skipping module compare
# -- Skipping module control
# -- Skipping module counter
# -- Skipping module ctl0
# -- Skipping module ctl1
# -- Skipping module ctl2
# -- Skipping module ctl3
# -- Skipping module db_bs
# -- Skipping module db_cbf_ram_sp_64x16
# -- Skipping module db_chroma_filter
# -- Skipping module db_clip3_str
# -- Skipping module db_filter
# -- Skipping module db_lut_beta
# -- Skipping module db_lut_tc
# -- Skipping module db_mv
# -- Skipping module db_mv_ram_sp_512x20
# -- Skipping module db_mv_ram_sp_64x20
# -- Skipping module db_normal_filter
# -- Skipping module db_pu_edge
# -- Skipping module db_qp
# -- Skipping module db_qp_ram_sp_64x20
# -- Skipping module db_strong_filter
# -- Skipping module db_tu_edge
# -- Skipping module db_tupu_ram_sp_64x32
# -- Skipping module dbsao_controller
# -- Skipping module dbsao_datapath
# -- Skipping module dbsao_top
# -- Skipping module dct_top_2d
# -- Skipping module enc_core
# -- Skipping module enc_ctrl
# -- Skipping module enc_data_pipeline
# -- Compiling module fetch8x8
# -- Skipping module fetch_cur_chroma
# -- Skipping module fetch_cur_luma
# -- Skipping module fetch_db
# -- Skipping module fetch_ram_1p_128x32
# -- Skipping module fetch_ram_2p_64x208
# -- Skipping module fetch_ref_chroma
# -- Skipping module fetch_ref_luma
# -- Skipping module fetch_rf_1p_128x512
# -- Skipping module fetch_rf_1p_64x256
# -- Skipping module fetch_top
# -- Skipping module fetch_wrapper
# -- Skipping module fme_buf_wrapper
# -- Skipping module fme_cost
# -- Skipping module bits_num
# -- Skipping module fme_ctrl
# -- Skipping module clip
# -- Skipping module clip2
# -- Skipping module fme_interpolator
# -- Skipping module fme_interpolator_8pel
# -- Skipping module fme_interpolator_8x8
# -- Skipping module fme_ip_half_ver
# -- Skipping module fme_ip_quarter_ver
# -- Skipping module fme_mv_buffer
# -- Skipping module fme_mv_candidate_prepare
# -- Skipping module fme_mv_ram_dp_64x20
# -- Skipping module fme_pred
# -- Skipping module fme_abs
# -- Skipping module hadamard_trans_1d
# -- Skipping module hadamard_trans_2d
# -- Skipping module fme_satd_8x8
# -- Skipping module fme_satd_gen
# -- Skipping module fme_skip
# -- Skipping module fme_top
# -- Skipping module fme_top_buf
# -- Skipping module gxgy
# -- Skipping module hevc_enc_core_top
# -- Skipping module hevc_md_top
# -- Skipping module ime_addressing
# -- Skipping module ime_cost_store
# -- Skipping module ime_ctrl
# -- Skipping module ime_dat_array
# -- Skipping module ime_mv_dump
# -- Skipping module ime_mv_ram_sp_64x13
# -- Skipping module ime_partition_decision
# -- Skipping module ime_partition_decision_engine
# -- Skipping module ime_sad_array
# -- Skipping module ime_top
# -- Skipping module ime_glue_logic
# -- Skipping module ime_top_buf
# -- Skipping module ime_transfer
# -- Skipping module ime_ver_mem
# -- Skipping module intra_buf_wrapper
# -- Skipping module intra_ctrl
# -- Skipping module intra_pred
# -- Skipping module intra_ref
# -- Skipping module intra_top
# -- Skipping module mc_chroma_filter_hor
# -- Skipping module mc_chroma_filter_ver
# -- Skipping module mc_chroma_ip4x4
# -- Skipping module mc_chroma_ip_1p
# -- Skipping module mc_chroma_top
# -- Skipping module mc_ctrl
# -- Skipping module mc_mv_ram_sp_512x20
# -- Skipping module mc_top
# -- Skipping module mc_tq
# -- Skipping module md_fetch
# -- Skipping module md_top
# -- Skipping module mem_bilo_db
# -- Skipping module mem_lipo_1p_128x64x4
# -- Skipping module mem_lipo_1p_64x64x4
# -- Skipping module mod
# -- Skipping module mode_write
# -- Skipping module mux_0
# -- Skipping module mux_1
# -- Skipping module mux_2
# -- Skipping module mux_3
# -- Skipping module mux32_1
# -- Skipping module mvd_can_mv_addr
# -- Skipping module mvd_getBits
# -- Skipping module mvd_top
# -- Skipping module offset_shift
# -- Skipping module pe
# -- Skipping module pe_i
# -- Skipping module cabac_pipo
# -- Skipping module posi_buffer
# -- Skipping module posi_ctrl
# -- Skipping module posi_md_ram_sp_64x6
# -- Skipping module posi_memory_wrapper
# -- Skipping module posi_partition_decision
# -- Skipping module posi_prediction
# -- Skipping module posi_rate_estimation
# -- Skipping module posi_reference
# -- Skipping module posi_satd_cost
# -- Skipping module posi_satd_cost_engine
# -- Skipping module posi_satd_cost_transpose
# -- Skipping module posi_top
# -- Skipping module posi_top_buf
# -- Skipping module posi_transfer
# -- Skipping module prei_md_ram_sp_85x6
# -- Skipping module prei_top
# -- Skipping module prei_top_buf
# -- Skipping module q_iq
# -- Skipping module qp_lambda_table
# -- Skipping module quan
# -- Skipping module ram_1p
# -- Skipping module ram_dp
# -- Skipping module ram_sp_1024x32
# -- Skipping module ram_sp_1536x32
# -- Skipping module ram_sp_240x32
# -- Skipping module ram_sp_256x32
# -- Skipping module ram_sp_384x32
# -- Skipping module ram_sp_be_128x64
# -- Skipping module ram_sp_be_192x128
# -- Skipping module ram_sp_be_192x512
# -- Skipping module ram_sp_be_192x64
# -- Skipping module ram_sp_be_64x23
# -- Skipping module ram_tp_be_32x64
# -- Skipping module rate_control
# -- Skipping module re
# -- Skipping module re_in_ctl
# -- Skipping module re_level0
# -- Skipping module re_level0_cal
# -- Skipping module re_level1
# -- Skipping module re_level1_cal
# -- Skipping module re_level2
# -- Skipping module re_level2_cal
# -- Skipping module re_level3
# -- Skipping module re_out_ctl
# -- Skipping module rec_buf_cef
# -- Skipping module rec_buf_cef_rot
# -- Skipping module rec_buf_mvd_rot
# -- Skipping module rec_buf_pre
# -- Skipping module rec_buf_rec
# -- Skipping module rec_buf_rec_rot
# -- Skipping module rec_buf_wrapper
# -- Skipping module rec_top
# -- Skipping module rf_1p
# -- Skipping module row_ctl
# -- Skipping module sao_add_offset
# -- Skipping module sao_bo_predecision
# -- Skipping module sao_cal_offset
# -- Skipping module sao_mode
# -- Skipping module sao_statistic
# -- Skipping module sao_sum_diff
# -- Skipping module sao_top
# -- Skipping module sao_type_decision
# -- Skipping module sram_sp_be_behave
# -- Skipping module sram_tp_be_behave
# -- Skipping module tq_ram_sp_32x16
# -- Skipping module tq_top
# -- Skipping module transform_mtr
# -- Compiling module hevc_enc_core_top_tb
# 
# Top level modules:
# 	hevc_enc_core_top_tb
# End time: 10:31:12 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:31:13 on May 03,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:31:13 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
Program launched (PID=26316)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.910 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property generate_scripts_only 1 [current_fileset -simset]
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin -scripts_only
INFO: [Vivado 12-12492] Generating simulation scripts for 'ModelSim' simulator.
INFO: [Vivado 12-12493] Simulation top is 'hevc_enc_core_top_tb'
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/wlftyb0xnb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/xk265_top_tb_simulate.do
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5680] Creating behavioral simulation scripts in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hevc_enc_core_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/compile.bat
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/simulate.bat
set_property top xk265_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin -scripts_only
INFO: [Vivado 12-12492] Generating simulation scripts for 'ModelSim' simulator.
INFO: [Vivado 12-12493] Simulation top is 'xk265_top_tb'
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/wlftyb0xnb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/xk265_top_tb_simulate.do
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5680] Creating behavioral simulation scripts in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'xk265_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/compile.bat
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/simulate.bat
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.895 ; gain = 0.312
set_property top hevc_enc_core_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin -scripts_only
INFO: [Vivado 12-12492] Generating simulation scripts for 'ModelSim' simulator.
INFO: [Vivado 12-12493] Simulation top is 'hevc_enc_core_top_tb'
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/xk265_top_tb_simulate.do
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5680] Creating behavioral simulation scripts in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hevc_enc_core_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/compile.bat
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/simulate.bat
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top xk265_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin
Command: launch_simulation  -install_path D:/Modelsim_v2020_4/win64 -gcc_install_path D:/Program%20Files/mingw64/mingw64/bin -scripts_only
INFO: [Vivado 12-12492] Generating simulation scripts for 'ModelSim' simulator.
INFO: [Vivado 12-12493] Simulation top is 'xk265_top_tb'
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/xk265_top_tb_simulate.do
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5680] Creating behavioral simulation scripts in 'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/Modelsim_v2020_4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Modelsim_v2020_4/xilinx_libs/modelsim.ini' copied to run dir:'E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'xk265_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/compile.bat
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-68] Script generated:E:/Project/xk265/xk265/xk265.sim/sim_1/behav/modelsim/simulate.bat
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  3 14:38:39 2023...
