 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: cpld_ram1m                          Date: 10-17-2020,  4:32PM
Device Used: XC9572-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
35 /72  ( 49%) 175 /360  ( 49%) 86 /144 ( 60%)   16 /72  ( 22%) 33 /34  ( 97%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           1/18        1/36        1           1/90       1/ 9
FB2           9/18       24/36       24          22/90       4/ 9
FB3          10/18       30/36       30          82/90       6/ 8
FB4          15/18       31/36       31          70/90       3/ 8
             -----       -----                   -----       -----     
             35/72       86/144                 175/360     14/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
The complement of 'clk' mapped onto global clock net GCK3.
Global output enable net(s) unused.
The complement of 'reset_b' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   17          17    |  I/O              :    28      28
Output        :   11          11    |  GCK/IO           :     2       3
Bidirectional :    3           3    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     33          33

** Power Data **

There are 35 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'cpld_ram1m.ise'.
INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 24 and input limit: 22
*************************  Summary of Mapped Logic  ************************

** 14 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
ramdis                        1     1     FB1_6   3    I/O     O       STD  FAST 
rd_b                          1     1     FB2_8   38   I/O     I/O     STD  FAST 
adr15                         1     1     FB2_11  40   GTS/I/O I/O     STD  FAST 
wr_b                          1     4     FB2_14  42   GTS/I/O I/O     STD  SLOW 
adr15_aux                     1     1     FB2_15  43   I/O     O       STD  FAST 
ramoe_b                       4     7     FB3_5   12   I/O     O       STD  SLOW 
ramadrhi<3>                   13    12    FB3_8   13   I/O     O       STD  SLOW 
ramadrhi<4>                   13    12    FB3_9   14   I/O     O       STD  SLOW 
ramadrhi<2>                   13    12    FB3_11  18   I/O     O       STD  SLOW 
ramadrhi<1>                   8     11    FB3_14  19   I/O     O       STD  SLOW 
ramwe_b                       1     3     FB3_17  22   I/O     O       STD  SLOW 
ramadrhi<0>                   8     11    FB4_2   24   I/O     O       STD  SLOW 
ramcs1_b                      8     12    FB4_5   25   I/O     O       STD  SLOW 
ramcs0_b                      18    14    FB4_8   26   I/O     O       STD  SLOW 

** 21 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
mwr_cyc_q                     2     4     FB2_12  STD  RESET
urom_disable_q                3     8     FB2_13  STD  RESET
lrom_disable_q                3     8     FB2_16  STD  RESET
N0$BUF0/N0$BUF0_TRST__$INT    3     5     FB2_17  STD  
mode3_overdrive_q             7     12    FB2_18  STD  RESET
$OpTx$INV$13__$INT            15    12    FB3_1   STD  
N1$BUF1/N1$BUF1_TRST          4     9     FB3_4   STD  
ramblock_q<4>                 5     10    FB3_15  STD  RESET
exp_ram_q                     6     9     FB3_16  STD  RESET
ramblock_q<3>                 9     14    FB4_1   STD  RESET
reset_b_w/reset_b_w_D2__$INT  1     3     FB4_4   STD  
reset_b_q                     1     1     FB4_6   STD  RESET
reset1_b_q                    1     1     FB4_9   STD  RESET
$OpTx$$OpTx$FX_DC$16_INV$146  1     2     FB4_10  STD  
mwr_cyc_f_q                   2     2     FB4_11  STD  RESET
adr15_q                       2     2     FB4_12  STD  RESET
ramblock_q<2>                 3     8     FB4_13  STD  RESET
ramblock_q<1>                 3     8     FB4_14  STD  RESET
ramblock_q<0>                 3     8     FB4_15  STD  RESET
ramblock_q<6>                 5     10    FB4_16  STD  RESET
ramblock_q<5>                 5     10    FB4_17  STD  RESET

** 19 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
adr14                         FB1_2   1    I/O     I
mreq_b                        FB1_5   2    I/O     I
rfsh_b                        FB1_8   4    I/O     I
clk                           FB1_9   5    GCK/I/O GCK
dip<3>                        FB1_14  7    GCK/I/O I
dip<2>                        FB1_15  8    I/O     I
dip<1>                        FB1_17  9    I/O     I
data<2>                       FB2_2   35   I/O     I
data<1>                       FB2_5   36   I/O     I
data<0>                       FB2_6   37   I/O     I
reset_b                       FB2_9   39   GSR/I/O GSR/I
iorq_b                        FB2_17  44   I/O     I
dip<0>                        FB3_2   11   I/O     I
adr8                          FB3_15  20   I/O     I
data<7>                       FB4_9   27   I/O     I
data<6>                       FB4_11  28   I/O     I
data<5>                       FB4_14  29   I/O     I
data<4>                       FB4_15  33   I/O     I
data<3>                       FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               1/35
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     I
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     I
ramdis                1       0     0   4     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     I
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O I
(unused)              0       0     0   5     FB1_15  8     I/O     I
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  9     I/O     I
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$INV$13__$INT 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ramdis               X....................................... 1       1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               24/12
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB2_1         (b)     (b)
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
rd_b                  1       0     0   4     FB2_8   38    I/O     I/O
(unused)              0       0     0   5     FB2_9   39    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_10        (b)     
adr15                 1       0     0   4     FB2_11  40    GTS/I/O I/O
mwr_cyc_q             2       0     0   3     FB2_12        (b)     (b)
urom_disable_q        3       0     0   2     FB2_13        (b)     (b)
wr_b                  1       0     0   4     FB2_14  42    GTS/I/O I/O
adr15_aux             1       0     0   4     FB2_15  43    I/O     O
lrom_disable_q        3       0     0   2     FB2_16        (b)     (b)
N0$BUF0/N0$BUF0_TRST__$INT
                      3       0   \/1   1     FB2_17  44    I/O     I
mode3_overdrive_q     7       2<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$16_INV$146      9: data<2>           17: lrom_disable_q.LFBK 
  2: N0$BUF0/N0$BUF0_TRST__$INT.LFBK  10: data<3>           18: mode3_overdrive_q.LFBK 
  3: N1$BUF1/N1$BUF1_TRST             11: data<6>           19: mreq_b 
  4: adr15.PIN                        12: data<7>           20: mwr_cyc_f_q 
  5: rd_b.PIN                         13: dip<0>            21: mwr_cyc_q.LFBK 
  6: wr_b.PIN                         14: dip<1>            22: reset_b_w/reset_b_w_D2__$INT 
  7: data<0>                          15: exp_ram_q         23: rfsh_b 
  8: data<1>                          16: iorq_b            24: urom_disable_q.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
rd_b                 .X...................................... 1       1
adr15                ..X..................................... 1       1
mwr_cyc_q            ....X.............X.X.X................. 4       4
urom_disable_q       ...X.X...XXX...X.....X.X................ 8       8
wr_b                 X.............X....XX................... 4       4
adr15_aux            ..X..................................... 1       1
lrom_disable_q       ...X.X..X.XX...XX....X.................. 8       8
N0$BUF0/N0$BUF0_TRST__$INT 
                     ............XXX....XX................... 5       5
mode3_overdrive_q    ...X.XXXX.XXXX.X.X...X.................. 12      12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$INV$13__$INT   15      10<-   0   0     FB3_1         (b)     (b)
(unused)              0       0   /\5   0     FB3_2   11    I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
N1$BUF1/N1$BUF1_TRST
                      4       0     0   1     FB3_4         (b)     (b)
ramoe_b               4       0   \/1   0     FB3_5   12    I/O     O
(unused)              0       0   \/5   0     FB3_6         (b)     (b)
(unused)              0       0   \/5   0     FB3_7         (b)     (b)
ramadrhi<3>          13      11<- \/3   0     FB3_8   13    I/O     O
ramadrhi<4>          13       8<-   0   0     FB3_9   14    I/O     O
(unused)              0       0   /\5   0     FB3_10        (b)     (b)
ramadrhi<2>          13       8<-   0   0     FB3_11  18    I/O     O
(unused)              0       0   /\5   0     FB3_12        (b)     (b)
(unused)              0       0   /\3   2     FB3_13        (b)     (b)
ramadrhi<1>           8       3<-   0   0     FB3_14  19    I/O     O
ramblock_q<4>         5       3<- /\3   0     FB3_15  20    I/O     I
exp_ram_q             6       4<- /\3   0     FB3_16        (b)     (b)
ramwe_b               1       0   /\4   0     FB3_17  22    I/O     O
(unused)              0       0   \/5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: adr15.PIN         11: dip<2>             21: ramblock_q<2> 
  2: rd_b.PIN          12: dip<3>             22: ramblock_q<3> 
  3: wr_b.PIN          13: iorq_b             23: ramblock_q<4>.LFBK 
  4: adr14             14: lrom_disable_q     24: ramblock_q<5> 
  5: adr15_q           15: mode3_overdrive_q  25: reset1_b_q 
  6: data<4>           16: mreq_b             26: reset_b 
  7: data<6>           17: mwr_cyc_f_q        27: reset_b_q 
  8: data<7>           18: mwr_cyc_q          28: reset_b_w/reset_b_w_D2__$INT 
  9: dip<0>            19: ramblock_q<0>      29: rfsh_b 
 10: dip<1>            20: ramblock_q<1>      30: urom_disable_q 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
$OpTx$INV$13__$INT   X..XX...XXXX...X.XXXX................... 12      12
N1$BUF1/N1$BUF1_TRST 
                     XX.XX...X.....XX.X..........X........... 9       9
ramoe_b              .X.XX........X.X............XX.......... 7       7
ramadrhi<3>          X..XX...X......X..XXX.X.XXX............. 12      12
ramadrhi<4>          X..XX...X......X..XXX..XXXX............. 12      12
ramadrhi<2>          X..XX...X......X..XXXX..XXX............. 12      12
ramadrhi<1>          X..XX...X......X..XXX...XXX............. 11      11
ramblock_q<4>        X.X..XXX..XXX.........X....X............ 10      10
exp_ram_q            X..XX...X......X..XXX......X............ 9       9
ramwe_b              ..X.............XX...................... 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ramblock_q<3>         9       4<-   0   0     FB4_1         (b)     (b)
ramadrhi<0>           8       3<-   0   0     FB4_2   24    I/O     O
(unused)              0       0   /\3   2     FB4_3         (b)     (b)
reset_b_w/reset_b_w_D2__$INT
                      1       0   \/3   1     FB4_4         (b)     (b)
ramcs1_b              8       3<-   0   0     FB4_5   25    I/O     O
reset_b_q             1       0   \/3   1     FB4_6         (b)     (b)
(unused)              0       0   \/5   0     FB4_7         (b)     (b)
ramcs0_b             18      13<-   0   0     FB4_8   26    I/O     O
reset1_b_q            1       1<- /\5   0     FB4_9   27    I/O     I
$OpTx$$OpTx$FX_DC$16_INV$146
                      1       0   /\1   3     FB4_10        (b)     (b)
mwr_cyc_f_q           2       0     0   3     FB4_11  28    I/O     I
adr15_q               2       0     0   3     FB4_12        (b)     (b)
ramblock_q<2>         3       0     0   2     FB4_13        (b)     (b)
ramblock_q<1>         3       0     0   2     FB4_14  29    I/O     I
ramblock_q<0>         3       0     0   2     FB4_15  33    I/O     I
ramblock_q<6>         5       0     0   0     FB4_16        (b)     (b)
ramblock_q<5>         5       0     0   0     FB4_17  34    I/O     I
(unused)              0       0   \/4   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: adr15.PIN         12: data<6>             22: ramblock_q<1>.LFBK 
  2: wr_b.PIN          13: data<7>             23: ramblock_q<2>.LFBK 
  3: adr14             14: dip<0>              24: ramblock_q<3>.LFBK 
  4: adr15_q.LFBK      15: dip<1>              25: ramblock_q<5>.LFBK 
  5: adr8              16: dip<2>              26: ramblock_q<6>.LFBK 
  6: data<0>           17: dip<3>              27: reset1_b_q.LFBK 
  7: data<1>           18: iorq_b              28: reset_b 
  8: data<2>           19: mreq_b              29: reset_b_q.LFBK 
  9: data<3>           20: mwr_cyc_q           30: reset_b_w/reset_b_w_D2__$INT.LFBK 
 10: data<4>           21: ramblock_q<0>.LFBK  31: rfsh_b 
 11: data<5>          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ramblock_q<3>        XX..X...XXXXXX.XXX.....X.....X.......... 14      14
ramadrhi<0>          X.XX.........X....X.XXX...XXX........... 11      11
reset_b_w/reset_b_w_D2__$INT 
                     ..........................XXX........... 3       3
ramcs1_b             X.XX.........X.XX.X.XXX..X....X......... 12      12
reset_b_q            ...........................X............ 1       1
ramcs0_b             X.XX.........XXXX.XXXXX..X....X......... 14      14
reset1_b_q           ............................X........... 1       1
$OpTx$$OpTx$FX_DC$16_INV$146 
                     .............XX......................... 2       2
mwr_cyc_f_q          ...................X.........X.......... 2       2
adr15_q              X.................X..................... 2       2
ramblock_q<2>        XX.....X...XX....X....X......X.......... 8       8
ramblock_q<1>        XX....X....XX....X...X.......X.......... 8       8
ramblock_q<0>        XX...X.....XX....X..X........X.......... 8       8
ramblock_q<6>        XX..X......XX..XXX.......X...X.......... 10      10
ramblock_q<5>        XX........XXX..XXX......X....X.......... 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$16_INV$146 <= (NOT dip(0) AND NOT dip(1));


$OpTx$INV$13__$INT <= ((NOT adr15.PIN AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT mwr_cyc_q AND NOT dip(1))
	OR (NOT adr15.PIN AND NOT ramblock_q(2) AND ramblock_q(0) AND 
	mreq_b AND NOT dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(0) AND NOT dip(1))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND dip(0) AND 
	NOT mwr_cyc_q AND NOT dip(1))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND NOT dip(0) AND NOT adr15_q)
	OR (adr15.PIN AND ramblock_q(2) AND NOT mwr_cyc_q AND NOT dip(1))
	OR (NOT adr15.PIN AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT dip(0))
	OR (NOT adr14 AND ramblock_q(2) AND NOT mwr_cyc_q AND NOT dip(1))
	OR (NOT adr14 AND dip(0) AND NOT mwr_cyc_q AND NOT dip(1))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT dip(0))
	OR (NOT dip(3) AND NOT dip(2))
	OR (adr15.PIN AND ramblock_q(2) AND NOT dip(0))
	OR (NOT adr14 AND ramblock_q(2) AND NOT dip(0))
	OR (NOT adr14 AND NOT ramblock_q(1) AND NOT dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND NOT dip(0)));
























N0$BUF0/N0$BUF0_TRST__$INT <= ((NOT exp_ram_q)
	OR (NOT mwr_cyc_f_q AND NOT mwr_cyc_q.LFBK)
	OR (NOT dip(0) AND NOT dip(1)));


N1$BUF1/N1$BUF1_TRST <= ((adr14 AND mode3_overdrive_q AND NOT mreq_b AND NOT dip(0) AND 
	NOT adr15_q)
	OR (adr14 AND mode3_overdrive_q AND NOT mreq_b AND mwr_cyc_q AND 
	NOT adr15_q)
	OR (NOT adr15.PIN AND adr14 AND mode3_overdrive_q AND mreq_b AND 
	dip(0) AND mwr_cyc_q)
	OR (adr14 AND mode3_overdrive_q AND NOT mreq_b AND rfsh_b AND 
	rd_b.PIN AND NOT adr15_q));


adr15_I <= '1';
adr15 <= adr15_I when adr15_OE = '1' else 'Z';
adr15_OE <= N1$BUF1/N1$BUF1_TRST;


adr15_aux_I <= '1';
adr15_aux <= adr15_aux_I when adr15_aux_OE = '1' else 'Z';
adr15_aux_OE <= N1$BUF1/N1$BUF1_TRST;

FDCPE_adr15_q: FDCPE port map (adr15_q,adr15.PIN,NOT mreq_b,'0','0');

FDCPE_exp_ram_q: FDCPE port map (exp_ram_q,exp_ram_q_D,clk,NOT reset_b_w/reset_b_w_D2__$INT,'0');
exp_ram_q_D <= ((NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT dip(0))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	NOT ramblock_q(1) AND ramblock_q(0))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND mreq_b)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT mreq_b AND adr15_q)
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2)));

FTCPE_lrom_disable_q: FTCPE port map (lrom_disable_q,lrom_disable_q_T,NOT clk,NOT reset_b_w/reset_b_w_D2__$INT,'0');
lrom_disable_q_T <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT data(6) AND data(2) AND NOT lrom_disable_q.LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT data(6) AND NOT data(2) AND lrom_disable_q.LFBK));

FTCPE_mode3_overdrive_q: FTCPE port map (mode3_overdrive_q,mode3_overdrive_q_T,NOT clk,NOT reset_b_w/reset_b_w_D2__$INT,'0');
mode3_overdrive_q_T <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	dip(0) AND data(6) AND NOT data(2) AND data(1) AND data(0) AND 
	NOT mode3_overdrive_q.LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND dip(1) AND NOT data(2) AND data(1) AND data(0) AND 
	NOT mode3_overdrive_q.LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND data(2) AND mode3_overdrive_q.LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND NOT data(1) AND mode3_overdrive_q.LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND NOT data(0) AND mode3_overdrive_q.LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT dip(0) AND data(6) AND NOT dip(1) AND mode3_overdrive_q.LFBK));

FDCPE_mwr_cyc_f_q: FDCPE port map (mwr_cyc_f_q,mwr_cyc_q,NOT clk,NOT reset_b_w/reset_b_w_D2__$INT.LFBK,'0');

FDCPE_mwr_cyc_q: FDCPE port map (mwr_cyc_q,mwr_cyc_q_D,clk,'0','0');
mwr_cyc_q_D <= ((NOT mreq_b AND mwr_cyc_q.LFBK)
	OR (NOT mreq_b AND rfsh_b AND rd_b.PIN));


ramadrhi_I(0) <= ((adr15.PIN AND adr14 AND mreq_b AND NOT ramblock_q(2).LFBK AND 
	ramblock_q(1).LFBK)
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2).LFBK AND 
	ramblock_q(0).LFBK AND NOT ramblock_q(1).LFBK)
	OR (adr14 AND NOT mreq_b AND NOT ramblock_q(2).LFBK AND 
	ramblock_q(1).LFBK AND adr15_q.LFBK)
	OR (adr15.PIN AND adr14 AND dip(0))
	OR (adr14 AND dip(0) AND NOT ramblock_q(2).LFBK)
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2).LFBK AND 
	ramblock_q(0).LFBK)
	OR (adr14 AND NOT ramblock_q(2).LFBK AND NOT ramblock_q(0).LFBK AND 
	ramblock_q(1).LFBK));
ramadrhi(0) <= ramadrhi_I(0) when ramadrhi_OE(0) = '1' else 'Z';
ramadrhi_OE(0) <= (reset_b AND reset1_b_q.LFBK AND reset_b_q.LFBK);


ramadrhi_I(1) <= ((adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(1) AND mreq_b)
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	NOT ramblock_q(1) AND ramblock_q(0))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT mreq_b AND adr15_q)
	OR (adr15.PIN AND dip(0))
	OR (adr15.PIN AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	NOT ramblock_q(0))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	ramblock_q(1))
	OR (adr14 AND ramblock_q(1) AND ramblock_q(0) AND dip(0)));
ramadrhi(1) <= ramadrhi_I(1) when ramadrhi_OE(1) = '1' else 'Z';
ramadrhi_OE(1) <= (reset_b AND reset1_b_q AND reset_b_q);


ramadrhi_I(2) <= ((EXP6_.EXP)
	OR (adr15.PIN AND ramblock_q(2) AND dip(0))
	OR (NOT adr14 AND ramblock_q(2) AND dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND dip(0))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	ramblock_q(3))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	ramblock_q(3))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(0))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND ramblock_q(3) AND mreq_b)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(3) AND NOT mreq_b AND adr15_q)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND dip(0) AND NOT adr15_q));
ramadrhi(2) <= ramadrhi_I(2) when ramadrhi_OE(2) = '1' else 'Z';
ramadrhi_OE(2) <= (reset_b AND reset1_b_q AND reset_b_q);


ramadrhi_I(3) <= ((EXP2_.EXP)
	OR (adr15.PIN AND ramblock_q(2) AND dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(0))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND mreq_b AND ramblock_q(4).LFBK)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND NOT mreq_b AND 
	adr15_q AND ramblock_q(4).LFBK)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND dip(0) AND NOT adr15_q));
ramadrhi(3) <= ramadrhi_I(3) when ramadrhi_OE(3) = '1' else 'Z';
ramadrhi_OE(3) <= (reset_b AND reset1_b_q AND reset_b_q);


ramadrhi_I(4) <= ((adr15.PIN AND ramblock_q(2) AND dip(0))
	OR (NOT adr14 AND ramblock_q(2) AND dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND dip(0))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	ramblock_q(5))
	OR (NOT adr15.PIN AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	ramblock_q(5))
	OR (NOT adr15.PIN AND NOT ramblock_q(2) AND ramblock_q(0) AND 
	mreq_b AND dip(0))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	NOT ramblock_q(1) AND ramblock_q(0) AND ramblock_q(5))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(0))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND ramblock_q(5) AND mreq_b)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(5) AND NOT mreq_b AND adr15_q)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND dip(0) AND NOT adr15_q));
ramadrhi(4) <= ramadrhi_I(4) when ramadrhi_OE(4) = '1' else 'Z';
ramadrhi_OE(4) <= (reset_b AND reset1_b_q AND reset_b_q);

FTCPE_ramblock_q0: FTCPE port map (ramblock_q(0),ramblock_q_T(0),NOT clk,NOT reset_b_w/reset_b_w_D2__$INT.LFBK,'0');
ramblock_q_T(0) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND data(0) AND NOT ramblock_q(0).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND NOT data(0) AND ramblock_q(0).LFBK));

FTCPE_ramblock_q1: FTCPE port map (ramblock_q(1),ramblock_q_T(1),NOT clk,NOT reset_b_w/reset_b_w_D2__$INT.LFBK,'0');
ramblock_q_T(1) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND data(1) AND NOT ramblock_q(1).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND NOT data(1) AND ramblock_q(1).LFBK));

FTCPE_ramblock_q2: FTCPE port map (ramblock_q(2),ramblock_q_T(2),NOT clk,NOT reset_b_w/reset_b_w_D2__$INT.LFBK,'0');
ramblock_q_T(2) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND data(2) AND NOT ramblock_q(2).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(6) AND NOT data(2) AND ramblock_q(2).LFBK));

FDCPE_ramblock_q3: FDCPE port map (ramblock_q(3),ramblock_q_D(3),NOT clk,NOT reset_b_w/reset_b_w_D2__$INT.LFBK,'0');
ramblock_q_D(3) <= ((NOT data(6) AND NOT ramblock_q(3).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT data(3) AND data(6))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	dip(3) AND NOT dip(2) AND data(6))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND NOT adr8 AND 
	dip(3) AND dip(0) AND data(4) AND data(5) AND data(6))
	OR (NOT data(7) AND NOT ramblock_q(3).LFBK)
	OR (wr_b.PIN AND NOT ramblock_q(3).LFBK)
	OR (iorq_b AND NOT ramblock_q(3).LFBK)
	OR (adr15.PIN AND NOT ramblock_q(3).LFBK));

FTCPE_ramblock_q4: FTCPE port map (ramblock_q(4),ramblock_q_T(4),NOT clk,NOT reset_b_w/reset_b_w_D2__$INT,'0');
ramblock_q_T(4) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	dip(3) AND NOT dip(2) AND data(6) AND ramblock_q(4).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT dip(3) AND data(4) AND data(6) AND NOT ramblock_q(4).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	dip(2) AND data(4) AND data(6) AND NOT ramblock_q(4).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT data(4) AND data(6) AND ramblock_q(4).LFBK));

FTCPE_ramblock_q5: FTCPE port map (ramblock_q(5),ramblock_q_T(5),NOT clk,NOT reset_b_w/reset_b_w_D2__$INT.LFBK,'0');
ramblock_q_T(5) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT data(5) AND data(6) AND ramblock_q(5).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	dip(3) AND NOT dip(2) AND data(6) AND ramblock_q(5).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT dip(3) AND data(5) AND data(6) AND NOT ramblock_q(5).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	dip(2) AND data(5) AND data(6) AND NOT ramblock_q(5).LFBK));

FTCPE_ramblock_q6: FTCPE port map (ramblock_q(6),ramblock_q_T(6),NOT clk,NOT reset_b_w/reset_b_w_D2__$INT.LFBK,'0');
ramblock_q_T(6) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND adr8 AND 
	data(6) AND NOT ramblock_q(6).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT dip(3) AND data(6) AND NOT ramblock_q(6).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT dip(2) AND data(6) AND NOT ramblock_q(6).LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND NOT adr8 AND 
	dip(3) AND dip(2) AND data(6) AND ramblock_q(6).LFBK));


ramcs0_b <= ((mreq_b)
	OR (NOT rfsh_b)
	OR (reset_b_q.EXP)
	OR (NOT dip(3) AND NOT dip(2))
	OR (NOT adr14 AND NOT dip(0) AND ramblock_q(0).LFBK)
	OR (NOT dip(0) AND NOT ramblock_q(2).LFBK AND NOT ramblock_q(0).LFBK AND 
	NOT ramblock_q(1).LFBK)
	OR (adr15.PIN AND NOT dip(0) AND ramblock_q(2).LFBK)
	OR (NOT adr14 AND NOT dip(0) AND ramblock_q(2).LFBK)
	OR (adr15.PIN AND NOT mwr_cyc_q AND NOT dip(1) AND 
	ramblock_q(2).LFBK)
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2).LFBK AND 
	ramblock_q(6).LFBK)
	OR (NOT adr15.PIN AND NOT dip(0) AND NOT ramblock_q(2).LFBK AND 
	NOT ramblock_q(1).LFBK)
	OR (NOT dip(0) AND ramblock_q(6).LFBK)
	OR (NOT adr14 AND dip(0) AND NOT mwr_cyc_q AND NOT dip(1))
	OR (dip(0) AND NOT mwr_cyc_q AND NOT dip(1) AND 
	NOT ramblock_q(2).LFBK AND NOT ramblock_q(0).LFBK)
	OR (NOT dip(0) AND NOT ramblock_q(2).LFBK AND ramblock_q(0).LFBK AND 
	ramblock_q(1).LFBK AND NOT adr15_q.LFBK)
	OR (adr14 AND NOT ramblock_q(2).LFBK AND ramblock_q(0).LFBK AND 
	ramblock_q(1).LFBK AND ramblock_q(6).LFBK AND adr15_q.LFBK));


ramcs1_b <= NOT (((adr15.PIN AND adr14 AND NOT mreq_b AND rfsh_b AND dip(3) AND 
	NOT ramblock_q(2).LFBK AND ramblock_q(0).LFBK AND NOT ramblock_q(1).LFBK AND 
	ramblock_q(6).LFBK)
	OR (adr15.PIN AND adr14 AND NOT mreq_b AND rfsh_b AND dip(2) AND 
	NOT ramblock_q(2).LFBK AND ramblock_q(0).LFBK AND NOT ramblock_q(1).LFBK AND 
	ramblock_q(6).LFBK)
	OR (adr14 AND NOT mreq_b AND rfsh_b AND dip(2) AND 
	NOT ramblock_q(2).LFBK AND ramblock_q(0).LFBK AND ramblock_q(1).LFBK AND 
	ramblock_q(6).LFBK AND adr15_q.LFBK)
	OR (NOT adr15.PIN AND adr14 AND NOT mreq_b AND rfsh_b AND dip(3) AND 
	ramblock_q(2).LFBK AND ramblock_q(6).LFBK)
	OR (NOT adr15.PIN AND adr14 AND NOT mreq_b AND rfsh_b AND dip(2) AND 
	ramblock_q(2).LFBK AND ramblock_q(6).LFBK)
	OR (NOT mreq_b AND rfsh_b AND dip(3) AND NOT dip(0) AND 
	NOT ramblock_q(2).LFBK AND NOT ramblock_q(0).LFBK AND ramblock_q(1).LFBK AND 
	ramblock_q(6).LFBK)
	OR (NOT mreq_b AND rfsh_b AND dip(2) AND NOT dip(0) AND 
	NOT ramblock_q(2).LFBK AND NOT ramblock_q(0).LFBK AND ramblock_q(1).LFBK AND 
	ramblock_q(6).LFBK)
	OR (adr14 AND NOT mreq_b AND rfsh_b AND dip(3) AND 
	NOT ramblock_q(2).LFBK AND ramblock_q(0).LFBK AND ramblock_q(1).LFBK AND 
	ramblock_q(6).LFBK AND adr15_q.LFBK)));


ramdis_I <= '1';
ramdis <= ramdis_I when ramdis_OE = '1' else 'Z';
ramdis_OE <= NOT $OpTx$INV$13__$INT;


ramoe_b <= NOT (((adr14 AND urom_disable_q AND NOT mreq_b AND rfsh_b AND 
	NOT rd_b.PIN)
	OR (adr14 AND NOT mreq_b AND rfsh_b AND NOT rd_b.PIN AND NOT adr15_q)
	OR (NOT adr14 AND lrom_disable_q AND NOT mreq_b AND rfsh_b AND 
	NOT rd_b.PIN)
	OR (NOT adr14 AND NOT mreq_b AND rfsh_b AND NOT rd_b.PIN AND adr15_q)));


ramwe_b <= NOT ((NOT wr_b.PIN AND mwr_cyc_f_q AND mwr_cyc_q));


rd_b_I <= '0';
rd_b <= rd_b_I when rd_b_OE = '1' else 'Z';
rd_b_OE <= NOT N0$BUF0/N0$BUF0_TRST__$INT.LFBK;

FDCPE_reset1_b_q: FDCPE port map (reset1_b_q,reset_b_q.LFBK,clk,NOT reset_b,'0');

FDCPE_reset_b_q: FDCPE port map (reset_b_q,reset_b,clk,NOT reset_b,'0');


reset_b_w/reset_b_w_D2__$INT <= (reset_b AND reset1_b_q.LFBK AND reset_b_q.LFBK);

FTCPE_urom_disable_q: FTCPE port map (urom_disable_q,urom_disable_q_T,NOT clk,NOT reset_b_w/reset_b_w_D2__$INT,'0');
urom_disable_q_T <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	data(3) AND NOT data(6) AND NOT urom_disable_q.LFBK)
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT adr15.PIN AND 
	NOT data(3) AND NOT data(6) AND urom_disable_q.LFBK));


wr_b_I <= '0';
wr_b <= wr_b_I when wr_b_OE = '1' else 'Z';
wr_b_OE <= (NOT mwr_cyc_f_q AND exp_ram_q AND 
	NOT $OpTx$$OpTx$FX_DC$16_INV$146 AND mwr_cyc_q.LFBK);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572-10-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 adr14                            23 GND                           
  2 mreq_b                           24 ramadrhi<0>                   
  3 ramdis                           25 ramcs1_b                      
  4 rfsh_b                           26 ramcs0_b                      
  5 clk                              27 data<7>                       
  6 TIE                              28 data<6>                       
  7 dip<3>                           29 data<5>                       
  8 dip<2>                           30 TDO                           
  9 dip<1>                           31 GND                           
 10 GND                              32 VCC                           
 11 dip<0>                           33 data<4>                       
 12 ramoe_b                          34 data<3>                       
 13 ramadrhi<3>                      35 data<2>                       
 14 ramadrhi<4>                      36 data<1>                       
 15 TDI                              37 data<0>                       
 16 TMS                              38 rd_b                          
 17 TCK                              39 reset_b                       
 18 ramadrhi<2>                      40 adr15                         
 19 ramadrhi<1>                      41 VCC                           
 20 adr8                             42 wr_b                          
 21 VCC                              43 adr15_aux                     
 22 ramwe_b                          44 iorq_b                        


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 22
Pterm Limit                                 : 24
