// Seed: 719661158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1  = 32'd78,
    parameter id_10 = 32'd5,
    parameter id_30 = 32'd20
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56
);
  inout wire id_56;
  input wire id_55;
  inout wire id_54;
  output wire id_53;
  inout wire id_52;
  input wire id_51;
  input wire id_50;
  input wire id_49;
  inout wire id_48;
  output wire id_47;
  output wire id_46;
  input wire id_45;
  output wire id_44;
  input wire id_43;
  output wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  input wire id_38;
  inout wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout reg id_31;
  input wire _id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  module_0 modCall_1 (
      id_44,
      id_7,
      id_48,
      id_18,
      id_54,
      id_36,
      id_37
  );
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire _id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire \id_57 ;
  always begin : LABEL_0
    $signed(69);
    ;
    id_31 = -1;
    assign id_1[1'd0===id_10] = "" == 1;
  end
endmodule
