Classic Timing Analyzer report for PQP
Fri May 17 16:15:47 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                          ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.738 ns                        ; ControlUnit:ControlUnit|state.Lui~DUPLICATE   ; MuxMemToRegOut[0]                                  ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 74.76 MHz ( period = 13.376 ns ) ; ControlUnit:ControlUnit|nextstate.LSaveh_2245 ; ControlUnit:ControlUnit|state.LSaveh               ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SllOp           ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3153 ; clock      ; clock    ; 464          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                               ;                                                    ;            ;          ; 464          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.76 MHz ( period = 13.376 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; ControlUnit:ControlUnit|state.LSaveh                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; ControlUnit:ControlUnit|state.LSaveb                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_2279          ; ControlUnit:ControlUnit|state.LSave                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.09 MHz ( period = 12.972 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_2439     ; ControlUnit:ControlUnit|state.BgtCompare              ; clock      ; clock    ; None                        ; None                      ; 0.683 ns                ;
; N/A                                     ; 78.10 MHz ( period = 12.804 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_3355            ; ControlUnit:ControlUnit|state.Sub                     ; clock      ; clock    ; None                        ; None                      ; 0.633 ns                ;
; N/A                                     ; 78.17 MHz ( period = 12.792 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_3679          ; ControlUnit:ControlUnit|state.Start                   ; clock      ; clock    ; None                        ; None                      ; 0.824 ns                ;
; N/A                                     ; 79.15 MHz ( period = 12.634 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_3485           ; ControlUnit:ControlUnit|state.Addi                    ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; 79.34 MHz ( period = 12.604 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_3321          ; ControlUnit:ControlUnit|state.Break                   ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 79.40 MHz ( period = 12.594 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; ControlUnit:ControlUnit|state.Ble                     ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 79.45 MHz ( period = 12.586 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_2471            ; ControlUnit:ControlUnit|state.Bgt                     ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 79.48 MHz ( period = 12.582 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; ControlUnit:ControlUnit|state.Lui                     ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; 79.50 MHz ( period = 12.578 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; ControlUnit:ControlUnit|state.Beq                     ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 79.54 MHz ( period = 12.572 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; ControlUnit:ControlUnit|state.Addiu                   ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 79.68 MHz ( period = 12.550 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 79.68 MHz ( period = 12.550 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; ControlUnit:ControlUnit|state.Slt                     ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 81.90 MHz ( period = 12.210 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_2567     ; ControlUnit:ControlUnit|state.BeqCompare              ; clock      ; clock    ; None                        ; None                      ; 0.525 ns                ;
; N/A                                     ; 82.12 MHz ( period = 12.178 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_2375     ; ControlUnit:ControlUnit|state.BleCompare              ; clock      ; clock    ; None                        ; None                      ; 0.522 ns                ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_2503     ; ControlUnit:ControlUnit|state.BneCompare              ; clock      ; clock    ; None                        ; None                      ; 0.510 ns                ;
; N/A                                     ; 83.42 MHz ( period = 11.988 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_2311           ; ControlUnit:ControlUnit|state.LGet                    ; clock      ; clock    ; None                        ; None                      ; 0.559 ns                ;
; N/A                                     ; 84.09 MHz ( period = 11.892 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; ControlUnit:ControlUnit|state.Srl                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.09 MHz ( period = 11.892 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_3187            ; ControlUnit:ControlUnit|state.Sll                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.13 MHz ( period = 11.886 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_3583            ; ControlUnit:ControlUnit|state.Add                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.16 MHz ( period = 11.882 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_3121           ; ControlUnit:ControlUnit|state.Sllv                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.16 MHz ( period = 11.882 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_2343             ; ControlUnit:ControlUnit|state.Lw                      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.16 MHz ( period = 11.882 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_2535            ; ControlUnit:ControlUnit|state.Bne                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.18 MHz ( period = 11.880 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; ControlUnit:ControlUnit|state.OverflowExc             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.18 MHz ( period = 11.880 ns )                    ; ControlUnit:ControlUnit|nextstate.And_3389            ; ControlUnit:ControlUnit|state.And                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.19 MHz ( period = 11.878 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_2893           ; ControlUnit:ControlUnit|state.Srav                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.35 MHz ( period = 11.856 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; ControlUnit:ControlUnit|state.Jal                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.43 MHz ( period = 11.844 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; ControlUnit:ControlUnit|state.Rte                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.47 MHz ( period = 11.838 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; ControlUnit:ControlUnit|state.Sra                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.55 MHz ( period = 11.828 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; ControlUnit:ControlUnit|state.Jr                      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 84.65 MHz ( period = 11.814 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; ControlUnit:ControlUnit|state.WriteInRegAddi          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.73 MHz ( period = 11.664 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3087   ; ControlUnit:ControlUnit|state.SllvWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.88 MHz ( period = 11.510 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3153    ; ControlUnit:ControlUnit|state.SllWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.90 MHz ( period = 11.508 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_2761          ; ControlUnit:ControlUnit|state.SrlOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.91 MHz ( period = 11.506 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2827   ; ControlUnit:ControlUnit|state.SravWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.91 MHz ( period = 11.506 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_2989    ; ControlUnit:ControlUnit|state.SraWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.91 MHz ( period = 11.506 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_3021          ; ControlUnit:ControlUnit|state.SraOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.91 MHz ( period = 11.506 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_2925          ; ControlUnit:ControlUnit|state.SllOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.91 MHz ( period = 11.506 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_2049       ; ControlUnit:ControlUnit|state.WriteJal                ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.93 MHz ( period = 11.504 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2729    ; ControlUnit:ControlUnit|state.SrlWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.93 MHz ( period = 11.504 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 87.00 MHz ( period = 11.494 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_3549     ; ControlUnit:ControlUnit|state.WriteInReg              ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.02 MHz ( period = 11.492 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_2145           ; ControlUnit:ControlUnit|state.Lui2                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.05 MHz ( period = 11.488 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; ControlUnit:ControlUnit|state.Wait                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.17 MHz ( period = 11.472 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3647    ; ControlUnit:ControlUnit|state.WaitMemRead             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3421   ; ControlUnit:ControlUnit|state.WaitMemRead2            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.21 MHz ( period = 11.466 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_3287      ; ControlUnit:ControlUnit|state.WriteInPC               ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_2957         ; ControlUnit:ControlUnit|state.SllvOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.24 MHz ( period = 11.462 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_2859         ; ControlUnit:ControlUnit|state.SravOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.24 MHz ( period = 11.462 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; ControlUnit:ControlUnit|state.Jump                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 8.093 ns                ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; 88.12 MHz ( period = 11.348 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 8.112 ns                ;
; N/A                                     ; 89.05 MHz ( period = 11.230 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.992 ns                ;
; N/A                                     ; 89.19 MHz ( period = 11.212 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.981 ns                ;
; N/A                                     ; 89.43 MHz ( period = 11.182 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_3615         ; ControlUnit:ControlUnit|state.Decode                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 89.73 MHz ( period = 11.144 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 89.77 MHz ( period = 11.140 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.943 ns                ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 89.98 MHz ( period = 11.114 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.938 ns                ;
; N/A                                     ; 89.98 MHz ( period = 11.114 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.932 ns                ;
; N/A                                     ; 89.99 MHz ( period = 11.112 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.927 ns                ;
; N/A                                     ; 90.46 MHz ( period = 11.054 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.962 ns                ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.957 ns                ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 90.69 MHz ( period = 11.026 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.946 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 90.99 MHz ( period = 10.990 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 91.16 MHz ( period = 10.970 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.858 ns                ;
; N/A                                     ; 91.39 MHz ( period = 10.942 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 91.41 MHz ( period = 10.940 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.845 ns                ;
; N/A                                     ; 91.63 MHz ( period = 10.914 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 91.71 MHz ( period = 10.904 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.866 ns                ;
; N/A                                     ; 91.88 MHz ( period = 10.884 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 92.11 MHz ( period = 10.856 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 92.13 MHz ( period = 10.854 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 92.38 MHz ( period = 10.825 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.633 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.618 ns               ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.603 ns               ;
; N/A                                     ; 92.75 MHz ( period = 10.782 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.622 ns               ;
; N/A                                     ; 92.75 MHz ( period = 10.782 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.622 ns               ;
; N/A                                     ; 92.76 MHz ( period = 10.780 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.595 ns               ;
; N/A                                     ; 92.79 MHz ( period = 10.777 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.618 ns               ;
; N/A                                     ; 92.79 MHz ( period = 10.777 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.618 ns               ;
; N/A                                     ; 92.80 MHz ( period = 10.776 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.618 ns               ;
; N/A                                     ; 92.80 MHz ( period = 10.776 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.618 ns               ;
; N/A                                     ; 92.82 MHz ( period = 10.774 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.762 ns                ;
; N/A                                     ; 92.84 MHz ( period = 10.771 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 92.94 MHz ( period = 10.760 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 10.599 ns               ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 10.595 ns               ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 10.595 ns               ;
; N/A                                     ; 93.04 MHz ( period = 10.748 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 93.05 MHz ( period = 10.747 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.592 ns               ;
; N/A                                     ; 93.05 MHz ( period = 10.747 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.592 ns               ;
; N/A                                     ; 93.07 MHz ( period = 10.745 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.565 ns               ;
; N/A                                     ; 93.09 MHz ( period = 10.742 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.559 ns               ;
; N/A                                     ; 93.09 MHz ( period = 10.742 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 10.559 ns               ;
; N/A                                     ; 93.09 MHz ( period = 10.742 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 93.09 MHz ( period = 10.742 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 93.10 MHz ( period = 10.741 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 93.10 MHz ( period = 10.741 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 93.24 MHz ( period = 10.725 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 10.569 ns               ;
; N/A                                     ; 93.29 MHz ( period = 10.719 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 10.565 ns               ;
; N/A                                     ; 93.29 MHz ( period = 10.719 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 10.565 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 10.519 ns               ;
; N/A                                     ; 93.37 MHz ( period = 10.710 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 93.37 MHz ( period = 10.710 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 93.40 MHz ( period = 10.707 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.529 ns               ;
; N/A                                     ; 93.40 MHz ( period = 10.707 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 10.529 ns               ;
; N/A                                     ; 93.43 MHz ( period = 10.703 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.508 ns               ;
; N/A                                     ; 93.49 MHz ( period = 10.696 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 10.515 ns               ;
; N/A                                     ; 93.56 MHz ( period = 10.688 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.502 ns               ;
; N/A                                     ; 93.56 MHz ( period = 10.688 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.781 ns                ;
; N/A                                     ; 93.60 MHz ( period = 10.684 ns )                    ; Registrador:B|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 93.62 MHz ( period = 10.682 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 10.489 ns               ;
; N/A                                     ; 93.64 MHz ( period = 10.679 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.491 ns               ;
; N/A                                     ; 93.66 MHz ( period = 10.677 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 10.480 ns               ;
; N/A                                     ; 93.67 MHz ( period = 10.676 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 93.68 MHz ( period = 10.675 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 10.484 ns               ;
; N/A                                     ; 93.68 MHz ( period = 10.675 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 10.484 ns               ;
; N/A                                     ; 93.73 MHz ( period = 10.669 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.487 ns               ;
; N/A                                     ; 93.74 MHz ( period = 10.668 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.478 ns               ;
; N/A                                     ; 93.79 MHz ( period = 10.662 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.768 ns                ;
; N/A                                     ; 93.80 MHz ( period = 10.661 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 10.485 ns               ;
; N/A                                     ; 93.81 MHz ( period = 10.660 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 93.94 MHz ( period = 10.645 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.491 ns               ;
; N/A                                     ; 93.94 MHz ( period = 10.645 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.491 ns               ;
; N/A                                     ; 93.95 MHz ( period = 10.644 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 10.456 ns               ;
; N/A                                     ; 93.95 MHz ( period = 10.644 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 10.455 ns               ;
; N/A                                     ; 93.96 MHz ( period = 10.643 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.464 ns               ;
; N/A                                     ; 93.96 MHz ( period = 10.643 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 93.97 MHz ( period = 10.642 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.487 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.487 ns               ;
; N/A                                     ; 93.99 MHz ( period = 10.639 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.487 ns               ;
; N/A                                     ; 93.99 MHz ( period = 10.639 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.487 ns               ;
; N/A                                     ; 94.02 MHz ( period = 10.636 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.480 ns               ;
; N/A                                     ; 94.02 MHz ( period = 10.636 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.480 ns               ;
; N/A                                     ; 94.04 MHz ( period = 10.634 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 94.06 MHz ( period = 10.631 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 94.06 MHz ( period = 10.631 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.448 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.442 ns               ;
; N/A                                     ; 94.08 MHz ( period = 10.629 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.437 ns               ;
; N/A                                     ; 94.13 MHz ( period = 10.624 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 94.14 MHz ( period = 10.623 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 10.468 ns               ;
; N/A                                     ; 94.17 MHz ( period = 10.619 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 10.425 ns               ;
; N/A                                     ; 94.19 MHz ( period = 10.617 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 10.464 ns               ;
; N/A                                     ; 94.19 MHz ( period = 10.617 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 10.464 ns               ;
; N/A                                     ; 94.22 MHz ( period = 10.614 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 94.24 MHz ( period = 10.611 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.433 ns               ;
; N/A                                     ; 94.24 MHz ( period = 10.611 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 94.25 MHz ( period = 10.610 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 10.426 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 10.425 ns               ;
; N/A                                     ; 94.27 MHz ( period = 10.608 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 94.27 MHz ( period = 10.608 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 94.30 MHz ( period = 10.605 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.428 ns               ;
; N/A                                     ; 94.30 MHz ( period = 10.605 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 10.428 ns               ;
; N/A                                     ; 94.34 MHz ( period = 10.600 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.442 ns               ;
; N/A                                     ; 94.34 MHz ( period = 10.600 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.442 ns               ;
; N/A                                     ; 94.36 MHz ( period = 10.598 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.415 ns               ;
; N/A                                     ; 94.36 MHz ( period = 10.598 ns )                    ; Registrador:B|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 94.38 MHz ( period = 10.596 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 94.38 MHz ( period = 10.596 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 10.406 ns               ;
; N/A                                     ; 94.38 MHz ( period = 10.596 ns )                    ; ControlUnit:ControlUnit|state.Lui~DUPLICATE           ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 10.406 ns               ;
; N/A                                     ; 94.38 MHz ( period = 10.596 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 94.38 MHz ( period = 10.595 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 94.38 MHz ( period = 10.595 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 94.39 MHz ( period = 10.594 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 94.39 MHz ( period = 10.594 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 94.43 MHz ( period = 10.590 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                        ; None                      ; 7.731 ns                ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.437 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.431 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.437 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.431 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.586 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.426 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.586 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.426 ns               ;
; N/A                                     ; 94.47 MHz ( period = 10.585 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.410 ns               ;
; N/A                                     ; 94.47 MHz ( period = 10.585 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.404 ns               ;
; N/A                                     ; 94.48 MHz ( period = 10.584 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.399 ns               ;
; N/A                                     ; 94.48 MHz ( period = 10.584 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 10.395 ns               ;
; N/A                                     ; 94.50 MHz ( period = 10.582 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.433 ns               ;
; N/A                                     ; 94.50 MHz ( period = 10.582 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 94.50 MHz ( period = 10.582 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.433 ns               ;
; N/A                                     ; 94.50 MHz ( period = 10.582 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.433 ns               ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; ControlUnit:ControlUnit|state.Slt~DUPLICATE           ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.433 ns               ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 94.52 MHz ( period = 10.580 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 10.388 ns               ;
; N/A                                     ; 94.52 MHz ( period = 10.580 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 94.52 MHz ( period = 10.580 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.422 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3153    ; clock      ; clock    ; None                       ; None                       ; 0.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_2439     ; clock      ; clock    ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_2859         ; clock      ; clock    ; None                       ; None                       ; 0.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_2567     ; clock      ; clock    ; None                       ; None                       ; 0.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_2761          ; clock      ; clock    ; None                       ; None                       ; 0.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_3021          ; clock      ; clock    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_2925          ; clock      ; clock    ; None                       ; None                       ; 0.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_2049       ; clock      ; clock    ; None                       ; None                       ; 0.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2827   ; clock      ; clock    ; None                       ; None                       ; 0.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2729    ; clock      ; clock    ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_2957         ; clock      ; clock    ; None                       ; None                       ; 0.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3087   ; clock      ; clock    ; None                       ; None                       ; 0.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_3615         ; clock      ; clock    ; None                       ; None                       ; 0.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_2279          ; clock      ; clock    ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSave_2279          ; clock      ; clock    ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_2503     ; clock      ; clock    ; None                       ; None                       ; 1.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_2279          ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_2375     ; clock      ; clock    ; None                       ; None                       ; 1.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_2279          ; clock      ; clock    ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; clock      ; clock    ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; clock      ; clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_2279          ; clock      ; clock    ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_2279          ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_3287      ; clock      ; clock    ; None                       ; None                       ; 1.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3421   ; clock      ; clock    ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui~DUPLICATE         ; ControlUnit:ControlUnit|nextstate.Lui2_2145           ; clock      ; clock    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3549     ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_2989    ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; clock      ; clock    ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; clock      ; clock    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; clock      ; clock    ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3647    ; clock      ; clock    ; None                       ; None                       ; 1.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; clock      ; clock    ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3549     ; clock      ; clock    ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2245         ; clock      ; clock    ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; clock      ; clock    ; None                       ; None                       ; 1.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_3679          ; clock      ; clock    ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_3679          ; clock      ; clock    ; None                       ; None                       ; 1.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_2311           ; clock      ; clock    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; clock      ; clock    ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; clock      ; clock    ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; clock      ; clock    ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; clock      ; clock    ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; clock      ; clock    ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_2535            ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jump                  ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; clock      ; clock    ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveb_2211         ; clock      ; clock    ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_3321          ; clock      ; clock    ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; clock      ; clock    ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_3121           ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3549     ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_3485           ; clock      ; clock    ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; clock      ; clock    ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bne_2535            ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_2535            ; clock      ; clock    ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_3187            ; clock      ; clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addi_3485           ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_2343             ; clock      ; clock    ; None                       ; None                       ; 2.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_3121           ; clock      ; clock    ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bne_2535            ; clock      ; clock    ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_3485           ; clock      ; clock    ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addi_3485           ; clock      ; clock    ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_3485           ; clock      ; clock    ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; clock      ; clock    ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_3121           ; clock      ; clock    ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_3187            ; clock      ; clock    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; clock      ; clock    ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; clock      ; clock    ; None                       ; None                       ; 2.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; clock      ; clock    ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jal_2081            ; clock      ; clock    ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; clock      ; clock    ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; clock      ; clock    ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_3187            ; clock      ; clock    ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; clock      ; clock    ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 2.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3517           ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_2893           ; clock      ; clock    ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_2893           ; clock      ; clock    ; None                       ; None                       ; 2.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; clock      ; clock    ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; clock      ; clock    ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_2343             ; clock      ; clock    ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_2893           ; clock      ; clock    ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; clock      ; clock    ; None                       ; None                       ; 2.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addi_3485           ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 2.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; clock      ; clock    ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; clock      ; clock    ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sra_3055            ; clock      ; clock    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_3121           ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Bne_2535            ; clock      ; clock    ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_3321          ; clock      ; clock    ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_2535            ; clock      ; clock    ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_2795            ; clock      ; clock    ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_2631          ; clock      ; clock    ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Ble_2407            ; clock      ; clock    ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_2599            ; clock      ; clock    ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sll_3187            ; clock      ; clock    ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_3355            ; clock      ; clock    ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_3187            ; clock      ; clock    ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_2343             ; clock      ; clock    ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_2343             ; clock      ; clock    ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_3389            ; clock      ; clock    ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_2177            ; clock      ; clock    ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_3583            ; clock      ; clock    ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_3389            ; clock      ; clock    ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sll_3187            ; clock      ; clock    ; None                       ; None                       ; 2.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jump_2113           ; clock      ; clock    ; None                       ; None                       ; 2.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 2.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_3321          ; clock      ; clock    ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453 ; clock      ; clock    ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui~DUPLICATE         ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Rte_3255            ; clock      ; clock    ; None                       ; None                       ; 2.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Slt_2697            ; clock      ; clock    ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jr_3221             ; clock      ; clock    ; None                       ; None                       ; 2.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2663    ; clock      ; clock    ; None                       ; None                       ; 2.785 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+
; N/A                                     ; None                                                ; 14.738 ns  ; ControlUnit:ControlUnit|state.Lui~DUPLICATE ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.703 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.601 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.592 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.556 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.543 ns  ; ControlUnit:ControlUnit|state.Slt~DUPLICATE ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.543 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.542 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.486 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.481 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.471 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.457 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.456 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.373 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.328 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.324 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.235 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.202 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.150 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.095 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.059 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.033 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.003 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.905 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.870 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.868 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.858 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.826 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.740 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.699 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.669 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.569 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.561 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.555 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.519 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.516 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.498 ns  ; Registrador:A|Saida[3]~DUPLICATE            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.477 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.392 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.347 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.341 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.205 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.131 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.075 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.887 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.868 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.841 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.769 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.766 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.673 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.657 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.642 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.582 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.569 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.565 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.544 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.532 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.503 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.491 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.465 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.438 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.415 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.414 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.398 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.391 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.360 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.353 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.274 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.098 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.030 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.935 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.933 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.930 ns  ; Registrador:B|Saida[21]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.861 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.841 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.826 ns  ; Registrador:PC|Saida[19]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.818 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.716 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.690 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.683 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.660 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.650 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.635 ns  ; Registrador:PC|Saida[25]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.630 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.536 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.523 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.477 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.471 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.437 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.376 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.372 ns  ; Registrador:B|Saida[23]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.312 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.265 ns  ; Registrador:A|Saida[21]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.188 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.169 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.139 ns  ; Registrador:B|Saida[20]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.135 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.044 ns  ; Registrador:PC|Saida[21]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.004 ns  ; ControlUnit:ControlUnit|state.Reset         ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 11.001 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 10.976 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 10.976 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; stateout[3]          ; clock      ;
; N/A                                     ; None                                                ; 10.951 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; stateout[3]          ; clock      ;
; N/A                                     ; None                                                ; 10.901 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.855 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.838 ns  ; ControlUnit:ControlUnit|state.Bne           ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 10.810 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.808 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 10.803 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.791 ns  ; Registrador:PC|Saida[18]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.783 ns  ; ControlUnit:ControlUnit|state.LSave         ; stateout[3]          ; clock      ;
; N/A                                     ; None                                                ; 10.779 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.754 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.739 ns  ; Registrador:B|Saida[25]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.725 ns  ; Registrador:A|Saida[22]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.682 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.655 ns  ; ControlUnit:ControlUnit|state.OverflowExc   ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 10.643 ns  ; ControlUnit:ControlUnit|state.Slt~DUPLICATE ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.642 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.623 ns  ; Registrador:A|Saida[25]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.609 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[19]   ; clock      ;
; N/A                                     ; None                                                ; 10.599 ns  ; ControlUnit:ControlUnit|state.Reset         ; stateout[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.596 ns  ; ControlUnit:ControlUnit|state.And           ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.584 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[19]   ; clock      ;
; N/A                                     ; None                                                ; 10.581 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.573 ns  ; Registrador:A|Saida[29]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.560 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.557 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.508 ns  ; ControlUnit:ControlUnit|state.Add           ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 10.500 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[20]   ; clock      ;
; N/A                                     ; None                                                ; 10.493 ns  ; Registrador:B|Saida[24]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.475 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[20]   ; clock      ;
; N/A                                     ; None                                                ; 10.461 ns  ; Registrador:PC|Saida[23]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.433 ns  ; ControlUnit:ControlUnit|state.Bne           ; stateout[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.431 ns  ; Registrador:B|Saida[28]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.416 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[19]   ; clock      ;
; N/A                                     ; None                                                ; 10.398 ns  ; Registrador:A|Saida[24]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.357 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 10.349 ns  ; Registrador:A|Saida[28]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.334 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 10.332 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 10.309 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 10.308 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 10.307 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[20]   ; clock      ;
; N/A                                     ; None                                                ; 10.303 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 10.302 ns  ; Registrador:PC|Saida[20]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.282 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.269 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 10.261 ns  ; ControlUnit:ControlUnit|state.Lui~DUPLICATE ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 10.256 ns  ; ControlUnit:ControlUnit|state.Lui~DUPLICATE ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 10.250 ns  ; ControlUnit:ControlUnit|state.OverflowExc   ; stateout[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.244 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 10.214 ns  ; Registrador:B|Saida[27]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.206 ns  ; Registrador:A|Saida[26]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.192 ns  ; Registrador:B|Saida[26]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.164 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 10.155 ns  ; Registrador:B|Saida[29]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 10.142 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 10.141 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 10.135 ns  ; ControlUnit:ControlUnit|state.Sra           ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 10.124 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 10.123 ns  ; Registrador:B|Saida[30]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.119 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 10.119 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 10.117 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 10.115 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 10.110 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 10.103 ns  ; ControlUnit:ControlUnit|state.Add           ; stateout[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.090 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 10.079 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 10.076 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 10.074 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 10.065 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 10.050 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.047 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[21]   ; clock      ;
; N/A                                     ; None                                                ; 10.025 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[12]   ; clock      ;
; N/A                                     ; None                                                ; 10.025 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.023 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxALUSourceAOut[18] ; clock      ;
; N/A                                     ; None                                                ; 10.022 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[21]   ; clock      ;
; N/A                                     ; None                                                ; 10.018 ns  ; ControlUnit:ControlUnit|state.LSave         ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 10.009 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 10.004 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 10.000 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[12]   ; clock      ;
; N/A                                     ; None                                                ; 9.994 ns   ; ControlUnit:ControlUnit|state.Addiu         ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.993 ns   ; Registrador:A|Saida[27]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 9.989 ns   ; ControlUnit:ControlUnit|state.Addiu         ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.985 ns   ; ControlUnit:ControlUnit|state.Sll           ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.951 ns   ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 9.949 ns   ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 9.932 ns   ; ControlUnit:ControlUnit|state.Addi          ; MuxALUSourceBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.927 ns   ; ControlUnit:ControlUnit|state.Break         ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.923 ns   ; ControlUnit:ControlUnit|state.Addi          ; MuxALUSourceBOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.921 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[7]    ; clock      ;
; N/A                                     ; None                                                ; 9.910 ns   ; ControlUnit:ControlUnit|state.Start         ; MuxALUSourceBOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.905 ns   ; ControlUnit:ControlUnit|state.Start         ; MuxALUSourceBOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.897 ns   ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 9.896 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[7]    ; clock      ;
; N/A                                     ; None                                                ; 9.891 ns   ; Registrador:PC|Saida[29]                    ; MuxMemToRegOut[0]    ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 16:15:46 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_2761" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_2827" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_2859" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_2989" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_3021" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_3087" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_2957" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_3121" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_3055" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_2795" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_3187" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_2893" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_3421" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_2729" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_3153" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_2925" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_2567" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_2439" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_2375" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_3615" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_2343" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_3221" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_2311" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_2663" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_3647" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_2697" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_2503" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_2599" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_2471" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_2407" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_3255" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_3389" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_2081" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_3321" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_3679" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_2535" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_3485" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_2113" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_3287" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_2177" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_3583" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_3355" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_2631" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_2245" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_2211" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_2279" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_2145" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3453" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_2049" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_3549" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_3517" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector47~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector126~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector122~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr20~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector126~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector126~2" as buffer
Info: Clock "clock" has Internal fmax of 74.76 MHz between source register "ControlUnit:ControlUnit|nextstate.LSaveh_2245" and destination register "ControlUnit:ControlUnit|state.LSaveh" (period= 13.376 ns)
    Info: + Longest register to register delay is 0.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveh_2245'
        Info: 2: + IC(0.000 ns) + CELL(0.155 ns) = 0.155 ns; Loc. = LCFF_X14_Y10_N25; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.LSaveh'
        Info: Total cell delay = 0.155 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.443 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.462 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X14_Y10_N25; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.LSaveh'
            Info: Total cell delay = 1.472 ns ( 59.79 % )
            Info: Total interconnect delay = 0.990 ns ( 40.21 % )
        Info: - Longest clock path from clock "clock" to source register is 8.905 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.140 ns) + CELL(0.712 ns) = 2.706 ns; Loc. = LCFF_X13_Y11_N29; Fanout = 18; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(0.582 ns) + CELL(0.366 ns) = 3.654 ns; Loc. = LCCOMB_X10_Y11_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr19~1'
            Info: 4: + IC(0.223 ns) + CELL(0.225 ns) = 4.102 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~0'
            Info: 5: + IC(0.335 ns) + CELL(0.228 ns) = 4.665 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~1'
            Info: 6: + IC(0.299 ns) + CELL(0.053 ns) = 5.017 ns; Loc. = LCCOMB_X10_Y11_N24; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector126~1'
            Info: 7: + IC(0.371 ns) + CELL(0.366 ns) = 5.754 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector47~0'
            Info: 8: + IC(1.958 ns) + CELL(0.000 ns) = 7.712 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector47~0clkctrl'
            Info: 9: + IC(0.965 ns) + CELL(0.228 ns) = 8.905 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveh_2245'
            Info: Total cell delay = 3.032 ns ( 34.05 % )
            Info: Total interconnect delay = 5.873 ns ( 65.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SllOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllWriteReg_3153" for clock "clock" (Hold time is 4.919 ns)
    Info: + Largest clock skew is 5.510 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.975 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.140 ns) + CELL(0.712 ns) = 2.706 ns; Loc. = LCFF_X13_Y11_N29; Fanout = 18; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(0.582 ns) + CELL(0.366 ns) = 3.654 ns; Loc. = LCCOMB_X10_Y11_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr19~1'
            Info: 4: + IC(0.223 ns) + CELL(0.225 ns) = 4.102 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~0'
            Info: 5: + IC(0.335 ns) + CELL(0.228 ns) = 4.665 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~1'
            Info: 6: + IC(0.299 ns) + CELL(0.053 ns) = 5.017 ns; Loc. = LCCOMB_X10_Y11_N24; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector126~1'
            Info: 7: + IC(0.368 ns) + CELL(0.366 ns) = 5.751 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector126~2'
            Info: 8: + IC(1.262 ns) + CELL(0.000 ns) = 7.013 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'ControlUnit:ControlUnit|Selector126~2clkctrl'
            Info: 9: + IC(0.909 ns) + CELL(0.053 ns) = 7.975 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_3153'
            Info: Total cell delay = 2.857 ns ( 35.82 % )
            Info: Total interconnect delay = 5.118 ns ( 64.18 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: 2: + IC(0.269 ns) + CELL(0.228 ns) = 0.497 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_3153'
        Info: Total cell delay = 0.228 ns ( 45.88 % )
        Info: Total interconnect delay = 0.269 ns ( 54.12 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.Lui~DUPLICATE" is 14.738 ns
    Info: + Longest clock path from clock "clock" to source register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 30; REG Node = 'ControlUnit:ControlUnit|state.Lui~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 30; REG Node = 'ControlUnit:ControlUnit|state.Lui~DUPLICATE'
        Info: 2: + IC(0.617 ns) + CELL(0.272 ns) = 0.889 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|WideOr28~0'
        Info: 3: + IC(0.322 ns) + CELL(0.053 ns) = 1.264 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 32; COMB Node = 'ControlUnit:ControlUnit|WideOr23'
        Info: 4: + IC(0.608 ns) + CELL(0.053 ns) = 1.925 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux2~2'
        Info: 5: + IC(0.569 ns) + CELL(0.272 ns) = 2.766 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 6: + IC(0.220 ns) + CELL(0.053 ns) = 3.039 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 7: + IC(0.616 ns) + CELL(0.053 ns) = 3.708 ns; Loc. = LCCOMB_X13_Y12_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~5'
        Info: 8: + IC(0.566 ns) + CELL(0.053 ns) = 4.327 ns; Loc. = LCCOMB_X13_Y13_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~6'
        Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 4.596 ns; Loc. = LCCOMB_X13_Y13_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 10: + IC(0.221 ns) + CELL(0.053 ns) = 4.870 ns; Loc. = LCCOMB_X13_Y13_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~8DUPLICATE'
        Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 5.146 ns; Loc. = LCCOMB_X13_Y13_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~9DUPLICATE'
        Info: 12: + IC(0.207 ns) + CELL(0.053 ns) = 5.406 ns; Loc. = LCCOMB_X13_Y13_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 5.676 ns; Loc. = LCCOMB_X13_Y13_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 14: + IC(0.212 ns) + CELL(0.053 ns) = 5.941 ns; Loc. = LCCOMB_X13_Y13_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 15: + IC(0.214 ns) + CELL(0.053 ns) = 6.208 ns; Loc. = LCCOMB_X13_Y13_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~13'
        Info: 16: + IC(0.307 ns) + CELL(0.053 ns) = 6.568 ns; Loc. = LCCOMB_X14_Y13_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 17: + IC(0.223 ns) + CELL(0.053 ns) = 6.844 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 18: + IC(0.210 ns) + CELL(0.053 ns) = 7.107 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[29]~16'
        Info: 19: + IC(0.232 ns) + CELL(0.053 ns) = 7.392 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[31]~17'
        Info: 20: + IC(0.862 ns) + CELL(0.272 ns) = 8.526 ns; Loc. = LCCOMB_X18_Y17_N26; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 21: + IC(1.689 ns) + CELL(1.962 ns) = 12.177 ns; Loc. = PIN_E15; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 3.626 ns ( 29.78 % )
        Info: Total interconnect delay = 8.551 ns ( 70.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Fri May 17 16:15:47 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


