[Inputs]
clk_in
rst_in_n
clk_uart_in
uart_rxd
[Outputs]
base_ram_ce_n
base_ram_oe_n
base_ram_we_n
ext_ram_ce_n
ext_ram_oe_n
ext_ram_we_n
uart_txd
vga_vsync
vga_hsync
flash_we_n
flash_byte_n
flash_oe_n
flash_rp_n
flash_vpen
=base_ram_addr[19:0]=
=ext_ram_addr[19:0]=
=vga_pixel[8:0]=
=flash_address[21:0]=
=flash_ce[2:0]=
[BiDir]
=base_ram_data[31:0]=
=ext_ram_data[31:0]=
=gpio0[31:0]=
=gpio1[31:0]=
=flash_data[15:0]=
[ATTRIBUTES]
VeriModel soc_hkrmips

