Here is the Verilog implementation for the priority encoder:

```verilog
always @*
begin
    pos = 0;
    if (in[0]) pos = 0;
    else if (in[1]) pos = 1;
    else if (in[2]) pos = 2;
    else if (in[3]) pos = 3;
    else if (in[4]) pos = 4;
    else if (in[5]) pos = 5;
    else if (in[6]) pos = 6;
    else if (in[7]) pos = 7;
end
```

This code checks each bit of the input vector from LSB to MSB and assigns the position value to `pos` when it finds the first '1'. If no bits are set, `pos` remains 0.