00000000 # Reset tests
00000000
00000001 # 00000000 *** commented because LCR should reset to zero but resets to 3 due to the FPGA
00000000
00000000
00000000
00000060
00000000
00000000
00000000
00000060 # read-write test
00000000
00000020 # transmitter register empty but shift register not
00000000
00000101 # transmitter is not empty when done transmitting 5 bits
00000000
00000000
00000000
00000060
00000000
00000101 # Multi-bit transmission: 5 bits
00000000
00000015
00000000
00000101 # Transmit 6 bits
00000000
0000002A
00000000
00000101 # Transmit 7 bits
00000000
0000007F
00000000
00000101 # Transmit 8 bits
00000000
ffffff80
ffffffff
00000101 # Odd parity
00000000
00000079
00000000
00000101 # Even parity
00000000
0000006A
00000000
00000101 # Extra stop bit
00000000
0000005B
00000000
00000002 # Transmission interrupt tests
00000000
00000401 # Interrupt generated by finished transmission
00000000
00000004
00000000
00000006 # IIR return LSR intr and LSR has an overflow error
00000000
00000063
00000000
00000004
00000000
00000001
00000000
00000001 # MODEM interrupt tests
00000000
00000000
00000000
00000011
00000000
00000001
00000000
00000000 # DSR Test
00000000
00000032
00000000
00000001
00000000
00000000 # RI Test
00000000
00000034
00000000
00000001
00000000
00000000 # DCD Test
00000000
ffffffB8
ffffffff
00000001
00000000
ffffffC2 # FIFO interrupt
ffffffff
0000C101
00000000
00000000
00000000
ffffffC1
ffffffff
0000C401
00000000
ffffffA5
ffffffff
ffffffC1
ffffffff
00000001
00000000
00000002
00000000
00000061
00000000
00000003
00000000
00000060
00000000
0000C101
00000000
ffffffC1
ffffffff
00000060
00000000
ffffffC1 # FIFO filling/overrun test
ffffffff
0000C401 # Threshold = 1
00000000
ffffffC1 # Threshold = 4
ffffffff
0000C101
00000000
0000C401
00000000
ffffffC1 # Threshold = 8
ffffffff
0000C101
00000000
0000C401
00000000
ffffffC1 # Threshold = 14
ffffffff
0000C101
00000000
0000C401
00000000
0000C101
00000000
00000061 # FIFO has data, no overrun
00000000
00000006 # wait for interrupt
00000000
ffffffA3 # FIFO overrun error
ffffffff
0000000b # ecall from test termination
00000000