Analysis & Synthesis report for sd_card_test
Tue Mar 20 14:40:12 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sd_card_test|state
 11. State Machine - |sd_card_test|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state
 12. State Machine - |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state
 13. State Machine - |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: Top-level Entity: |sd_card_test
 21. Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m0
 22. Parameter Settings for User Entity Instance: seg_scan:seg_scan_m0
 23. Parameter Settings for User Entity Instance: sd_card_top:sd_card_top_m0
 24. Parameter Settings for User Entity Instance: sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0
 25. Parameter Settings for User Entity Instance: sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. Port Connectivity Checks: "sd_card_top:sd_card_top_m0|spi_master:spi_master_m0"
 28. Port Connectivity Checks: "seg_scan:seg_scan_m0"
 29. Port Connectivity Checks: "ax_debounce:ax_debounce_m0"
 30. Signal Tap Logic Analyzer Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 20 14:40:12 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; sd_card_test                                ;
; Top-level Entity Name              ; sd_card_test                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,942                                       ;
;     Total combinational functions  ; 1,226                                       ;
;     Dedicated logic registers      ; 1,365                                       ;
; Total registers                    ; 1365                                        ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 112,640                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; sd_card_test       ; sd_card_test       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; src/sd_card/spi_master.v                                           ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/spi_master.v                                           ;             ;
; src/sd_card/sd_card_top.v                                          ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_top.v                                          ;             ;
; src/sd_card/sd_card_sec_read_write.v                               ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_sec_read_write.v                               ;             ;
; src/sd_card/sd_card_cmd.v                                          ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_cmd.v                                          ;             ;
; src/seg_scan.v                                                     ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/seg_scan.v                                                     ;             ;
; src/seg_decoder.v                                                  ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/seg_decoder.v                                                  ;             ;
; src/ax_debounce.v                                                  ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/ax_debounce.v                                                  ;             ;
; src/sd_card_test.v                                                 ; yes             ; User Verilog HDL File                        ; D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card_test.v                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_7b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/altsyncram_7b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intel_project/AX301/demo/11_sd_card_test/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sldb3c4ae96/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,942     ;
;                                             ;           ;
; Total combinational functions               ; 1226      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 592       ;
;     -- 3 input functions                    ; 308       ;
;     -- <=2 input functions                  ; 326       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 999       ;
;     -- arithmetic mode                      ; 227       ;
;                                             ;           ;
; Total registers                             ; 1365      ;
;     -- Dedicated logic registers            ; 1365      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 21        ;
; Total memory bits                           ; 112640    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 903       ;
; Total fan-out                               ; 9645      ;
; Average fan-out                             ; 3.58      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |sd_card_test                                                                                                                           ; 1226 (51)           ; 1365 (40)                 ; 112640      ; 0            ; 0       ; 0         ; 21   ; 0            ; |sd_card_test                                                                                                                                                                                                                                                                                                                                            ; sd_card_test                      ; work         ;
;    |ax_debounce:ax_debounce_m0|                                                                                                         ; 77 (77)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|ax_debounce:ax_debounce_m0                                                                                                                                                                                                                                                                                                                 ; ax_debounce                       ; work         ;
;    |sd_card_top:sd_card_top_m0|                                                                                                         ; 363 (0)             ; 137 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sd_card_top:sd_card_top_m0                                                                                                                                                                                                                                                                                                                 ; sd_card_top                       ; work         ;
;       |sd_card_cmd:sd_card_cmd_m0|                                                                                                      ; 228 (228)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0                                                                                                                                                                                                                                                                                      ; sd_card_cmd                       ; work         ;
;       |sd_card_sec_read_write:sd_card_sec_read_write_m0|                                                                                ; 77 (77)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0                                                                                                                                                                                                                                                                ; sd_card_sec_read_write            ; work         ;
;       |spi_master:spi_master_m0|                                                                                                        ; 58 (58)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0                                                                                                                                                                                                                                                                                        ; spi_master                        ; work         ;
;    |seg_decoder:seg_decoder_m0|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|seg_decoder:seg_decoder_m0                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m1|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|seg_decoder:seg_decoder_m1                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_scan:seg_scan_m0|                                                                                                               ; 63 (63)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|seg_scan:seg_scan_m0                                                                                                                                                                                                                                                                                                                       ; seg_scan                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 532 (2)             ; 1010 (110)                ; 112640      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 530 (0)             ; 900 (0)                   ; 112640      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 530 (88)            ; 900 (302)                 ; 112640      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 112640      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_7b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 112640      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7b24:auto_generated                                                                                                                                                 ; altsyncram_7b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 131 (1)             ; 291 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 110 (0)             ; 275 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 165 (165)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 110 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (20)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 140 (10)            ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                             ; cntr_mgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 55 (55)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_card_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 55           ; 2048         ; 55           ; 112640 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_card_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |sd_card_test|state                                       ;
+---------------+-------------+---------------+--------------+--------------+
; Name          ; state.S_END ; state.S_WRITE ; state.S_READ ; state.S_IDLE ;
+---------------+-------------+---------------+--------------+--------------+
; state.S_IDLE  ; 0           ; 0             ; 0            ; 0            ;
; state.S_READ  ; 0           ; 0             ; 1            ; 1            ;
; state.S_WRITE ; 0           ; 1             ; 0            ; 1            ;
; state.S_END   ; 1           ; 0             ; 0            ; 1            ;
+---------------+-------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sd_card_test|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state                                     ;
+-----------------------+----------------+-----------------------+-----------+-----------------+-----------------+------------+
; Name                  ; state.ACK_WAIT ; state.LAST_HALF_CYCLE ; state.ACK ; state.DCLK_IDLE ; state.DCLK_EDGE ; state.IDLE ;
+-----------------------+----------------+-----------------------+-----------+-----------------+-----------------+------------+
; state.IDLE            ; 0              ; 0                     ; 0         ; 0               ; 0               ; 0          ;
; state.DCLK_EDGE       ; 0              ; 0                     ; 0         ; 0               ; 1               ; 1          ;
; state.DCLK_IDLE       ; 0              ; 0                     ; 0         ; 1               ; 0               ; 1          ;
; state.ACK             ; 0              ; 0                     ; 1         ; 0               ; 0               ; 1          ;
; state.LAST_HALF_CYCLE ; 0              ; 1                     ; 0         ; 0               ; 0               ; 1          ;
; state.ACK_WAIT        ; 1              ; 0                     ; 0         ; 0               ; 0               ; 1          ;
+-----------------------+----------------+-----------------------+-----------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state                                                                                                                                                                                                                          ;
+----------------------+-------------+-------------+-------------------+-------------------+----------------------+----------------------+---------------------+------------------+--------------+-------------------+------------------+-------------+-----------------+--------------+--------------+--------------+
; Name                 ; state.S_END ; state.S_ERR ; state.S_WRITE_ACK ; state.S_WRITE_CRC ; state.S_WRITE_DATA_1 ; state.S_WRITE_DATA_0 ; state.S_WRITE_TOKEN ; state.S_READ_ACK ; state.S_READ ; state.S_READ_WAIT ; state.S_CMD_DATA ; state.S_CMD ; state.S_CMD_PRE ; state.S_INIT ; state.S_WAIT ; state.S_IDLE ;
+----------------------+-------------+-------------+-------------------+-------------------+----------------------+----------------------+---------------------+------------------+--------------+-------------------+------------------+-------------+-----------------+--------------+--------------+--------------+
; state.S_IDLE         ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 0            ;
; state.S_WAIT         ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 1            ; 1            ;
; state.S_INIT         ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 1            ; 0            ; 1            ;
; state.S_CMD_PRE      ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 1               ; 0            ; 0            ; 1            ;
; state.S_CMD          ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 1           ; 0               ; 0            ; 0            ; 1            ;
; state.S_CMD_DATA     ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 1                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_READ_WAIT    ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 1                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_READ         ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 1            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_READ_ACK     ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 1                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_WRITE_TOKEN  ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 1                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_WRITE_DATA_0 ; 0           ; 0           ; 0                 ; 0                 ; 0                    ; 1                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_WRITE_DATA_1 ; 0           ; 0           ; 0                 ; 0                 ; 1                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_WRITE_CRC    ; 0           ; 0           ; 0                 ; 1                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_WRITE_ACK    ; 0           ; 0           ; 1                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_ERR          ; 0           ; 1           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
; state.S_END          ; 1           ; 0           ; 0                 ; 0                 ; 0                    ; 0                    ; 0                   ; 0                ; 0            ; 0                 ; 0                ; 0           ; 0               ; 0            ; 0            ; 1            ;
+----------------------+-------------+-------------+-------------------+-------------------+----------------------+----------------------+---------------------+------------------+--------------+-------------------+------------------+-------------+-----------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state                                                                                                                                      ;
+-------------------------+---------------+-------------------------+------------------+-------------------+---------------+---------------+--------------+---------------+---------------+---------------+--------------+--------------+--------------+
; Name                    ; state.S_CMD16 ; state.S_WAIT_READ_WRITE ; state.S_READ_END ; state.S_WRITE_END ; state.S_WRITE ; state.S_CMD24 ; state.S_READ ; state.S_CMD17 ; state.S_CMD41 ; state.S_CMD55 ; state.S_CMD8 ; state.S_CMD0 ; state.S_IDLE ;
+-------------------------+---------------+-------------------------+------------------+-------------------+---------------+---------------+--------------+---------------+---------------+---------------+--------------+--------------+--------------+
; state.S_IDLE            ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ;
; state.S_CMD0            ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 1            ; 1            ;
; state.S_CMD8            ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 1            ; 0            ; 1            ;
; state.S_CMD55           ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 1             ; 0            ; 0            ; 1            ;
; state.S_CMD41           ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 1             ; 0             ; 0            ; 0            ; 1            ;
; state.S_CMD17           ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 1             ; 0             ; 0             ; 0            ; 0            ; 1            ;
; state.S_READ            ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 1            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ;
; state.S_CMD24           ; 0             ; 0                       ; 0                ; 0                 ; 0             ; 1             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ;
; state.S_WRITE           ; 0             ; 0                       ; 0                ; 0                 ; 1             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ;
; state.S_WRITE_END       ; 0             ; 0                       ; 0                ; 1                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ;
; state.S_READ_END        ; 0             ; 0                       ; 1                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ;
; state.S_WAIT_READ_WRITE ; 0             ; 1                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ;
; state.S_CMD16           ; 1             ; 0                       ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ;
+-------------------------+---------------+-------------------------+------------------+-------------------+---------------+---------------+--------------+---------------+---------------+---------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                                                                      ;
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|sec_addr[0..30]         ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|sec_addr[31]    ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|clk_div[1,2,8..15]                            ; Merged with sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|clk_div[0]                            ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|clk_div[4..7]                                 ; Merged with sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|clk_div[3]                            ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd_data_len[0,1,3..15] ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[47]         ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd_r1[1..7]            ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[47]         ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|spi_clk_div[1,2,8..15]  ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|spi_clk_div[0]  ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|spi_clk_div[4..7]       ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|spi_clk_div[3]  ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[2,7]                ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[0]          ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[9,13,15,16]         ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[11]         ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[8,12,14,18..37,39]  ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[10]         ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[5,6]                ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[3]          ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[42]                 ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[41]         ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|sec_addr[31]            ; Stuck at GND due to stuck port data_in                                                                  ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[11]                 ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd_data_len[2] ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[10]                 ; Merged with sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[47]         ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[47]                 ; Stuck at GND due to stuck port data_in                                                                  ;
; state~5                                                                                             ; Lost fanout                                                                                             ;
; state~6                                                                                             ; Lost fanout                                                                                             ;
; state~7                                                                                             ; Lost fanout                                                                                             ;
; state~8                                                                                             ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state~4                                         ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state~5                                         ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state~6                                         ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state~16                                      ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state~17                                      ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state~18                                      ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state~19                                      ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state~13                ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state~14                ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state~15                ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state~16                ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state~17                ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state.S_IDLE            ; Merged with sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_IDLE                          ;
; wr_cnt[8,9]                                                                                         ; Lost fanout                                                                                             ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|spi_clk_div[0]          ; Stuck at GND due to stuck port data_in                                                                  ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|clk_div[0]                                    ; Stuck at GND due to stuck port data_in                                                                  ;
; Total Number of Removed Registers = 139                                                             ;                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                               ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                           ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|spi_clk_div[0] ; Stuck at GND              ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|clk_div[0] ;
;                                                                                            ; due to stuck port data_in ;                                                                  ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1365  ;
; Number of registers using Synchronous Clear  ; 135   ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 649   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 574   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|CS_reg                                                                                                                                                                                                                                                                    ; 2       ;
; seg_scan:seg_scan_m0|seg_sel[0]                                                                                                                                                                                                                                                                                                 ; 1       ;
; seg_scan:seg_scan_m0|seg_sel[1]                                                                                                                                                                                                                                                                                                 ; 1       ;
; seg_scan:seg_scan_m0|seg_sel[2]                                                                                                                                                                                                                                                                                                 ; 1       ;
; seg_scan:seg_scan_m0|seg_sel[3]                                                                                                                                                                                                                                                                                                 ; 1       ;
; seg_scan:seg_scan_m0|seg_sel[4]                                                                                                                                                                                                                                                                                                 ; 1       ;
; seg_scan:seg_scan_m0|seg_sel[5]                                                                                                                                                                                                                                                                                                 ; 1       ;
; seg_scan:seg_scan_m0|seg_data[0]                                                                                                                                                                                                                                                                                                ; 1       ;
; seg_scan:seg_scan_m0|seg_data[1]                                                                                                                                                                                                                                                                                                ; 1       ;
; seg_scan:seg_scan_m0|seg_data[2]                                                                                                                                                                                                                                                                                                ; 1       ;
; seg_scan:seg_scan_m0|seg_data[3]                                                                                                                                                                                                                                                                                                ; 1       ;
; seg_scan:seg_scan_m0|seg_data[4]                                                                                                                                                                                                                                                                                                ; 1       ;
; seg_scan:seg_scan_m0|seg_data[5]                                                                                                                                                                                                                                                                                                ; 1       ;
; seg_scan:seg_scan_m0|seg_data[6]                                                                                                                                                                                                                                                                                                ; 1       ;
; seg_scan:seg_scan_m0|seg_data[7]                                                                                                                                                                                                                                                                                                ; 1       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[7]                                                                                                                                                                                                                                                              ; 3       ;
; ax_debounce:ax_debounce_m0|button_out                                                                                                                                                                                                                                                                                           ; 3       ;
; ax_debounce:ax_debounce_m0|button_out_d0                                                                                                                                                                                                                                                                                        ; 1       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[6]                                                                                                                                                                                                                                                              ; 3       ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|spi_clk_div[3]                                                                                                                                                                                                                                      ; 2       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[5]                                                                                                                                                                                                                                                              ; 1       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[4]                                                                                                                                                                                                                                                              ; 2       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[3]                                                                                                                                                                                                                                                              ; 1       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[2]                                                                                                                                                                                                                                                              ; 2       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[1]                                                                                                                                                                                                                                                              ; 3       ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[0]                                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 40                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sd_card_test|read_data[7]                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|clk_edge_cnt[0]                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sd_card_test|rd_cnt[5]                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MOSI_shift[7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sd_card_test|wr_cnt[2]                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[47]         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd[17]         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|cmd_data_len[2] ;
; 20:1               ; 16 bits   ; 208 LEs       ; 16 LEs               ; 192 LEs                ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|byte_cnt[11]                          ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |sd_card_test|seg_scan:seg_scan_m0|seg_data[0]                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|send_data[5]                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |sd_card_test|state                                                                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|Selector7       ;
; 22:1               ; 9 bits    ; 126 LEs       ; 54 LEs               ; 72 LEs                 ; No         ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|Selector13                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |sd_card_test|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|Selector10                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sd_card_test ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; S_IDLE         ; 0     ; Signed Integer                                      ;
; S_READ         ; 1     ; Signed Integer                                      ;
; S_WRITE        ; 2     ; Signed Integer                                      ;
; S_END          ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
; FREQ           ; 50    ; Signed Integer                                 ;
; MAX_TIME       ; 20    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_scan:seg_scan_m0 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; SCAN_FREQ      ; 200      ; Signed Integer                        ;
; CLK_FREQ       ; 50000000 ; Signed Integer                        ;
; SCAN_COUNT     ; 41665    ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_card_top:sd_card_top_m0 ;
+--------------------+-------+--------------------------------------------+
; Parameter Name     ; Value ; Type                                       ;
+--------------------+-------+--------------------------------------------+
; SPI_LOW_SPEED_DIV  ; 248   ; Signed Integer                             ;
; SPI_HIGH_SPEED_DIV ; 0     ; Signed Integer                             ;
+--------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0 ;
+--------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------+
; SPI_LOW_SPEED_DIV  ; 248   ; Signed Integer                                                                              ;
; SPI_HIGH_SPEED_DIV ; 0     ; Signed Integer                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; S_IDLE         ; 0     ; Signed Integer                                                            ;
; S_WAIT         ; 1     ; Signed Integer                                                            ;
; S_INIT         ; 2     ; Signed Integer                                                            ;
; S_CMD_PRE      ; 3     ; Signed Integer                                                            ;
; S_CMD          ; 4     ; Signed Integer                                                            ;
; S_CMD_DATA     ; 5     ; Signed Integer                                                            ;
; S_READ_WAIT    ; 6     ; Signed Integer                                                            ;
; S_READ         ; 7     ; Signed Integer                                                            ;
; S_READ_ACK     ; 8     ; Signed Integer                                                            ;
; S_WRITE_TOKEN  ; 9     ; Signed Integer                                                            ;
; S_WRITE_DATA_0 ; 10    ; Signed Integer                                                            ;
; S_WRITE_DATA_1 ; 11    ; Signed Integer                                                            ;
; S_WRITE_CRC    ; 12    ; Signed Integer                                                            ;
; S_WRITE_ACK    ; 13    ; Signed Integer                                                            ;
; S_ERR          ; 14    ; Signed Integer                                                            ;
; S_END          ; 15    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 55                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 55                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 190                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 55                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_card_top:sd_card_top_m0|spi_master:spi_master_m0" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; CPOL ; Input ; Info     ; Stuck at VCC                                          ;
; CPHA ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "seg_scan:seg_scan_m0" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; seg_data_0    ; Input ; Info     ; Stuck at VCC  ;
; seg_data_1    ; Input ; Info     ; Stuck at VCC  ;
; seg_data_2    ; Input ; Info     ; Stuck at VCC  ;
; seg_data_3    ; Input ; Info     ; Stuck at VCC  ;
; seg_data_4[7] ; Input ; Info     ; Stuck at VCC  ;
+---------------+-------+----------+---------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ax_debounce:ax_debounce_m0"      ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; button_posedge ; Output ; Info     ; Explicitly unconnected ;
; button_out     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 55                  ; 55               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 264                         ;
;     CLR               ; 127                         ;
;     CLR SCLR          ; 48                          ;
;     ENA CLR           ; 42                          ;
;     ENA CLR SCLR      ; 39                          ;
;     ENA CLR SLD       ; 8                           ;
; cycloneiii_lcell_comb ; 583                         ;
;     arith             ; 135                         ;
;         2 data inputs ; 128                         ;
;         3 data inputs ; 7                           ;
;     normal            ; 448                         ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 102                         ;
;         4 data inputs ; 287                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                            ; Details ;
+------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; ax_debounce:ax_debounce_m0|button_negedge                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_negedge                                                                    ; N/A     ;
; ax_debounce:ax_debounce_m0|button_negedge                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_negedge                                                                    ; N/A     ;
; clk                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                          ; N/A     ;
; rd_cnt[0]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[0]                                                                                                    ; N/A     ;
; rd_cnt[0]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[0]                                                                                                    ; N/A     ;
; rd_cnt[1]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[1]                                                                                                    ; N/A     ;
; rd_cnt[1]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[1]                                                                                                    ; N/A     ;
; rd_cnt[2]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[2]                                                                                                    ; N/A     ;
; rd_cnt[2]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[2]                                                                                                    ; N/A     ;
; rd_cnt[3]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[3]                                                                                                    ; N/A     ;
; rd_cnt[3]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[3]                                                                                                    ; N/A     ;
; rd_cnt[4]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[4]                                                                                                    ; N/A     ;
; rd_cnt[4]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[4]                                                                                                    ; N/A     ;
; rd_cnt[5]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[5]                                                                                                    ; N/A     ;
; rd_cnt[5]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[5]                                                                                                    ; N/A     ;
; rd_cnt[6]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[6]                                                                                                    ; N/A     ;
; rd_cnt[6]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[6]                                                                                                    ; N/A     ;
; rd_cnt[7]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[7]                                                                                                    ; N/A     ;
; rd_cnt[7]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[7]                                                                                                    ; N/A     ;
; rd_cnt[8]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[8]                                                                                                    ; N/A     ;
; rd_cnt[8]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[8]                                                                                                    ; N/A     ;
; rd_cnt[9]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[9]                                                                                                    ; N/A     ;
; rd_cnt[9]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_cnt[9]                                                                                                    ; N/A     ;
; read_data[0]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[0]                                                                                                 ; N/A     ;
; read_data[0]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[0]                                                                                                 ; N/A     ;
; read_data[1]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[1]                                                                                                 ; N/A     ;
; read_data[1]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[1]                                                                                                 ; N/A     ;
; read_data[2]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[2]                                                                                                 ; N/A     ;
; read_data[2]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[2]                                                                                                 ; N/A     ;
; read_data[3]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[3]                                                                                                 ; N/A     ;
; read_data[3]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[3]                                                                                                 ; N/A     ;
; read_data[4]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[4]                                                                                                 ; N/A     ;
; read_data[4]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[4]                                                                                                 ; N/A     ;
; read_data[5]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[5]                                                                                                 ; N/A     ;
; read_data[5]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[5]                                                                                                 ; N/A     ;
; read_data[6]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[6]                                                                                                 ; N/A     ;
; read_data[6]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[6]                                                                                                 ; N/A     ;
; read_data[7]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[7]                                                                                                 ; N/A     ;
; read_data[7]                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_data[7]                                                                                                 ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[0]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[0]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[1]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[1]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[2]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[2]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[3]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[3]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[4]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[4]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[7]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_data_out[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|MISO_shift[7]                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_wr_ack                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state.ACK                                                ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|spi_wr_ack                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state.ACK                                                ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_DATA                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_DATA                                       ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_DATA                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_DATA                                       ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_PRE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_PRE                                        ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_PRE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_CMD_PRE                                        ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_END                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_END                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_END                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_END                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_ERR                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_ERR                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_ERR                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_ERR                                            ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_IDLE                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_IDLE~_wirecell                                 ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_IDLE                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_IDLE~_wirecell                                 ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_INIT                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_INIT                                           ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_INIT                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_INIT                                           ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ                                           ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ                                           ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_ACK                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_ACK                                       ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_ACK                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_ACK                                       ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_WAIT                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_WAIT                                      ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_WAIT                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_WAIT                                      ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WAIT                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WAIT                                           ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WAIT                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WAIT                                           ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_ACK                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_ACK                                      ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_ACK                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_ACK                                      ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_CRC                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_CRC                                      ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_CRC                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_CRC                                      ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_0                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_0                                   ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_0                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_0                                   ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_1                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_1                                   ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_1                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_DATA_1                                   ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_TOKEN                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_TOKEN                                    ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_TOKEN                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_WRITE_TOKEN                                    ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|block_read_req_ack ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_ACK                                       ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|block_read_req_ack ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state.S_READ_ACK                                       ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_init_done                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|sd_init_done                     ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_init_done                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|sd_init_done                     ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_sec_read_data_valid                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|sd_sec_read_data_valid~_wirecell ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_sec_read_data_valid                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|sd_sec_read_data_valid~_wirecell ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_sec_read_end                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state.S_READ_END                 ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_sec_read_end                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state.S_READ_END                 ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_sec_write_end                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state.S_WRITE_END                ; N/A     ;
; sd_card_top:sd_card_top_m0|sd_sec_write_end                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state.S_WRITE_END                ; N/A     ;
; sd_sec_read                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_sec_read                                                                                                  ; N/A     ;
; sd_sec_read                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_sec_read                                                                                                  ; N/A     ;
; sd_sec_write                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_sec_write                                                                                                 ; N/A     ;
; sd_sec_write                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_sec_write                                                                                                 ; N/A     ;
; state.S_END                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_END                                                                                                  ; N/A     ;
; state.S_END                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_END                                                                                                  ; N/A     ;
; state.S_IDLE                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_IDLE~_wirecell                                                                                       ; N/A     ;
; state.S_IDLE                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_IDLE~_wirecell                                                                                       ; N/A     ;
; state.S_READ                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_READ                                                                                                 ; N/A     ;
; state.S_READ                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_READ                                                                                                 ; N/A     ;
; state.S_WRITE                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_WRITE                                                                                                ; N/A     ;
; state.S_WRITE                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.S_WRITE                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
+------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 20 14:39:35 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sd_card_test -c sd_card_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/sd_card/spi_master.v
    Info (12023): Found entity 1: spi_master File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/spi_master.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_top.v
    Info (12023): Found entity 1: sd_card_top File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_top.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_sec_read_write.v
    Info (12023): Found entity 1: sd_card_sec_read_write File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_sec_read_write.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_cmd.v
    Info (12023): Found entity 1: sd_card_cmd File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_cmd.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_scan.v
    Info (12023): Found entity 1: seg_scan File: D:/intel_project/AX301/demo/11_sd_card_test/src/seg_scan.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_decoder.v
    Info (12023): Found entity 1: seg_decoder File: D:/intel_project/AX301/demo/11_sd_card_test/src/seg_decoder.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/ax_debounce.v
    Info (12023): Found entity 1: ax_debounce File: D:/intel_project/AX301/demo/11_sd_card_test/src/ax_debounce.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sd_card_test.v
    Info (12023): Found entity 1: sd_card_test File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card_test.v Line: 29
Info (12127): Elaborating entity "sd_card_test" for the top level hierarchy
Info (12128): Elaborating entity "ax_debounce" for hierarchy "ax_debounce:ax_debounce_m0" File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card_test.v Line: 69
Info (12128): Elaborating entity "seg_decoder" for hierarchy "seg_decoder:seg_decoder_m0" File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card_test.v Line: 75
Info (12128): Elaborating entity "seg_scan" for hierarchy "seg_scan:seg_scan_m0" File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card_test.v Line: 92
Info (12128): Elaborating entity "sd_card_top" for hierarchy "sd_card_top:sd_card_top_m0" File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card_test.v Line: 211
Info (12128): Elaborating entity "sd_card_sec_read_write" for hierarchy "sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0" File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_top.v Line: 109
Info (12128): Elaborating entity "sd_card_cmd" for hierarchy "sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0" File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_top.v Line: 136
Info (12128): Elaborating entity "spi_master" for hierarchy "sd_card_top:sd_card_top_m0|spi_master:spi_master_m0" File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_top.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7b24.tdf
    Info (12023): Found entity 1: altsyncram_7b24 File: D:/intel_project/AX301/demo/11_sd_card_test/db/altsyncram_7b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: D:/intel_project/AX301/demo/11_sd_card_test/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/intel_project/AX301/demo/11_sd_card_test/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: D:/intel_project/AX301/demo/11_sd_card_test/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/intel_project/AX301/demo/11_sd_card_test/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/intel_project/AX301/demo/11_sd_card_test/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/intel_project/AX301/demo/11_sd_card_test/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.03.20.14:39:58 Progress: Loading sldb3c4ae96/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3c4ae96/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/intel_project/AX301/demo/11_sd_card_test/db/ip/sldb3c4ae96/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: D:/intel_project/AX301/demo/11_sd_card_test/src/sd_card/sd_card_cmd.v Line: 99
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 143 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2044 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1963 logic cells
    Info (21064): Implemented 55 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 739 megabytes
    Info: Processing ended: Tue Mar 20 14:40:13 2018
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:01


