

================================================================
== Vitis HLS Report for 'insert_icrc_64_s'
================================================================
* Date:           Tue Aug 15 18:30:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.041 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_tx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln381 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:381]   --->   Operation 9 'specpipeline' 'specpipeline_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii_state_load = load i1 %ii_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:399]   --->   Operation 10 'load' 'ii_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln399 = br i1 %ii_state_load, void %sw.bb.i, void %sw.bb115.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:399]   --->   Operation 11 'br' 'br_ln399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_ip2crcFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:412]   --->   Operation 12 'nbreadreq' 'tmp_i' <Predicate = (!ii_state_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln412 = br i1 %tmp_i, void %if.end114.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:412]   --->   Operation 13 'br' 'br_ln412' <Predicate = (!ii_state_load)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.33ns)   --->   "%tx_ip2crcFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:414]   --->   Operation 14 'read' 'tx_ip2crcFifo_read' <Predicate = (!ii_state_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%currWord_data_V_16 = trunc i128 %tx_ip2crcFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:414]   --->   Operation 15 'trunc' 'currWord_data_V_16' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%currWord_keep_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tx_ip2crcFifo_read, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:414]   --->   Operation 16 'partselect' 'currWord_keep_V_2' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_ip2crcFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:414]   --->   Operation 17 'bitselect' 'currWord_last_V' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%br_ln415 = br i1 %currWord_last_V, void %if.end113.i, void %if.then2.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:415]   --->   Operation 18 'br' 'br_ln415' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tx_ip2crcFifo_read, i32 71"   --->   Operation 19 'bitselect' 'p_Result_s' <Predicate = (!ii_state_load & tmp_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln418 = br i1 %p_Result_s, void %if.else.i, void %if.then4.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:418]   --->   Operation 20 'br' 'br_ln418' <Predicate = (!ii_state_load & tmp_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln429 = icmp_eq  i8 %currWord_keep_V_2, i8 15" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:429]   --->   Operation 21 'icmp' 'icmp_ln429' <Predicate = (!ii_state_load & tmp_i & currWord_last_V & !p_Result_s)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%br_ln429 = br i1 %icmp_ln429, void %if.end113.i, void %sw.bb10.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:429]   --->   Operation 22 'br' 'br_ln429' <Predicate = (!ii_state_load & tmp_i & currWord_last_V & !p_Result_s)> <Delay = 0.84>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_32 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %currWord_data_V_16, i32 3735928559, i32 32, i32 63"   --->   Operation 23 'partset' 'p_Result_32' <Predicate = (!ii_state_load & tmp_i & currWord_last_V & !p_Result_s & icmp_ln429)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%br_ln434 = br void %if.end113.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:434]   --->   Operation 24 'br' 'br_ln434' <Predicate = (!ii_state_load & tmp_i & currWord_last_V & !p_Result_s & icmp_ln429)> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln421 = store i1 1, i1 %ii_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:421]   --->   Operation 25 'store' 'store_ln421' <Predicate = (!ii_state_load & tmp_i & currWord_last_V & p_Result_s)> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%br_ln422 = br void %if.end113.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:422]   --->   Operation 26 'br' 'br_ln422' <Predicate = (!ii_state_load & tmp_i & currWord_last_V & p_Result_s)> <Delay = 0.84>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln499 = br void %insert_icrc<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:499]   --->   Operation 27 'br' 'br_ln499' <Predicate = (!ii_state_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln510 = store i1 0, i1 %ii_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:510]   --->   Operation 28 'store' 'store_ln510' <Predicate = (ii_state_load)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_V_19 = phi i1 0, void %if.then4.i, i1 1, void %sw.bb10.i, i1 0, void %if.then.i, i1 1, void %if.else.i"   --->   Operation 29 'phi' 'currWord_last_V_19' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%currWord_keep_V = phi i8 %currWord_keep_V_2, void %if.then4.i, i8 255, void %sw.bb10.i, i8 %currWord_keep_V_2, void %if.then.i, i8 %currWord_keep_V_2, void %if.else.i"   --->   Operation 30 'phi' 'currWord_keep_V' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%currWord_data_V_15 = phi i64 %currWord_data_V_16, void %if.then4.i, i64 %p_Result_32, void %sw.bb10.i, i64 %currWord_data_V_16, void %if.then.i, i64 %currWord_data_V_16, void %if.else.i"   --->   Operation 31 'phi' 'currWord_data_V_15' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %currWord_last_V_19, i8 %currWord_keep_V, i64 %currWord_data_V_15" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:497]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln497 = zext i73 %tmp" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:497]   --->   Operation 33 'zext' 'zext_ln497' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "%write_ln497 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_tx_data, i128 %zext_ln497" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:497]   --->   Operation 34 'write' 'write_ln497' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%write_ln506 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_tx_data, i128 4999067643979024416495" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:506]   --->   Operation 35 'write' 'write_ln506' <Predicate = (ii_state_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%write_ln497 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_tx_data, i128 %zext_ln497" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:497]   --->   Operation 36 'write' 'write_ln497' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln498 = br void %if.end114.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:498]   --->   Operation 37 'br' 'br_ln498' <Predicate = (!ii_state_load & tmp_i)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "%write_ln506 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_tx_data, i128 4999067643979024416495" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:506]   --->   Operation 38 'write' 'write_ln506' <Predicate = (ii_state_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln512 = br void %insert_icrc<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:512]   --->   Operation 39 'br' 'br_ln512' <Predicate = (ii_state_load)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_tx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ii_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_ip2crcFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specpipeline_ln381 (specpipeline  ) [ 0000]
ii_state_load      (load          ) [ 0111]
br_ln399           (br            ) [ 0000]
tmp_i              (nbreadreq     ) [ 0111]
br_ln412           (br            ) [ 0000]
tx_ip2crcFifo_read (read          ) [ 0000]
currWord_data_V_16 (trunc         ) [ 0110]
currWord_keep_V_2  (partselect    ) [ 0110]
currWord_last_V    (bitselect     ) [ 0100]
br_ln415           (br            ) [ 0110]
p_Result_s         (bitselect     ) [ 0100]
br_ln418           (br            ) [ 0000]
icmp_ln429         (icmp          ) [ 0100]
br_ln429           (br            ) [ 0110]
p_Result_32        (partset       ) [ 0110]
br_ln434           (br            ) [ 0110]
store_ln421        (store         ) [ 0000]
br_ln422           (br            ) [ 0110]
br_ln499           (br            ) [ 0000]
store_ln510        (store         ) [ 0000]
currWord_last_V_19 (phi           ) [ 0110]
currWord_keep_V    (phi           ) [ 0110]
currWord_data_V_15 (phi           ) [ 0110]
tmp                (bitconcatenate) [ 0000]
zext_ln497         (zext          ) [ 0101]
write_ln497        (write         ) [ 0000]
br_ln498           (br            ) [ 0000]
write_ln506        (write         ) [ 0000]
br_ln512           (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_tx_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_ip2crcFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i1.i8.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_i_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tx_ip2crcFifo_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_ip2crcFifo_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="0" index="2" bw="74" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln497/2 write_ln506/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="currWord_last_V_19_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_19 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="currWord_last_V_19_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="4" bw="1" slack="1"/>
<pin id="95" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="1" slack="1"/>
<pin id="97" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_last_V_19/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="currWord_keep_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="1"/>
<pin id="105" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep_V (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="currWord_keep_V_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="4" bw="8" slack="1"/>
<pin id="113" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="8" slack="1"/>
<pin id="115" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_keep_V/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="currWord_data_V_15_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V_15 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="currWord_data_V_15_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="64" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="4" bw="64" slack="1"/>
<pin id="127" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="64" slack="1"/>
<pin id="129" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_15/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="ii_state_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_state_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="currWord_data_V_16_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="128" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_16/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="currWord_keep_V_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="128" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="0" index="3" bw="8" slack="0"/>
<pin id="144" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V_2/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="currWord_last_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="128" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Result_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="128" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln429_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln429/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_Result_32_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="31" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="0" index="4" bw="7" slack="0"/>
<pin id="177" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_32/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln421_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln510_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln510/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="73" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="0" index="3" bw="64" slack="0"/>
<pin id="200" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln497_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="73" slack="0"/>
<pin id="207" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln497/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="ii_state_load_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ii_state_load "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="218" class="1005" name="currWord_data_V_16_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_16 "/>
</bind>
</comp>

<comp id="225" class="1005" name="currWord_keep_V_2_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep_V_2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_Result_32_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="246" class="1005" name="zext_ln497_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="1"/>
<pin id="248" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln497 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="58" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="60" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="84" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="84" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="84" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="89" pin=6"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="117"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="70" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="70" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="70" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="70" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="139" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="135" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="89" pin="8"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="107" pin="8"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="121" pin="8"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="213"><net_src comp="131" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="62" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="135" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="121" pin=6"/></net>

<net id="228"><net_src comp="139" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="107" pin=6"/></net>

<net id="244"><net_src comp="171" pin="5"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="249"><net_src comp="205" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tx_data | {3 }
	Port: ii_state | {1 }
 - Input state : 
	Port: insert_icrc<64> : ii_state | {1 }
	Port: insert_icrc<64> : tx_ip2crcFifo | {1 }
  - Chain level:
	State 1
		br_ln399 : 1
		br_ln415 : 1
		br_ln418 : 1
		icmp_ln429 : 1
		br_ln429 : 2
		p_Result_32 : 1
	State 2
		tmp : 1
		zext_ln497 : 2
		write_ln497 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln429_fu_165       |    0    |    11   |
|----------|-------------------------------|---------|---------|
| nbreadreq|     tmp_i_nbreadreq_fu_62     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   read   | tx_ip2crcFifo_read_read_fu_70 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_76        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |   currWord_data_V_16_fu_135   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|    currWord_keep_V_2_fu_139   |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|     currWord_last_V_fu_149    |    0    |    0    |
|          |       p_Result_s_fu_157       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_32_fu_171      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|           tmp_fu_195          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln497_fu_205       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    11   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|currWord_data_V_15_reg_118|   64   |
|currWord_data_V_16_reg_218|   64   |
| currWord_keep_V_2_reg_225|    8   |
|  currWord_keep_V_reg_103 |    8   |
| currWord_last_V_19_reg_84|    1   |
|   ii_state_load_reg_210  |    1   |
|    p_Result_32_reg_241   |   64   |
|       tmp_i_reg_214      |    1   |
|    zext_ln497_reg_246    |   128  |
+--------------------------+--------+
|           Total          |   339  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_76      |  p2  |   3  |  74  |   222  ||    13   |
| currWord_last_V_19_reg_84 |  p0  |   2  |   1  |    2   |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   224  || 1.70214 ||    13   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   11   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   13   |
|  Register |    -   |   339  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   339  |   24   |
+-----------+--------+--------+--------+
