# HDL-based-projects
Projects that can be simulated on Xilinx ISE. The language used is Verilog.
