$date
  Sat May 11 04:15:36 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_one_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ sum $end
$var reg 1 % cout $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$var reg 1 ) sum $end
$var reg 1 * cout $end
$var reg 1 + a1 $end
$scope module mux_instance $end
$var reg 1 , w0 $end
$var reg 1 - w1 $end
$var reg 1 . s $end
$var reg 1 / f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
#10000000
1#
1$
1(
1)
1-
#20000000
1"
0#
1$
1'
0(
1)
1+
0-
1.
#30000000
1#
0$
1%
1(
0)
1*
1-
1/
#40000000
1!
0"
0#
1$
0%
1&
0'
0(
1)
0*
1,
0-
0/
#50000000
1#
0$
1%
1(
0)
1*
1-
1/
#60000000
1"
0#
0$
1%
1'
0(
0)
1*
0+
0-
0.
1/
#70000000
1#
1$
1(
1)
1-
#80000000
