Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Frank Chuang\Desktop\DC Lab\Lab2\lab2 code\sys\DE2_115_qsys.qsys" --block-symbol-file --output-directory="C:\Users\Frank Chuang\Desktop\DC Lab\Lab2\lab2 code\sys\DE2_115_qsys" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading sys/DE2_115_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: DE2_115_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: DE2_115_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: DE2_115_qsys.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Warning: DE2_115_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: DE2_115_qsys.uart_0: uart_0.s1 must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Frank Chuang\Desktop\DC Lab\Lab2\lab2 code\sys\DE2_115_qsys.qsys" --synthesis=VERILOG --output-directory="C:\Users\Frank Chuang\Desktop\DC Lab\Lab2\lab2 code\sys\DE2_115_qsys\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading sys/DE2_115_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: DE2_115_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: DE2_115_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: DE2_115_qsys.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Warning: DE2_115_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: DE2_115_qsys.uart_0: uart_0.s1 must be connected to an Avalon-MM master
Info: DE2_115_qsys: Generating DE2_115_qsys "DE2_115_qsys" for QUARTUS_SYNTH
Info: altpll_0: "DE2_115_qsys" instantiated altpll "altpll_0"
Info: uart_0: Starting RTL generation for module 'DE2_115_qsys_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE2_115_qsys_uart_0 --dir=C:/Users/FRANKC~1/AppData/Local/Temp/alt7485_945693346091445760.dir/0021_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/FRANKC~1/AppData/Local/Temp/alt7485_945693346091445760.dir/0021_uart_0_gen//DE2_115_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'DE2_115_qsys_uart_0'
Info: uart_0: "DE2_115_qsys" instantiated altera_avalon_uart "uart_0"
Info: rst_controller: "DE2_115_qsys" instantiated altera_reset_controller "rst_controller"
Info: DE2_115_qsys: Done "DE2_115_qsys" with 4 modules, 6 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
