Analysis & Synthesis report for cpu
Thu Apr 27 01:18:00 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "mux_32:mem_mux"
 10. Port Connectivity Checks: "MEMWB:comb_156"
 11. Port Connectivity Checks: "dataMemory:memo"
 12. Port Connectivity Checks: "EXMEM:comb_154"
 13. Port Connectivity Checks: "ALU:alu_unit"
 14. Port Connectivity Checks: "mux_5:rd_mux"
 15. Port Connectivity Checks: "mux_32:alu_mux"
 16. Port Connectivity Checks: "IDEX:comb_151"
 17. Port Connectivity Checks: "registers:regs_unit"
 18. Port Connectivity Checks: "mux_32:pcMux"
 19. Port Connectivity Checks: "IFID:pipe1"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu Apr 27 01:18:00 2017        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; cpu                                          ;
; Top-level Entity Name         ; cpu                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 0                                            ;
;     Dedicated logic registers ; 0                                            ;
; Total registers               ; 0                                            ;
; Total pins                    ; 1                                            ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; cpu                ; cpu                ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/alu.v               ;
; control.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v           ;
; cpu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v               ;
; dataMemory.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/dataMemory.v        ;
; EXMEM.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/EXMEM.v             ;
; IDEX.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IDEX.v              ;
; IFID.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IFID.v              ;
; instructionMemory.v              ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v ;
; MEMWB.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/MEMWB.v             ;
; mux_32.v                         ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_32.v            ;
; mux_5.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_5.v             ;
; registers.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/registers.v         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+----------------------------------------------+-------+
; Resource                                     ; Usage ;
+----------------------------------------------+-------+
; Estimated ALUTs Used                         ; 0     ;
; Dedicated logic registers                    ; 0     ;
;                                              ;       ;
; Estimated ALUTs Unavailable                  ; 0     ;
;                                              ;       ;
; Total combinational functions                ; 0     ;
; Combinational ALUT usage by number of inputs ;       ;
;     -- 7 input functions                     ; 0     ;
;     -- 6 input functions                     ; 0     ;
;     -- 5 input functions                     ; 0     ;
;     -- 4 input functions                     ; 0     ;
;     -- <=3 input functions                   ; 0     ;
;                                              ;       ;
; Combinational ALUTs by mode                  ;       ;
;     -- normal mode                           ; 0     ;
;     -- extended LUT mode                     ; 0     ;
;     -- arithmetic mode                       ; 0     ;
;     -- shared arithmetic mode                ; 0     ;
;                                              ;       ;
; Estimated ALUT/register pairs used           ; 0     ;
;                                              ;       ;
; Total registers                              ; 0     ;
;     -- Dedicated logic registers             ; 0     ;
;     -- I/O registers                         ; 0     ;
;                                              ;       ;
;                                              ;       ;
; I/O pins                                     ; 1     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |cpu                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; |cpu                ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_32:mem_mux"                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..1]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..1]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[31..1]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB:comb_156"                                                                                                                                              ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; alu_res       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "alu_res[31..1]" will be connected to GND.   ;
; read_data     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "read_data[31..1]" will be connected to GND. ;
; rd            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "rd[4..1]" will be connected to GND.          ;
; alu_res_reg   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "alu_res_reg[31..1]" have no fanouts                    ;
; read_data_reg ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "read_data_reg[31..1]" have no fanouts                  ;
; rd_reg        ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "rd_reg[4..1]" have no fanouts                           ;
; rd_reg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; reg_write_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataMemory:memo"                                                                                                                                               ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "read_address[31..1]" will be connected to GND. ;
; write_data   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "write_data[31..1]" will be connected to GND.   ;
; read_data    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "read_data[31..1]" have no fanouts                         ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXMEM:comb_154"                                                                                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; branch_addr     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "branch_addr[31..1]" will be connected to GND. ;
; write_data      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "write_data[31..1]" will be connected to GND.  ;
; branch_addr_reg ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "branch_addr_reg[31..1]" have no fanouts                  ;
; branch_addr_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; alu_res_reg     ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "alu_res_reg[31..1]" have no fanouts                      ;
; write_data_reg  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "write_data_reg[31..1]" have no fanouts                   ;
; rd_reg          ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "rd_reg[4..1]" have no fanouts                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu_unit"                                                                                                                                 ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..1]" will be connected to GND. ;
; aluop ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "aluop[2..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_5:rd_mux"                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in1[4..1]" will be connected to GND. ;
; in2  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in2[4..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_32:alu_mux"                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..1]" will be connected to GND. ;
; in2  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..1]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IDEX:comb_151"                                                                                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_data_1           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "read_data_1[31..1]" will be connected to GND. ;
; read_data_2           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "read_data_2[31..1]" will be connected to GND. ;
; sign_extended[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; inc_pc_reg            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "inc_pc_reg[31..1]" have no fanouts                       ;
; read_data_1_reg       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "read_data_1_reg[31..1]" have no fanouts                  ;
; read_data_2_reg       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "read_data_2_reg[31..1]" have no fanouts                  ;
; sign_extended_reg     ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "sign_extended_reg[31..1]" have no fanouts                ;
; rt_reg                ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "rt_reg[4..1]" have no fanouts                             ;
; rd_reg                ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "rd_reg[4..1]" have no fanouts                             ;
; alu_op_reg            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:regs_unit"                                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; data1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; data2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; writeData ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "writeData[31..1]" will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_32:pcMux"                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in2  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..1]" will be connected to GND. ;
; out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IFID:pipe1"                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 27 01:17:52 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Info: Found 2 design units, including 2 entities, in source file alu.v
    Info: Found entity 1: ALU
    Info: Found entity 2: alu_test
Info: Found 2 design units, including 2 entities, in source file alucontrol.v
    Info: Found entity 1: aluControl
    Info: Found entity 2: alu_c_test
Info: Found 2 design units, including 2 entities, in source file control.v
    Info: Found entity 1: control
    Info: Found entity 2: control_test
Info: Found 1 design units, including 1 entities, in source file cpu.v
    Info: Found entity 1: cpu
Info: Found 2 design units, including 2 entities, in source file datamemory.v
    Info: Found entity 1: dataMemory
    Info: Found entity 2: mem_test
Info: Found 1 design units, including 1 entities, in source file exmem.v
    Info: Found entity 1: EXMEM
Info: Found 1 design units, including 1 entities, in source file idex.v
    Info: Found entity 1: IDEX
Info: Found 2 design units, including 2 entities, in source file ifid.v
    Info: Found entity 1: IFID
    Info: Found entity 2: test
Info: Found 2 design units, including 2 entities, in source file instructionmemory.v
    Info: Found entity 1: instructionMemory
    Info: Found entity 2: instr_tst
Info: Found 1 design units, including 1 entities, in source file memwb.v
    Info: Found entity 1: MEMWB
Info: Found 2 design units, including 2 entities, in source file mux_32.v
    Info: Found entity 1: mux_32
    Info: Found entity 2: mux_32_tb
Info: Found 2 design units, including 2 entities, in source file mux_5.v
    Info: Found entity 1: mux_5
    Info: Found entity 2: mux_5_tb
Info: Found 2 design units, including 2 entities, in source file registers.v
    Info: Found entity 1: registers
    Info: Found entity 2: rg_test
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(45): created implicit net for "PCSrc"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(45): created implicit net for "alu_res_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(63): created implicit net for "regWrite"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(65): created implicit net for "read_data_1"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(65): created implicit net for "read_data_2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(69): created implicit net for "incremented_pc_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(69): created implicit net for "read_data_1_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(69): created implicit net for "read_data_2_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(69): created implicit net for "sign_extend_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for "rt_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for "rd_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(76): created implicit net for "shifted_sign_extend"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(77): created implicit net for "branch_addr"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(80): created implicit net for "alu_control"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(85): created implicit net for "branch_addr_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(85): created implicit net for "zeroflag_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(86): created implicit net for "write_data"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(86): created implicit net for "MemtoReg_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(86): created implicit net for "RegWrite_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for "rd_after_mux_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for "MemRead_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for "MemWrite_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for "Branch_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(93): created implicit net for "read_data"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for "alu_res_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for "read_data_reg"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for "rd_after_mux_reg2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(99): created implicit net for "MemtoReg_reg3"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(99): created implicit net for "RegWrite_reg3"
Critical Warning (10846): Verilog HDL Instantiation warning at cpu.v(72): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at cpu.v(87): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at cpu.v(99): instance has no name
Info: Elaborating entity "cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu.v(6): object "pc_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cpu.v(10): object "funct" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cpu.v(11): object "immediate" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cpu.v(12): object "shamt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at cpu.v(76): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "instructionMemory" for hierarchy "instructionMemory:mem"
Warning (10030): Net "instruction_memory.data_a" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instruction_memory.waddr_a" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instruction_memory.we_a" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "IFID" for hierarchy "IFID:pipe1"
Info: Elaborating entity "mux_32" for hierarchy "mux_32:pcMux"
Info: Elaborating entity "control" for hierarchy "control:control_signals"
Warning (10272): Verilog HDL Case Statement warning at control.v(54): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at control.v(19): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "RegDest", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUOp[0]" at control.v(17)
Info (10041): Inferred latch for "ALUOp[1]" at control.v(17)
Info (10041): Inferred latch for "ALUOp[2]" at control.v(17)
Info (10041): Inferred latch for "RegWrite" at control.v(17)
Info (10041): Inferred latch for "ALUSrc" at control.v(17)
Info (10041): Inferred latch for "MemWrite" at control.v(17)
Info (10041): Inferred latch for "MemtoReg" at control.v(17)
Info (10041): Inferred latch for "MemRead" at control.v(17)
Info (10041): Inferred latch for "Branch" at control.v(17)
Info (10041): Inferred latch for "RegDest" at control.v(17)
Info: Elaborating entity "registers" for hierarchy "registers:regs_unit"
Info: Elaborating entity "IDEX" for hierarchy "IDEX:comb_151"
Info: Elaborating entity "mux_5" for hierarchy "mux_5:rd_mux"
Info: Elaborating entity "ALU" for hierarchy "ALU:alu_unit"
Info: Elaborating entity "EXMEM" for hierarchy "EXMEM:comb_154"
Info: Elaborating entity "dataMemory" for hierarchy "dataMemory:memo"
Warning (10855): Verilog HDL warning at dataMemory.v(13): initial value for variable memory should be constant
Info: Elaborating entity "MEMWB" for hierarchy "MEMWB:comb_156"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "incremented_pc[1]" is missing source, defaulting to GND
    Warning (12110): Net "incremented_pc[0]" is missing source, defaulting to GND
Warning: 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
Info: Implemented 1 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 0 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Thu Apr 27 01:18:00 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:13


