# compile verilog/system verilog design source files
verilog xil_defaultlib  "Testbench_FPU_Add_Subt_func_synth.v"
verilog xil_defaultlib  "../../../../../../source/sim/Testbench_FPU_Add_Subt.v"

# Do not sort compile order
nosort
