{
  "286750264":
  {
    "nodes":
    [
      {
        "name":"double_add_2.B0"
        , "id":286778880
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":297079536
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"double_add_2.B2"
        , "id":286779040
        , "start":"2"
        , "end":"8"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":289964384
            , "start":"3"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_double_add_2s_c0_enter6_double_add_21"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"shift_reg"
                , "id":312716080
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"shift_reg"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":10
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":312726336
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":10
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":312718864
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":312722032
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":290228928
                , "start":"5"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"double_add_2.B1"
        , "id":286778960
        , "start":"8"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"N"
            , "id":313996592
            , "start":"8"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'N'"
                , "Start Cycle":"0"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":293524560
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Start Cycle":"0"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":16
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"N"
            , "id":297080928
            , "start":"8"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'N'"
                , "Start Cycle":"0"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":296738864
            , "start":"8"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Start Cycle":"0"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":16
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":297299744
            , "start":"8"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"0"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":16
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"N"
            , "id":297040320
            , "start":"9"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'N'"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":295848880
            , "start":"9"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":16
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":290082240
            , "start":"9"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFF)"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":16
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":297075040
            , "start":"9"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"33-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFF)"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":16
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":297291504
            , "start":"9"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":16
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"double_add_2.B4"
        , "id":286277856
        , "start":"9"
        , "end":"37"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":290503360
            , "start":"10"
            , "end":"14"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body5_double_add_2s_c0_enter555_double_add_21"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":312762464
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":312780960
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":312753536
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":312759472
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":312762112
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arr"
                , "id":312765248
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arr'"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":312768096
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":20
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":312770256
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":312935312
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"192"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":297283232
            , "start":"14"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"64 bits"
                , "LSU Style":"Prefetching"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Subnormal Support":"On"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":20
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"shift_reg"
            , "id":297072544
            , "start":"16"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"shift_reg"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":26
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 2"
            , "id":290885024
            , "start":"17"
            , "end":"37"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body5_double_add_2s_c1_enter_double_add_26"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"8"
                , "Cluster Latency":"20"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"LD"
                , "id":312795632
                , "start":"18"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"9"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":20
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":312801536
                , "start":"23"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":20
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":312802240
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":20
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":313695040
                , "start":"34"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"double_add_2.B6"
        , "id":286278016
        , "start":"37"
        , "end":"49"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":291219536
            , "start":"38"
            , "end":"49"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body13_double_add_2s_c0_enter637_double_add_21"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"11"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"shift_reg"
                , "id":312840112
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"shift_reg"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"shift_reg"
                , "id":312831616
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"shift_reg"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":312861072
                , "start":"39"
                , "end":"45"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"6"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":26
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":312834048
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":26
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":312837472
                , "start":"39"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":26
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":312875584
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":312846624
                , "start":"39"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":312852960
                , "start":"40"
                , "end":"45"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"3"
                    , "Latency":"5"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":26
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":312864064
                , "start":"45"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":26
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":313515008
                , "start":"46"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"56"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"double_add_2.B5"
        , "id":286277936
        , "start":"49"
        , "end":"50"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"double_add_2.B3"
        , "id":286277776
        , "start":"50"
        , "end":"50"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"double_add_2.B8"
        , "id":286278176
        , "start":"50"
        , "end":"78"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":292151568
            , "start":"51"
            , "end":"78"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body29_double_add_2s_c0_enter774_double_add_21"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"27"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'temp_sum,temp_sum'"
                , "id":312970880
                , "start":"65"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'temp_sum,temp_sum'"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":31
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"shift_reg"
                , "id":312928304
                , "start":"60"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"shift_reg"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":312977328
                , "start":"60"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":312931088
                , "start":"60"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":36
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":312913168
                , "start":"60"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":312965952
                , "start":"60"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"10"
                    , "Latency":"5"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":36
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f64 +"
                , "id":312974048
                , "start":"65"
                , "end":"75"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Floating-point Add"
                    , "Start Cycle":"15"
                    , "Latency":"10"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Subnormal Support":"On"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":36
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":312994944
                , "start":"75"
                , "end":"75"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":36
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":312695648
                , "start":"75"
                , "end":"78"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"double_add_2.B7"
        , "id":286278096
        , "start":"78"
        , "end":"81"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"result"
            , "id":291353792
            , "start":"79"
            , "end":"79"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'result'"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":290330688
            , "start":"78"
            , "end":"79"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Start Cycle":"0"
                , "Latency":"1"
                , "Subnormal Support":"On"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":36
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":313691824
            , "start":"79"
            , "end":"80"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"64 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                  , "line":39
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":291353792
        , "to":313691824
      }
      , {
        "from":312913168
        , "to":312965952
      }
      , {
        "from":312913168
        , "to":312994944
      }
      , {
        "from":312931088
        , "to":312965952
      }
      , {
        "from":312965952
        , "to":312974048
      }
      , {
        "from":312970880
        , "to":312974048
      }
      , {
        "from":286278176
        , "to":286278096
      }
      , {
        "from":286277776
        , "to":286278176
      }
      , {
        "from":312864064
        , "to":313515008
      }
      , {
        "from":290330688
        , "to":313691824
      }
      , {
        "from":312837472
        , "to":312852960
      }
      , {
        "from":312831616
        , "to":312834048
      }
      , {
        "from":312831616
        , "to":312861072
      }
      , {
        "from":312875584
        , "to":312852960
      }
      , {
        "from":312875584
        , "to":313515008
      }
      , {
        "from":286278016
        , "to":286277936
      }
      , {
        "from":312852960
        , "to":312864064
      }
      , {
        "from":312852960
        , "to":313515008
      }
      , {
        "from":297040320
        , "to":295848880
      }
      , {
        "from":312753536
        , "to":312935312
      }
      , {
        "from":293524560
        , "to":295848880
      }
      , {
        "from":312861072
        , "to":312864064
      }
      , {
        "from":312928304
        , "to":312931088
      }
      , {
        "from":312928304
        , "to":312977328
      }
      , {
        "from":312765248
        , "to":312768096
      }
      , {
        "from":296738864
        , "to":297299744
      }
      , {
        "from":286779040
        , "to":286778960
      }
      , {
        "from":312718864
        , "to":312722032
      }
      , {
        "from":312716080
        , "to":312718864
      }
      , {
        "from":312716080
        , "to":312726336
      }
      , {
        "from":297283232
        , "to":290885024
      }
      , {
        "from":312974048
        , "to":312994944
      }
      , {
        "from":286778880
        , "to":286779040
      }
      , {
        "from":297075040
        , "to":297291504
      }
      , {
        "from":313996592
        , "to":293524560
      }
      , {
        "from":286277936
        , "to":286277856
      }
      , {
        "from":286277936
        , "to":286277776
      }
      , {
        "from":312846624
        , "to":312852960
      }
      , {
        "from":312846624
        , "to":312864064
      }
      , {
        "from":290503360
        , "to":290885024
      }
      , {
        "from":290503360
        , "to":297072544
      }
      , {
        "from":290503360
        , "to":297283232
      }
      , {
        "from":286778960
        , "to":286277856
      }
      , {
        "from":297072544
        , "to":290885024
      }
      , {
        "from":290082240
        , "to":297075040
      }
      , {
        "from":286277856
        , "to":286278016
      }
      , {
        "from":295848880
        , "to":290082240
      }
      , {
        "from":312762464
        , "to":312768096
      }
      , {
        "from":312762464
        , "to":312780960
      }
      , {
        "from":312801536
        , "to":312802240
      }
      , {
        "from":312834048
        , "to":312837472
      }
      , {
        "from":312759472
        , "to":312762112
      }
      , {
        "from":297080928
        , "to":296738864
      }
      , {
        "from":312762112
        , "to":312935312
      }
      , {
        "from":312768096
        , "to":312935312
      }
      , {
        "from":312770256
        , "to":312935312
      }
      , {
        "from":312840112
        , "to":312846624
      }
      , {
        "from":312795632
        , "to":312801536
      }
    ]
  }
}
