{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 16:25:05 2019 " "Info: Processing started: Fri Nov 08 16:25:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yang -c yang --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yang -c yang --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[8\] " "Warning: Node \"ALU:inst\|c1\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[0\] " "Warning: Node \"ALU:inst\|c1\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[2\] " "Warning: Node \"ALU:inst\|c1\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[6\] " "Warning: Node \"ALU:inst\|c1\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[5\] " "Warning: Node \"ALU:inst\|c1\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[4\] " "Warning: Node \"ALU:inst\|c1\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[7\] " "Warning: Node \"ALU:inst\|c1\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[1\] " "Warning: Node \"ALU:inst\|c1\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "ALU:inst\|c1\[3\] " "Warning: Node \"ALU:inst\|c1\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "load_ACC " "Info: Assuming node \"load_ACC\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 192 64 232 208 "load_ACC" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "load_ACC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "choice\[1\] " "Info: Assuming node \"choice\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 216 384 88 "choice\[1..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "load_ACC register register yang:inst4\|ACC\[3\] yang:inst4\|ACC\[3\] 422.12 MHz Internal " "Info: Clock \"load_ACC\" Internal fmax is restricted to 422.12 MHz between source register \"yang:inst4\|ACC\[3\]\" and destination register \"yang:inst4\|ACC\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.389 ns + Longest register register " "Info: + Longest register to register delay is 0.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yang:inst4\|ACC\[3\] 1 REG LC_X32_Y20_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y20_N0; Fanout = 4; REG Node = 'yang:inst4\|ACC\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.389 ns) 0.389 ns yang:inst4\|ACC\[3\] 2 REG LC_X32_Y20_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.389 ns) = 0.389 ns; Loc. = LC_X32_Y20_N0; Fanout = 4; REG Node = 'yang:inst4\|ACC\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "0.389 ns" { yang:inst4|ACC[3] yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.389 ns ( 100.00 % ) " "Info: Total cell delay = 0.389 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "0.389 ns" { yang:inst4|ACC[3] yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.389 ns" { yang:inst4|ACC[3] yang:inst4|ACC[3] } { 0.000ns 0.000ns } { 0.000ns 0.389ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_ACC destination 2.913 ns + Shortest register " "Info: + Shortest clock path from clock \"load_ACC\" to destination register is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns load_ACC 1 CLK PIN_L3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 8; CLK Node = 'load_ACC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { load_ACC } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 192 64 232 208 "load_ACC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.542 ns) 2.913 ns yang:inst4\|ACC\[3\] 2 REG LC_X32_Y20_N0 4 " "Info: 2: + IC(1.543 ns) + CELL(0.542 ns) = 2.913 ns; Loc. = LC_X32_Y20_N0; Fanout = 4; REG Node = 'yang:inst4\|ACC\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.085 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.03 % ) " "Info: Total cell delay = 1.370 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.543 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.913 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.913 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[3] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_ACC source 2.913 ns - Longest register " "Info: - Longest clock path from clock \"load_ACC\" to source register is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns load_ACC 1 CLK PIN_L3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 8; CLK Node = 'load_ACC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { load_ACC } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 192 64 232 208 "load_ACC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.542 ns) 2.913 ns yang:inst4\|ACC\[3\] 2 REG LC_X32_Y20_N0 4 " "Info: 2: + IC(1.543 ns) + CELL(0.542 ns) = 2.913 ns; Loc. = LC_X32_Y20_N0; Fanout = 4; REG Node = 'yang:inst4\|ACC\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.085 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.03 % ) " "Info: Total cell delay = 1.370 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.543 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.913 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.913 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[3] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.913 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.913 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[3] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.913 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.913 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[3] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "0.389 ns" { yang:inst4|ACC[3] yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.389 ns" { yang:inst4|ACC[3] yang:inst4|ACC[3] } { 0.000ns 0.000ns } { 0.000ns 0.389ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.913 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.913 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[3] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.913 ns" { load_ACC yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.913 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[3] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { yang:inst4|ACC[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { yang:inst4|ACC[3] } {  } {  } } } { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ALU:inst\|c1\[8\] choice\[0\] choice\[1\] 7.214 ns register " "Info: tsu for register \"ALU:inst\|c1\[8\]\" (data pin = \"choice\[0\]\", clock pin = \"choice\[1\]\") is 7.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.318 ns + Longest pin register " "Info: + Longest pin to register delay is 9.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns choice\[0\] 1 PIN PIN_P10 19 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_P10; Fanout = 19; PIN Node = 'choice\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { choice[0] } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 216 384 88 "choice\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.566 ns) + CELL(0.366 ns) 6.019 ns ALU:inst\|add~498 2 COMB LC_X32_Y20_N6 3 " "Info: 2: + IC(4.566 ns) + CELL(0.366 ns) = 6.019 ns; Loc. = LC_X32_Y20_N6; Fanout = 3; COMB Node = 'ALU:inst\|add~498'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "4.932 ns" { choice[0] ALU:inst|add~498 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.443 ns) 7.473 ns ALU:inst\|add~479 3 COMB LC_X33_Y19_N2 2 " "Info: 3: + IC(1.011 ns) + CELL(0.443 ns) = 7.473 ns; Loc. = LC_X33_Y19_N2; Fanout = 2; COMB Node = 'ALU:inst\|add~479'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "1.454 ns" { ALU:inst|add~498 ALU:inst|add~479 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 7.531 ns ALU:inst\|add~454 4 COMB LC_X33_Y19_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 7.531 ns; Loc. = LC_X33_Y19_N3; Fanout = 2; COMB Node = 'ALU:inst\|add~454'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "0.058 ns" { ALU:inst|add~479 ALU:inst|add~454 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.130 ns) 7.661 ns ALU:inst\|add~484 5 COMB LC_X33_Y19_N4 5 " "Info: 5: + IC(0.000 ns) + CELL(0.130 ns) = 7.661 ns; Loc. = LC_X33_Y19_N4; Fanout = 5; COMB Node = 'ALU:inst\|add~484'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "0.130 ns" { ALU:inst|add~454 ALU:inst|add~484 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 8.110 ns ALU:inst\|add~442 6 COMB LC_X33_Y19_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.449 ns) = 8.110 ns; Loc. = LC_X33_Y19_N9; Fanout = 1; COMB Node = 'ALU:inst\|add~442'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "0.449 ns" { ALU:inst|add~484 ALU:inst|add~442 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.183 ns) 9.318 ns ALU:inst\|c1\[8\] 7 REG LC_X33_Y20_N9 2 " "Info: 7: + IC(1.025 ns) + CELL(0.183 ns) = 9.318 ns; Loc. = LC_X33_Y20_N9; Fanout = 2; REG Node = 'ALU:inst\|c1\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "1.208 ns" { ALU:inst|add~442 ALU:inst|c1[8] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 29.15 % ) " "Info: Total cell delay = 2.716 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.602 ns ( 70.85 % ) " "Info: Total interconnect delay = 6.602 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "9.318 ns" { choice[0] ALU:inst|add~498 ALU:inst|add~479 ALU:inst|add~454 ALU:inst|add~484 ALU:inst|add~442 ALU:inst|c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.318 ns" { choice[0] choice[0]~out0 ALU:inst|add~498 ALU:inst|add~479 ALU:inst|add~454 ALU:inst|add~484 ALU:inst|add~442 ALU:inst|c1[8] } { 0.000ns 0.000ns 4.566ns 1.011ns 0.000ns 0.000ns 0.000ns 1.025ns } { 0.000ns 1.087ns 0.366ns 0.443ns 0.058ns 0.130ns 0.449ns 0.183ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.661 ns + " "Info: + Micro setup delay of destination is 0.661 ns" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choice\[1\] destination 2.765 ns - Shortest register " "Info: - Shortest clock path from clock \"choice\[1\]\" to destination register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns choice\[1\] 1 CLK PIN_L2 46 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 46; CLK Node = 'choice\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { choice[1] } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 216 384 88 "choice\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.075 ns) 2.765 ns ALU:inst\|c1\[8\] 2 REG LC_X33_Y20_N9 2 " "Info: 2: + IC(1.965 ns) + CELL(0.075 ns) = 2.765 ns; Loc. = LC_X33_Y20_N9; Fanout = 2; REG Node = 'ALU:inst\|c1\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.040 ns" { choice[1] ALU:inst|c1[8] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 28.93 % ) " "Info: Total cell delay = 0.800 ns ( 28.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.965 ns ( 71.07 % ) " "Info: Total interconnect delay = 1.965 ns ( 71.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.765 ns" { choice[1] ALU:inst|c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.765 ns" { choice[1] choice[1]~out0 ALU:inst|c1[8] } { 0.000ns 0.000ns 1.965ns } { 0.000ns 0.725ns 0.075ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "9.318 ns" { choice[0] ALU:inst|add~498 ALU:inst|add~479 ALU:inst|add~454 ALU:inst|add~484 ALU:inst|add~442 ALU:inst|c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.318 ns" { choice[0] choice[0]~out0 ALU:inst|add~498 ALU:inst|add~479 ALU:inst|add~454 ALU:inst|add~484 ALU:inst|add~442 ALU:inst|c1[8] } { 0.000ns 0.000ns 4.566ns 1.011ns 0.000ns 0.000ns 0.000ns 1.025ns } { 0.000ns 1.087ns 0.366ns 0.443ns 0.058ns 0.130ns 0.449ns 0.183ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.765 ns" { choice[1] ALU:inst|c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.765 ns" { choice[1] choice[1]~out0 ALU:inst|c1[8] } { 0.000ns 0.000ns 1.965ns } { 0.000ns 0.725ns 0.075ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "choice\[1\] flag ALU:inst\|c1\[7\] 10.918 ns register " "Info: tco from clock \"choice\[1\]\" to destination pin \"flag\" through register \"ALU:inst\|c1\[7\]\" is 10.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choice\[1\] source 2.741 ns + Longest register " "Info: + Longest clock path from clock \"choice\[1\]\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns choice\[1\] 1 CLK PIN_L2 46 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 46; CLK Node = 'choice\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { choice[1] } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 216 384 88 "choice\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.075 ns) 2.741 ns ALU:inst\|c1\[7\] 2 REG LC_X32_Y20_N5 2 " "Info: 2: + IC(1.941 ns) + CELL(0.075 ns) = 2.741 ns; Loc. = LC_X32_Y20_N5; Fanout = 2; REG Node = 'ALU:inst\|c1\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.016 ns" { choice[1] ALU:inst|c1[7] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 29.19 % ) " "Info: Total cell delay = 0.800 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 70.81 % ) " "Info: Total interconnect delay = 1.941 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.741 ns" { choice[1] ALU:inst|c1[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.741 ns" { choice[1] choice[1]~out0 ALU:inst|c1[7] } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.725ns 0.075ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.177 ns + Longest register pin " "Info: + Longest register to pin delay is 8.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|c1\[7\] 1 REG LC_X32_Y20_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y20_N5; Fanout = 2; REG Node = 'ALU:inst\|c1\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { ALU:inst|c1[7] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.280 ns) 1.015 ns ALU:inst\|process0~1061 2 COMB LC_X32_Y20_N8 1 " "Info: 2: + IC(0.735 ns) + CELL(0.280 ns) = 1.015 ns; Loc. = LC_X32_Y20_N8; Fanout = 1; COMB Node = 'ALU:inst\|process0~1061'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "1.015 ns" { ALU:inst|c1[7] ALU:inst|process0~1061 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.075 ns) 2.325 ns ALU:inst\|flag~79 3 COMB LC_X34_Y19_N0 1 " "Info: 3: + IC(1.235 ns) + CELL(0.075 ns) = 2.325 ns; Loc. = LC_X34_Y19_N0; Fanout = 1; COMB Node = 'ALU:inst\|flag~79'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "1.310 ns" { ALU:inst|process0~1061 ALU:inst|flag~79 } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.280 ns) 3.643 ns ALU:inst\|flag 4 COMB LC_X33_Y20_N6 1 " "Info: 4: + IC(1.038 ns) + CELL(0.280 ns) = 3.643 ns; Loc. = LC_X33_Y20_N6; Fanout = 1; COMB Node = 'ALU:inst\|flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "1.318 ns" { ALU:inst|flag~79 ALU:inst|flag } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(2.404 ns) 8.177 ns flag 5 PIN PIN_N8 0 " "Info: 5: + IC(2.130 ns) + CELL(2.404 ns) = 8.177 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "4.534 ns" { ALU:inst|flag flag } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 744 920 88 "flag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.039 ns ( 37.17 % ) " "Info: Total cell delay = 3.039 ns ( 37.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.138 ns ( 62.83 % ) " "Info: Total interconnect delay = 5.138 ns ( 62.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "8.177 ns" { ALU:inst|c1[7] ALU:inst|process0~1061 ALU:inst|flag~79 ALU:inst|flag flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.177 ns" { ALU:inst|c1[7] ALU:inst|process0~1061 ALU:inst|flag~79 ALU:inst|flag flag } { 0.000ns 0.735ns 1.235ns 1.038ns 2.130ns } { 0.000ns 0.280ns 0.075ns 0.280ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.741 ns" { choice[1] ALU:inst|c1[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.741 ns" { choice[1] choice[1]~out0 ALU:inst|c1[7] } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.725ns 0.075ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "8.177 ns" { ALU:inst|c1[7] ALU:inst|process0~1061 ALU:inst|flag~79 ALU:inst|flag flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.177 ns" { ALU:inst|c1[7] ALU:inst|process0~1061 ALU:inst|flag~79 ALU:inst|flag flag } { 0.000ns 0.735ns 1.235ns 1.038ns 2.130ns } { 0.000ns 0.280ns 0.075ns 0.280ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "choice\[0\] flag 13.390 ns Longest " "Info: Longest tpd from source pin \"choice\[0\]\" to destination pin \"flag\" is 13.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns choice\[0\] 1 PIN PIN_P10 19 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_P10; Fanout = 19; PIN Node = 'choice\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { choice[0] } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 216 384 88 "choice\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.566 ns) + CELL(0.366 ns) 6.019 ns ALU:inst\|process0~1060 2 COMB LC_X32_Y20_N7 2 " "Info: 2: + IC(4.566 ns) + CELL(0.366 ns) = 6.019 ns; Loc. = LC_X32_Y20_N7; Fanout = 2; COMB Node = 'ALU:inst\|process0~1060'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "4.932 ns" { choice[0] ALU:inst|process0~1060 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 6.228 ns ALU:inst\|process0~1061 3 COMB LC_X32_Y20_N8 1 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 6.228 ns; Loc. = LC_X32_Y20_N8; Fanout = 1; COMB Node = 'ALU:inst\|process0~1061'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "0.209 ns" { ALU:inst|process0~1060 ALU:inst|process0~1061 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.075 ns) 7.538 ns ALU:inst\|flag~79 4 COMB LC_X34_Y19_N0 1 " "Info: 4: + IC(1.235 ns) + CELL(0.075 ns) = 7.538 ns; Loc. = LC_X34_Y19_N0; Fanout = 1; COMB Node = 'ALU:inst\|flag~79'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "1.310 ns" { ALU:inst|process0~1061 ALU:inst|flag~79 } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.280 ns) 8.856 ns ALU:inst\|flag 5 COMB LC_X33_Y20_N6 1 " "Info: 5: + IC(1.038 ns) + CELL(0.280 ns) = 8.856 ns; Loc. = LC_X33_Y20_N6; Fanout = 1; COMB Node = 'ALU:inst\|flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "1.318 ns" { ALU:inst|flag~79 ALU:inst|flag } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(2.404 ns) 13.390 ns flag 6 PIN PIN_N8 0 " "Info: 6: + IC(2.130 ns) + CELL(2.404 ns) = 13.390 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "4.534 ns" { ALU:inst|flag flag } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 744 920 88 "flag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.287 ns ( 32.02 % ) " "Info: Total cell delay = 4.287 ns ( 32.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.103 ns ( 67.98 % ) " "Info: Total interconnect delay = 9.103 ns ( 67.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "13.390 ns" { choice[0] ALU:inst|process0~1060 ALU:inst|process0~1061 ALU:inst|flag~79 ALU:inst|flag flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "13.390 ns" { choice[0] choice[0]~out0 ALU:inst|process0~1060 ALU:inst|process0~1061 ALU:inst|flag~79 ALU:inst|flag flag } { 0.000ns 0.000ns 4.566ns 0.134ns 1.235ns 1.038ns 2.130ns } { 0.000ns 1.087ns 0.366ns 0.075ns 0.075ns 0.280ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "yang:inst4\|ACC\[5\] choice\[1\] load_ACC -0.136 ns register " "Info: th for register \"yang:inst4\|ACC\[5\]\" (data pin = \"choice\[1\]\", clock pin = \"load_ACC\") is -0.136 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_ACC destination 3.019 ns + Longest register " "Info: + Longest clock path from clock \"load_ACC\" to destination register is 3.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns load_ACC 1 CLK PIN_L3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 8; CLK Node = 'load_ACC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { load_ACC } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 192 64 232 208 "load_ACC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.542 ns) 3.019 ns yang:inst4\|ACC\[5\] 2 REG LC_X34_Y19_N9 4 " "Info: 2: + IC(1.649 ns) + CELL(0.542 ns) = 3.019 ns; Loc. = LC_X34_Y19_N9; Fanout = 4; REG Node = 'yang:inst4\|ACC\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.191 ns" { load_ACC yang:inst4|ACC[5] } "NODE_NAME" } "" } } { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.38 % ) " "Info: Total cell delay = 1.370 ns ( 45.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 54.62 % ) " "Info: Total interconnect delay = 1.649 ns ( 54.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "3.019 ns" { load_ACC yang:inst4|ACC[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.019 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[5] } { 0.000ns 0.000ns 1.649ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.255 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns choice\[1\] 1 CLK PIN_L2 46 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 46; CLK Node = 'choice\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "" { choice[1] } "NODE_NAME" } "" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/yang/Block1.bdf" { { 72 216 384 88 "choice\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.458 ns) 3.255 ns yang:inst4\|ACC\[5\] 2 REG LC_X34_Y19_N9 4 " "Info: 2: + IC(2.072 ns) + CELL(0.458 ns) = 3.255 ns; Loc. = LC_X34_Y19_N9; Fanout = 4; REG Node = 'yang:inst4\|ACC\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "2.530 ns" { choice[1] yang:inst4|ACC[5] } "NODE_NAME" } "" } } { "yang.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/yang/yang.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 36.34 % ) " "Info: Total cell delay = 1.183 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 63.66 % ) " "Info: Total interconnect delay = 2.072 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "3.255 ns" { choice[1] yang:inst4|ACC[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.255 ns" { choice[1] choice[1]~out0 yang:inst4|ACC[5] } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.725ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "3.019 ns" { load_ACC yang:inst4|ACC[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.019 ns" { load_ACC load_ACC~out0 yang:inst4|ACC[5] } { 0.000ns 0.000ns 1.649ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "yang" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/yang/db/yang.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/yang/" "" "3.255 ns" { choice[1] yang:inst4|ACC[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.255 ns" { choice[1] choice[1]~out0 yang:inst4|ACC[5] } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.725ns 0.458ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 16:25:05 2019 " "Info: Processing ended: Fri Nov 08 16:25:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
