[11:10:17.383] <TB3>     INFO: *** Welcome to pxar ***
[11:10:17.383] <TB3>     INFO: *** Today: 2016/01/05
[11:10:17.389] <TB3>     INFO: *** Version: c861-dirty
[11:10:17.389] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C15.dat
[11:10:17.390] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:10:17.390] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//defaultMaskFile.dat
[11:10:17.390] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters_C15.dat
[11:10:17.467] <TB3>     INFO:         clk: 4
[11:10:17.467] <TB3>     INFO:         ctr: 4
[11:10:17.467] <TB3>     INFO:         sda: 19
[11:10:17.467] <TB3>     INFO:         tin: 9
[11:10:17.467] <TB3>     INFO:         level: 15
[11:10:17.467] <TB3>     INFO:         triggerdelay: 0
[11:10:17.467] <TB3>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[11:10:17.467] <TB3>     INFO: Log level: DEBUG
[11:10:17.475] <TB3>     INFO: Found DTB DTB_WRE7QJ
[11:10:17.483] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[11:10:17.486] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[11:10:17.490] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[11:10:19.044] <TB3>     INFO: DUT info: 
[11:10:19.045] <TB3>     INFO: The DUT currently contains the following objects:
[11:10:19.045] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:10:19.045] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[11:10:19.045] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[11:10:19.045] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:10:19.045] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:10:19.045] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:10:19.046] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:10:19.047] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:10:19.048] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:10:19.050] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33038336
[11:10:19.050] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x10b73d0
[11:10:19.050] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x102d770
[11:10:19.050] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1945d94010
[11:10:19.050] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f194bfff510
[11:10:19.050] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33103872 fPxarMemory = 0x7f1945d94010
[11:10:19.051] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[11:10:19.052] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[11:10:19.052] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.7 C
[11:10:19.052] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:10:19.452] <TB3>     INFO: enter 'restricted' command line mode
[11:10:19.452] <TB3>     INFO: enter test to run
[11:10:19.452] <TB3>     INFO:   test: FPIXTest no parameter change
[11:10:19.452] <TB3>     INFO:   running: fpixtest
[11:10:19.452] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:10:19.455] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:10:19.455] <TB3>     INFO: ######################################################################
[11:10:19.455] <TB3>     INFO: PixTestFPIXTest::doTest()
[11:10:19.455] <TB3>     INFO: ######################################################################
[11:10:19.458] <TB3>     INFO: ######################################################################
[11:10:19.458] <TB3>     INFO: PixTestPretest::doTest()
[11:10:19.458] <TB3>     INFO: ######################################################################
[11:10:19.461] <TB3>     INFO:    ----------------------------------------------------------------------
[11:10:19.461] <TB3>     INFO:    PixTestPretest::programROC() 
[11:10:19.461] <TB3>     INFO:    ----------------------------------------------------------------------
[11:10:37.477] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:10:37.477] <TB3>     INFO: IA differences per ROC:  16.9 19.3 17.7 17.7 16.9 17.7 18.5 17.7 19.3 20.1 16.9 17.7 17.7 18.5 17.7 18.5
[11:10:37.546] <TB3>     INFO:    ----------------------------------------------------------------------
[11:10:37.546] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:10:37.546] <TB3>     INFO:    ----------------------------------------------------------------------
[11:10:37.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 66.2812 mA
[11:10:37.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 20.5187 mA
[11:10:37.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  99 Ia 25.3187 mA
[11:10:37.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  92 Ia 23.7188 mA
[11:10:38.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  3 Vana  94 Ia 24.5188 mA
[11:10:38.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  4 Vana  92 Ia 23.7188 mA
[11:10:38.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  5 Vana  94 Ia 24.5188 mA
[11:10:38.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  6 Vana  92 Ia 24.5188 mA
[11:10:38.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  7 Vana  90 Ia 23.7188 mA
[11:10:38.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  8 Vana  92 Ia 24.5188 mA
[11:10:38.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  9 Vana  90 Ia 23.7188 mA
[11:10:38.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 10 Vana  92 Ia 24.5188 mA
[11:10:38.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 11 Vana  90 Ia 23.7188 mA
[11:10:38.960] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 23.7188 mA
[11:10:39.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  80 Ia 24.5188 mA
[11:10:39.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  2 Vana  78 Ia 23.7188 mA
[11:10:39.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  3 Vana  80 Ia 24.5188 mA
[11:10:39.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  4 Vana  78 Ia 23.7188 mA
[11:10:39.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  5 Vana  80 Ia 24.5188 mA
[11:10:39.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  6 Vana  78 Ia 23.7188 mA
[11:10:39.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  7 Vana  80 Ia 24.5188 mA
[11:10:39.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  8 Vana  78 Ia 23.7188 mA
[11:10:39.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  9 Vana  80 Ia 24.5188 mA
[11:10:39.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 10 Vana  78 Ia 23.7188 mA
[11:10:40.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 11 Vana  80 Ia 24.5188 mA
[11:10:40.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[11:10:40.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  89 Ia 25.3187 mA
[11:10:40.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  2 Vana  82 Ia 23.7188 mA
[11:10:40.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  3 Vana  84 Ia 23.7188 mA
[11:10:40.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  4 Vana  86 Ia 24.5188 mA
[11:10:40.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  5 Vana  84 Ia 24.5188 mA
[11:10:40.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  6 Vana  82 Ia 22.9188 mA
[11:10:40.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  7 Vana  89 Ia 24.5188 mA
[11:10:40.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  8 Vana  87 Ia 24.5188 mA
[11:10:41.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  9 Vana  85 Ia 23.7188 mA
[11:10:41.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[11:10:41.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 11 Vana  85 Ia 24.5188 mA
[11:10:41.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[11:10:41.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  89 Ia 25.3187 mA
[11:10:41.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  2 Vana  82 Ia 23.7188 mA
[11:10:41.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  3 Vana  84 Ia 24.5188 mA
[11:10:41.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  4 Vana  82 Ia 23.7188 mA
[11:10:41.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  5 Vana  84 Ia 24.5188 mA
[11:10:41.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  6 Vana  82 Ia 23.7188 mA
[11:10:42.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  7 Vana  84 Ia 24.5188 mA
[11:10:42.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  8 Vana  82 Ia 23.7188 mA
[11:10:42.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  9 Vana  84 Ia 23.7188 mA
[11:10:42.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 10 Vana  86 Ia 25.3187 mA
[11:10:42.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 11 Vana  79 Ia 22.9188 mA
[11:10:42.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[11:10:42.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  1 Vana  94 Ia 25.3187 mA
[11:10:42.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  2 Vana  87 Ia 23.7188 mA
[11:10:42.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  3 Vana  89 Ia 24.5188 mA
[11:10:42.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  4 Vana  87 Ia 23.7188 mA
[11:10:43.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  5 Vana  89 Ia 24.5188 mA
[11:10:43.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  6 Vana  87 Ia 23.7188 mA
[11:10:43.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  7 Vana  89 Ia 24.5188 mA
[11:10:43.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  8 Vana  87 Ia 23.7188 mA
[11:10:43.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  9 Vana  89 Ia 23.7188 mA
[11:10:43.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 10 Vana  91 Ia 24.5188 mA
[11:10:43.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 11 Vana  89 Ia 23.7188 mA
[11:10:43.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[11:10:43.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[11:10:43.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  83 Ia 24.5188 mA
[11:10:44.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  81 Ia 22.9188 mA
[11:10:44.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  4 Vana  88 Ia 25.3187 mA
[11:10:44.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  5 Vana  81 Ia 23.7188 mA
[11:10:44.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  6 Vana  83 Ia 23.7188 mA
[11:10:44.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  7 Vana  85 Ia 24.5188 mA
[11:10:44.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  8 Vana  83 Ia 24.5188 mA
[11:10:44.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  9 Vana  81 Ia 23.7188 mA
[11:10:44.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[11:10:44.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[11:10:45.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[11:10:45.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  1 Vana  85 Ia 24.5188 mA
[11:10:45.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  2 Vana  83 Ia 24.5188 mA
[11:10:45.314] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  3 Vana  81 Ia 23.7188 mA
[11:10:45.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  4 Vana  83 Ia 24.5188 mA
[11:10:45.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  5 Vana  81 Ia 23.7188 mA
[11:10:45.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  6 Vana  83 Ia 23.7188 mA
[11:10:45.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  7 Vana  85 Ia 25.3187 mA
[11:10:45.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  8 Vana  78 Ia 22.9188 mA
[11:10:45.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  9 Vana  85 Ia 24.5188 mA
[11:10:46.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 10 Vana  83 Ia 24.5188 mA
[11:10:46.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 11 Vana  81 Ia 23.7188 mA
[11:10:46.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[11:10:46.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  85 Ia 24.5188 mA
[11:10:46.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  83 Ia 24.5188 mA
[11:10:46.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  3 Vana  81 Ia 23.7188 mA
[11:10:46.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  4 Vana  83 Ia 24.5188 mA
[11:10:46.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  5 Vana  81 Ia 23.7188 mA
[11:10:46.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  6 Vana  83 Ia 24.5188 mA
[11:10:46.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  7 Vana  81 Ia 23.7188 mA
[11:10:47.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  8 Vana  83 Ia 24.5188 mA
[11:10:47.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  9 Vana  81 Ia 23.7188 mA
[11:10:47.230] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 10 Vana  83 Ia 24.5188 mA
[11:10:47.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 11 Vana  81 Ia 23.7188 mA
[11:10:47.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 24.5188 mA
[11:10:47.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  76 Ia 23.7188 mA
[11:10:47.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  2 Vana  78 Ia 23.7188 mA
[11:10:47.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  3 Vana  80 Ia 25.3187 mA
[11:10:47.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  4 Vana  73 Ia 22.9188 mA
[11:10:47.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  5 Vana  80 Ia 25.3187 mA
[11:10:48.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  6 Vana  73 Ia 22.1188 mA
[11:10:48.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  7 Vana  84 Ia 26.1187 mA
[11:10:48.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  8 Vana  72 Ia 22.9188 mA
[11:10:48.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  9 Vana  79 Ia 24.5188 mA
[11:10:48.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 10 Vana  77 Ia 23.7188 mA
[11:10:48.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 11 Vana  79 Ia 24.5188 mA
[11:10:48.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 23.7188 mA
[11:10:48.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  80 Ia 25.3187 mA
[11:10:48.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  73 Ia 22.9188 mA
[11:10:48.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  80 Ia 25.3187 mA
[11:10:49.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  4 Vana  73 Ia 22.9188 mA
[11:10:49.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  5 Vana  80 Ia 25.3187 mA
[11:10:49.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  6 Vana  73 Ia 23.7188 mA
[11:10:49.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  7 Vana  75 Ia 23.7188 mA
[11:10:49.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  8 Vana  77 Ia 24.5188 mA
[11:10:49.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  9 Vana  75 Ia 23.7188 mA
[11:10:49.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 10 Vana  77 Ia 24.5188 mA
[11:10:49.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 11 Vana  75 Ia 23.7188 mA
[11:10:49.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[11:10:49.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  89 Ia 24.5188 mA
[11:10:50.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  87 Ia 24.5188 mA
[11:10:50.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  3 Vana  85 Ia 23.7188 mA
[11:10:50.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  4 Vana  87 Ia 23.7188 mA
[11:10:50.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  5 Vana  89 Ia 24.5188 mA
[11:10:50.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  6 Vana  87 Ia 24.5188 mA
[11:10:50.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  7 Vana  85 Ia 23.7188 mA
[11:10:50.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  8 Vana  87 Ia 24.5188 mA
[11:10:50.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  9 Vana  85 Ia 23.7188 mA
[11:10:50.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 10 Vana  87 Ia 24.5188 mA
[11:10:50.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 11 Vana  85 Ia 23.7188 mA
[11:10:51.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[11:10:51.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  1 Vana  89 Ia 25.3187 mA
[11:10:51.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  2 Vana  82 Ia 23.7188 mA
[11:10:51.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  3 Vana  84 Ia 23.7188 mA
[11:10:51.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  4 Vana  86 Ia 24.5188 mA
[11:10:51.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  5 Vana  84 Ia 24.5188 mA
[11:10:51.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  6 Vana  82 Ia 23.7188 mA
[11:10:51.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  7 Vana  84 Ia 23.7188 mA
[11:10:51.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  8 Vana  86 Ia 24.5188 mA
[11:10:51.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  9 Vana  84 Ia 23.7188 mA
[11:10:52.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 10 Vana  86 Ia 24.5188 mA
[11:10:52.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 11 Vana  84 Ia 23.7188 mA
[11:10:52.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[11:10:52.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  1 Vana  85 Ia 25.3187 mA
[11:10:52.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  2 Vana  78 Ia 22.9188 mA
[11:10:52.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  3 Vana  85 Ia 25.3187 mA
[11:10:52.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  4 Vana  78 Ia 22.9188 mA
[11:10:52.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  5 Vana  85 Ia 24.5188 mA
[11:10:52.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  6 Vana  83 Ia 24.5188 mA
[11:10:52.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  7 Vana  81 Ia 24.5188 mA
[11:10:53.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  8 Vana  79 Ia 22.9188 mA
[11:10:53.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  9 Vana  86 Ia 25.3187 mA
[11:10:53.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 10 Vana  79 Ia 22.9188 mA
[11:10:53.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 11 Vana  86 Ia 25.3187 mA
[11:10:53.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[11:10:53.584] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  85 Ia 24.5188 mA
[11:10:53.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  83 Ia 24.5188 mA
[11:10:53.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  3 Vana  81 Ia 23.7188 mA
[11:10:53.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  4 Vana  83 Ia 23.7188 mA
[11:10:53.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  5 Vana  85 Ia 25.3187 mA
[11:10:54.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  6 Vana  78 Ia 22.9188 mA
[11:10:54.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  7 Vana  85 Ia 24.5188 mA
[11:10:54.290] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  8 Vana  83 Ia 24.5188 mA
[11:10:54.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  9 Vana  81 Ia 23.7188 mA
[11:10:54.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 10 Vana  83 Ia 24.5188 mA
[11:10:54.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 11 Vana  81 Ia 23.7188 mA
[11:10:54.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[11:10:54.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  1 Vana  85 Ia 24.5188 mA
[11:10:54.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  2 Vana  83 Ia 24.5188 mA
[11:10:54.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  3 Vana  81 Ia 23.7188 mA
[11:10:55.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  4 Vana  83 Ia 24.5188 mA
[11:10:55.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  5 Vana  81 Ia 23.7188 mA
[11:10:55.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  6 Vana  83 Ia 24.5188 mA
[11:10:55.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  7 Vana  81 Ia 23.7188 mA
[11:10:55.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  8 Vana  83 Ia 24.5188 mA
[11:10:55.602] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  9 Vana  81 Ia 23.7188 mA
[11:10:55.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 10 Vana  83 Ia 24.5188 mA
[11:10:55.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 11 Vana  81 Ia 23.7188 mA
[11:10:55.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[11:10:56.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  80 Ia 24.5188 mA
[11:10:56.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  78 Ia 23.7188 mA
[11:10:56.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  3 Vana  80 Ia 24.5188 mA
[11:10:56.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  4 Vana  78 Ia 23.7188 mA
[11:10:56.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  5 Vana  80 Ia 24.5188 mA
[11:10:56.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  6 Vana  78 Ia 23.7188 mA
[11:10:56.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  7 Vana  80 Ia 24.5188 mA
[11:10:56.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  8 Vana  78 Ia 23.7188 mA
[11:10:56.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  9 Vana  80 Ia 24.5188 mA
[11:10:56.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 10 Vana  78 Ia 22.9188 mA
[11:10:57.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 11 Vana  85 Ia 25.3187 mA
[11:10:57.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  90
[11:10:57.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  80
[11:10:57.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  85
[11:10:57.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  79
[11:10:57.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  89
[11:10:57.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  81
[11:10:57.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  81
[11:10:57.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  81
[11:10:57.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  79
[11:10:57.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  75
[11:10:57.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  85
[11:10:57.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  84
[11:10:57.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  86
[11:10:57.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  81
[11:10:57.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  81
[11:10:57.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  85
[11:10:58.871] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[11:10:58.871] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.9  20.9  19.3  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.9  21.7  20.1  20.1  21.7
[11:10:58.905] <TB3>     INFO:    ----------------------------------------------------------------------
[11:10:58.905] <TB3>     INFO:    PixTestPretest::findTiming() 
[11:10:58.905] <TB3>     INFO:    ----------------------------------------------------------------------
[11:10:58.905] <TB3>     INFO: PixTestCmd::init()
[11:10:58.905] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[11:10:59.500] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[11:12:34.868] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[11:12:34.897] <TB3>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[11:12:34.897] <TB3>     INFO: (success/tries = 100/100), width = 5
[11:12:34.897] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[11:12:34.897] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[11:12:34.897] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[11:12:34.897] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[11:12:34.897] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[11:12:34.900] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:34.900] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[11:12:34.900] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:35.036] <TB3>     INFO: Expecting 231680 events.
[11:12:42.251] <TB3>     INFO: 231680 events read in total (6500ms).
[11:12:42.257] <TB3>     INFO: Test took 7354ms.
[11:12:42.598] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 60
[11:12:42.602] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 109 and Delta(CalDel) = 64
[11:12:42.605] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 59
[11:12:42.609] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 63
[11:12:42.612] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 63
[11:12:42.616] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 61
[11:12:42.619] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 108 and Delta(CalDel) = 63
[11:12:42.622] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[11:12:42.626] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 82 and Delta(CalDel) = 63
[11:12:42.629] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 60
[11:12:42.633] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 81 and Delta(CalDel) = 63
[11:12:42.636] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[11:12:42.640] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 98 and Delta(CalDel) = 61
[11:12:42.643] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 75 and Delta(CalDel) = 59
[11:12:42.647] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 65
[11:12:42.650] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 61
[11:12:42.691] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:12:42.726] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:42.726] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:12:42.726] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:42.862] <TB3>     INFO: Expecting 231680 events.
[11:12:51.094] <TB3>     INFO: 231680 events read in total (7517ms).
[11:12:51.098] <TB3>     INFO: Test took 8368ms.
[11:12:51.119] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 132 +/- 30
[11:12:51.439] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 147 +/- 32
[11:12:51.443] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 125 +/- 29
[11:12:51.446] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 31
[11:12:51.450] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 144 +/- 31.5
[11:12:51.453] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 149 +/- 31.5
[11:12:51.456] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 136 +/- 29
[11:12:51.460] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 125 +/- 30.5
[11:12:51.463] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 30.5
[11:12:51.467] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 137 +/- 29
[11:12:51.470] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 30.5
[11:12:51.474] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 132 +/- 28.5
[11:12:51.477] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 30
[11:12:51.481] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 133 +/- 30
[11:12:51.484] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 153 +/- 33
[11:12:51.487] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 141 +/- 31
[11:12:51.520] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:12:51.520] <TB3>     INFO: CalDel:      132   147   125   139   144   149   136   125   139   137   139   132   139   133   153   141
[11:12:51.521] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:12:51.525] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C0.dat
[11:12:51.525] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C1.dat
[11:12:51.525] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C2.dat
[11:12:51.525] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C3.dat
[11:12:51.526] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C4.dat
[11:12:51.526] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C5.dat
[11:12:51.526] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C6.dat
[11:12:51.526] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C7.dat
[11:12:51.526] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C8.dat
[11:12:51.526] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C9.dat
[11:12:51.527] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C10.dat
[11:12:51.527] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C11.dat
[11:12:51.527] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C12.dat
[11:12:51.527] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C13.dat
[11:12:51.527] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C14.dat
[11:12:51.527] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters_C15.dat
[11:12:51.528] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:12:51.528] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:12:51.528] <TB3>     INFO: PixTestPretest::doTest() done, duration: 152 seconds
[11:12:51.528] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:12:51.589] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[11:12:51.589] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:12:51.592] <TB3>     INFO: ######################################################################
[11:12:51.592] <TB3>     INFO: PixTestAlive::doTest()
[11:12:51.592] <TB3>     INFO: ######################################################################
[11:12:51.594] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:51.594] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:12:51.594] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:51.596] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:12:51.939] <TB3>     INFO: Expecting 41600 events.
[11:12:56.044] <TB3>     INFO: 41600 events read in total (3390ms).
[11:12:56.045] <TB3>     INFO: Test took 4449ms.
[11:12:56.053] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:12:56.053] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[11:12:56.053] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:12:56.429] <TB3>     INFO: PixTestAlive::aliveTest() done
[11:12:56.429] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[11:12:56.429] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[11:12:56.432] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:56.433] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:12:56.433] <TB3>     INFO:    ----------------------------------------------------------------------
[11:12:56.434] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:12:56.779] <TB3>     INFO: Expecting 41600 events.
[11:12:59.757] <TB3>     INFO: 41600 events read in total (2263ms).
[11:12:59.757] <TB3>     INFO: Test took 3323ms.
[11:12:59.758] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:12:59.758] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:12:59.758] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:12:59.758] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:13:00.168] <TB3>     INFO: PixTestAlive::maskTest() done
[11:13:00.168] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:13:00.171] <TB3>     INFO:    ----------------------------------------------------------------------
[11:13:00.171] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:13:00.171] <TB3>     INFO:    ----------------------------------------------------------------------
[11:13:00.172] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:13:00.514] <TB3>     INFO: Expecting 41600 events.
[11:13:04.545] <TB3>     INFO: 41600 events read in total (3316ms).
[11:13:04.546] <TB3>     INFO: Test took 4374ms.
[11:13:04.554] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:13:04.554] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[11:13:04.554] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:13:04.931] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[11:13:04.931] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:13:04.931] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:13:04.932] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[11:13:04.940] <TB3>     INFO: ######################################################################
[11:13:04.940] <TB3>     INFO: PixTestTrim::doTest()
[11:13:04.940] <TB3>     INFO: ######################################################################
[11:13:04.944] <TB3>     INFO:    ----------------------------------------------------------------------
[11:13:04.944] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:13:04.944] <TB3>     INFO:    ----------------------------------------------------------------------
[11:13:05.022] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:13:05.022] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:13:05.036] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:13:05.036] <TB3>     INFO:     run 1 of 1
[11:13:05.037] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:13:05.382] <TB3>     INFO: Expecting 5025280 events.
[11:13:50.325] <TB3>     INFO: 1389640 events read in total (44229ms).
[11:14:33.765] <TB3>     INFO: 2763032 events read in total (87670ms).
[11:15:17.053] <TB3>     INFO: 4147888 events read in total (130958ms).
[11:15:43.647] <TB3>     INFO: 5025280 events read in total (157551ms).
[11:15:43.689] <TB3>     INFO: Test took 158652ms.
[11:15:43.749] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:15:43.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:15:45.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:15:46.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:15:48.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:15:49.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:15:50.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:15:52.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:15:53.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:15:54.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:15:56.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:15:57.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:15:58.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:16:00.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:16:01.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:16:02.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:16:04.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:16:05.613] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 211779584
[11:16:05.616] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2705 minThrLimit = 95.2557 minThrNLimit = 118.004 -> result = 95.2705 -> 95
[11:16:05.616] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6007 minThrLimit = 96.5958 minThrNLimit = 124.296 -> result = 96.6007 -> 96
[11:16:05.617] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7045 minThrLimit = 94.6523 minThrNLimit = 120.615 -> result = 94.7045 -> 94
[11:16:05.617] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6429 minThrLimit = 98.5746 minThrNLimit = 121.725 -> result = 98.6429 -> 98
[11:16:05.617] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0977 minThrLimit = 92.0888 minThrNLimit = 114.07 -> result = 92.0977 -> 92
[11:16:05.618] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2712 minThrLimit = 90.2361 minThrNLimit = 111.117 -> result = 90.2712 -> 90
[11:16:05.618] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9834 minThrLimit = 88.9392 minThrNLimit = 112.371 -> result = 88.9834 -> 88
[11:16:05.618] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4797 minThrLimit = 95.4707 minThrNLimit = 119.841 -> result = 95.4797 -> 95
[11:16:05.619] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9756 minThrLimit = 86.9244 minThrNLimit = 109.88 -> result = 86.9756 -> 86
[11:16:05.619] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6766 minThrLimit = 86.6519 minThrNLimit = 109.498 -> result = 86.6766 -> 86
[11:16:05.620] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4658 minThrLimit = 87.4543 minThrNLimit = 113.404 -> result = 87.4658 -> 87
[11:16:05.620] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1376 minThrLimit = 88.0754 minThrNLimit = 114.486 -> result = 88.1376 -> 88
[11:16:05.620] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.645 minThrLimit = 96.6394 minThrNLimit = 122.411 -> result = 96.645 -> 96
[11:16:05.621] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1367 minThrLimit = 89.1203 minThrNLimit = 114.039 -> result = 89.1367 -> 89
[11:16:05.621] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.437 minThrLimit = 100.434 minThrNLimit = 121.538 -> result = 100.437 -> 100
[11:16:05.621] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6263 minThrLimit = 93.6213 minThrNLimit = 119.266 -> result = 93.6263 -> 93
[11:16:05.621] <TB3>     INFO: ROC 0 VthrComp = 95
[11:16:05.622] <TB3>     INFO: ROC 1 VthrComp = 96
[11:16:05.622] <TB3>     INFO: ROC 2 VthrComp = 94
[11:16:05.622] <TB3>     INFO: ROC 3 VthrComp = 98
[11:16:05.622] <TB3>     INFO: ROC 4 VthrComp = 92
[11:16:05.622] <TB3>     INFO: ROC 5 VthrComp = 90
[11:16:05.622] <TB3>     INFO: ROC 6 VthrComp = 88
[11:16:05.622] <TB3>     INFO: ROC 7 VthrComp = 95
[11:16:05.622] <TB3>     INFO: ROC 8 VthrComp = 86
[11:16:05.622] <TB3>     INFO: ROC 9 VthrComp = 86
[11:16:05.623] <TB3>     INFO: ROC 10 VthrComp = 87
[11:16:05.623] <TB3>     INFO: ROC 11 VthrComp = 88
[11:16:05.623] <TB3>     INFO: ROC 12 VthrComp = 96
[11:16:05.623] <TB3>     INFO: ROC 13 VthrComp = 89
[11:16:05.623] <TB3>     INFO: ROC 14 VthrComp = 100
[11:16:05.623] <TB3>     INFO: ROC 15 VthrComp = 93
[11:16:05.623] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:16:05.623] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:16:05.637] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:16:05.637] <TB3>     INFO:     run 1 of 1
[11:16:05.637] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:16:05.979] <TB3>     INFO: Expecting 5025280 events.
[11:16:41.087] <TB3>     INFO: 886400 events read in total (34393ms).
[11:17:15.994] <TB3>     INFO: 1770704 events read in total (69300ms).
[11:17:51.089] <TB3>     INFO: 2653408 events read in total (104395ms).
[11:18:26.152] <TB3>     INFO: 3527208 events read in total (139458ms).
[11:19:00.978] <TB3>     INFO: 4396184 events read in total (174284ms).
[11:19:25.194] <TB3>     INFO: 5025280 events read in total (198500ms).
[11:19:25.265] <TB3>     INFO: Test took 199629ms.
[11:19:25.438] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:19:25.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:19:27.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:19:28.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:19:30.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:19:32.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:19:33.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:19:35.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:19:36.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:19:38.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:19:39.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:19:41.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:19:43.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:19:44.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:19:46.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:19:47.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:19:49.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:19:50.922] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253308928
[11:19:50.925] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.7104 for pixel 0/12 mean/min/max = 44.9779/33.1064/56.8494
[11:19:50.925] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.2009 for pixel 22/78 mean/min/max = 44.1376/32.7183/55.5568
[11:19:50.926] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.4906 for pixel 22/1 mean/min/max = 44.6068/33.6316/55.582
[11:19:50.926] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.8478 for pixel 4/26 mean/min/max = 45.1861/32.4265/57.9457
[11:19:50.926] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.3038 for pixel 0/9 mean/min/max = 45.6111/32.7789/58.4434
[11:19:50.927] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.9234 for pixel 9/13 mean/min/max = 46.1993/33.4668/58.9317
[11:19:50.927] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.4053 for pixel 20/28 mean/min/max = 46.5563/34.696/58.4166
[11:19:50.927] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.1611 for pixel 1/9 mean/min/max = 44.9312/32.6046/57.2579
[11:19:50.928] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.8004 for pixel 13/5 mean/min/max = 44.9611/33.0072/56.9151
[11:19:50.928] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.6299 for pixel 7/6 mean/min/max = 44.6557/32.6589/56.6524
[11:19:50.928] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5525 for pixel 24/3 mean/min/max = 44.5319/32.4058/56.6581
[11:19:50.929] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.2919 for pixel 24/1 mean/min/max = 44.6162/33.9198/55.3126
[11:19:50.929] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0113 for pixel 14/30 mean/min/max = 44.5003/32.7097/56.2909
[11:19:50.930] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.5014 for pixel 20/2 mean/min/max = 44.7076/33.8594/55.5558
[11:19:50.930] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.0096 for pixel 7/0 mean/min/max = 45.8919/32.6574/59.1264
[11:19:50.930] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.486 for pixel 0/4 mean/min/max = 44.6513/33.7335/55.5692
[11:19:50.931] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:19:51.062] <TB3>     INFO: Expecting 411648 events.
[11:19:58.610] <TB3>     INFO: 411648 events read in total (6833ms).
[11:19:58.616] <TB3>     INFO: Expecting 411648 events.
[11:20:06.208] <TB3>     INFO: 411648 events read in total (6923ms).
[11:20:06.218] <TB3>     INFO: Expecting 411648 events.
[11:20:13.834] <TB3>     INFO: 411648 events read in total (6959ms).
[11:20:13.846] <TB3>     INFO: Expecting 411648 events.
[11:20:21.697] <TB3>     INFO: 411648 events read in total (7194ms).
[11:20:21.711] <TB3>     INFO: Expecting 411648 events.
[11:20:29.147] <TB3>     INFO: 411648 events read in total (6772ms).
[11:20:29.163] <TB3>     INFO: Expecting 411648 events.
[11:20:36.901] <TB3>     INFO: 411648 events read in total (7076ms).
[11:20:36.921] <TB3>     INFO: Expecting 411648 events.
[11:20:44.557] <TB3>     INFO: 411648 events read in total (6985ms).
[11:20:44.579] <TB3>     INFO: Expecting 411648 events.
[11:20:52.067] <TB3>     INFO: 411648 events read in total (6842ms).
[11:20:52.090] <TB3>     INFO: Expecting 411648 events.
[11:20:59.622] <TB3>     INFO: 411648 events read in total (6889ms).
[11:20:59.648] <TB3>     INFO: Expecting 411648 events.
[11:21:07.211] <TB3>     INFO: 411648 events read in total (6916ms).
[11:21:07.239] <TB3>     INFO: Expecting 411648 events.
[11:21:14.900] <TB3>     INFO: 411648 events read in total (7022ms).
[11:21:14.932] <TB3>     INFO: Expecting 411648 events.
[11:21:22.459] <TB3>     INFO: 411648 events read in total (6891ms).
[11:21:22.496] <TB3>     INFO: Expecting 411648 events.
[11:21:29.994] <TB3>     INFO: 411648 events read in total (6864ms).
[11:21:30.031] <TB3>     INFO: Expecting 411648 events.
[11:21:37.755] <TB3>     INFO: 411648 events read in total (7088ms).
[11:21:37.796] <TB3>     INFO: Expecting 411648 events.
[11:21:45.483] <TB3>     INFO: 411648 events read in total (7059ms).
[11:21:45.524] <TB3>     INFO: Expecting 411648 events.
[11:21:53.052] <TB3>     INFO: 411648 events read in total (6895ms).
[11:21:53.099] <TB3>     INFO: Test took 122168ms.
[11:21:53.609] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9369 < 35 for itrim = 108; old thr = 34.0537 ... break
[11:21:53.655] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1586 < 35 for itrim+1 = 111; old thr = 34.8776 ... break
[11:21:53.705] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0707 < 35 for itrim+1 = 105; old thr = 34.935 ... break
[11:21:53.736] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0203 < 35 for itrim+1 = 99; old thr = 34.1646 ... break
[11:21:53.765] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2002 < 35 for itrim = 95; old thr = 34.5938 ... break
[11:21:53.801] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4292 < 35 for itrim+1 = 107; old thr = 34.849 ... break
[11:21:53.843] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1406 < 35 for itrim+1 = 114; old thr = 34.9869 ... break
[11:21:53.882] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2209 < 35 for itrim = 109; old thr = 34.3673 ... break
[11:21:53.924] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0702 < 35 for itrim = 110; old thr = 34.0599 ... break
[11:21:53.963] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1038 < 35 for itrim = 105; old thr = 33.9385 ... break
[11:21:54.006] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5238 < 35 for itrim = 108; old thr = 33.4931 ... break
[11:21:54.054] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5462 < 35 for itrim = 103; old thr = 34.0297 ... break
[11:21:54.093] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2269 < 35 for itrim = 113; old thr = 34.1641 ... break
[11:21:54.134] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2515 < 35 for itrim+1 = 99; old thr = 34.8565 ... break
[11:21:54.165] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0744 < 35 for itrim = 105; old thr = 34.4619 ... break
[11:21:54.206] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1291 < 35 for itrim = 105; old thr = 33.5216 ... break
[11:21:54.283] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:21:54.293] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:21:54.293] <TB3>     INFO:     run 1 of 1
[11:21:54.293] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:21:54.641] <TB3>     INFO: Expecting 5025280 events.
[11:22:29.966] <TB3>     INFO: 871456 events read in total (34610ms).
[11:23:04.433] <TB3>     INFO: 1740544 events read in total (69077ms).
[11:23:39.034] <TB3>     INFO: 2608864 events read in total (103678ms).
[11:24:13.172] <TB3>     INFO: 3467280 events read in total (137816ms).
[11:24:47.721] <TB3>     INFO: 4319760 events read in total (172365ms).
[11:25:15.009] <TB3>     INFO: 5025280 events read in total (199653ms).
[11:25:15.095] <TB3>     INFO: Test took 200801ms.
[11:25:15.275] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:25:15.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:25:17.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:25:18.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:25:20.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:25:21.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:25:23.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:25:24.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:25:26.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:25:27.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:25:29.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:25:30.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:25:32.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:25:33.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:25:35.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:25:37.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:25:38.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:25:40.095] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275857408
[11:25:40.097] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.218616 .. 49.522222
[11:25:40.171] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 59 (-1/-1) hits flags = 528 (plus default)
[11:25:40.180] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:25:40.180] <TB3>     INFO:     run 1 of 1
[11:25:40.181] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:25:40.525] <TB3>     INFO: Expecting 1996800 events.
[11:26:21.654] <TB3>     INFO: 1174344 events read in total (40414ms).
[11:26:50.448] <TB3>     INFO: 1996800 events read in total (69208ms).
[11:26:50.470] <TB3>     INFO: Test took 70289ms.
[11:26:50.511] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:26:50.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:26:51.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:26:52.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:26:53.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:26:54.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:26:55.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:26:56.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:26:57.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:26:58.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:26:59.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:27:00.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:27:01.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:27:02.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:27:03.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:27:04.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:27:05.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:27:06.848] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239923200
[11:27:06.929] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.026846 .. 43.515936
[11:27:06.004] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 53 (-1/-1) hits flags = 528 (plus default)
[11:27:07.015] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:27:07.015] <TB3>     INFO:     run 1 of 1
[11:27:07.015] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:27:07.357] <TB3>     INFO: Expecting 1530880 events.
[11:27:49.736] <TB3>     INFO: 1165408 events read in total (41664ms).
[11:28:02.643] <TB3>     INFO: 1530880 events read in total (54572ms).
[11:28:02.662] <TB3>     INFO: Test took 55648ms.
[11:28:02.696] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:02.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:28:03.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:28:04.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:28:05.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:28:06.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:28:07.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:28:08.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:28:09.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:28:10.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:28:11.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:28:12.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:28:13.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:28:14.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:28:15.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:28:16.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:28:17.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:28:17.965] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302092288
[11:28:18.045] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.946163 .. 42.190190
[11:28:18.120] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[11:28:18.130] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:28:18.130] <TB3>     INFO:     run 1 of 1
[11:28:18.130] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:28:18.472] <TB3>     INFO: Expecting 1397760 events.
[11:28:59.840] <TB3>     INFO: 1153592 events read in total (40653ms).
[11:29:08.658] <TB3>     INFO: 1397760 events read in total (49472ms).
[11:29:08.678] <TB3>     INFO: Test took 50548ms.
[11:29:08.714] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:08.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:29:09.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:29:10.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:29:11.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:29:12.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:29:13.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:29:14.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:29:15.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:29:16.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:29:17.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:29:18.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:29:19.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:29:20.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:29:21.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:29:22.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:29:23.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:29:24.024] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339525632
[11:29:24.107] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.014822 .. 40.529876
[11:29:24.182] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 50 (-1/-1) hits flags = 528 (plus default)
[11:29:24.192] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:29:24.192] <TB3>     INFO:     run 1 of 1
[11:29:24.192] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:29:24.534] <TB3>     INFO: Expecting 1164800 events.
[11:30:05.347] <TB3>     INFO: 1130360 events read in total (40098ms).
[11:30:06.957] <TB3>     INFO: 1164800 events read in total (41709ms).
[11:30:06.972] <TB3>     INFO: Test took 42781ms.
[11:30:06.002] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:07.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:30:07.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:30:08.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:30:09.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:30:10.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:30:11.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:30:12.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:30:13.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:30:14.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:30:15.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:30:16.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:30:17.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:30:18.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:30:19.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:30:20.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:30:20.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:30:21.859] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347086848
[11:30:21.942] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:30:21.942] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:30:21.952] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:30:21.952] <TB3>     INFO:     run 1 of 1
[11:30:21.952] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:30:22.294] <TB3>     INFO: Expecting 1364480 events.
[11:31:02.418] <TB3>     INFO: 1076392 events read in total (39409ms).
[11:31:12.867] <TB3>     INFO: 1364480 events read in total (49858ms).
[11:31:12.880] <TB3>     INFO: Test took 50928ms.
[11:31:12.913] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:12.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:31:13.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:31:14.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:31:15.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:31:16.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:31:17.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:31:18.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:31:19.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:31:20.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:31:21.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:31:22.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:31:23.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:31:24.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:31:25.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:31:26.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:31:27.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:31:28.586] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359874560
[11:31:28.634] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C0.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C1.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C2.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C3.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C4.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C5.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C6.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C7.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C8.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C9.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C10.dat
[11:31:28.635] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C11.dat
[11:31:28.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C12.dat
[11:31:28.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C13.dat
[11:31:28.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C14.dat
[11:31:28.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C15.dat
[11:31:28.636] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C0.dat
[11:31:28.645] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C1.dat
[11:31:28.654] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C2.dat
[11:31:28.661] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C3.dat
[11:31:28.672] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C4.dat
[11:31:28.680] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C5.dat
[11:31:28.686] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C6.dat
[11:31:28.693] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C7.dat
[11:31:28.700] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C8.dat
[11:31:28.707] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C9.dat
[11:31:28.714] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C10.dat
[11:31:28.721] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C11.dat
[11:31:28.727] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C12.dat
[11:31:28.734] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C13.dat
[11:31:28.742] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C14.dat
[11:31:28.749] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//trimParameters35_C15.dat
[11:31:28.759] <TB3>     INFO: PixTestTrim::trimTest() done
[11:31:28.759] <TB3>     INFO: vtrim:     108 111 105  99  95 107 114 109 110 105 108 103 113  99 105 105 
[11:31:28.759] <TB3>     INFO: vthrcomp:   95  96  94  98  92  90  88  95  86  86  87  88  96  89 100  93 
[11:31:28.759] <TB3>     INFO: vcal mean:  35.07  35.02  35.00  35.01  35.02  35.01  35.06  35.03  35.02  35.01  35.02  35.05  35.08  35.02  34.97  35.06 
[11:31:28.759] <TB3>     INFO: vcal RMS:    0.84   0.77   0.80   0.85   0.98   0.83   0.81   0.80   0.79   0.82   0.81   0.77   0.82   0.77   0.85   0.74 
[11:31:28.759] <TB3>     INFO: bits mean:   9.17   9.90   9.74   9.61   9.16   9.32   9.24   9.67   9.61   9.83   9.93   9.67  10.15   9.53   9.16   9.30 
[11:31:28.759] <TB3>     INFO: bits RMS:    2.84   2.56   2.50   2.69   2.82   2.59   2.46   2.65   2.63   2.58   2.60   2.48   2.45   2.53   2.82   2.69 
[11:31:28.777] <TB3>     INFO:    ----------------------------------------------------------------------
[11:31:28.777] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[11:31:28.777] <TB3>     INFO:    ----------------------------------------------------------------------
[11:31:28.780] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:31:28.780] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:31:28.793] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[11:31:28.793] <TB3>     INFO:     run 1 of 1
[11:31:28.794] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:31:29.145] <TB3>     INFO: Expecting 8320000 events.
[11:32:08.254] <TB3>     INFO: 1125430 events read in total (38392ms).
[11:32:44.587] <TB3>     INFO: 2241560 events read in total (74725ms).
[11:33:21.413] <TB3>     INFO: 3354670 events read in total (111551ms).
[11:33:57.371] <TB3>     INFO: 4461430 events read in total (147509ms).
[11:34:33.685] <TB3>     INFO: 5557840 events read in total (183823ms).
[11:35:09.127] <TB3>     INFO: 6651800 events read in total (219265ms).
[11:35:45.265] <TB3>     INFO: 7745580 events read in total (255403ms).
[11:36:04.347] <TB3>     INFO: 8320000 events read in total (274485ms).
[11:36:04.403] <TB3>     INFO: Test took 275610ms.
[11:36:04.544] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:04.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:36:06.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:36:08.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:36:09.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:36:11.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:36:13.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:36:15.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:36:16.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:36:18.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:36:20.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:36:22.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:36:23.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:36:25.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:36:27.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:36:28.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:36:30.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:36:32.283] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343068672
[11:36:32.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:36:32.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:36:32.358] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[11:36:32.368] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[11:36:32.368] <TB3>     INFO:     run 1 of 1
[11:36:32.368] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:36:32.711] <TB3>     INFO: Expecting 7321600 events.
[11:37:09.974] <TB3>     INFO: 1152190 events read in total (36549ms).
[11:37:47.147] <TB3>     INFO: 2293900 events read in total (73722ms).
[11:38:24.221] <TB3>     INFO: 3430950 events read in total (110796ms).
[11:39:01.160] <TB3>     INFO: 4553020 events read in total (147735ms).
[11:39:37.932] <TB3>     INFO: 5668900 events read in total (184507ms).
[11:40:14.539] <TB3>     INFO: 6784060 events read in total (221114ms).
[11:40:32.237] <TB3>     INFO: 7321600 events read in total (238812ms).
[11:40:32.291] <TB3>     INFO: Test took 239923ms.
[11:40:32.407] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:40:32.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:40:34.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:40:35.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:40:37.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:40:39.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:40:40.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:40:42.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:40:44.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:40:45.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:40:47.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:40:49.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:40:50.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:40:52.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:40:54.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:40:55.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:40:57.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:40:58.002] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365346816
[11:40:58.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:40:59.076] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:40:59.076] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[11:40:59.087] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[11:40:59.087] <TB3>     INFO:     run 1 of 1
[11:40:59.087] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:40:59.428] <TB3>     INFO: Expecting 6614400 events.
[11:41:37.200] <TB3>     INFO: 1218050 events read in total (37057ms).
[11:42:15.289] <TB3>     INFO: 2423710 events read in total (75146ms).
[11:42:52.606] <TB3>     INFO: 3618070 events read in total (112463ms).
[11:43:29.679] <TB3>     INFO: 4796090 events read in total (149536ms).
[11:44:07.441] <TB3>     INFO: 5968430 events read in total (187298ms).
[11:44:28.181] <TB3>     INFO: 6614400 events read in total (208038ms).
[11:44:28.217] <TB3>     INFO: Test took 209130ms.
[11:44:28.302] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:44:28.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:44:29.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:44:31.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:44:32.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:44:34.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:44:36.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:44:37.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:44:39.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:44:40.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:44:42.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:44:43.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:44:45.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:44:46.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:44:48.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:44:49.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:44:51.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:44:52.626] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393101312
[11:44:52.627] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:44:52.700] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:44:52.701] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[11:44:52.711] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[11:44:52.711] <TB3>     INFO:     run 1 of 1
[11:44:52.711] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:44:53.053] <TB3>     INFO: Expecting 6739200 events.
[11:45:30.115] <TB3>     INFO: 1206480 events read in total (36347ms).
[11:46:08.311] <TB3>     INFO: 2398120 events read in total (74543ms).
[11:46:46.300] <TB3>     INFO: 3579510 events read in total (112532ms).
[11:47:23.973] <TB3>     INFO: 4746170 events read in total (150205ms).
[11:48:01.635] <TB3>     INFO: 5907770 events read in total (187867ms).
[11:48:28.826] <TB3>     INFO: 6739200 events read in total (215058ms).
[11:48:28.867] <TB3>     INFO: Test took 216156ms.
[11:48:28.956] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:48:29.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:48:30.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:48:32.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:48:33.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:48:35.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:48:36.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:48:38.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:48:39.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:48:41.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:48:42.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:48:44.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:48:45.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:48:47.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:48:49.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:48:50.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:48:52.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:48:53.711] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343068672
[11:48:53.712] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:48:53.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:48:53.785] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:48:53.795] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[11:48:53.795] <TB3>     INFO:     run 1 of 1
[11:48:53.795] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:48:54.136] <TB3>     INFO: Expecting 6697600 events.
[11:49:30.833] <TB3>     INFO: 1209080 events read in total (35982ms).
[11:50:08.834] <TB3>     INFO: 2405380 events read in total (73983ms).
[11:50:46.647] <TB3>     INFO: 3590190 events read in total (111796ms).
[11:51:24.202] <TB3>     INFO: 4759300 events read in total (149351ms).
[11:52:01.658] <TB3>     INFO: 5924490 events read in total (186807ms).
[11:52:26.737] <TB3>     INFO: 6697600 events read in total (211886ms).
[11:52:26.775] <TB3>     INFO: Test took 212980ms.
[11:52:26.864] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:27.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:52:28.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:52:30.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:52:31.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:52:33.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:52:34.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:52:36.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:52:37.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:52:39.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:52:40.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:52:42.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:52:43.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:52:45.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:52:46.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:52:48.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:52:49.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:52:51.453] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400642048
[11:52:51.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.38863, thr difference RMS: 1.57895
[11:52:51.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.47875, thr difference RMS: 1.32733
[11:52:51.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.66691, thr difference RMS: 1.49689
[11:52:51.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.88919, thr difference RMS: 1.69313
[11:52:51.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.59708, thr difference RMS: 1.37852
[11:52:51.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.81162, thr difference RMS: 1.40269
[11:52:51.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.79071, thr difference RMS: 1.15008
[11:52:51.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.91121, thr difference RMS: 1.44577
[11:52:51.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.54215, thr difference RMS: 1.08369
[11:52:51.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.93302, thr difference RMS: 1.15908
[11:52:51.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.967, thr difference RMS: 1.31465
[11:52:51.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.61166, thr difference RMS: 0.967417
[11:52:51.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.19754, thr difference RMS: 1.55915
[11:52:51.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.05982, thr difference RMS: 1.27683
[11:52:51.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.58324, thr difference RMS: 1.47196
[11:52:51.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.83269, thr difference RMS: 1.42595
[11:52:51.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.33255, thr difference RMS: 1.60034
[11:52:51.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.36843, thr difference RMS: 1.3112
[11:52:51.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.75755, thr difference RMS: 1.49848
[11:52:51.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.96566, thr difference RMS: 1.66635
[11:52:51.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.74851, thr difference RMS: 1.37881
[11:52:51.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.8547, thr difference RMS: 1.40948
[11:52:51.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.74931, thr difference RMS: 1.14346
[11:52:51.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.8784, thr difference RMS: 1.45093
[11:52:51.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.46774, thr difference RMS: 1.07534
[11:52:51.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.98761, thr difference RMS: 1.13077
[11:52:51.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.77932, thr difference RMS: 1.30434
[11:52:51.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.65283, thr difference RMS: 0.964189
[11:52:51.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.19243, thr difference RMS: 1.54389
[11:52:51.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.07553, thr difference RMS: 1.25963
[11:52:51.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.64861, thr difference RMS: 1.46517
[11:52:51.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.8569, thr difference RMS: 1.43755
[11:52:51.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.26594, thr difference RMS: 1.55983
[11:52:51.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.29238, thr difference RMS: 1.32977
[11:52:51.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.7718, thr difference RMS: 1.49807
[11:52:51.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.02028, thr difference RMS: 1.64855
[11:52:51.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.86624, thr difference RMS: 1.36407
[11:52:51.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.96319, thr difference RMS: 1.37304
[11:52:51.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.75296, thr difference RMS: 1.14742
[11:52:51.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.90682, thr difference RMS: 1.43574
[11:52:51.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.41436, thr difference RMS: 1.09881
[11:52:51.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.03285, thr difference RMS: 1.16014
[11:52:51.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.89007, thr difference RMS: 1.33774
[11:52:51.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.65184, thr difference RMS: 0.956388
[11:52:51.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.17704, thr difference RMS: 1.53056
[11:52:51.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.08256, thr difference RMS: 1.267
[11:52:51.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.76587, thr difference RMS: 1.47246
[11:52:51.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.95671, thr difference RMS: 1.41446
[11:52:51.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.28783, thr difference RMS: 1.55769
[11:52:51.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.361, thr difference RMS: 1.32625
[11:52:51.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.83568, thr difference RMS: 1.48157
[11:52:51.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.0329, thr difference RMS: 1.62602
[11:52:51.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.05073, thr difference RMS: 1.36735
[11:52:51.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.05922, thr difference RMS: 1.36765
[11:52:51.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.88483, thr difference RMS: 1.12661
[11:52:51.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.98282, thr difference RMS: 1.44053
[11:52:51.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.42062, thr difference RMS: 1.08172
[11:52:51.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.15989, thr difference RMS: 1.15373
[11:52:51.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.94739, thr difference RMS: 1.30985
[11:52:51.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.73143, thr difference RMS: 0.938742
[11:52:51.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.19611, thr difference RMS: 1.53112
[11:52:51.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.17291, thr difference RMS: 1.24878
[11:52:51.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.89793, thr difference RMS: 1.46999
[11:52:51.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.99485, thr difference RMS: 1.41072
[11:52:51.571] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[11:52:51.574] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2386 seconds
[11:52:51.574] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:52:52.281] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:52:52.282] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:52:52.284] <TB3>     INFO: ######################################################################
[11:52:52.284] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[11:52:52.284] <TB3>     INFO: ######################################################################
[11:52:52.285] <TB3>     INFO:    ----------------------------------------------------------------------
[11:52:52.285] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:52:52.285] <TB3>     INFO:    ----------------------------------------------------------------------
[11:52:52.285] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:52:52.295] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:52:52.295] <TB3>     INFO:     run 1 of 1
[11:52:52.295] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:52:52.637] <TB3>     INFO: Expecting 59072000 events.
[11:53:19.590] <TB3>     INFO: 1072800 events read in total (26238ms).
[11:53:48.131] <TB3>     INFO: 2141200 events read in total (54779ms).
[11:54:16.879] <TB3>     INFO: 3211400 events read in total (83527ms).
[11:54:45.272] <TB3>     INFO: 4283400 events read in total (111920ms).
[11:55:13.515] <TB3>     INFO: 5351800 events read in total (140163ms).
[11:55:42.037] <TB3>     INFO: 6423200 events read in total (168685ms).
[11:56:10.668] <TB3>     INFO: 7492400 events read in total (197316ms).
[11:56:39.157] <TB3>     INFO: 8561400 events read in total (225805ms).
[11:57:05.411] <TB3>     INFO: 9633800 events read in total (252059ms).
[11:57:33.867] <TB3>     INFO: 10702800 events read in total (280515ms).
[11:58:02.286] <TB3>     INFO: 11770600 events read in total (308934ms).
[11:58:30.706] <TB3>     INFO: 12842600 events read in total (337354ms).
[11:58:59.099] <TB3>     INFO: 13912400 events read in total (365747ms).
[11:59:27.487] <TB3>     INFO: 14982200 events read in total (394135ms).
[11:59:55.893] <TB3>     INFO: 16053200 events read in total (422541ms).
[12:00:24.388] <TB3>     INFO: 17121600 events read in total (451036ms).
[12:00:52.876] <TB3>     INFO: 18189600 events read in total (479524ms).
[12:01:21.313] <TB3>     INFO: 19262800 events read in total (507961ms).
[12:01:49.767] <TB3>     INFO: 20331600 events read in total (536415ms).
[12:02:18.122] <TB3>     INFO: 21401800 events read in total (564770ms).
[12:02:46.493] <TB3>     INFO: 22472200 events read in total (593141ms).
[12:03:14.837] <TB3>     INFO: 23540200 events read in total (621485ms).
[12:03:43.228] <TB3>     INFO: 24609800 events read in total (649876ms).
[12:04:11.668] <TB3>     INFO: 25681800 events read in total (678316ms).
[12:04:40.023] <TB3>     INFO: 26750400 events read in total (706671ms).
[12:05:08.289] <TB3>     INFO: 27818400 events read in total (734937ms).
[12:05:36.646] <TB3>     INFO: 28890400 events read in total (763294ms).
[12:06:04.986] <TB3>     INFO: 29959400 events read in total (791634ms).
[12:06:33.381] <TB3>     INFO: 31029000 events read in total (820029ms).
[12:07:01.690] <TB3>     INFO: 32100400 events read in total (848338ms).
[12:07:29.980] <TB3>     INFO: 33168200 events read in total (876628ms).
[12:07:58.367] <TB3>     INFO: 34237400 events read in total (905015ms).
[12:08:26.723] <TB3>     INFO: 35309800 events read in total (933371ms).
[12:08:54.983] <TB3>     INFO: 36377600 events read in total (961631ms).
[12:09:23.326] <TB3>     INFO: 37445400 events read in total (989974ms).
[12:09:51.658] <TB3>     INFO: 38516600 events read in total (1018306ms).
[12:10:20.189] <TB3>     INFO: 39585600 events read in total (1046837ms).
[12:10:48.582] <TB3>     INFO: 40654000 events read in total (1075230ms).
[12:11:16.984] <TB3>     INFO: 41724400 events read in total (1103632ms).
[12:11:45.394] <TB3>     INFO: 42793600 events read in total (1132042ms).
[12:12:13.774] <TB3>     INFO: 43861000 events read in total (1160422ms).
[12:12:42.141] <TB3>     INFO: 44928600 events read in total (1188789ms).
[12:13:10.544] <TB3>     INFO: 46001000 events read in total (1217192ms).
[12:13:38.916] <TB3>     INFO: 47068800 events read in total (1245564ms).
[12:14:07.260] <TB3>     INFO: 48136400 events read in total (1273908ms).
[12:14:35.575] <TB3>     INFO: 49205800 events read in total (1302223ms).
[12:15:03.953] <TB3>     INFO: 50276000 events read in total (1330601ms).
[12:15:32.267] <TB3>     INFO: 51343800 events read in total (1358915ms).
[12:16:00.596] <TB3>     INFO: 52411600 events read in total (1387244ms).
[12:16:28.979] <TB3>     INFO: 53481800 events read in total (1415627ms).
[12:16:57.340] <TB3>     INFO: 54551000 events read in total (1443988ms).
[12:17:25.683] <TB3>     INFO: 55619800 events read in total (1472331ms).
[12:17:53.969] <TB3>     INFO: 56690000 events read in total (1500617ms).
[12:18:22.338] <TB3>     INFO: 57759600 events read in total (1528986ms).
[12:18:50.716] <TB3>     INFO: 58827200 events read in total (1557364ms).
[12:18:57.644] <TB3>     INFO: 59072000 events read in total (1564292ms).
[12:18:57.663] <TB3>     INFO: Test took 1565369ms.
[12:18:57.720] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:18:57.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:18:57.835] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:18:58.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:18:58.996] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:00.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:19:00.148] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:01.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:19:01.314] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:02.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:19:02.470] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:03.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:19:03.619] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:04.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:19:04.755] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:05.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:19:05.911] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:07.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:19:07.065] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:08.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:19:08.235] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:09.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:19:09.425] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:10.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:19:10.610] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:11.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:19:11.816] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:13.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:19:13.023] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:14.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:19:14.231] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:15.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:19:15.445] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:19:16.668] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502005760
[12:19:16.697] <TB3>     INFO: PixTestScurves::scurves() done 
[12:19:16.697] <TB3>     INFO: Vcal mean:  35.08  35.09  35.05  35.11  35.12  35.09  35.11  35.10  35.06  34.97  35.07  35.10  35.12  35.08  35.02  35.10 
[12:19:16.697] <TB3>     INFO: Vcal RMS:    0.71   0.63   0.67   0.73   0.88   0.70   0.69   0.67   0.69   0.71   0.69   0.64   0.70   0.65   0.74   0.62 
[12:19:16.697] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:19:16.771] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:19:16.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:19:16.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:19:16.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:19:16.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:19:16.772] <TB3>     INFO: ######################################################################
[12:19:16.772] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:19:16.772] <TB3>     INFO: ######################################################################
[12:19:16.775] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:19:17.119] <TB3>     INFO: Expecting 41600 events.
[12:19:21.248] <TB3>     INFO: 41600 events read in total (3411ms).
[12:19:21.249] <TB3>     INFO: Test took 4474ms.
[12:19:21.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:19:21.256] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:19:21.256] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:19:21.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 32, 23] has eff 0/10
[12:19:21.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 32, 23]
[12:19:21.265] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[12:19:21.265] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:19:21.265] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:19:21.265] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:19:21.602] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:19:21.945] <TB3>     INFO: Expecting 41600 events.
[12:19:26.094] <TB3>     INFO: 41600 events read in total (3434ms).
[12:19:26.094] <TB3>     INFO: Test took 4492ms.
[12:19:26.102] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:19:26.102] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[12:19:26.102] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.409
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.112
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 159
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.877
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.568
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.001
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[12:19:26.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.8
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 171
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.912
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.244
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.953
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.83
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.22
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.408
[12:19:26.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 196
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.183
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 176
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.683
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.183
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.161
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:19:26.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:19:26.199] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:19:26.544] <TB3>     INFO: Expecting 41600 events.
[12:19:30.689] <TB3>     INFO: 41600 events read in total (3430ms).
[12:19:30.690] <TB3>     INFO: Test took 4490ms.
[12:19:30.697] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:19:30.697] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[12:19:30.697] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:19:30.701] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:19:30.702] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 1
[12:19:30.702] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8134
[12:19:30.702] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 77
[12:19:30.702] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.313
[12:19:30.702] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 53
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3141
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 87
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7561
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,38] phvalue 72
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.9872
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,50] phvalue 97
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.875
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 65
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0318
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,66] phvalue 79
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5469
[12:19:30.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 73
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2405
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 62
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9033
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 75
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6043
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 69
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.5074
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,67] phvalue 94
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6406
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 75
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2054
[12:19:30.704] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 68
[12:19:30.705] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7174
[12:19:30.705] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,50] phvalue 78
[12:19:30.705] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.6756
[12:19:30.705] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 85
[12:19:30.706] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 0 0
[12:19:31.113] <TB3>     INFO: Expecting 2560 events.
[12:19:32.069] <TB3>     INFO: 2560 events read in total (241ms).
[12:19:32.070] <TB3>     INFO: Test took 1364ms.
[12:19:32.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:32.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[12:19:32.577] <TB3>     INFO: Expecting 2560 events.
[12:19:33.535] <TB3>     INFO: 2560 events read in total (244ms).
[12:19:33.536] <TB3>     INFO: Test took 1465ms.
[12:19:33.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:33.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[12:19:34.043] <TB3>     INFO: Expecting 2560 events.
[12:19:34.000] <TB3>     INFO: 2560 events read in total (242ms).
[12:19:34.001] <TB3>     INFO: Test took 1465ms.
[12:19:34.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:34.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 38, 3 3
[12:19:35.508] <TB3>     INFO: Expecting 2560 events.
[12:19:36.467] <TB3>     INFO: 2560 events read in total (244ms).
[12:19:36.467] <TB3>     INFO: Test took 1466ms.
[12:19:36.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:36.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 50, 4 4
[12:19:36.975] <TB3>     INFO: Expecting 2560 events.
[12:19:37.933] <TB3>     INFO: 2560 events read in total (243ms).
[12:19:37.933] <TB3>     INFO: Test took 1466ms.
[12:19:37.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:37.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[12:19:38.441] <TB3>     INFO: Expecting 2560 events.
[12:19:39.399] <TB3>     INFO: 2560 events read in total (243ms).
[12:19:39.399] <TB3>     INFO: Test took 1466ms.
[12:19:39.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:39.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 66, 6 6
[12:19:39.907] <TB3>     INFO: Expecting 2560 events.
[12:19:40.864] <TB3>     INFO: 2560 events read in total (242ms).
[12:19:40.865] <TB3>     INFO: Test took 1466ms.
[12:19:40.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:40.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 7 7
[12:19:41.372] <TB3>     INFO: Expecting 2560 events.
[12:19:42.328] <TB3>     INFO: 2560 events read in total (241ms).
[12:19:42.328] <TB3>     INFO: Test took 1462ms.
[12:19:42.328] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:42.328] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 8 8
[12:19:42.836] <TB3>     INFO: Expecting 2560 events.
[12:19:43.792] <TB3>     INFO: 2560 events read in total (241ms).
[12:19:43.793] <TB3>     INFO: Test took 1465ms.
[12:19:43.793] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:43.793] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 9 9
[12:19:44.300] <TB3>     INFO: Expecting 2560 events.
[12:19:45.258] <TB3>     INFO: 2560 events read in total (244ms).
[12:19:45.258] <TB3>     INFO: Test took 1465ms.
[12:19:45.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:45.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 10 10
[12:19:45.766] <TB3>     INFO: Expecting 2560 events.
[12:19:46.723] <TB3>     INFO: 2560 events read in total (242ms).
[12:19:46.723] <TB3>     INFO: Test took 1464ms.
[12:19:46.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:46.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 67, 11 11
[12:19:47.230] <TB3>     INFO: Expecting 2560 events.
[12:19:48.190] <TB3>     INFO: 2560 events read in total (245ms).
[12:19:48.191] <TB3>     INFO: Test took 1468ms.
[12:19:48.191] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:48.191] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[12:19:48.698] <TB3>     INFO: Expecting 2560 events.
[12:19:49.657] <TB3>     INFO: 2560 events read in total (244ms).
[12:19:49.657] <TB3>     INFO: Test took 1466ms.
[12:19:49.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:49.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 13 13
[12:19:50.165] <TB3>     INFO: Expecting 2560 events.
[12:19:51.124] <TB3>     INFO: 2560 events read in total (244ms).
[12:19:51.125] <TB3>     INFO: Test took 1468ms.
[12:19:51.125] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:51.125] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 50, 14 14
[12:19:51.632] <TB3>     INFO: Expecting 2560 events.
[12:19:52.591] <TB3>     INFO: 2560 events read in total (244ms).
[12:19:52.591] <TB3>     INFO: Test took 1466ms.
[12:19:52.592] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:52.592] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 15 15
[12:19:53.099] <TB3>     INFO: Expecting 2560 events.
[12:19:54.058] <TB3>     INFO: 2560 events read in total (244ms).
[12:19:54.058] <TB3>     INFO: Test took 1466ms.
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[12:19:54.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[12:19:54.060] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[12:19:54.060] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[12:19:54.060] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[12:19:54.063] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:19:54.567] <TB3>     INFO: Expecting 655360 events.
[12:20:06.394] <TB3>     INFO: 655360 events read in total (11112ms).
[12:20:06.404] <TB3>     INFO: Expecting 655360 events.
[12:20:18.090] <TB3>     INFO: 655360 events read in total (11113ms).
[12:20:18.105] <TB3>     INFO: Expecting 655360 events.
[12:20:29.750] <TB3>     INFO: 655360 events read in total (11080ms).
[12:20:29.769] <TB3>     INFO: Expecting 655360 events.
[12:20:41.410] <TB3>     INFO: 655360 events read in total (11078ms).
[12:20:41.433] <TB3>     INFO: Expecting 655360 events.
[12:20:53.119] <TB3>     INFO: 655360 events read in total (11128ms).
[12:20:53.147] <TB3>     INFO: Expecting 655360 events.
[12:21:04.784] <TB3>     INFO: 655360 events read in total (11083ms).
[12:21:04.816] <TB3>     INFO: Expecting 655360 events.
[12:21:16.485] <TB3>     INFO: 655360 events read in total (11121ms).
[12:21:16.525] <TB3>     INFO: Expecting 655360 events.
[12:21:28.141] <TB3>     INFO: 655360 events read in total (11072ms).
[12:21:28.181] <TB3>     INFO: Expecting 655360 events.
[12:21:39.870] <TB3>     INFO: 655360 events read in total (11149ms).
[12:21:39.916] <TB3>     INFO: Expecting 655360 events.
[12:21:51.628] <TB3>     INFO: 655360 events read in total (11176ms).
[12:21:51.676] <TB3>     INFO: Expecting 655360 events.
[12:22:03.359] <TB3>     INFO: 655360 events read in total (11148ms).
[12:22:03.420] <TB3>     INFO: Expecting 655360 events.
[12:22:15.175] <TB3>     INFO: 655360 events read in total (11228ms).
[12:22:15.232] <TB3>     INFO: Expecting 655360 events.
[12:22:26.885] <TB3>     INFO: 655360 events read in total (11127ms).
[12:22:26.948] <TB3>     INFO: Expecting 655360 events.
[12:22:38.598] <TB3>     INFO: 655360 events read in total (11123ms).
[12:22:38.669] <TB3>     INFO: Expecting 655360 events.
[12:22:50.281] <TB3>     INFO: 655360 events read in total (11085ms).
[12:22:50.353] <TB3>     INFO: Expecting 655360 events.
[12:23:02.011] <TB3>     INFO: 655360 events read in total (11131ms).
[12:23:02.093] <TB3>     INFO: Test took 188030ms.
[12:23:02.190] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:23:02.494] <TB3>     INFO: Expecting 655360 events.
[12:23:14.202] <TB3>     INFO: 655360 events read in total (10993ms).
[12:23:14.212] <TB3>     INFO: Expecting 655360 events.
[12:23:25.510] <TB3>     INFO: 655360 events read in total (10726ms).
[12:23:25.525] <TB3>     INFO: Expecting 655360 events.
[12:23:37.160] <TB3>     INFO: 655360 events read in total (11064ms).
[12:23:37.179] <TB3>     INFO: Expecting 655360 events.
[12:23:48.891] <TB3>     INFO: 655360 events read in total (11149ms).
[12:23:48.916] <TB3>     INFO: Expecting 655360 events.
[12:24:00.672] <TB3>     INFO: 655360 events read in total (11198ms).
[12:24:00.701] <TB3>     INFO: Expecting 655360 events.
[12:24:12.463] <TB3>     INFO: 655360 events read in total (11214ms).
[12:24:12.495] <TB3>     INFO: Expecting 655360 events.
[12:24:24.139] <TB3>     INFO: 655360 events read in total (11095ms).
[12:24:24.178] <TB3>     INFO: Expecting 655360 events.
[12:24:35.812] <TB3>     INFO: 655360 events read in total (11092ms).
[12:24:35.853] <TB3>     INFO: Expecting 655360 events.
[12:24:47.558] <TB3>     INFO: 655360 events read in total (11166ms).
[12:24:47.609] <TB3>     INFO: Expecting 655360 events.
[12:24:59.297] <TB3>     INFO: 655360 events read in total (11159ms).
[12:24:59.346] <TB3>     INFO: Expecting 655360 events.
[12:25:11.033] <TB3>     INFO: 655360 events read in total (11154ms).
[12:25:11.087] <TB3>     INFO: Expecting 655360 events.
[12:25:22.703] <TB3>     INFO: 655360 events read in total (11087ms).
[12:25:22.761] <TB3>     INFO: Expecting 655360 events.
[12:25:34.464] <TB3>     INFO: 655360 events read in total (11177ms).
[12:25:34.524] <TB3>     INFO: Expecting 655360 events.
[12:25:46.234] <TB3>     INFO: 655360 events read in total (11183ms).
[12:25:46.300] <TB3>     INFO: Expecting 655360 events.
[12:25:57.960] <TB3>     INFO: 655360 events read in total (11134ms).
[12:25:58.030] <TB3>     INFO: Expecting 655360 events.
[12:26:09.669] <TB3>     INFO: 655360 events read in total (11112ms).
[12:26:09.743] <TB3>     INFO: Test took 187553ms.
[12:26:09.918] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.918] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:26:09.918] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.918] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:26:09.918] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:26:09.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:26:09.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:26:09.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:26:09.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:26:09.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:26:09.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:26:09.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:26:09.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:26:09.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:26:09.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:26:09.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:26:09.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:26:09.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:26:09.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:26:09.924] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:09.931] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:26:09.938] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:26:09.944] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:26:09.951] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:26:09.958] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:26:09.965] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:26:09.972] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:26:09.979] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[12:26:09.985] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:09.992] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:09.999] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.006] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:26:10.013] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:26:10.020] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:26:10.026] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:26:10.033] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:26:10.040] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:26:10.047] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:26:10.054] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.061] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.067] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.074] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.081] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:26:10.088] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:26:10.095] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:26:10.102] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:26:10.108] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:26:10.115] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:26:10.122] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:26:10.129] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[12:26:10.136] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[12:26:10.143] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.149] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.156] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:26:10.163] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:26:10.170] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:26:10.176] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:26:10.183] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:26:10.190] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:26:10.197] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:26:10.204] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[12:26:10.211] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[12:26:10.217] <TB3>     INFO: safety margin for low PH: adding 10, margin is now 30
[12:26:10.224] <TB3>     INFO: safety margin for low PH: adding 11, margin is now 31
[12:26:10.231] <TB3>     INFO: safety margin for low PH: adding 12, margin is now 32
[12:26:10.238] <TB3>     INFO: safety margin for low PH: adding 13, margin is now 33
[12:26:10.245] <TB3>     INFO: safety margin for low PH: adding 14, margin is now 34
[12:26:10.251] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.258] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.265] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.272] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.279] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.285] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:26:10.292] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:26:10.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C0.dat
[12:26:10.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C1.dat
[12:26:10.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C2.dat
[12:26:10.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C3.dat
[12:26:10.324] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C4.dat
[12:26:10.324] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C5.dat
[12:26:10.324] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C6.dat
[12:26:10.324] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C7.dat
[12:26:10.324] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C8.dat
[12:26:10.324] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C9.dat
[12:26:10.325] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C10.dat
[12:26:10.325] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C11.dat
[12:26:10.325] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C12.dat
[12:26:10.325] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C13.dat
[12:26:10.325] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C14.dat
[12:26:10.326] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//dacParameters35_C15.dat
[12:26:10.674] <TB3>     INFO: Expecting 41600 events.
[12:26:14.502] <TB3>     INFO: 41600 events read in total (3113ms).
[12:26:14.503] <TB3>     INFO: Test took 4174ms.
[12:26:15.150] <TB3>     INFO: Expecting 41600 events.
[12:26:18.999] <TB3>     INFO: 41600 events read in total (3134ms).
[12:26:18.999] <TB3>     INFO: Test took 4190ms.
[12:26:19.649] <TB3>     INFO: Expecting 41600 events.
[12:26:23.498] <TB3>     INFO: 41600 events read in total (3134ms).
[12:26:23.498] <TB3>     INFO: Test took 4193ms.
[12:26:23.805] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:23.937] <TB3>     INFO: Expecting 2560 events.
[12:26:24.896] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:24.896] <TB3>     INFO: Test took 1091ms.
[12:26:24.898] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:25.405] <TB3>     INFO: Expecting 2560 events.
[12:26:26.362] <TB3>     INFO: 2560 events read in total (242ms).
[12:26:26.362] <TB3>     INFO: Test took 1464ms.
[12:26:26.364] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:26.871] <TB3>     INFO: Expecting 2560 events.
[12:26:27.829] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:27.830] <TB3>     INFO: Test took 1466ms.
[12:26:27.832] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:28.338] <TB3>     INFO: Expecting 2560 events.
[12:26:29.297] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:29.297] <TB3>     INFO: Test took 1465ms.
[12:26:29.299] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:29.806] <TB3>     INFO: Expecting 2560 events.
[12:26:30.764] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:30.764] <TB3>     INFO: Test took 1465ms.
[12:26:30.766] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:31.273] <TB3>     INFO: Expecting 2560 events.
[12:26:32.231] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:32.231] <TB3>     INFO: Test took 1465ms.
[12:26:32.233] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:32.740] <TB3>     INFO: Expecting 2560 events.
[12:26:33.698] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:33.699] <TB3>     INFO: Test took 1466ms.
[12:26:33.701] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:34.207] <TB3>     INFO: Expecting 2560 events.
[12:26:35.166] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:35.166] <TB3>     INFO: Test took 1465ms.
[12:26:35.168] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:35.675] <TB3>     INFO: Expecting 2560 events.
[12:26:36.633] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:36.633] <TB3>     INFO: Test took 1465ms.
[12:26:36.636] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:37.142] <TB3>     INFO: Expecting 2560 events.
[12:26:38.101] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:38.102] <TB3>     INFO: Test took 1466ms.
[12:26:38.104] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:38.610] <TB3>     INFO: Expecting 2560 events.
[12:26:39.568] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:39.569] <TB3>     INFO: Test took 1465ms.
[12:26:39.571] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:40.077] <TB3>     INFO: Expecting 2560 events.
[12:26:41.036] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:41.036] <TB3>     INFO: Test took 1465ms.
[12:26:41.039] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:41.545] <TB3>     INFO: Expecting 2560 events.
[12:26:42.502] <TB3>     INFO: 2560 events read in total (242ms).
[12:26:42.503] <TB3>     INFO: Test took 1464ms.
[12:26:42.505] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:43.011] <TB3>     INFO: Expecting 2560 events.
[12:26:43.969] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:43.969] <TB3>     INFO: Test took 1464ms.
[12:26:43.971] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:44.478] <TB3>     INFO: Expecting 2560 events.
[12:26:45.437] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:45.437] <TB3>     INFO: Test took 1466ms.
[12:26:45.439] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:45.945] <TB3>     INFO: Expecting 2560 events.
[12:26:46.905] <TB3>     INFO: 2560 events read in total (245ms).
[12:26:46.906] <TB3>     INFO: Test took 1467ms.
[12:26:46.908] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:47.414] <TB3>     INFO: Expecting 2560 events.
[12:26:48.370] <TB3>     INFO: 2560 events read in total (241ms).
[12:26:48.370] <TB3>     INFO: Test took 1462ms.
[12:26:48.373] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:48.879] <TB3>     INFO: Expecting 2560 events.
[12:26:49.836] <TB3>     INFO: 2560 events read in total (242ms).
[12:26:49.836] <TB3>     INFO: Test took 1464ms.
[12:26:49.838] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:50.345] <TB3>     INFO: Expecting 2560 events.
[12:26:51.306] <TB3>     INFO: 2560 events read in total (246ms).
[12:26:51.306] <TB3>     INFO: Test took 1468ms.
[12:26:51.309] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:51.815] <TB3>     INFO: Expecting 2560 events.
[12:26:52.773] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:52.773] <TB3>     INFO: Test took 1465ms.
[12:26:52.776] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:53.282] <TB3>     INFO: Expecting 2560 events.
[12:26:54.242] <TB3>     INFO: 2560 events read in total (245ms).
[12:26:54.242] <TB3>     INFO: Test took 1467ms.
[12:26:54.244] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:54.751] <TB3>     INFO: Expecting 2560 events.
[12:26:55.710] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:55.710] <TB3>     INFO: Test took 1466ms.
[12:26:55.713] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:56.219] <TB3>     INFO: Expecting 2560 events.
[12:26:57.178] <TB3>     INFO: 2560 events read in total (244ms).
[12:26:57.179] <TB3>     INFO: Test took 1467ms.
[12:26:57.181] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:57.688] <TB3>     INFO: Expecting 2560 events.
[12:26:58.646] <TB3>     INFO: 2560 events read in total (243ms).
[12:26:58.647] <TB3>     INFO: Test took 1467ms.
[12:26:58.649] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:26:59.156] <TB3>     INFO: Expecting 2560 events.
[12:27:00.115] <TB3>     INFO: 2560 events read in total (245ms).
[12:27:00.115] <TB3>     INFO: Test took 1466ms.
[12:27:00.117] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:27:00.623] <TB3>     INFO: Expecting 2560 events.
[12:27:01.582] <TB3>     INFO: 2560 events read in total (244ms).
[12:27:01.583] <TB3>     INFO: Test took 1466ms.
[12:27:01.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:27:02.091] <TB3>     INFO: Expecting 2560 events.
[12:27:03.053] <TB3>     INFO: 2560 events read in total (247ms).
[12:27:03.053] <TB3>     INFO: Test took 1469ms.
[12:27:03.056] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:27:03.562] <TB3>     INFO: Expecting 2560 events.
[12:27:04.521] <TB3>     INFO: 2560 events read in total (244ms).
[12:27:04.521] <TB3>     INFO: Test took 1466ms.
[12:27:04.523] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:27:05.030] <TB3>     INFO: Expecting 2560 events.
[12:27:05.988] <TB3>     INFO: 2560 events read in total (243ms).
[12:27:05.988] <TB3>     INFO: Test took 1465ms.
[12:27:05.990] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:27:06.497] <TB3>     INFO: Expecting 2560 events.
[12:27:07.456] <TB3>     INFO: 2560 events read in total (244ms).
[12:27:07.457] <TB3>     INFO: Test took 1467ms.
[12:27:07.459] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:27:07.965] <TB3>     INFO: Expecting 2560 events.
[12:27:08.924] <TB3>     INFO: 2560 events read in total (244ms).
[12:27:08.924] <TB3>     INFO: Test took 1465ms.
[12:27:08.927] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:27:09.433] <TB3>     INFO: Expecting 2560 events.
[12:27:10.392] <TB3>     INFO: 2560 events read in total (244ms).
[12:27:10.392] <TB3>     INFO: Test took 1465ms.
[12:27:11.411] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[12:27:11.411] <TB3>     INFO: PH scale (per ROC):    75  79  80  80  77  76  83  80  82  80  76  89  77  76  70  80
[12:27:11.411] <TB3>     INFO: PH offset (per ROC):  176 192 162 176 157 181 167 176 180 177 178 154 174 178 174 165
[12:27:11.588] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:27:11.591] <TB3>     INFO: ######################################################################
[12:27:11.591] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:27:11.591] <TB3>     INFO: ######################################################################
[12:27:11.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:27:11.603] <TB3>     INFO: scanning low vcal = 10
[12:27:11.946] <TB3>     INFO: Expecting 41600 events.
[12:27:15.667] <TB3>     INFO: 41600 events read in total (3006ms).
[12:27:15.667] <TB3>     INFO: Test took 4064ms.
[12:27:15.670] <TB3>     INFO: scanning low vcal = 20
[12:27:16.176] <TB3>     INFO: Expecting 41600 events.
[12:27:19.900] <TB3>     INFO: 41600 events read in total (3010ms).
[12:27:19.900] <TB3>     INFO: Test took 4230ms.
[12:27:19.902] <TB3>     INFO: scanning low vcal = 30
[12:27:20.408] <TB3>     INFO: Expecting 41600 events.
[12:27:24.126] <TB3>     INFO: 41600 events read in total (3003ms).
[12:27:24.127] <TB3>     INFO: Test took 4225ms.
[12:27:24.129] <TB3>     INFO: scanning low vcal = 40
[12:27:24.632] <TB3>     INFO: Expecting 41600 events.
[12:27:28.877] <TB3>     INFO: 41600 events read in total (3530ms).
[12:27:28.878] <TB3>     INFO: Test took 4749ms.
[12:27:28.881] <TB3>     INFO: scanning low vcal = 50
[12:27:29.302] <TB3>     INFO: Expecting 41600 events.
[12:27:33.564] <TB3>     INFO: 41600 events read in total (3547ms).
[12:27:33.564] <TB3>     INFO: Test took 4683ms.
[12:27:33.567] <TB3>     INFO: scanning low vcal = 60
[12:27:33.991] <TB3>     INFO: Expecting 41600 events.
[12:27:38.246] <TB3>     INFO: 41600 events read in total (3540ms).
[12:27:38.246] <TB3>     INFO: Test took 4679ms.
[12:27:38.250] <TB3>     INFO: scanning low vcal = 70
[12:27:38.675] <TB3>     INFO: Expecting 41600 events.
[12:27:42.955] <TB3>     INFO: 41600 events read in total (3566ms).
[12:27:42.955] <TB3>     INFO: Test took 4705ms.
[12:27:42.958] <TB3>     INFO: scanning low vcal = 80
[12:27:43.381] <TB3>     INFO: Expecting 41600 events.
[12:27:47.647] <TB3>     INFO: 41600 events read in total (3551ms).
[12:27:47.648] <TB3>     INFO: Test took 4690ms.
[12:27:47.652] <TB3>     INFO: scanning low vcal = 90
[12:27:48.073] <TB3>     INFO: Expecting 41600 events.
[12:27:52.322] <TB3>     INFO: 41600 events read in total (3534ms).
[12:27:52.322] <TB3>     INFO: Test took 4670ms.
[12:27:52.326] <TB3>     INFO: scanning low vcal = 100
[12:27:52.749] <TB3>     INFO: Expecting 41600 events.
[12:27:57.159] <TB3>     INFO: 41600 events read in total (3695ms).
[12:27:57.159] <TB3>     INFO: Test took 4833ms.
[12:27:57.162] <TB3>     INFO: scanning low vcal = 110
[12:27:57.585] <TB3>     INFO: Expecting 41600 events.
[12:28:01.847] <TB3>     INFO: 41600 events read in total (3546ms).
[12:28:01.848] <TB3>     INFO: Test took 4686ms.
[12:28:01.850] <TB3>     INFO: scanning low vcal = 120
[12:28:02.271] <TB3>     INFO: Expecting 41600 events.
[12:28:06.547] <TB3>     INFO: 41600 events read in total (3561ms).
[12:28:06.548] <TB3>     INFO: Test took 4698ms.
[12:28:06.550] <TB3>     INFO: scanning low vcal = 130
[12:28:06.972] <TB3>     INFO: Expecting 41600 events.
[12:28:11.232] <TB3>     INFO: 41600 events read in total (3545ms).
[12:28:11.233] <TB3>     INFO: Test took 4683ms.
[12:28:11.235] <TB3>     INFO: scanning low vcal = 140
[12:28:11.661] <TB3>     INFO: Expecting 41600 events.
[12:28:15.920] <TB3>     INFO: 41600 events read in total (3545ms).
[12:28:15.921] <TB3>     INFO: Test took 4685ms.
[12:28:15.923] <TB3>     INFO: scanning low vcal = 150
[12:28:16.345] <TB3>     INFO: Expecting 41600 events.
[12:28:20.611] <TB3>     INFO: 41600 events read in total (3551ms).
[12:28:20.612] <TB3>     INFO: Test took 4689ms.
[12:28:20.617] <TB3>     INFO: scanning low vcal = 160
[12:28:21.039] <TB3>     INFO: Expecting 41600 events.
[12:28:25.296] <TB3>     INFO: 41600 events read in total (3543ms).
[12:28:25.296] <TB3>     INFO: Test took 4679ms.
[12:28:25.299] <TB3>     INFO: scanning low vcal = 170
[12:28:25.721] <TB3>     INFO: Expecting 41600 events.
[12:28:29.990] <TB3>     INFO: 41600 events read in total (3554ms).
[12:28:29.990] <TB3>     INFO: Test took 4691ms.
[12:28:29.994] <TB3>     INFO: scanning low vcal = 180
[12:28:30.416] <TB3>     INFO: Expecting 41600 events.
[12:28:34.678] <TB3>     INFO: 41600 events read in total (3547ms).
[12:28:34.679] <TB3>     INFO: Test took 4685ms.
[12:28:34.682] <TB3>     INFO: scanning low vcal = 190
[12:28:35.104] <TB3>     INFO: Expecting 41600 events.
[12:28:39.368] <TB3>     INFO: 41600 events read in total (3549ms).
[12:28:39.369] <TB3>     INFO: Test took 4687ms.
[12:28:39.372] <TB3>     INFO: scanning low vcal = 200
[12:28:39.794] <TB3>     INFO: Expecting 41600 events.
[12:28:44.065] <TB3>     INFO: 41600 events read in total (3556ms).
[12:28:44.066] <TB3>     INFO: Test took 4694ms.
[12:28:44.069] <TB3>     INFO: scanning low vcal = 210
[12:28:44.491] <TB3>     INFO: Expecting 41600 events.
[12:28:48.730] <TB3>     INFO: 41600 events read in total (3524ms).
[12:28:48.731] <TB3>     INFO: Test took 4662ms.
[12:28:48.733] <TB3>     INFO: scanning low vcal = 220
[12:28:49.157] <TB3>     INFO: Expecting 41600 events.
[12:28:53.433] <TB3>     INFO: 41600 events read in total (3561ms).
[12:28:53.433] <TB3>     INFO: Test took 4700ms.
[12:28:53.436] <TB3>     INFO: scanning low vcal = 230
[12:28:53.859] <TB3>     INFO: Expecting 41600 events.
[12:28:58.117] <TB3>     INFO: 41600 events read in total (3543ms).
[12:28:58.118] <TB3>     INFO: Test took 4682ms.
[12:28:58.121] <TB3>     INFO: scanning low vcal = 240
[12:28:58.545] <TB3>     INFO: Expecting 41600 events.
[12:29:02.791] <TB3>     INFO: 41600 events read in total (3532ms).
[12:29:02.791] <TB3>     INFO: Test took 4670ms.
[12:29:02.794] <TB3>     INFO: scanning low vcal = 250
[12:29:03.215] <TB3>     INFO: Expecting 41600 events.
[12:29:07.498] <TB3>     INFO: 41600 events read in total (3568ms).
[12:29:07.499] <TB3>     INFO: Test took 4705ms.
[12:29:07.503] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:29:07.926] <TB3>     INFO: Expecting 41600 events.
[12:29:12.179] <TB3>     INFO: 41600 events read in total (3538ms).
[12:29:12.180] <TB3>     INFO: Test took 4677ms.
[12:29:12.182] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:29:12.604] <TB3>     INFO: Expecting 41600 events.
[12:29:16.883] <TB3>     INFO: 41600 events read in total (3564ms).
[12:29:16.884] <TB3>     INFO: Test took 4701ms.
[12:29:16.886] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:29:17.309] <TB3>     INFO: Expecting 41600 events.
[12:29:21.571] <TB3>     INFO: 41600 events read in total (3547ms).
[12:29:21.572] <TB3>     INFO: Test took 4685ms.
[12:29:21.575] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:29:21.996] <TB3>     INFO: Expecting 41600 events.
[12:29:26.239] <TB3>     INFO: 41600 events read in total (3528ms).
[12:29:26.240] <TB3>     INFO: Test took 4665ms.
[12:29:26.243] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:29:26.665] <TB3>     INFO: Expecting 41600 events.
[12:29:30.937] <TB3>     INFO: 41600 events read in total (3557ms).
[12:29:30.938] <TB3>     INFO: Test took 4695ms.
[12:29:31.476] <TB3>     INFO: PixTestGainPedestal::measure() done 
[12:29:31.479] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:29:31.479] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:29:31.479] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:29:31.480] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:29:31.480] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:29:31.480] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:29:31.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:29:31.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:29:31.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:29:31.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:29:31.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:29:31.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:29:31.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:29:31.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:29:31.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:29:31.483] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:30:09.919] <TB3>     INFO: PixTestGainPedestal::fit() done
[12:30:09.919] <TB3>     INFO: non-linearity mean:  0.968 0.960 0.961 0.970 0.967 0.964 0.959 0.966 0.966 0.973 0.957 0.960 0.959 0.953 0.962 0.963
[12:30:09.919] <TB3>     INFO: non-linearity RMS:   0.003 0.006 0.005 0.003 0.004 0.005 0.006 0.004 0.004 0.002 0.007 0.005 0.006 0.006 0.005 0.005
[12:30:09.919] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:30:09.944] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:30:09.966] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:30:09.988] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:30:10.011] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:30:10.033] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:30:10.055] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:30:10.077] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:30:10.099] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:30:10.121] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:30:10.143] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:30:10.165] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:30:10.187] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:30:10.209] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:30:10.232] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:30:10.254] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-39_ElComandanteTest_2016-01-05_11h04m_1452013478//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:30:10.276] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[12:30:10.276] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:30:10.283] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:30:10.283] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:30:10.286] <TB3>     INFO: ######################################################################
[12:30:10.286] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:30:10.286] <TB3>     INFO: ######################################################################
[12:30:10.289] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:30:10.299] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:30:10.299] <TB3>     INFO:     run 1 of 1
[12:30:10.299] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:10.641] <TB3>     INFO: Expecting 3120000 events.
[12:31:01.866] <TB3>     INFO: 1289360 events read in total (50510ms).
[12:31:52.333] <TB3>     INFO: 2577625 events read in total (100977ms).
[12:32:13.637] <TB3>     INFO: 3120000 events read in total (122282ms).
[12:32:13.676] <TB3>     INFO: Test took 123377ms.
[12:32:13.747] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:13.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:32:15.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:32:16.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:32:18.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:32:19.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:32:21.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:32:22.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:32:23.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:32:25.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:32:26.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:32:28.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:32:29.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:32:30.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:32:32.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:32:33.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:32:35.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:32:36.893] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426795008
[12:32:36.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:32:36.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.1435, RMS = 1.15267
[12:32:36.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[12:32:36.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:32:36.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.4595, RMS = 1.18188
[12:32:36.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[12:32:36.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:32:36.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 85.1104, RMS = 2.03774
[12:32:36.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 96
[12:32:36.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:32:36.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 85.2411, RMS = 2.17716
[12:32:36.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[12:32:36.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:32:36.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.337, RMS = 1.46896
[12:32:36.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[12:32:36.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:32:36.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.5122, RMS = 1.556
[12:32:36.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[12:32:36.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:32:36.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.9567, RMS = 1.46062
[12:32:36.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 91
[12:32:36.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:32:36.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.0657, RMS = 1.54093
[12:32:36.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[12:32:36.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:32:36.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.2369, RMS = 1.94585
[12:32:36.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[12:32:36.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:32:36.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.1049, RMS = 2.11841
[12:32:36.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[12:32:36.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:32:36.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.0606, RMS = 1.70574
[12:32:36.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[12:32:36.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:32:36.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.5176, RMS = 2.20523
[12:32:36.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[12:32:36.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:32:36.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.3257, RMS = 1.53025
[12:32:36.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[12:32:36.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:32:36.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.1092, RMS = 1.80806
[12:32:36.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[12:32:36.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:32:36.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.3834, RMS = 1.31465
[12:32:36.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[12:32:36.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:32:36.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.157, RMS = 1.44774
[12:32:36.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[12:32:36.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:32:36.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.3135, RMS = 1.43231
[12:32:36.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[12:32:36.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:32:36.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.405, RMS = 1.22148
[12:32:36.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[12:32:36.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:32:36.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.1949, RMS = 1.32538
[12:32:36.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[12:32:36.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:32:36.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.0214, RMS = 1.32317
[12:32:36.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[12:32:36.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:32:36.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.8762, RMS = 1.02823
[12:32:36.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[12:32:36.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:32:36.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.135, RMS = 1.10242
[12:32:36.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[12:32:36.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:32:36.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.9814, RMS = 1.01033
[12:32:36.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[12:32:36.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:32:36.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.7551, RMS = 0.965689
[12:32:36.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[12:32:36.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:32:36.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.6037, RMS = 1.5138
[12:32:36.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[12:32:36.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:32:36.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.3939, RMS = 1.7578
[12:32:36.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[12:32:36.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:32:36.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.7283, RMS = 1.02152
[12:32:36.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[12:32:36.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:32:36.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.6345, RMS = 0.893716
[12:32:36.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[12:32:36.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:32:36.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.6017, RMS = 1.36797
[12:32:36.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[12:32:36.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:32:36.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.0744, RMS = 1.64498
[12:32:36.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[12:32:36.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:32:36.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.3837, RMS = 1.11285
[12:32:36.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[12:32:36.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:32:36.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.4509, RMS = 1.38562
[12:32:36.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[12:32:36.947] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[12:32:36.947] <TB3>     INFO: number of dead bumps (per ROC):     2    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[12:32:36.947] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:32:37.048] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:32:37.048] <TB3>     INFO: enter test to run
[12:32:37.048] <TB3>     INFO:   test:  no parameter change
[12:32:37.048] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[12:32:37.049] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[12:32:37.049] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[12:32:37.049] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:32:37.592] <TB3>    QUIET: Connection to board 24 closed.
[12:32:37.593] <TB3>     INFO: pXar: this is the end, my friend
[12:32:37.593] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
