INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ngova/FPGA_Example/ADC_SPI/Create_SPI_Interface/Create_SPI_Interface.srcs/sources_1/new/Master_SPI_INTF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_SPI_INTF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ngova/FPGA_Example/ADC_SPI/Create_SPI_Interface/Create_SPI_Interface.srcs/sim_1/new/simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulator
