--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 19.273 ns
From           : pSltAdr[1]
To             : R4Addr[6]
From Clock     : --
To Clock       : pSltClk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 44.249 ns
From           : ExpSltReg[4]
To             : pSltDat[0]
From Clock     : pSltWr_n
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 47.281 ns
From           : pSltAdr[13]
To             : pSltDat[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 9.785 ns
From           : pSltClk
To             : L_AOUT[1]
From Clock     : --
To Clock       : pSltClk
Failed Paths   : 0

Type           : Clock Setup: 'MPLL1:U2|altpll:altpll_component|_clk0'
Slack          : 38.944 ns
Required Time  : 11.29 MHz ( period = 88.571 ns )
Actual Time    : 93.60 MHz ( period = 10.684 ns )
From           : ADACDiv[7]
To             : ABDAC[0]
From Clock     : MPLL1:U2|altpll:altpll_component|_clk0
To Clock       : MPLL1:U2|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'pSltClk'
Slack          : N/A
Required Time  : None
Actual Time    : 30.35 MHz ( period = 32.948 ns )
From           : pSltSltslt_n
To             : scc_wave:SccCh|SccVolChB[0]
From Clock     : pSltClk
To Clock       : pSltClk
Failed Paths   : 0

Type           : Clock Hold: 'MPLL1:U2|altpll:altpll_component|_clk0'
Slack          : 0.499 ns
Required Time  : 11.29 MHz ( period = 88.571 ns )
Actual Time    : N/A
From           : ABDAC[0]
To             : ABDAC[0]
From Clock     : MPLL1:U2|altpll:altpll_component|_clk0
To Clock       : MPLL1:U2|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pSltClk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : R1Reg[3]
To             : Maddr[15]
From Clock     : pSltClk
To Clock       : pSltClk
Failed Paths   : 668

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 668

--------------------------------------------------------------------------------------

