// Seed: 1924964676
module module_0 (
    input  wand  id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output tri   id_4,
    output tri0  id_5,
    output tri0  id_6,
    output uwire id_7,
    input  tri   id_8,
    input  uwire id_9,
    input  uwire id_10,
    input  tri   id_11
);
  always @(posedge 1'b0) $signed(34);
  ;
  assign module_1.id_3 = 0;
  wire id_13;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  wor   id_4,
    output logic id_5,
    input  wor   id_6
    , id_10,
    input  wire  id_7,
    input  wor   id_8
);
  assign id_5 = id_3;
  parameter id_11 = 1;
  wire id_12;
  always if (-1) id_5 <= -1 <= 1;
  parameter id_13 = 1 - id_11;
  wire id_14;
  ;
  logic [-1 : 1] id_15;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_8,
      id_6
  );
endmodule
