Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Aug 17 04:17:18 2024
| Host         : max running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file interpolator_timing_summary_routed.rpt -pb interpolator_timing_summary_routed.pb -rpx interpolator_timing_summary_routed.rpx -warn_on_violation
| Design       : interpolator
| Device       : 7a200ti-fbg484
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[1]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[9]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_FILE_CNT/t_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_FILE_CNT/t_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_FILE_CNT/t_cnt_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.270        0.000                      0                74992        0.012        0.000                      0                74992       16.500        0.000                       0                 74938  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk_display_pin  {0.000 18.500}     37.000          27.027          
clk_pin          {0.000 17.000}     34.000          29.412          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_display_pin       32.981        0.000                      0                   10        0.255        0.000                      0                   10       18.000        0.000                       0                    11  
clk_pin                1.270        0.000                      0                74926        0.012        0.000                      0                74926       16.500        0.000                       0                 74927  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_display_pin    clk_display_pin         32.712        0.000                      0                   10        0.774        0.000                      0                   10  
**async_default**  clk_pin            clk_pin                 23.931        0.000                      0                   46        1.111        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_display_pin
  To Clock:  clk_display_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.981ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        4.032ns  (logic 0.707ns (17.534%)  route 3.325ns (82.466%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 r  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.817    27.133    PIX_CNT_DISPLAY/O2[2]
    SLICE_X68Y133        LUT6 (Prop_lut6_I4_O)        0.124    27.257 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.509    27.766    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X68Y133        LUT4 (Prop_lut4_I1_O)        0.124    27.890 r  PIX_CNT_DISPLAY/t_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    27.890    PIX_CNT_DISPLAY/t_cnt__0[8]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Setup_fdce_C_D)        0.086    60.870    PIX_CNT_DISPLAY/t_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         60.870    
                         arrival time                         -27.890    
  -------------------------------------------------------------------
                         slack                                 32.981    

Slack (MET) :             32.988ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        4.021ns  (logic 0.707ns (17.582%)  route 3.314ns (82.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 r  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.817    27.133    PIX_CNT_DISPLAY/O2[2]
    SLICE_X68Y133        LUT6 (Prop_lut6_I4_O)        0.124    27.257 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.498    27.755    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X68Y133        LUT2 (Prop_lut2_I0_O)        0.124    27.879 r  PIX_CNT_DISPLAY/t_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    27.879    PIX_CNT_DISPLAY/t_cnt__0[6]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Setup_fdce_C_D)        0.082    60.866    PIX_CNT_DISPLAY/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         60.866    
                         arrival time                         -27.879    
  -------------------------------------------------------------------
                         slack                                 32.988    

Slack (MET) :             33.025ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        4.025ns  (logic 0.700ns (17.391%)  route 3.325ns (82.609%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 r  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.817    27.133    PIX_CNT_DISPLAY/O2[2]
    SLICE_X68Y133        LUT6 (Prop_lut6_I4_O)        0.124    27.257 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.509    27.766    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X68Y133        LUT5 (Prop_lut5_I1_O)        0.117    27.883 r  PIX_CNT_DISPLAY/t_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    27.883    PIX_CNT_DISPLAY/t_cnt__0[9]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Setup_fdce_C_D)        0.123    60.907    PIX_CNT_DISPLAY/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         60.907    
                         arrival time                         -27.883    
  -------------------------------------------------------------------
                         slack                                 33.025    

Slack (MET) :             33.037ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        4.013ns  (logic 0.699ns (17.418%)  route 3.314ns (82.582%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 r  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.817    27.133    PIX_CNT_DISPLAY/O2[2]
    SLICE_X68Y133        LUT6 (Prop_lut6_I4_O)        0.124    27.257 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.498    27.755    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X68Y133        LUT3 (Prop_lut3_I0_O)        0.116    27.871 r  PIX_CNT_DISPLAY/t_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    27.871    PIX_CNT_DISPLAY/t_cnt__0[7]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Setup_fdce_C_D)        0.123    60.907    PIX_CNT_DISPLAY/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         60.907    
                         arrival time                         -27.871    
  -------------------------------------------------------------------
                         slack                                 33.037    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.397ns  (logic 0.583ns (17.163%)  route 2.814ns (82.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 23.860 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.656    23.860    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.459    24.319 r  PIX_CNT_DISPLAY/t_cnt_reg[0]/Q
                         net (fo=4435, routed)        1.905    26.224    PIX_CNT_DISPLAY/O2[0]
    SLICE_X73Y134        LUT4 (Prop_lut4_I1_O)        0.124    26.348 r  PIX_CNT_DISPLAY/t_cnt[3]_i_1/O
                         net (fo=1, routed)           0.909    27.257    PIX_CNT_DISPLAY/t_cnt__0[3]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.818    
                         clock uncertainty           -0.035    60.782    
    SLICE_X73Y134        FDCE (Setup_fdce_C_D)       -0.058    60.724    PIX_CNT_DISPLAY/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         60.724    
                         arrival time                         -27.257    
  -------------------------------------------------------------------
                         slack                                 33.468    

Slack (MET) :             33.601ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.248ns  (logic 0.583ns (17.951%)  route 2.665ns (82.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 r  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.132    26.449    PIX_CNT_DISPLAY/O2[2]
    SLICE_X67Y133        LUT6 (Prop_lut6_I3_O)        0.124    26.573 r  PIX_CNT_DISPLAY/t_cnt[5]_i_1/O
                         net (fo=1, routed)           0.532    27.106    PIX_CNT_DISPLAY/t_cnt__0[5]
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X69Y133        FDCE (Setup_fdce_C_D)       -0.078    60.706    PIX_CNT_DISPLAY/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         60.706    
                         arrival time                         -27.106    
  -------------------------------------------------------------------
                         slack                                 33.601    

Slack (MET) :             33.761ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        2.899ns  (logic 0.611ns (21.080%)  route 2.288ns (78.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 23.860 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.656    23.860    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.459    24.319 r  PIX_CNT_DISPLAY/t_cnt_reg[0]/Q
                         net (fo=4435, routed)        1.905    26.224    PIX_CNT_DISPLAY/O2[0]
    SLICE_X73Y134        LUT5 (Prop_lut5_I1_O)        0.152    26.376 r  PIX_CNT_DISPLAY/t_cnt[4]_i_1/O
                         net (fo=1, routed)           0.383    26.758    PIX_CNT_DISPLAY/t_cnt__0[4]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.818    
                         clock uncertainty           -0.035    60.782    
    SLICE_X73Y134        FDCE (Setup_fdce_C_D)       -0.263    60.519    PIX_CNT_DISPLAY/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         60.519    
                         arrival time                         -26.758    
  -------------------------------------------------------------------
                         slack                                 33.761    

Slack (MET) :             33.767ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.077ns  (logic 0.583ns (18.945%)  route 2.494ns (81.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 23.860 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.656    23.860    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.459    24.319 r  PIX_CNT_DISPLAY/t_cnt_reg[0]/Q
                         net (fo=4435, routed)        1.903    26.222    PIX_CNT_DISPLAY/O2[0]
    SLICE_X73Y134        LUT3 (Prop_lut3_I0_O)        0.124    26.346 r  PIX_CNT_DISPLAY/t_cnt[2]_i_1/O
                         net (fo=1, routed)           0.591    26.937    PIX_CNT_DISPLAY/t_cnt__0[2]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.818    
                         clock uncertainty           -0.035    60.782    
    SLICE_X73Y134        FDCE (Setup_fdce_C_D)       -0.078    60.704    PIX_CNT_DISPLAY/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         60.704    
                         arrival time                         -26.937    
  -------------------------------------------------------------------
                         slack                                 33.767    

Slack (MET) :             34.459ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        2.514ns  (logic 0.611ns (24.304%)  route 1.903ns (75.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 23.860 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.656    23.860    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.459    24.319 r  PIX_CNT_DISPLAY/t_cnt_reg[0]/Q
                         net (fo=4435, routed)        1.903    26.222    PIX_CNT_DISPLAY/O2[0]
    SLICE_X73Y134        LUT2 (Prop_lut2_I0_O)        0.152    26.374 r  PIX_CNT_DISPLAY/t_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    26.374    PIX_CNT_DISPLAY/t_cnt__0[1]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.818    
                         clock uncertainty           -0.035    60.782    
    SLICE_X73Y134        FDCE (Setup_fdce_C_D)        0.050    60.832    PIX_CNT_DISPLAY/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         60.832    
                         arrival time                         -26.374    
  -------------------------------------------------------------------
                         slack                                 34.459    

Slack (MET) :             35.284ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.616ns  (logic 0.583ns (36.073%)  route 1.033ns (63.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 23.860 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.656    23.860    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.459    24.319 f  PIX_CNT_DISPLAY/t_cnt_reg[0]/Q
                         net (fo=4435, routed)        0.440    24.759    PIX_CNT_DISPLAY/O2[0]
    SLICE_X69Y133        LUT1 (Prop_lut1_I0_O)        0.124    24.883 r  PIX_CNT_DISPLAY/t_cnt[0]_i_1/O
                         net (fo=1, routed)           0.593    25.476    PIX_CNT_DISPLAY/t_cnt__0[0]
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.302    60.860    
                         clock uncertainty           -0.035    60.824    
    SLICE_X69Y133        FDCE (Setup_fdce_C_D)       -0.064    60.760    PIX_CNT_DISPLAY/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         60.760    
                         arrival time                         -25.476    
  -------------------------------------------------------------------
                         slack                                 35.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.169%)  route 0.179ns (48.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.146    20.164 r  PIX_CNT_DISPLAY/t_cnt_reg[1]/Q
                         net (fo=3743, routed)        0.179    20.343    PIX_CNT_DISPLAY/O2[1]
    SLICE_X73Y134        LUT2 (Prop_lut2_I1_O)        0.042    20.385 r  PIX_CNT_DISPLAY/t_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    20.385    PIX_CNT_DISPLAY/t_cnt__0[1]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X73Y134        FDCE (Hold_fdce_C_D)         0.112    20.130    PIX_CNT_DISPLAY/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.130    
                         arrival time                          20.385    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.469ns  (logic 0.211ns (45.037%)  route 0.258ns (54.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.167    20.185 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.258    20.442    PIX_CNT_DISPLAY/O2[8]
    SLICE_X68Y133        LUT5 (Prop_lut5_I3_O)        0.044    20.486 r  PIX_CNT_DISPLAY/t_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    20.486    PIX_CNT_DISPLAY/t_cnt__0[9]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X68Y133        FDCE (Hold_fdce_C_D)         0.135    20.153    PIX_CNT_DISPLAY/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        -20.153    
                         arrival time                          20.486    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.470ns  (logic 0.212ns (45.154%)  route 0.258ns (54.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.167    20.185 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.258    20.442    PIX_CNT_DISPLAY/O2[8]
    SLICE_X68Y133        LUT4 (Prop_lut4_I3_O)        0.045    20.487 r  PIX_CNT_DISPLAY/t_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    20.487    PIX_CNT_DISPLAY/t_cnt__0[8]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X68Y133        FDCE (Hold_fdce_C_D)         0.125    20.143    PIX_CNT_DISPLAY/t_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.143    
                         arrival time                          20.487    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.494ns  (logic 0.239ns (48.369%)  route 0.255ns (51.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 r  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.081    20.244    PIX_CNT_DISPLAY/O2[5]
    SLICE_X68Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.289 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.175    20.464    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X68Y133        LUT3 (Prop_lut3_I0_O)        0.048    20.512 r  PIX_CNT_DISPLAY/t_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    20.512    PIX_CNT_DISPLAY/t_cnt__0[7]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.506    20.031    
    SLICE_X68Y133        FDCE (Hold_fdce_C_D)         0.135    20.166    PIX_CNT_DISPLAY/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.166    
                         arrival time                          20.512    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.491ns  (logic 0.236ns (48.053%)  route 0.255ns (51.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 r  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.081    20.244    PIX_CNT_DISPLAY/O2[5]
    SLICE_X68Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.289 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.175    20.464    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X68Y133        LUT2 (Prop_lut2_I0_O)        0.045    20.509 r  PIX_CNT_DISPLAY/t_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    20.509    PIX_CNT_DISPLAY/t_cnt__0[6]
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.506    20.031    
    SLICE_X68Y133        FDCE (Hold_fdce_C_D)         0.124    20.155    PIX_CNT_DISPLAY/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.155    
                         arrival time                          20.509    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.490ns  (logic 0.189ns (38.576%)  route 0.301ns (61.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.146    20.164 r  PIX_CNT_DISPLAY/t_cnt_reg[1]/Q
                         net (fo=3743, routed)        0.181    20.345    PIX_CNT_DISPLAY/O2[1]
    SLICE_X73Y134        LUT5 (Prop_lut5_I2_O)        0.043    20.388 r  PIX_CNT_DISPLAY/t_cnt[4]_i_1/O
                         net (fo=1, routed)           0.120    20.508    PIX_CNT_DISPLAY/t_cnt__0[4]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X73Y134        FDCE (Hold_fdce_C_D)         0.012    20.030    PIX_CNT_DISPLAY/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.030    
                         arrival time                          20.508    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.219%)  route 0.367ns (65.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[0]/Q
                         net (fo=4435, routed)        0.173    20.337    PIX_CNT_DISPLAY/O2[0]
    SLICE_X69Y133        LUT1 (Prop_lut1_I0_O)        0.045    20.382 r  PIX_CNT_DISPLAY/t_cnt[0]_i_1/O
                         net (fo=1, routed)           0.194    20.576    PIX_CNT_DISPLAY/t_cnt__0[0]
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.077    20.095    PIX_CNT_DISPLAY/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.095    
                         arrival time                          20.576    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.561ns  (logic 0.191ns (34.057%)  route 0.370ns (65.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.146    20.164 r  PIX_CNT_DISPLAY/t_cnt_reg[1]/Q
                         net (fo=3743, routed)        0.179    20.343    PIX_CNT_DISPLAY/O2[1]
    SLICE_X73Y134        LUT3 (Prop_lut3_I1_O)        0.045    20.388 r  PIX_CNT_DISPLAY/t_cnt[2]_i_1/O
                         net (fo=1, routed)           0.190    20.578    PIX_CNT_DISPLAY/t_cnt__0[2]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X73Y134        FDCE (Hold_fdce_C_D)         0.073    20.091    PIX_CNT_DISPLAY/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.091    
                         arrival time                          20.578    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.617ns  (logic 0.191ns (30.964%)  route 0.426ns (69.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.146    20.164 r  PIX_CNT_DISPLAY/t_cnt_reg[3]/Q
                         net (fo=637, routed)         0.251    20.415    PIX_CNT_DISPLAY/O2[3]
    SLICE_X67Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.460 r  PIX_CNT_DISPLAY/t_cnt[5]_i_1/O
                         net (fo=1, routed)           0.174    20.634    PIX_CNT_DISPLAY/t_cnt__0[5]
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.484    20.053    
    SLICE_X69Y133        FDCE (Hold_fdce_C_D)         0.073    20.126    PIX_CNT_DISPLAY/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.126    
                         arrival time                          20.634    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.746ns  (logic 0.191ns (25.596%)  route 0.555ns (74.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.146    20.164 r  PIX_CNT_DISPLAY/t_cnt_reg[1]/Q
                         net (fo=3743, routed)        0.181    20.345    PIX_CNT_DISPLAY/O2[1]
    SLICE_X73Y134        LUT4 (Prop_lut4_I0_O)        0.045    20.390 r  PIX_CNT_DISPLAY/t_cnt[3]_i_1/O
                         net (fo=1, routed)           0.374    20.764    PIX_CNT_DISPLAY/t_cnt__0[3]
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X73Y134        FDCE (Hold_fdce_C_D)         0.077    20.095    PIX_CNT_DISPLAY/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.095    
                         arrival time                          20.764    
  -------------------------------------------------------------------
                         slack                                  0.669    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_display_pin
Waveform(ns):       { 0.000 18.500 }
Period(ns):         37.000
Sources:            { CLK_DISPLAY }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         37.000      34.845     BUFGCTRL_X0Y17  CLK_DISPLAY_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X69Y133   PIX_CNT_DISPLAY/t_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X69Y133   PIX_CNT_DISPLAY/t_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X69Y133   PIX_CNT_DISPLAY/t_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X69Y133   PIX_CNT_DISPLAY/t_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X69Y133   PIX_CNT_DISPLAY/t_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X73Y134   PIX_CNT_DISPLAY/t_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X69Y133   PIX_CNT_DISPLAY/t_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X68Y133   PIX_CNT_DISPLAY/t_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.742ns  (logic 0.648ns (4.116%)  route 15.094ns (95.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 39.440 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.610    38.119    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X133Y18        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.910    39.440    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X133Y18        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[7]/C
                         clock pessimism              0.190    39.630    
                         clock uncertainty           -0.035    39.595    
    SLICE_X133Y18        FDRE (Setup_fdre_C_CE)      -0.205    39.390    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                         -38.119    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.692ns  (logic 0.648ns (4.129%)  route 15.044ns (95.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.560    38.070    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[0]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X130Y16        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.692ns  (logic 0.648ns (4.129%)  route 15.044ns (95.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.560    38.070    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[1]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X130Y16        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.692ns  (logic 0.648ns (4.129%)  route 15.044ns (95.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.560    38.070    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[2]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X130Y16        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.692ns  (logic 0.648ns (4.129%)  route 15.044ns (95.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.560    38.070    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[3]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X130Y16        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.692ns  (logic 0.648ns (4.129%)  route 15.044ns (95.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.560    38.070    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[4]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X130Y16        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.692ns  (logic 0.648ns (4.129%)  route 15.044ns (95.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.560    38.070    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[5]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X130Y16        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.692ns  (logic 0.648ns (4.129%)  route 15.044ns (95.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.484    37.385    PIX_CNT/count_pix[8]
    SLICE_X132Y16        LUT6 (Prop_lut6_I3_O)        0.124    37.509 r  PIX_CNT/REG_OUT[7]_i_1__317/O
                         net (fo=8, routed)           0.560    38.070    RFX/GEN_REG[315].REG_COLX/REG11/ld_w[315]_121[0]
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[315].REG_COLX/REG11/CLK
    SLICE_X130Y16        FDRE                                         r  RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[6]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X130Y16        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[315].REG_COLX/REG11/REG_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.641ns  (logic 0.648ns (4.143%)  route 14.993ns (95.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.368    37.269    PIX_CNT/count_pix[8]
    SLICE_X135Y32        LUT6 (Prop_lut6_I3_O)        0.124    37.393 r  PIX_CNT/REG_OUT[7]_i_1__411/O
                         net (fo=8, routed)           0.625    38.018    RFX/GEN_REG[305].REG_COLX/REG7/ld_w[305]_123[0]
    SLICE_X135Y32        FDRE                                         r  RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[305].REG_COLX/REG7/CLK
    SLICE_X135Y32        FDRE                                         r  RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[0]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X135Y32        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.018    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.641ns  (logic 0.648ns (4.143%)  route 14.993ns (95.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 39.442 - 34.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 22.377 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.663    22.377    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDCE (Prop_fdce_C_Q)         0.524    22.901 r  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1263, routed)       14.368    37.269    PIX_CNT/count_pix[8]
    SLICE_X135Y32        LUT6 (Prop_lut6_I3_O)        0.124    37.393 r  PIX_CNT/REG_OUT[7]_i_1__411/O
                         net (fo=8, routed)           0.625    38.018    RFX/GEN_REG[305].REG_COLX/REG7/ld_w[305]_123[0]
    SLICE_X135Y32        FDRE                                         r  RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    J20                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    35.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.531 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.912    39.442    RFX/GEN_REG[305].REG_COLX/REG7/CLK
    SLICE_X135Y32        FDRE                                         r  RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[1]/C
                         clock pessimism              0.190    39.632    
                         clock uncertainty           -0.035    39.597    
    SLICE_X135Y32        FDRE (Setup_fdre_C_CE)      -0.205    39.392    RFX/GEN_REG[305].REG_COLX/REG7/REG_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                         -38.018    
  -------------------------------------------------------------------
                         slack                                  1.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[198].REG_COLX/REG7/REG_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[198].REG_COLX/REG1/REG_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.904%)  route 0.193ns (54.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.622     1.575    RFX/GEN_REG[198].REG_COLX/REG7/CLK
    SLICE_X18Y150        FDRE                                         r  RFX/GEN_REG[198].REG_COLX/REG7/REG_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.164     1.739 r  RFX/GEN_REG[198].REG_COLX/REG7/REG_OUT_reg[7]/Q
                         net (fo=1, routed)           0.193     1.932    RFX/GEN_REG[198].REG_COLX/REG1/REG_OUT_reg[7]_2[7]
    SLICE_X19Y149        FDRE                                         r  RFX/GEN_REG[198].REG_COLX/REG1/REG_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.901     2.104    RFX/GEN_REG[198].REG_COLX/REG1/CLK
    SLICE_X19Y149        FDRE                                         r  RFX/GEN_REG[198].REG_COLX/REG1/REG_OUT_reg[7]/C
                         clock pessimism             -0.250     1.854    
    SLICE_X19Y149        FDRE (Hold_fdre_C_D)         0.066     1.920    RFX/GEN_REG[198].REG_COLX/REG1/REG_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[280].REG_COLX/REG11/REG_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[280].REG_COLX/REG5/REG_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.107%)  route 0.162ns (55.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.629     1.582    RFX/GEN_REG[280].REG_COLX/REG11/CLK
    SLICE_X82Y63         FDRE                                         r  RFX/GEN_REG[280].REG_COLX/REG11/REG_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.128     1.710 r  RFX/GEN_REG[280].REG_COLX/REG11/REG_OUT_reg[5]/Q
                         net (fo=1, routed)           0.162     1.873    RFX/GEN_REG[280].REG_COLX/REG5/D[5]
    SLICE_X84Y63         FDRE                                         r  RFX/GEN_REG[280].REG_COLX/REG5/REG_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.903     2.106    RFX/GEN_REG[280].REG_COLX/REG5/CLK
    SLICE_X84Y63         FDRE                                         r  RFX/GEN_REG[280].REG_COLX/REG5/REG_OUT_reg[5]/C
                         clock pessimism             -0.259     1.847    
    SLICE_X84Y63         FDRE (Hold_fdre_C_D)         0.006     1.853    RFX/GEN_REG[280].REG_COLX/REG5/REG_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[174].REG_COLX/REG6/REG_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[174].REG_COLX/REG0/REG_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.584     1.537    RFX/GEN_REG[174].REG_COLX/REG6/CLK
    SLICE_X96Y149        FDRE                                         r  RFX/GEN_REG[174].REG_COLX/REG6/REG_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y149        FDRE (Prop_fdre_C_Q)         0.164     1.701 r  RFX/GEN_REG[174].REG_COLX/REG6/REG_OUT_reg[5]/Q
                         net (fo=1, routed)           0.173     1.874    RFX/GEN_REG[174].REG_COLX/REG0/REG_OUT_reg[7]_1[5]
    SLICE_X96Y150        FDRE                                         r  RFX/GEN_REG[174].REG_COLX/REG0/REG_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.849     2.052    RFX/GEN_REG[174].REG_COLX/REG0/CLK
    SLICE_X96Y150        FDRE                                         r  RFX/GEN_REG[174].REG_COLX/REG0/REG_OUT_reg[5]/C
                         clock pessimism             -0.250     1.802    
    SLICE_X96Y150        FDRE (Hold_fdre_C_D)         0.052     1.854    RFX/GEN_REG[174].REG_COLX/REG0/REG_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[286].REG_COLX/REG9/REG_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.586%)  route 0.215ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.634     1.587    RFX/GEN_REG[286].REG_COLX/REG9/CLK
    SLICE_X85Y56         FDRE                                         r  RFX/GEN_REG[286].REG_COLX/REG9/REG_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RFX/GEN_REG[286].REG_COLX/REG9/REG_OUT_reg[3]/Q
                         net (fo=1, routed)           0.215     1.944    RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[7]_9[3]
    SLICE_X83Y59         FDRE                                         r  RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.906     2.109    RFX/GEN_REG[286].REG_COLX/REG3/CLK
    SLICE_X83Y59         FDRE                                         r  RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[3]/C
                         clock pessimism             -0.259     1.850    
    SLICE_X83Y59         FDRE (Hold_fdre_C_D)         0.070     1.920    RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[260].REG_COLX/REG7/REG_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[260].REG_COLX/REG1/REG_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.584%)  route 0.149ns (51.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.798     1.751    RFX/GEN_REG[260].REG_COLX/REG7/CLK
    SLICE_X0Y49          FDRE                                         r  RFX/GEN_REG[260].REG_COLX/REG7/REG_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RFX/GEN_REG[260].REG_COLX/REG7/REG_OUT_reg[2]/Q
                         net (fo=1, routed)           0.149     2.041    RFX/GEN_REG[260].REG_COLX/REG1/REG_OUT_reg[7]_0[2]
    SLICE_X0Y50          FDRE                                         r  RFX/GEN_REG[260].REG_COLX/REG1/REG_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.003     2.206    RFX/GEN_REG[260].REG_COLX/REG1/CLK
    SLICE_X0Y50          FDRE                                         r  RFX/GEN_REG[260].REG_COLX/REG1/REG_OUT_reg[2]/C
                         clock pessimism             -0.259     1.947    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.070     2.017    RFX/GEN_REG[260].REG_COLX/REG1/REG_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[552].REG_COLX/REG11/REG_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[552].REG_COLX/REG5/REG_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.896%)  route 0.147ns (51.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.759     1.712    RFX/GEN_REG[552].REG_COLX/REG11/CLK
    SLICE_X37Y49         FDRE                                         r  RFX/GEN_REG[552].REG_COLX/REG11/REG_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.853 r  RFX/GEN_REG[552].REG_COLX/REG11/REG_OUT_reg[6]/Q
                         net (fo=1, routed)           0.147     2.000    RFX/GEN_REG[552].REG_COLX/REG5/D[6]
    SLICE_X37Y50         FDRE                                         r  RFX/GEN_REG[552].REG_COLX/REG5/REG_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.962     2.165    RFX/GEN_REG[552].REG_COLX/REG5/CLK
    SLICE_X37Y50         FDRE                                         r  RFX/GEN_REG[552].REG_COLX/REG5/REG_OUT_reg[6]/C
                         clock pessimism             -0.259     1.906    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     1.976    RFX/GEN_REG[552].REG_COLX/REG5/REG_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[87].REG_COLX/REG6/REG_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[87].REG_COLX/REG0/REG_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.125%)  route 0.162ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568     1.521    RFX/GEN_REG[87].REG_COLX/REG6/CLK
    SLICE_X82Y148        FDRE                                         r  RFX/GEN_REG[87].REG_COLX/REG6/REG_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDRE (Prop_fdre_C_Q)         0.128     1.649 r  RFX/GEN_REG[87].REG_COLX/REG6/REG_OUT_reg[7]/Q
                         net (fo=1, routed)           0.162     1.811    RFX/GEN_REG[87].REG_COLX/REG0/REG_OUT_reg[7]_2[7]
    SLICE_X84Y148        FDRE                                         r  RFX/GEN_REG[87].REG_COLX/REG0/REG_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.839     2.042    RFX/GEN_REG[87].REG_COLX/REG0/CLK
    SLICE_X84Y148        FDRE                                         r  RFX/GEN_REG[87].REG_COLX/REG0/REG_OUT_reg[7]/C
                         clock pessimism             -0.255     1.787    
    SLICE_X84Y148        FDRE (Hold_fdre_C_D)        -0.001     1.786    RFX/GEN_REG[87].REG_COLX/REG0/REG_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[286].REG_COLX/REG9/REG_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.586%)  route 0.215ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.634     1.587    RFX/GEN_REG[286].REG_COLX/REG9/CLK
    SLICE_X85Y56         FDRE                                         r  RFX/GEN_REG[286].REG_COLX/REG9/REG_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RFX/GEN_REG[286].REG_COLX/REG9/REG_OUT_reg[4]/Q
                         net (fo=1, routed)           0.215     1.944    RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[7]_9[4]
    SLICE_X83Y59         FDRE                                         r  RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.906     2.109    RFX/GEN_REG[286].REG_COLX/REG3/CLK
    SLICE_X83Y59         FDRE                                         r  RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[4]/C
                         clock pessimism             -0.259     1.850    
    SLICE_X83Y59         FDRE (Hold_fdre_C_D)         0.066     1.916    RFX/GEN_REG[286].REG_COLX/REG3/REG_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[377].REG_COLX/REG10/REG_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[377].REG_COLX/REG4/REG_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.585%)  route 0.215ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.552     1.505    RFX/GEN_REG[377].REG_COLX/REG10/CLK
    SLICE_X82Y179        FDRE                                         r  RFX/GEN_REG[377].REG_COLX/REG10/REG_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y179        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  RFX/GEN_REG[377].REG_COLX/REG10/REG_OUT_reg[2]/Q
                         net (fo=1, routed)           0.215     1.861    RFX/GEN_REG[377].REG_COLX/REG4/D[2]
    SLICE_X85Y175        FDRE                                         r  RFX/GEN_REG[377].REG_COLX/REG4/REG_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.816     2.019    RFX/GEN_REG[377].REG_COLX/REG4/CLK
    SLICE_X85Y175        FDRE                                         r  RFX/GEN_REG[377].REG_COLX/REG4/REG_OUT_reg[2]/C
                         clock pessimism             -0.255     1.764    
    SLICE_X85Y175        FDRE (Hold_fdre_C_D)         0.070     1.834    RFX/GEN_REG[377].REG_COLX/REG4/REG_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[204].REG_COLX/REG9/REG_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[204].REG_COLX/REG3/REG_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.576%)  route 0.155ns (52.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.953 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.635     1.588    RFX/GEN_REG[204].REG_COLX/REG9/CLK
    SLICE_X85Y99         FDRE                                         r  RFX/GEN_REG[204].REG_COLX/REG9/REG_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  RFX/GEN_REG[204].REG_COLX/REG9/REG_OUT_reg[4]/Q
                         net (fo=1, routed)           0.155     1.885    RFX/GEN_REG[204].REG_COLX/REG3/REG_OUT_reg[7]_5[4]
    SLICE_X87Y101        FDRE                                         r  RFX/GEN_REG[204].REG_COLX/REG3/REG_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.204 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.839     2.042    RFX/GEN_REG[204].REG_COLX/REG3/CLK
    SLICE_X87Y101        FDRE                                         r  RFX/GEN_REG[204].REG_COLX/REG3/REG_OUT_reg[4]/C
                         clock pessimism             -0.255     1.787    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.070     1.857    RFX/GEN_REG[204].REG_COLX/REG3/REG_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 17.000 }
Period(ns):         34.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         34.000      31.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X110Y90   RFX/GEN_REG[143].REG_COLX/REG0/REG_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X110Y90   RFX/GEN_REG[143].REG_COLX/REG0/REG_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X108Y88   RFX/GEN_REG[143].REG_COLX/REG0/REG_OUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X69Y155   RFX/GEN_REG[189].REG_COLX/REG9/REG_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X69Y155   RFX/GEN_REG[189].REG_COLX/REG9/REG_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X69Y155   RFX/GEN_REG[189].REG_COLX/REG9/REG_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X69Y155   RFX/GEN_REG[189].REG_COLX/REG9/REG_OUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X0Y109    RFX/GEN_REG[18].REG_COLX/REG0/REG_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X0Y110    RFX/GEN_REG[18].REG_COLX/REG0/REG_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X96Y130   RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X96Y130   RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X96Y130   RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X96Y130   RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X96Y130   RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X96Y130   RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X96Y130   RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X85Y63    RFX/GEN_REG[282].REG_COLX/REG11/REG_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X85Y63    RFX/GEN_REG[282].REG_COLX/REG11/REG_OUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X85Y63    RFX/GEN_REG[282].REG_COLX/REG11/REG_OUT_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X77Y162   PIX_CNT/t_cnt_reg[1]_rep__12/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X77Y162   PIX_CNT/t_cnt_reg[1]_rep__14/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X84Y84    PIX_CNT/t_cnt_reg[1]_rep__23/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X77Y162   PIX_CNT/t_cnt_reg[1]_rep__25/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X77Y162   PIX_CNT/t_cnt_reg[1]_rep__3/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X77Y162   PIX_CNT/t_cnt_reg[1]_rep__5/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X102Y133  RFX/GEN_REG[235].REG_COLX/REG7/REG_OUT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X141Y51   RFX/GEN_REG[612].REG_COLX/REG3/REG_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X45Y205   RFX/GEN_REG[754].REG_COLX/REG6/REG_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X45Y205   RFX/GEN_REG[754].REG_COLX/REG6/REG_OUT_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_display_pin
  To Clock:  clk_display_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.813ns  (logic 0.583ns (15.290%)  route 3.230ns (84.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.834    27.671    PIX_CNT_DISPLAY/AR[0]
    SLICE_X69Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X69Y133        FDCE (Recov_fdce_C_CLR)     -0.402    60.382    PIX_CNT_DISPLAY/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         60.382    
                         arrival time                         -27.671    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.813ns  (logic 0.583ns (15.290%)  route 3.230ns (84.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.834    27.671    PIX_CNT_DISPLAY/AR[0]
    SLICE_X69Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X69Y133        FDCE (Recov_fdce_C_CLR)     -0.402    60.382    PIX_CNT_DISPLAY/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         60.382    
                         arrival time                         -27.671    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.758ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.813ns  (logic 0.583ns (15.290%)  route 3.230ns (84.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.834    27.671    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Recov_fdce_C_CLR)     -0.356    60.428    PIX_CNT_DISPLAY/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         60.428    
                         arrival time                         -27.671    
  -------------------------------------------------------------------
                         slack                                 32.758    

Slack (MET) :             32.758ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.813ns  (logic 0.583ns (15.290%)  route 3.230ns (84.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.834    27.671    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Recov_fdce_C_CLR)     -0.356    60.428    PIX_CNT_DISPLAY/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         60.428    
                         arrival time                         -27.671    
  -------------------------------------------------------------------
                         slack                                 32.758    

Slack (MET) :             32.800ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.813ns  (logic 0.583ns (15.290%)  route 3.230ns (84.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.834    27.671    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Recov_fdce_C_CLR)     -0.314    60.470    PIX_CNT_DISPLAY/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         60.470    
                         arrival time                         -27.671    
  -------------------------------------------------------------------
                         slack                                 32.800    

Slack (MET) :             32.800ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.813ns  (logic 0.583ns (15.290%)  route 3.230ns (84.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.834    27.671    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.537    60.558    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.262    60.820    
                         clock uncertainty           -0.035    60.784    
    SLICE_X68Y133        FDCE (Recov_fdce_C_CLR)     -0.314    60.470    PIX_CNT_DISPLAY/t_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         60.470    
                         arrival time                         -27.671    
  -------------------------------------------------------------------
                         slack                                 32.800    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.607ns  (logic 0.583ns (16.164%)  route 3.024ns (83.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.629    27.465    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.302    60.858    
                         clock uncertainty           -0.035    60.822    
    SLICE_X73Y134        FDCE (Recov_fdce_C_CLR)     -0.402    60.420    PIX_CNT_DISPLAY/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         60.420    
                         arrival time                         -27.465    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.607ns  (logic 0.583ns (16.164%)  route 3.024ns (83.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.629    27.465    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.302    60.858    
                         clock uncertainty           -0.035    60.822    
    SLICE_X73Y134        FDCE (Recov_fdce_C_CLR)     -0.402    60.420    PIX_CNT_DISPLAY/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         60.420    
                         arrival time                         -27.465    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.607ns  (logic 0.583ns (16.164%)  route 3.024ns (83.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.629    27.465    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.302    60.858    
                         clock uncertainty           -0.035    60.822    
    SLICE_X73Y134        FDCE (Recov_fdce_C_CLR)     -0.402    60.420    PIX_CNT_DISPLAY/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         60.420    
                         arrival time                         -27.465    
  -------------------------------------------------------------------
                         slack                                 32.956    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        3.607ns  (logic 0.583ns (16.164%)  route 3.024ns (83.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 60.556 - 55.500 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 23.858 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.459    19.959 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.148    22.107    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.203 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.654    23.858    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_fdce_C_Q)         0.459    24.317 f  PIX_CNT_DISPLAY/t_cnt_reg[2]/Q
                         net (fo=1838, routed)        2.395    26.712    PIX_CNT_DISPLAY/O2[2]
    SLICE_X66Y133        LUT5 (Prop_lut5_I1_O)        0.124    26.836 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.629    27.465    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    J19                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         1.389    56.889 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.041    58.930    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    59.021 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.535    60.556    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.302    60.858    
                         clock uncertainty           -0.035    60.822    
    SLICE_X73Y134        FDCE (Recov_fdce_C_CLR)     -0.402    60.420    PIX_CNT_DISPLAY/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         60.420    
                         arrival time                         -27.465    
  -------------------------------------------------------------------
                         slack                                 32.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.724ns  (logic 0.236ns (32.593%)  route 0.488ns (67.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.233    20.742    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.484    20.053    
    SLICE_X73Y134        FDCE (Remov_fdce_C_CLR)     -0.085    19.968    PIX_CNT_DISPLAY/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.742    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.724ns  (logic 0.236ns (32.593%)  route 0.488ns (67.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.233    20.742    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.484    20.053    
    SLICE_X73Y134        FDCE (Remov_fdce_C_CLR)     -0.085    19.968    PIX_CNT_DISPLAY/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.742    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.724ns  (logic 0.236ns (32.593%)  route 0.488ns (67.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.233    20.742    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.484    20.053    
    SLICE_X73Y134        FDCE (Remov_fdce_C_CLR)     -0.085    19.968    PIX_CNT_DISPLAY/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.742    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.724ns  (logic 0.236ns (32.593%)  route 0.488ns (67.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.233    20.742    PIX_CNT_DISPLAY/AR[0]
    SLICE_X73Y134        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X73Y134        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.484    20.053    
    SLICE_X73Y134        FDCE (Remov_fdce_C_CLR)     -0.085    19.968    PIX_CNT_DISPLAY/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.742    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.683%)  route 0.559ns (70.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.303    20.813    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.506    20.031    
    SLICE_X68Y133        FDCE (Remov_fdce_C_CLR)     -0.063    19.968    PIX_CNT_DISPLAY/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.813    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.683%)  route 0.559ns (70.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.303    20.813    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.506    20.031    
    SLICE_X68Y133        FDCE (Remov_fdce_C_CLR)     -0.063    19.968    PIX_CNT_DISPLAY/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.813    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.683%)  route 0.559ns (70.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.303    20.813    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.506    20.031    
    SLICE_X68Y133        FDCE (Remov_fdce_C_CLR)     -0.063    19.968    PIX_CNT_DISPLAY/t_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.813    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.683%)  route 0.559ns (70.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.303    20.813    PIX_CNT_DISPLAY/AR[0]
    SLICE_X68Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X68Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.506    20.031    
    SLICE_X68Y133        FDCE (Remov_fdce_C_CLR)     -0.063    19.968    PIX_CNT_DISPLAY/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        -19.968    
                         arrival time                          20.813    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.683%)  route 0.559ns (70.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.303    20.813    PIX_CNT_DISPLAY/AR[0]
    SLICE_X69Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X69Y133        FDCE (Remov_fdce_C_CLR)     -0.085    19.933    PIX_CNT_DISPLAY/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.933    
                         arrival time                          20.813    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.683%)  route 0.559ns (70.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 20.537 - 18.500 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 20.018 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.227    18.727 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.417    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    19.443 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.575    20.018    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_fdce_C_Q)         0.146    20.164 f  PIX_CNT_DISPLAY/t_cnt_reg[5]/Q
                         net (fo=221, routed)         0.134    20.297    PIX_CNT_DISPLAY/O2[5]
    SLICE_X66Y133        LUT6 (Prop_lut6_I0_O)        0.045    20.342 f  PIX_CNT_DISPLAY/t_cnt[2]_i_3/O
                         net (fo=1, routed)           0.122    20.464    PIX_CNT_DISPLAY/t_cnt[2]_i_3_n_0
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045    20.509 f  PIX_CNT_DISPLAY/t_cnt[2]_i_2/O
                         net (fo=13, routed)          0.303    20.813    PIX_CNT_DISPLAY/AR[0]
    SLICE_X69Y133        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    J19                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    J19                  IBUF (Prop_ibuf_I_O)         0.415    18.915 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.750    19.664    CLK_DISPLAY_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    19.693 f  CLK_DISPLAY_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.844    20.537    PIX_CNT_DISPLAY/CLK_DISPLAY
    SLICE_X69Y133        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.519    20.018    
    SLICE_X69Y133        FDCE (Remov_fdce_C_CLR)     -0.085    19.933    PIX_CNT_DISPLAY/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.933    
                         arrival time                          20.813    
  -------------------------------------------------------------------
                         slack                                  0.880    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       23.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.931ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__13/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.480ns  (logic 0.868ns (9.156%)  route 8.612ns (90.844%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 56.037 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.827    31.852    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X78Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.507    56.037    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X78Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__13/C  (IS_INVERTED)
                         clock pessimism              0.183    56.220    
                         clock uncertainty           -0.035    56.185    
    SLICE_X78Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.783    PIX_CNT/t_cnt_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                         55.783    
                         arrival time                         -31.852    
  -------------------------------------------------------------------
                         slack                                 23.931    

Slack (MET) :             23.931ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__19/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.480ns  (logic 0.868ns (9.156%)  route 8.612ns (90.844%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 56.037 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.827    31.852    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X78Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.507    56.037    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X78Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__19/C  (IS_INVERTED)
                         clock pessimism              0.183    56.220    
                         clock uncertainty           -0.035    56.185    
    SLICE_X78Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.783    PIX_CNT/t_cnt_reg[1]_rep__19
  -------------------------------------------------------------------
                         required time                         55.783    
                         arrival time                         -31.852    
  -------------------------------------------------------------------
                         slack                                 23.931    

Slack (MET) :             23.931ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.480ns  (logic 0.868ns (9.156%)  route 8.612ns (90.844%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 56.037 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.827    31.852    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X78Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.507    56.037    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X78Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.183    56.220    
                         clock uncertainty           -0.035    56.185    
    SLICE_X78Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.783    PIX_CNT/t_cnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         55.783    
                         arrival time                         -31.852    
  -------------------------------------------------------------------
                         slack                                 23.931    

Slack (MET) :             23.934ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__12/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.485ns  (logic 0.868ns (9.152%)  route 8.617ns (90.848%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 56.045 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.831    31.857    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X77Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.515    56.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X77Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__12/C  (IS_INVERTED)
                         clock pessimism              0.183    56.228    
                         clock uncertainty           -0.035    56.193    
    SLICE_X77Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.791    PIX_CNT/t_cnt_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                         55.791    
                         arrival time                         -31.857    
  -------------------------------------------------------------------
                         slack                                 23.934    

Slack (MET) :             23.934ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__14/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.485ns  (logic 0.868ns (9.152%)  route 8.617ns (90.848%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 56.045 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.831    31.857    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X77Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.515    56.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X77Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__14/C  (IS_INVERTED)
                         clock pessimism              0.183    56.228    
                         clock uncertainty           -0.035    56.193    
    SLICE_X77Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.791    PIX_CNT/t_cnt_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                         55.791    
                         arrival time                         -31.857    
  -------------------------------------------------------------------
                         slack                                 23.934    

Slack (MET) :             23.934ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__25/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.485ns  (logic 0.868ns (9.152%)  route 8.617ns (90.848%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 56.045 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.831    31.857    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X77Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.515    56.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X77Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__25/C  (IS_INVERTED)
                         clock pessimism              0.183    56.228    
                         clock uncertainty           -0.035    56.193    
    SLICE_X77Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.791    PIX_CNT/t_cnt_reg[1]_rep__25
  -------------------------------------------------------------------
                         required time                         55.791    
                         arrival time                         -31.857    
  -------------------------------------------------------------------
                         slack                                 23.934    

Slack (MET) :             23.934ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.485ns  (logic 0.868ns (9.152%)  route 8.617ns (90.848%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 56.045 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.831    31.857    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X77Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.515    56.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X77Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.183    56.228    
                         clock uncertainty           -0.035    56.193    
    SLICE_X77Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.791    PIX_CNT/t_cnt_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         55.791    
                         arrival time                         -31.857    
  -------------------------------------------------------------------
                         slack                                 23.934    

Slack (MET) :             23.934ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.485ns  (logic 0.868ns (9.152%)  route 8.617ns (90.848%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 56.045 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.831    31.857    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X77Y162        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.515    56.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X77Y162        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__5/C  (IS_INVERTED)
                         clock pessimism              0.183    56.228    
                         clock uncertainty           -0.035    56.193    
    SLICE_X77Y162        FDCE (Recov_fdce_C_CLR)     -0.402    55.791    PIX_CNT/t_cnt_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         55.791    
                         arrival time                         -31.857    
  -------------------------------------------------------------------
                         slack                                 23.934    

Slack (MET) :             23.935ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.465ns  (logic 0.868ns (9.171%)  route 8.597ns (90.829%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 56.026 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.811    31.837    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X83Y168        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.496    56.026    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X83Y168        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__10/C  (IS_INVERTED)
                         clock pessimism              0.183    56.209    
                         clock uncertainty           -0.035    56.174    
    SLICE_X83Y168        FDCE (Recov_fdce_C_CLR)     -0.402    55.772    PIX_CNT/t_cnt_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         55.772    
                         arrival time                         -31.837    
  -------------------------------------------------------------------
                         slack                                 23.935    

Slack (MET) :             23.935ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__21/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        9.465ns  (logic 0.868ns (9.171%)  route 8.597ns (90.829%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 56.026 - 51.000 ) 
    Source Clock Delay      (SCD):    5.372ns = ( 22.372 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.469    18.469 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.618    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.714 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.658    22.372    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X64Y133        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.524    22.896 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1271, routed)        5.317    28.213    PIX_CNT/count_pix[6]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.124    28.337 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.890    29.227    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X86Y146        LUT5 (Prop_lut5_I4_O)        0.124    29.351 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    29.929    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    30.025 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          1.811    31.837    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X83Y168        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__21/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    J20                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.399    52.399 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.440    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.531 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       1.496    56.026    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X83Y168        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__21/C  (IS_INVERTED)
                         clock pessimism              0.183    56.209    
                         clock uncertainty           -0.035    56.174    
    SLICE_X83Y168        FDCE (Recov_fdce_C_CLR)     -0.402    55.772    PIX_CNT/t_cnt_reg[1]_rep__21
  -------------------------------------------------------------------
                         required time                         55.772    
                         arrival time                         -31.837    
  -------------------------------------------------------------------
                         slack                                 23.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__17/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.389ns  (logic 0.217ns (15.626%)  route 1.172ns (84.374%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 19.117 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.701    19.910    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X70Y84         FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.914    19.117    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X70Y84         FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__17/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.862    
    SLICE_X70Y84         FDCE (Remov_fdce_C_CLR)     -0.063    18.799    PIX_CNT/t_cnt_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                        -18.799    
                         arrival time                          19.910    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__23/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.378ns  (logic 0.217ns (15.750%)  route 1.161ns (84.249%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 19.105 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.690    19.899    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X84Y84         FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.902    19.105    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X84Y84         FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__23/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.850    
    SLICE_X84Y84         FDCE (Remov_fdce_C_CLR)     -0.063    18.787    PIX_CNT/t_cnt_reg[1]_rep__23
  -------------------------------------------------------------------
                         required time                        -18.787    
                         arrival time                          19.899    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__15/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.327ns  (logic 0.217ns (16.351%)  route 1.110ns (83.649%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 19.054 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.639    19.848    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X72Y149        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.851    19.054    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X72Y149        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__15/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.799    
    SLICE_X72Y149        FDCE (Remov_fdce_C_CLR)     -0.063    18.736    PIX_CNT/t_cnt_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                        -18.736    
                         arrival time                          19.848    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__20/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.323ns  (logic 0.217ns (16.399%)  route 1.106ns (83.601%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 19.045 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.635    19.844    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X74Y150        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.842    19.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X74Y150        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__20/C  (IS_INVERTED)
                         clock pessimism             -0.250    18.795    
    SLICE_X74Y150        FDCE (Remov_fdce_C_CLR)     -0.063    18.732    PIX_CNT/t_cnt_reg[1]_rep__20
  -------------------------------------------------------------------
                         required time                        -18.732    
                         arrival time                          19.844    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__22/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.323ns  (logic 0.217ns (16.399%)  route 1.106ns (83.601%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 19.045 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.635    19.844    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X74Y150        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.842    19.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X74Y150        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__22/C  (IS_INVERTED)
                         clock pessimism             -0.250    18.795    
    SLICE_X74Y150        FDCE (Remov_fdce_C_CLR)     -0.063    18.732    PIX_CNT/t_cnt_reg[1]_rep__22
  -------------------------------------------------------------------
                         required time                        -18.732    
                         arrival time                          19.844    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.323ns  (logic 0.217ns (16.399%)  route 1.106ns (83.601%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 19.045 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.635    19.844    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X74Y150        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.842    19.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X74Y150        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__4/C  (IS_INVERTED)
                         clock pessimism             -0.250    18.795    
    SLICE_X74Y150        FDCE (Remov_fdce_C_CLR)     -0.063    18.732    PIX_CNT/t_cnt_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                        -18.732    
                         arrival time                          19.844    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.323ns  (logic 0.217ns (16.399%)  route 1.106ns (83.601%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 19.045 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.635    19.844    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X74Y150        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.842    19.045    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X74Y150        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__7/C  (IS_INVERTED)
                         clock pessimism             -0.250    18.795    
    SLICE_X74Y150        FDCE (Remov_fdce_C_CLR)     -0.063    18.732    PIX_CNT/t_cnt_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                        -18.732    
                         arrival time                          19.844    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__18/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.325ns  (logic 0.217ns (16.376%)  route 1.108ns (83.624%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 19.051 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.637    19.846    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X74Y100        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.848    19.051    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X74Y100        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__18/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.796    
    SLICE_X74Y100        FDCE (Remov_fdce_C_CLR)     -0.063    18.733    PIX_CNT/t_cnt_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                        -18.733    
                         arrival time                          19.846    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.327ns  (logic 0.217ns (16.351%)  route 1.110ns (83.649%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 19.053 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.639    19.848    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X62Y137        FDCE                                         f  PIX_CNT/t_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.850    19.053    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.798    
    SLICE_X62Y137        FDCE (Remov_fdce_C_CLR)     -0.063    18.735    PIX_CNT/t_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        -18.735    
                         arrival time                          19.848    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        1.327ns  (logic 0.217ns (16.351%)  route 1.110ns (83.649%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 19.053 - 17.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 18.521 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.237    17.237 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.927    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.953 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.568    18.521    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X86Y146        FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDCE (Prop_fdce_C_Q)         0.146    18.667 f  PIX_CNT/t_cnt_reg[3]/Q
                         net (fo=330, routed)         0.248    18.915    PIX_CNT/count_pix[3]
    SLICE_X86Y146        LUT5 (Prop_lut5_I2_O)        0.045    18.960 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223    19.183    reset_pix_cnt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    19.209 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=49, routed)          0.639    19.848    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X62Y137        FDCE                                         f  PIX_CNT/t_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    J20                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.425    17.425 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.175    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.204 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74926, routed)       0.850    19.053    PIX_CNT/CLK_IBUF_BUFG
    SLICE_X62Y137        FDCE                                         r  PIX_CNT/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.798    
    SLICE_X62Y137        FDCE (Remov_fdce_C_CLR)     -0.063    18.735    PIX_CNT/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        -18.735    
                         arrival time                          19.848    
  -------------------------------------------------------------------
                         slack                                  1.113    





