// Seed: 124834312
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1'b0 or posedge id_2) assume ((id_2));
endmodule
module module_1 ();
  id_2 :
  assert property (@(posedge 1 - id_2++) id_2 - id_1)
  else id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input wire id_0,
    output wor id_1,
    input wor id_2,
    input supply0 id_3
    , id_13,
    input tri0 id_4,
    output wire id_5,
    output tri id_6,
    input wire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_2 = 0;
endmodule
