@inproceedings{cit1,
  author = {Meenderinck, C. and Juurlink, B.},
  title = {When Will CMPs Hit the Power Wall},
  booktitle = {European Conference on Parallel Processing},
  year = {2009},
  publisher = {Springer, Berlin, Heidelberg},
  doi = {10.1007/978-3-642-00955-6_23}
}

@article{cit2,
  author = {W. A. Wulf and S. A. McKee},
  title = {Hitting the Memory Wall: Implications of the Obvious},
  journal = {SIGARCH Comput. Archit. News},
  year = {1995},
  volume = {23},
  number = {1},
  pages = {20--24}
}

@article{cit3,
  author = {G. Santoro and G. Turvani and M. Graziano},
  title = {New Logic-in-Memory Paradigms: An Architectural and Technological Perspective},
  journal = {Micromachines},
  year = {2019},
  volume = {10},
  number = {6},
  pages = {368},
  doi = {10.3390/mi10060368}
}

@inproceedings{cit4,
  author = {C. Xue and T. Huang and J. Liu and et al.},
  title = {A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2020},
  pages = {244--246}
}

@inproceedings{cit5,
  author = {J. Yue and Z. Yuan and X. Feng and et al.},
  title = {A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2020},
  pages = {234--236}
}

@inproceedings{cit6,
  author = {T. Singh and S. Rangarajan and D. John and et al.},
  title = {Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2020},
  pages = {42--44}
}

@inproceedings{cit7,
  author = {N. Beck and S. White and M. Paraschou and et al.},
  title = {Zeppelin: An SoC for Multichip Architectures},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2018},
  pages = {40--42}
}

@inproceedings{cit8,
  author = {S. Naffziger},
  title = {Pioneering Chiplet Technology and Design for the AMD EPYC and Ryzen Processor Families: Industrial Product},
  booktitle = {2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)},
  year = {2021},
  address = {Valencia, Spain},
  pages = {57--70},
  doi = {10.1109/ISCA52012.2021.00014}
}

@article{cit9,
  author = {J. Xia and C. Cheng and X. Zhou and et al.},
  title = {Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services},
  journal = {IEEE Micro},
  year = {2021},
  volume = {41},
  number = {5},
  pages = {67--75},
  doi = {10.1109/MM.2021.3085578}
}

@inproceedings{cit10,
  author = {S. Pal},
  title = {Designing a 2048-Chiplet, 14336-Core Waferscale Processor},
  booktitle = {2021 58th ACM/IEEE Design Automation Conference (DAC)},
  year = {2021},
  address = {San Francisco, CA, USA},
  pages = {1183--1188},
  doi = {10.1109/DAC18074.2021.9586194}
}

@inproceedings{cit11,
  author = {P. Vivet and E. Guthmuller and Y. Thonnart and et al.},
  title = {A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3TB/s/mm² Inter-Chiplet Interconnects and 156mW/mm²@82\% Peak Efficiency DCDC Converters},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2020},
  pages = {46--48}
}

@inproceedings{cit12,
  author = {X. Ma and Y. Wang and Y. Wang and et al.},
  title = {Survey on Chiplets: Interface, Interconnect and Integration Methodology},
  booktitle = {CCF Trans. HPC 4},
  year = {2022},
  pages = {43--52}
}

@inproceedings{cit13,
  author = {H. Zhu},
  title = {COMB-MCM: Computing-on-Memory Boundary NN Processor with Bipolar Bitwise Sparsity Optimization for Scalable Multi-Chiplet-Module Edge Machine Learning},
  booktitle = {2022 IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  address = {San Francisco, CA, USA},
  pages = {1--3},
  doi = {10.1109/ISSCC42614.2022.9731657}
}

@inproceedings{cit14,
  author = {R. Hwang and T. Kim and Y. Kwon and et al.},
  title = {Centaur: A Chiplet-Based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations},
  booktitle = {ACM/IEEE Annual International Symposium on Computer Architecture (ISCA)},
  year = {2020},
  pages = {968--981}
}

@inproceedings{cit15,
  author = {Y. S. Shao and J. Clemons and R. Venkatesan and et al.},
  title = {Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture},
  booktitle = {IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  year = {2019},
  pages = {14--27}
}

@inproceedings{cit16,
  author = {B. Zimmer and R. Venkatesan and Y. S. Shao and et al.},
  title = {A 0.11pJ/Op, 0.32-128TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm},
  booktitle = {IEEE Symposium on VLSI Circuits},
  year = {2019},
  pages = {300}
}

@inproceedings{cit17,
  author = {Blythe David},
  title = {XeHPC Ponte Vecchio},
  booktitle = {2021 IEEE Hot Chips 33 Symposium (HCS)},
  year = {2021},
  publisher = {IEEE Computer Society}
}

@inproceedings{cit18,
  author = {A. Arunkumar and E. Bolotin and B. Y. Cho and et al.},
  title = {MCM GPU: Multi-Chip-Module GPUs for Continued Performance Scalability},
  booktitle = {ACM/IEEE Annual International Symposium on Computer Architecture (ISCA)},
  year = {2017},
  pages = {320--332}
}

@inproceedings{cit19,
  author = {J. Yin and Z. Lin and O. Kayiran and et al.},
  title = {Modular Routing Design for Chiplet-Based Systems},
  booktitle = {ACM/IEEE Annual International Symposium on Computer Architecture (ISCA)},
  year = {2018},
  pages = {726--738}
}

@inproceedings{cit20,
  author = {D. Greenhill and R. Ho and D. M. Lewis and et al.},
  title = {A 14nm 1GHz FPGA with 2.5D Transceiver Integration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2017},
  pages = {54--55}
}

@article{cit21,
  author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and et al.},
  title = {The gem5 Simulator},
  journal = {ACM SIGARCH Computer Architecture News},
  year = {2011},
  volume = {39},
  number = {2},
  pages = {1--7},
  doi = {10.1145/2024716.2024718}
}

@inproceedings{cit22,
  author = {Wang, Timothy G. and Baghsorkhi, Saeed S. and Delahaye, Marc and et al.},
  title = {GPGPU-Sim: A Cycle-Accurate Computer Simulator for GPGPU Applications},
  booktitle = {Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  year = {2009},
  pages = {231--242},
  doi = {10.1109/ISPASS.2009.4919648}
}

@inproceedings{cit23,
  author = {Carlson, Trevor E. and Heirman, Wim and Eeckhout, Lieven},
  title = {Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulation},
  booktitle = {Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)},
  year = {2011},
  pages = {52:1--52:12},
  doi = {10.1145/2063384.2063454}
}


@inproceedings{cit24,
  author = {Lukas C. and Andreas H. and Wolfgang E. and {et al.}},
  title = {The Next Generation of Virtual Prototyping: Ultra-Fast Yet Accurate Simulation of {HW/SW} Systems},
  booktitle = {Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE)},
  year = {2018},
  pages = {997--1002},
  doi = {10.23919/DATE.2018.8342145}
}

@article{cit25,
  author = {Wang, Chenghan and Xu, Qinzhi and Nie, Chuanjun and Cao, He and Liu, Jianyun and Li, Zhiqiang},
  title = {An efficient thermal model of chiplet heterogeneous integration system for steady-state temperature prediction},
  journal = {Microelectronics Reliability},
  year = {2023},
  volume = {146},
  pages = {115006},
  doi = {10.1016/j.microrel.2023.115006}
}

@misc{cit26,
  title = {RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures}, 
  author = {Patrick Iff and Benigna Bruggmann and Blaise Morel and Maciej Besta and Luca Benini and Torsten Hoefler},
  year = {2025},
  eprint = {2311.06081},
  archivePrefix = {arXiv}
}

@inproceedings{cit27,
  title = {Chiplet actuary: a quantitative cost model and multi-chiplet architecture exploration},
  booktitle = {Proceedings of the 59th ACM/IEEE Design Automation Conference},
  publisher = {ACM},
  author = {Feng, Yinxiao and Ma, Kaisheng},
  year = {2022},
  doi = {10.1145/3489517.3530428}
}
