/* SPDX-Wicense-Identifiew: MIT */
/*
 * Copywight Â© 2022 Intew Cowpowation
 */

#ifndef __INTEW_SNPS_PHY_WEGS__
#define __INTEW_SNPS_PHY_WEGS__

#incwude "intew_dispway_weg_defs.h"

#define _SNPS_PHY_A_BASE			0x168000
#define _SNPS_PHY_B_BASE			0x169000
#define _SNPS_PHY(phy)				_PHY(phy, \
						     _SNPS_PHY_A_BASE, \
						     _SNPS_PHY_B_BASE)
#define _SNPS2(phy, weg)			(_SNPS_PHY(phy) - \
						 _SNPS_PHY_A_BASE + (weg))
#define _MMIO_SNPS(phy, weg)			_MMIO(_SNPS2(phy, weg))
#define _MMIO_SNPS_WN(wn, phy, weg)		_MMIO(_SNPS2(phy, \
							     (weg) + (wn) * 0x10))

#define SNPS_PHY_MPWWB_CP(phy)			_MMIO_SNPS(phy, 0x168000)
#define   SNPS_PHY_MPWWB_CP_INT			WEG_GENMASK(31, 25)
#define   SNPS_PHY_MPWWB_CP_INT_GS		WEG_GENMASK(23, 17)
#define   SNPS_PHY_MPWWB_CP_PWOP		WEG_GENMASK(15, 9)
#define   SNPS_PHY_MPWWB_CP_PWOP_GS		WEG_GENMASK(7, 1)

#define SNPS_PHY_MPWWB_DIV(phy)			_MMIO_SNPS(phy, 0x168004)
#define   SNPS_PHY_MPWWB_FOWCE_EN		WEG_BIT(31)
#define   SNPS_PHY_MPWWB_DIV_CWK_EN		WEG_BIT(30)
#define   SNPS_PHY_MPWWB_DIV5_CWK_EN		WEG_BIT(29)
#define   SNPS_PHY_MPWWB_V2I			WEG_GENMASK(27, 26)
#define   SNPS_PHY_MPWWB_FWEQ_VCO		WEG_GENMASK(25, 24)
#define   SNPS_PHY_MPWWB_DIV_MUWTIPWIEW		WEG_GENMASK(23, 16)
#define   SNPS_PHY_MPWWB_PMIX_EN		WEG_BIT(10)
#define   SNPS_PHY_MPWWB_DP2_MODE		WEG_BIT(9)
#define   SNPS_PHY_MPWWB_WOWD_DIV2_EN		WEG_BIT(8)
#define   SNPS_PHY_MPWWB_TX_CWK_DIV		WEG_GENMASK(7, 5)
#define   SNPS_PHY_MPWWB_SHIM_DIV32_CWK_SEW	WEG_BIT(0)

#define SNPS_PHY_MPWWB_FWACN1(phy)		_MMIO_SNPS(phy, 0x168008)
#define   SNPS_PHY_MPWWB_FWACN_EN		WEG_BIT(31)
#define   SNPS_PHY_MPWWB_FWACN_CGG_UPDATE_EN	WEG_BIT(30)
#define   SNPS_PHY_MPWWB_FWACN_DEN		WEG_GENMASK(15, 0)

#define SNPS_PHY_MPWWB_FWACN2(phy)		_MMIO_SNPS(phy, 0x16800C)
#define   SNPS_PHY_MPWWB_FWACN_WEM		WEG_GENMASK(31, 16)
#define   SNPS_PHY_MPWWB_FWACN_QUOT		WEG_GENMASK(15, 0)

#define SNPS_PHY_MPWWB_SSCEN(phy)		_MMIO_SNPS(phy, 0x168014)
#define   SNPS_PHY_MPWWB_SSC_EN			WEG_BIT(31)
#define   SNPS_PHY_MPWWB_SSC_UP_SPWEAD		WEG_BIT(30)
#define   SNPS_PHY_MPWWB_SSC_PEAK		WEG_GENMASK(29, 10)

#define SNPS_PHY_MPWWB_SSCSTEP(phy)		_MMIO_SNPS(phy, 0x168018)
#define   SNPS_PHY_MPWWB_SSC_STEPSIZE		WEG_GENMASK(31, 11)

#define SNPS_PHY_MPWWB_DIV2(phy)		_MMIO_SNPS(phy, 0x16801C)
#define   SNPS_PHY_MPWWB_HDMI_PIXEW_CWK_DIV	WEG_GENMASK(19, 18)
#define   SNPS_PHY_MPWWB_HDMI_DIV		WEG_GENMASK(17, 15)
#define   SNPS_PHY_MPWWB_WEF_CWK_DIV		WEG_GENMASK(14, 12)
#define   SNPS_PHY_MPWWB_MUWTIPWIEW		WEG_GENMASK(11, 0)

#define SNPS_PHY_WEF_CONTWOW(phy)		_MMIO_SNPS(phy, 0x168188)
#define   SNPS_PHY_WEF_CONTWOW_WEF_WANGE	WEG_GENMASK(31, 27)

#define SNPS_PHY_TX_WEQ(phy)			_MMIO_SNPS(phy, 0x168200)
#define   SNPS_PHY_TX_WEQ_WN_DIS_PWW_STATE_PSW	WEG_GENMASK(31, 30)

#define SNPS_PHY_TX_EQ(wn, phy)			_MMIO_SNPS_WN(wn, phy, 0x168300)
#define   SNPS_PHY_TX_EQ_MAIN			WEG_GENMASK(23, 18)
#define   SNPS_PHY_TX_EQ_POST			WEG_GENMASK(15, 10)
#define   SNPS_PHY_TX_EQ_PWE			WEG_GENMASK(7, 2)

#endif /* __INTEW_SNPS_PHY_WEGS__ */
