Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue May  6 13:06:56 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    119.099        0.000                      0                  208        0.157        0.000                      0                  208        7.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      119.099        0.000                      0                  208        0.157        0.000                      0                  208       62.000        0.000                       0                   109  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      119.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             119.099ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            wr_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.362ns (23.770%)  route 4.368ns (76.230%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 123.508 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.886    lcd_clk_OBUF
    SLICE_X2Y82          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478    -0.408 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=67, routed)          1.549     1.140    init_rom_addr_reg_rep[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.295     1.435 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=3, routed)           0.509     1.944    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.117     2.061 r  wr_data[15]_i_3/O
                         net (fo=3, routed)           0.827     2.888    wr_data[15]_i_3_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.348     3.236 r  wr_data[15]_i_1/O
                         net (fo=17, routed)          1.484     4.720    wr_data
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.124     4.844 r  wr_start_i_1/O
                         net (fo=1, routed)           0.000     4.844    wr_start_i_1_n_0
    SLICE_X4Y78          FDCE                                         r  wr_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.495   123.508    lcd_clk_OBUF
    SLICE_X4Y78          FDCE                                         r  wr_start_reg/C
                         clock pessimism              0.562   124.070    
                         clock uncertainty           -0.158   123.911    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.031   123.942    wr_start_reg
  -------------------------------------------------------------------
                         required time                        123.942    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                119.099    

Slack (MET) :             119.404ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            wr_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.238ns (23.782%)  route 3.968ns (76.218%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 123.511 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.886    lcd_clk_OBUF
    SLICE_X2Y82          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478    -0.408 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=67, routed)          1.549     1.140    init_rom_addr_reg_rep[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.295     1.435 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=3, routed)           0.509     1.944    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.117     2.061 r  wr_data[15]_i_3/O
                         net (fo=3, routed)           0.827     2.888    wr_data[15]_i_3_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.348     3.236 r  wr_data[15]_i_1/O
                         net (fo=17, routed)          1.083     4.319    wr_data
    SLICE_X0Y80          FDCE                                         r  wr_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.498   123.511    lcd_clk_OBUF
    SLICE_X0Y80          FDCE                                         r  wr_data_reg[8]/C
                         clock pessimism              0.576   124.087    
                         clock uncertainty           -0.158   123.928    
    SLICE_X0Y80          FDCE (Setup_fdce_C_CE)      -0.205   123.723    wr_data_reg[8]
  -------------------------------------------------------------------
                         required time                        123.723    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                119.404    

Slack (MET) :             119.407ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            wr_is_cmd_reg_inv/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.238ns (23.798%)  route 3.964ns (76.202%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 123.511 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.886    lcd_clk_OBUF
    SLICE_X2Y82          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478    -0.408 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=67, routed)          1.549     1.140    init_rom_addr_reg_rep[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.295     1.435 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=3, routed)           0.509     1.944    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.117     2.061 r  wr_data[15]_i_3/O
                         net (fo=3, routed)           0.827     2.888    wr_data[15]_i_3_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.348     3.236 r  wr_data[15]_i_1/O
                         net (fo=17, routed)          1.080     4.316    wr_data
    SLICE_X3Y79          FDPE                                         r  wr_is_cmd_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.498   123.511    lcd_clk_OBUF
    SLICE_X3Y79          FDPE                                         r  wr_is_cmd_reg_inv/C
                         clock pessimism              0.576   124.087    
                         clock uncertainty           -0.158   123.928    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_CE)      -0.205   123.723    wr_is_cmd_reg_inv
  -------------------------------------------------------------------
                         required time                        123.723    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                119.407    

Slack (MET) :             119.444ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            wr_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.238ns (23.779%)  route 3.968ns (76.221%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 123.516 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.886    lcd_clk_OBUF
    SLICE_X2Y82          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478    -0.408 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=67, routed)          1.549     1.140    init_rom_addr_reg_rep[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.295     1.435 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=3, routed)           0.509     1.944    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.117     2.061 r  wr_data[15]_i_3/O
                         net (fo=3, routed)           0.827     2.888    wr_data[15]_i_3_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.348     3.236 r  wr_data[15]_i_1/O
                         net (fo=17, routed)          1.084     4.320    wr_data
    SLICE_X2Y84          FDCE                                         r  wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.503   123.516    lcd_clk_OBUF
    SLICE_X2Y84          FDCE                                         r  wr_data_reg[0]/C
                         clock pessimism              0.576   124.092    
                         clock uncertainty           -0.158   123.933    
    SLICE_X2Y84          FDCE (Setup_fdce_C_CE)      -0.169   123.764    wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                        123.764    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                119.444    

Slack (MET) :             119.444ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            wr_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.238ns (23.779%)  route 3.968ns (76.221%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 123.516 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.886    lcd_clk_OBUF
    SLICE_X2Y82          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478    -0.408 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=67, routed)          1.549     1.140    init_rom_addr_reg_rep[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.295     1.435 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=3, routed)           0.509     1.944    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.117     2.061 r  wr_data[15]_i_3/O
                         net (fo=3, routed)           0.827     2.888    wr_data[15]_i_3_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.348     3.236 r  wr_data[15]_i_1/O
                         net (fo=17, routed)          1.084     4.320    wr_data
    SLICE_X2Y84          FDCE                                         r  wr_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.503   123.516    lcd_clk_OBUF
    SLICE_X2Y84          FDCE                                         r  wr_data_reg[3]/C
                         clock pessimism              0.576   124.092    
                         clock uncertainty           -0.158   123.933    
    SLICE_X2Y84          FDCE (Setup_fdce_C_CE)      -0.169   123.764    wr_data_reg[3]
  -------------------------------------------------------------------
                         required time                        123.764    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                119.444    

Slack (MET) :             119.660ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.828ns (16.789%)  route 4.104ns (83.211%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.619    -0.884    lcd_clk_OBUF
    SLICE_X1Y84          FDCE                                         r  init_rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  init_rom_addr_reg_rep[5]/Q
                         net (fo=72, routed)          1.943     1.514    init_rom_addr_reg_rep[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.638 f  delay_counter[31]_i_10/O
                         net (fo=2, routed)           0.883     2.522    delay_counter[31]_i_10_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     2.646 r  state[3]_i_3/O
                         net (fo=1, routed)           0.789     3.435    state[3]_i_3_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.559 r  state[3]_i_1/O
                         net (fo=4, routed)           0.489     4.047    state
    SLICE_X4Y79          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.496   123.509    lcd_clk_OBUF
    SLICE_X4Y79          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.562   124.071    
                         clock uncertainty           -0.158   123.912    
    SLICE_X4Y79          FDCE (Setup_fdce_C_CE)      -0.205   123.707    state_reg[0]
  -------------------------------------------------------------------
                         required time                        123.707    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                119.660    

Slack (MET) :             119.660ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.828ns (16.789%)  route 4.104ns (83.211%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.619    -0.884    lcd_clk_OBUF
    SLICE_X1Y84          FDCE                                         r  init_rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  init_rom_addr_reg_rep[5]/Q
                         net (fo=72, routed)          1.943     1.514    init_rom_addr_reg_rep[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     1.638 f  delay_counter[31]_i_10/O
                         net (fo=2, routed)           0.883     2.522    delay_counter[31]_i_10_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     2.646 r  state[3]_i_3/O
                         net (fo=1, routed)           0.789     3.435    state[3]_i_3_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.559 r  state[3]_i_1/O
                         net (fo=4, routed)           0.489     4.047    state
    SLICE_X4Y79          FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.496   123.509    lcd_clk_OBUF
    SLICE_X4Y79          FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.562   124.071    
                         clock uncertainty           -0.158   123.912    
    SLICE_X4Y79          FDCE (Setup_fdce_C_CE)      -0.205   123.707    state_reg[2]
  -------------------------------------------------------------------
                         required time                        123.707    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                119.660    

Slack (MET) :             119.696ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            wr_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.238ns (25.188%)  route 3.677ns (74.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 123.512 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.886    lcd_clk_OBUF
    SLICE_X2Y82          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478    -0.408 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=67, routed)          1.549     1.140    init_rom_addr_reg_rep[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.295     1.435 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=3, routed)           0.509     1.944    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.117     2.061 r  wr_data[15]_i_3/O
                         net (fo=3, routed)           0.827     2.888    wr_data[15]_i_3_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.348     3.236 r  wr_data[15]_i_1/O
                         net (fo=17, routed)          0.793     4.029    wr_data
    SLICE_X0Y81          FDCE                                         r  wr_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.499   123.512    lcd_clk_OBUF
    SLICE_X0Y81          FDCE                                         r  wr_data_reg[5]/C
                         clock pessimism              0.576   124.088    
                         clock uncertainty           -0.158   123.929    
    SLICE_X0Y81          FDCE (Setup_fdce_C_CE)      -0.205   123.724    wr_data_reg[5]
  -------------------------------------------------------------------
                         required time                        123.724    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                119.696    

Slack (MET) :             119.709ns  (required time - arrival time)
  Source:                 delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.087ns (22.140%)  route 3.823ns (77.860%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 123.515 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.611    -0.892    lcd_clk_OBUF
    SLICE_X7Y80          FDCE                                         r  delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  delay_counter_reg[12]/Q
                         net (fo=3, routed)           0.940     0.467    delay_counter_reg_n_0_[12]
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.296     0.763 r  delay_counter[31]_i_18/O
                         net (fo=1, routed)           0.391     1.153    delay_counter[31]_i_18_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.277 r  delay_counter[31]_i_11/O
                         net (fo=1, routed)           0.799     2.076    delay_counter[31]_i_11_n_0
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.124     2.200 r  delay_counter[31]_i_7/O
                         net (fo=3, routed)           0.733     2.933    delay_counter[31]_i_7_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     3.057 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.960     4.017    delay_counter
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.502   123.515    lcd_clk_OBUF
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[30]/C
                         clock pessimism              0.575   124.090    
                         clock uncertainty           -0.158   123.931    
    SLICE_X7Y85          FDCE (Setup_fdce_C_CE)      -0.205   123.726    delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        123.726    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                119.709    

Slack (MET) :             119.709ns  (required time - arrival time)
  Source:                 delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.087ns (22.140%)  route 3.823ns (77.860%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 123.515 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.611    -0.892    lcd_clk_OBUF
    SLICE_X7Y80          FDCE                                         r  delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  delay_counter_reg[12]/Q
                         net (fo=3, routed)           0.940     0.467    delay_counter_reg_n_0_[12]
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.296     0.763 r  delay_counter[31]_i_18/O
                         net (fo=1, routed)           0.391     1.153    delay_counter[31]_i_18_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     1.277 r  delay_counter[31]_i_11/O
                         net (fo=1, routed)           0.799     2.076    delay_counter[31]_i_11_n_0
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.124     2.200 r  delay_counter[31]_i_7/O
                         net (fo=3, routed)           0.733     2.933    delay_counter[31]_i_7_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     3.057 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.960     4.017    delay_counter
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.502   123.515    lcd_clk_OBUF
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[31]/C
                         clock pessimism              0.575   124.090    
                         clock uncertainty           -0.158   123.931    
    SLICE_X7Y85          FDCE (Setup_fdce_C_CE)      -0.205   123.726    delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                        123.726    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                119.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 wr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.587    -0.586    lcd_clk_OBUF
    SLICE_X3Y82          FDCE                                         r  wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  wr_data_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.346    wr_data_reg_n_0_[2]
    SLICE_X1Y81          FDCE                                         r  LCD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.826    lcd_clk_OBUF
    SLICE_X1Y81          FDCE                                         r  LCD_DATA_reg_reg[2]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.070    -0.503    LCD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 wr_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.588    -0.585    lcd_clk_OBUF
    SLICE_X3Y83          FDCE                                         r  wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  wr_data_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.344    wr_data_reg_n_0_[1]
    SLICE_X1Y83          FDCE                                         r  LCD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.824    lcd_clk_OBUF
    SLICE_X1Y83          FDCE                                         r  LCD_DATA_reg_reg[1]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.066    -0.505    LCD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 wr_is_cmd_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X3Y79          FDPE                                         r  wr_is_cmd_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  wr_is_cmd_reg_inv/Q
                         net (fo=1, routed)           0.110    -0.338    wr_is_cmd_reg_inv_n_0
    SLICE_X2Y79          FDCE                                         r  LCD_RS_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.852    -0.828    lcd_clk_OBUF
    SLICE_X2Y79          FDCE                                         r  LCD_RS_reg_reg/C
                         clock pessimism              0.253    -0.576    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.063    -0.513    LCD_RS_reg_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            wr_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.584    lcd_clk_OBUF
    SLICE_X1Y84          FDCE                                         r  init_rom_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  init_rom_addr_reg_rep[0]/Q
                         net (fo=26, routed)          0.143    -0.299    init_rom_addr_reg_rep_n_0_[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.045    -0.254 r  wr_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    wr_data[4]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.857    -0.823    lcd_clk_OBUF
    SLICE_X0Y84          FDCE                                         r  wr_data_reg[4]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.091    -0.480    wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 wr_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X1Y79          FDCE                                         r  wr_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  wr_data_reg[11]/Q
                         net (fo=1, routed)           0.170    -0.278    wr_data_reg_n_0_[11]
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[11]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.070    -0.509    LCD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 wr_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X1Y79          FDCE                                         r  wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  wr_data_reg[14]/Q
                         net (fo=1, routed)           0.172    -0.276    wr_data_reg_n_0_[14]
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[14]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.070    -0.509    LCD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.212ns (59.919%)  route 0.142ns (40.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X6Y81          FDCE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  state_reg[3]/Q
                         net (fo=47, routed)          0.142    -0.283    state_reg_n_0_[3]
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.048    -0.235 r  delay_counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    delay_counter[17]_i_1_n_0
    SLICE_X7Y81          FDCE                                         r  delay_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.853    -0.828    lcd_clk_OBUF
    SLICE_X7Y81          FDCE                                         r  delay_counter_reg[17]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X7Y81          FDCE (Hold_fdce_C_D)         0.107    -0.469    delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 wr_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.629%)  route 0.182ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X1Y79          FDCE                                         r  wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  wr_data_reg[15]/Q
                         net (fo=2, routed)           0.182    -0.266    wr_data_reg_n_0_[15]
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[15]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.072    -0.507    LCD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 wr_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.585    -0.588    lcd_clk_OBUF
    SLICE_X3Y80          FDCE                                         r  wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  wr_data_reg[7]/Q
                         net (fo=1, routed)           0.177    -0.270    wr_data_reg_n_0_[7]
    SLICE_X2Y78          FDCE                                         r  LCD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X2Y78          FDCE                                         r  LCD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.063    -0.513    LCD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.576%)  route 0.142ns (40.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X6Y81          FDCE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  state_reg[3]/Q
                         net (fo=47, routed)          0.142    -0.283    state_reg_n_0_[3]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  delay_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    delay_counter[14]_i_1_n_0
    SLICE_X7Y81          FDCE                                         r  delay_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.853    -0.828    lcd_clk_OBUF
    SLICE_X7Y81          FDCE                                         r  delay_counter_reg[14]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X7Y81          FDCE (Hold_fdce_C_D)         0.091    -0.485    delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X3Y77      LCD_CS_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X2Y78      LCD_DATA_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X2Y78      LCD_DATA_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X1Y76      LCD_DATA_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X1Y76      LCD_DATA_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X1Y76      LCD_DATA_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X1Y76      LCD_DATA_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X0Y76      LCD_DATA_reg_reg[15]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X3Y77      LCD_CS_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X3Y77      LCD_CS_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X3Y77      LCD_CS_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X3Y77      LCD_CS_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X2Y78      LCD_DATA_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y76      LCD_DATA_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     62.500    62.500 f  
    R2                                                0.000    62.500 f  clk (IN)
                         net (fo=0)                   0.000    62.500    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467    63.967 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.200    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    58.239 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.901    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    59.997 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         2.909    62.905    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    66.496 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    66.496    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 4.072ns (63.845%)  route 2.306ns (36.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X2Y78          FDCE                                         r  LCD_DATA_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  LCD_DATA_reg_reg[10]/Q
                         net (fo=1, routed)           2.306     1.932    LCD_DATA_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         3.554     5.486 r  LCD_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.486    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.338ns  (logic 4.006ns (63.212%)  route 2.332ns (36.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.608    -0.895    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  LCD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           2.332     1.892    LCD_DATA_OBUF[13]
    F15                  OBUF (Prop_obuf_I_O)         3.550     5.443 r  LCD_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.443    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 4.010ns (63.462%)  route 2.309ns (36.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.608    -0.895    lcd_clk_OBUF
    SLICE_X0Y76          FDCE                                         r  LCD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  LCD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           2.309     1.870    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         3.554     5.424 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.424    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 4.102ns (65.796%)  route 2.132ns (34.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X2Y78          FDCE                                         r  LCD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  LCD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           2.132     1.759    LCD_DATA_OBUF[7]
    A17                  OBUF (Prop_obuf_I_O)         3.584     5.343 r  LCD_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.343    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.169ns  (logic 4.070ns (65.968%)  route 2.100ns (34.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.616    -0.887    lcd_clk_OBUF
    SLICE_X5Y84          FDCE                                         r  led_1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  led_1_reg_reg/Q
                         net (fo=1, routed)           2.100     1.668    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         3.614     5.282 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.282    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 4.101ns (66.442%)  route 2.071ns (33.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X2Y78          FDCE                                         r  LCD_DATA_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  LCD_DATA_reg_reg[0]/Q
                         net (fo=1, routed)           2.071     1.698    LCD_DATA_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         3.583     5.281 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.281    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 4.041ns (65.681%)  route 2.112ns (34.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.615    -0.888    lcd_clk_OBUF
    SLICE_X1Y81          FDCE                                         r  LCD_DATA_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  LCD_DATA_reg_reg[2]/Q
                         net (fo=1, routed)           2.112     1.679    LCD_DATA_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         3.585     5.265 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.265    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 4.042ns (65.711%)  route 2.109ns (34.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.608    -0.895    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  LCD_DATA_reg_reg[15]/Q
                         net (fo=1, routed)           2.109     1.670    LCD_DATA_OBUF[12]
    C17                  OBUF (Prop_obuf_I_O)         3.586     5.256 r  LCD_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.256    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 4.031ns (65.685%)  route 2.106ns (34.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.618    -0.885    lcd_clk_OBUF
    SLICE_X0Y83          FDCE                                         r  LCD_DATA_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  LCD_DATA_reg_reg[4]/Q
                         net (fo=1, routed)           2.106     1.677    LCD_DATA_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         3.575     5.252 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.252    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.734    -0.438    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.853 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.853    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.415ns (80.408%)  route 0.345ns (19.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.585    -0.588    lcd_clk_OBUF
    SLICE_X5Y82          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.345    -0.102    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     1.171 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.171    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_WR_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.446ns (81.613%)  route 0.326ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X3Y78          FDPE                                         r  LCD_WR_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 r  LCD_WR_reg_reg/Q
                         net (fo=1, routed)           0.326    -0.123    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.305     1.181 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     1.181    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.454ns (80.575%)  route 0.351ns (19.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X2Y79          FDCE                                         r  LCD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  LCD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.351    -0.074    LCD_DATA_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.290     1.216 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.216    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.452ns (80.506%)  route 0.352ns (19.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.588    -0.585    lcd_clk_OBUF
    SLICE_X1Y83          FDCE                                         r  LCD_DATA_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  LCD_DATA_reg_reg[1]/Q
                         net (fo=1, routed)           0.352    -0.092    LCD_DATA_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         1.311     1.219 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.219    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.435ns (78.959%)  route 0.383ns (21.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X2Y78          FDCE                                         r  LCD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  LCD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.383    -0.043    LCD_DATA_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         1.271     1.228 r  LCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.228    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.440ns (79.195%)  route 0.378ns (20.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X2Y79          FDCE                                         r  LCD_RS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  LCD_RS_reg_reg/Q
                         net (fo=1, routed)           0.378    -0.047    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     1.229 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     1.229    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.448ns (77.971%)  route 0.409ns (22.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X3Y77          FDPE                                         r  LCD_CS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 r  LCD_CS_reg_reg/Q
                         net (fo=1, routed)           0.409    -0.040    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     1.267 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     1.267    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.424ns (76.263%)  route 0.443ns (23.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.581    -0.592    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  LCD_DATA_reg_reg[11]/Q
                         net (fo=1, routed)           0.443    -0.008    LCD_DATA_OBUF[11]
    E16                  OBUF (Prop_obuf_I_O)         1.283     1.275 r  LCD_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.275    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.416ns (75.723%)  route 0.454ns (24.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.581    -0.592    lcd_clk_OBUF
    SLICE_X0Y76          FDCE                                         r  LCD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  LCD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.454     0.003    LCD_DATA_OBUF[9]
    D16                  OBUF (Prop_obuf_I_O)         1.275     1.279 r  LCD_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.279    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423    10.423 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.760 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.290    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.319 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.136    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.530    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.625ns (26.402%)  route 4.530ns (73.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.414     6.155    delay_counter[31]_i_3_n_0
    SLICE_X3Y84          FDCE                                         f  init_rom_addr_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.503    -1.484    lcd_clk_OBUF
    SLICE_X3Y84          FDCE                                         r  init_rom_addr_reg_rep[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            wr_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.625ns (26.402%)  route 4.530ns (73.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.414     6.155    delay_counter[31]_i_3_n_0
    SLICE_X2Y84          FDCE                                         f  wr_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.503    -1.484    lcd_clk_OBUF
    SLICE_X2Y84          FDCE                                         r  wr_data_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            wr_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.625ns (26.402%)  route 4.530ns (73.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.414     6.155    delay_counter[31]_i_3_n_0
    SLICE_X2Y84          FDCE                                         f  wr_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.503    -1.484    lcd_clk_OBUF
    SLICE_X2Y84          FDCE                                         r  wr_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.049ns  (logic 1.625ns (26.864%)  route 4.424ns (73.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.308     6.049    delay_counter[31]_i_3_n_0
    SLICE_X7Y85          FDCE                                         f  delay_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[30]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.049ns  (logic 1.625ns (26.864%)  route 4.424ns (73.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.308     6.049    delay_counter[31]_i_3_n_0
    SLICE_X7Y85          FDCE                                         f  delay_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.625ns (26.896%)  route 4.417ns (73.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.301     6.042    delay_counter[31]_i_3_n_0
    SLICE_X8Y81          FDCE                                         f  delay_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.430    -1.557    lcd_clk_OBUF
    SLICE_X8Y81          FDCE                                         r  delay_counter_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.625ns (26.896%)  route 4.417ns (73.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.301     6.042    delay_counter[31]_i_3_n_0
    SLICE_X8Y81          FDCE                                         f  delay_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.430    -1.557    lcd_clk_OBUF
    SLICE_X8Y81          FDCE                                         r  delay_counter_reg[16]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 0.124ns (2.081%)  route 5.835ns (97.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.875     4.875    pll_locked
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.960     5.959    delay_counter
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[30]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 0.124ns (2.081%)  route 5.835ns (97.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.875     4.875    pll_locked
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.960     5.959    delay_counter
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X7Y85          FDCE                                         r  delay_counter_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.911ns  (logic 1.625ns (27.493%)  route 4.286ns (72.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.617    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.124     3.741 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         2.170     5.911    delay_counter[31]_i_3_n_0
    SLICE_X7Y84          FDCE                                         f  delay_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    -1.486    lcd_clk_OBUF
    SLICE_X7Y84          FDCE                                         r  delay_counter_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.314ns (20.722%)  route 1.200ns (79.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.313     1.514    delay_counter[31]_i_3_n_0
    SLICE_X1Y76          FDCE                                         f  LCD_DATA_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.314ns (20.722%)  route 1.200ns (79.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.313     1.514    delay_counter[31]_i_3_n_0
    SLICE_X1Y76          FDCE                                         f  LCD_DATA_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.314ns (20.722%)  route 1.200ns (79.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.313     1.514    delay_counter[31]_i_3_n_0
    SLICE_X1Y76          FDCE                                         f  LCD_DATA_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.314ns (20.722%)  route 1.200ns (79.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.313     1.514    delay_counter[31]_i_3_n_0
    SLICE_X1Y76          FDCE                                         f  LCD_DATA_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[15]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.314ns (20.663%)  route 1.205ns (79.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.318     1.518    delay_counter[31]_i_3_n_0
    SLICE_X0Y76          FDCE                                         f  LCD_DATA_reg_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X0Y76          FDCE                                         r  LCD_DATA_reg_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.314ns (20.663%)  route 1.205ns (79.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.318     1.518    delay_counter[31]_i_3_n_0
    SLICE_X0Y76          FDCE                                         f  LCD_DATA_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X0Y76          FDCE                                         r  LCD_DATA_reg_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.314ns (20.663%)  route 1.205ns (79.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.318     1.518    delay_counter[31]_i_3_n_0
    SLICE_X0Y76          FDCE                                         f  LCD_DATA_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X0Y76          FDCE                                         r  LCD_DATA_reg_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.314ns (20.663%)  route 1.205ns (79.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.318     1.518    delay_counter[31]_i_3_n_0
    SLICE_X0Y76          FDCE                                         f  LCD_DATA_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.848    -0.832    lcd_clk_OBUF
    SLICE_X0Y76          FDCE                                         r  LCD_DATA_reg_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_CS_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.314ns (19.975%)  route 1.257ns (80.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.370     1.571    delay_counter[31]_i_3_n_0
    SLICE_X3Y77          FDPE                                         f  LCD_CS_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.850    -0.830    lcd_clk_OBUF
    SLICE_X3Y77          FDPE                                         r  LCD_CS_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            wr_busy_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.314ns (19.199%)  route 1.320ns (80.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.887     1.156    reset_n_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.201 f  delay_counter[31]_i_3/O
                         net (fo=107, routed)         0.433     1.634    delay_counter[31]_i_3_n_0
    SLICE_X4Y78          FDCE                                         f  wr_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=108, routed)         0.850    -0.831    lcd_clk_OBUF
    SLICE_X4Y78          FDCE                                         r  wr_busy_reg/C





