
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000655                       # Number of seconds simulated
sim_ticks                                   654960000                       # Number of ticks simulated
final_tick                                  654960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131285                       # Simulator instruction rate (inst/s)
host_op_rate                                   256792                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40320918                       # Simulator tick rate (ticks/s)
host_mem_usage                                 447968                       # Number of bytes of host memory used
host_seconds                                    16.24                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         257856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             345664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        68928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           68928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1077                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         134066203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         393697325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             527763528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    134066203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134066203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105240015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105240015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105240015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        134066203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        393697325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            633003542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000452120500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1782                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1936                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 342016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  120832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  345728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               123904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     654958000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.386481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.218695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.578592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          399     29.32%     29.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          374     27.48%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          144     10.58%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          105      7.71%     75.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      4.04%     79.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      3.45%     82.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      2.57%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      2.28%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          171     12.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1361                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.356522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.331599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.485955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             65     56.52%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            31     26.96%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      6.96%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      4.35%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.74%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.87%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      1.74%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.389305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               96     83.48%     83.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.87%     84.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      8.70%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      5.22%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.87%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           115                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       256512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       120832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 130548430.438500061631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 391645291.315500199795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184487602.296323448420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51662250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    149510250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15421306500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37627.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37108.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7965550.88                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    100972500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               201172500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26720000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18894.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37644.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       522.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    527.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      89255.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6661620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3514170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23262120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6493680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             53686020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1927680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       133623390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        23601120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         48725640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              338399460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            516.671949                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            532011000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3367000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      15600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    177651500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     61463000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     103833500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    293045000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3163020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1650825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                14886900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3361680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             48868380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2680800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       149714490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        43166880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         29540700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              340058475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            519.204951                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            540822500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4948750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    100078000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    112420750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      90988750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    328323750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  198666                       # Number of BP lookups
system.cpu.branchPred.condPredicted            198666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7927                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               152901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24687                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                510                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          152901                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              85251                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            67650                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3870                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      817156                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      136059                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1232                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           128                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      240014                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           246                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       654960000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1309921                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             279978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2389445                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      198666                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             109938                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        939339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           749                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          107                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    239877                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2646                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1228376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.783324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.669297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   535661     43.61%     43.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5486      0.45%     44.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44522      3.62%     47.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    47590      3.87%     51.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20973      1.71%     53.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    67384      5.49%     58.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14474      1.18%     59.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35899      2.92%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   456387     37.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1228376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.151663                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.824114                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   258289                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                295645                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    650192                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16155                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8095                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4572284                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8095                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   267379                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  158284                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5569                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    655317                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                133732                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4537630                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3445                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12585                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  40851                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76058                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5145451                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9966338                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4155176                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3639390                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   448365                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                152                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     71804                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               811676                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140693                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             42583                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12684                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4475629                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 225                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4380953                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3282                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          304603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       436491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            161                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1228376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.566459                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.853684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              333570     27.16%     27.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               55715      4.54%     31.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              100225      8.16%     39.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               96055      7.82%     47.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              144401     11.76%     59.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              129375     10.53%     69.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              122839     10.00%     79.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94458      7.69%     87.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              151738     12.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1228376                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17432     10.31%     10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   160      0.09%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     10.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.00%     10.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   366      0.22%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             76712     45.36%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64315     38.03%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1185      0.70%     94.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   701      0.41%     95.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8144      4.82%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               79      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7749      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1876212     42.83%     43.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10066      0.23%     43.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1613      0.04%     43.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551764     12.59%     55.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  669      0.02%     55.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21507      0.49%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1671      0.04%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380912      8.69%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                718      0.02%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.25%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7526      0.17%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.93%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               257205      5.87%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101138      2.31%     86.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          548856     12.53%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35779      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4380953                       # Type of FU issued
system.cpu.iq.rate                           3.344441                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      169115                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038602                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4723378                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2126187                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1710141                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5439301                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2654348                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2637427                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1745503                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2796816                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           106976                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42365                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9423                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2503                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8095                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  100812                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9931                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4475854                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                811676                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140693                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    808                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8582                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2563                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7639                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10202                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4364189                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                802025                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16764                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       938076                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   155682                       # Number of branches executed
system.cpu.iew.exec_stores                     136051                       # Number of stores executed
system.cpu.iew.exec_rate                     3.331643                       # Inst execution rate
system.cpu.iew.wb_sent                        4352240                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4347568                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2864125                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4494279                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.318954                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637282                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          304631                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8028                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1182423                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.527714                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.180910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       352264     29.79%     29.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       108446      9.17%     38.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       104235      8.82%     47.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        53415      4.52%     52.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       114495      9.68%     61.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        58489      4.95%     66.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62073      5.25%     72.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        60822      5.14%     77.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       268184     22.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1182423                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                268184                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5390120                       # The number of ROB reads
system.cpu.rob.rob_writes                     8998142                       # The number of ROB writes
system.cpu.timesIdled                             809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.614254                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.614254                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.627992                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.627992                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3850888                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1465116                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3626180                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2601238                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    677162                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   837358                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1259593                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           947.726706                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              369263                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3005                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.882862                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   947.726706                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.925514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.925514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          952                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1677379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1677379                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       689571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          689571                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130238                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       819809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           819809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       819809                       # number of overall hits
system.cpu.dcache.overall_hits::total          819809                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1035                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1035                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16866                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16866                       # number of overall misses
system.cpu.dcache.overall_misses::total         16866                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    911969500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    911969500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69548498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69548498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    981517998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    981517998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    981517998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    981517998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       705402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       705402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       836675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       836675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       836675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       836675                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022443                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007884                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020158                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57606.563072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57606.563072                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67196.616425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67196.616425                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58195.066880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58195.066880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58195.066880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58195.066880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18194                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               266                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.398496                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1077                       # number of writebacks
system.cpu.dcache.writebacks::total              1077                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12834                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12837                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12837                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2997                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4029                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    208721000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    208721000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68330498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68330498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    277051498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    277051498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    277051498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    277051498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004815                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69643.309977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69643.309977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66211.722868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66211.722868                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68764.333085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68764.333085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68764.333085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68764.333085                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3005                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.717317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              118072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               861                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            137.133566                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.717317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            481126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           481126                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       238048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238048                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       238048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238048                       # number of overall hits
system.cpu.icache.overall_hits::total          238048                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1829                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1829                       # number of overall misses
system.cpu.icache.overall_misses::total          1829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120614500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120614500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    120614500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120614500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120614500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120614500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       239877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       239877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       239877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       239877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       239877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       239877                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007625                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007625                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007625                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007625                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007625                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007625                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65945.598688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65945.598688                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65945.598688                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65945.598688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65945.598688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65945.598688                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   114.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          861                       # number of writebacks
system.cpu.icache.writebacks::total               861                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          456                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          456                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1373                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1373                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95691000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95691000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005724                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69694.828842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69694.828842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69694.828842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69694.828842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69694.828842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69694.828842                       # average overall mshr miss latency
system.cpu.icache.replacements                    861                       # number of replacements
system.membus.snoop_filter.tot_requests          9268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    654960000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1077                       # Transaction distribution
system.membus.trans_dist::WritebackClean          861                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1928                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1032                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2997                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       326784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       326784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  469696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5402                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001851                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042989                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5392     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5402                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18004500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7279997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21280500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
