--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! graph_unit/N51                    SLICE_X16Y18.Y    SLICE_X17Y23.F1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 494754 paths analyzed, 1463 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.721ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_boss_alive_reg (SLICE_X13Y26.CE), 9983 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.720ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y24.BX       net (fanout=13)       0.965   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y24.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y20.G1       net (fanout=1)        0.598   graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X12Y26.F2      net (fanout=13)       0.864   graph_unit/N51
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg_not0001
                                                       graph_unit/alien_boss_alive_reg_not000128
    SLICE_X13Y26.CE      net (fanout=1)        0.546   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X13Y26.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.720ns (7.933ns logic, 9.787ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.393ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X3Y20.BX       net (fanout=13)       0.990   graph_unit/rom_addr_alien_boss<3>
    SLICE_X3Y20.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X0Y20.F4       net (fanout=1)        0.304   graph_unit/rom_data_alien_boss<11>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X12Y26.F2      net (fanout=13)       0.864   graph_unit/N51
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg_not0001
                                                       graph_unit/alien_boss_alive_reg_not000128
    SLICE_X13Y26.CE      net (fanout=1)        0.546   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X13Y26.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.393ns (7.875ns logic, 9.518ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.384ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X1Y21.F2       net (fanout=13)       0.731   graph_unit/rom_addr_alien_boss<3>
    SLICE_X1Y21.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>_G
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y20.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X12Y26.F2      net (fanout=13)       0.864   graph_unit/N51
    SLICE_X12Y26.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg_not0001
                                                       graph_unit/alien_boss_alive_reg_not000128
    SLICE_X13Y26.CE      net (fanout=1)        0.546   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X13Y26.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.384ns (8.124ns logic, 9.260ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_alive_reg (SLICE_X16Y24.CE), 9703 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.658ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y24.BX       net (fanout=13)       0.965   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y24.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y20.G1       net (fanout=1)        0.598   graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X17Y24.G1      net (fanout=13)       0.891   graph_unit/N51
    SLICE_X17Y24.Y       Tilo                  0.612   N175
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X16Y24.CE      net (fanout=1)        0.505   graph_unit/alien_alive_reg_not0001
    SLICE_X16Y24.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.658ns (7.885ns logic, 9.773ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.331ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X3Y20.BX       net (fanout=13)       0.990   graph_unit/rom_addr_alien_boss<3>
    SLICE_X3Y20.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X0Y20.F4       net (fanout=1)        0.304   graph_unit/rom_data_alien_boss<11>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X17Y24.G1      net (fanout=13)       0.891   graph_unit/N51
    SLICE_X17Y24.Y       Tilo                  0.612   N175
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X16Y24.CE      net (fanout=1)        0.505   graph_unit/alien_alive_reg_not0001
    SLICE_X16Y24.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.331ns (7.827ns logic, 9.504ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.322ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X1Y21.F2       net (fanout=13)       0.731   graph_unit/rom_addr_alien_boss<3>
    SLICE_X1Y21.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>_G
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y20.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X17Y24.G1      net (fanout=13)       0.891   graph_unit/N51
    SLICE_X17Y24.Y       Tilo                  0.612   N175
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X16Y24.CE      net (fanout=1)        0.505   graph_unit/alien_alive_reg_not0001
    SLICE_X16Y24.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.322ns (8.076ns logic, 9.246ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_alive_reg (SLICE_X16Y17.CE), 9695 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.562ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y24.BX       net (fanout=13)       0.965   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y24.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y20.G1       net (fanout=1)        0.598   graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X16Y21.F4      net (fanout=13)       0.503   graph_unit/N51
    SLICE_X16Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X16Y17.CE      net (fanout=1)        0.749   graph_unit/alien_2_alive_reg_not0001
    SLICE_X16Y17.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.562ns (7.933ns logic, 9.629ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.235ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X3Y20.BX       net (fanout=13)       0.990   graph_unit/rom_addr_alien_boss<3>
    SLICE_X3Y20.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X0Y20.F4       net (fanout=1)        0.304   graph_unit/rom_data_alien_boss<11>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X16Y21.F4      net (fanout=13)       0.503   graph_unit/N51
    SLICE_X16Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X16Y17.CE      net (fanout=1)        0.749   graph_unit/alien_2_alive_reg_not0001
    SLICE_X16Y17.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.235ns (7.875ns logic, 9.360ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.226ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.G3       net (fanout=11)       3.752   vga_sync_unit/v_count_reg_3_1
    SLICE_X3Y23.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y21.G2       net (fanout=4)        0.388   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y21.Y        Tilo                  0.612   N177
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X1Y21.F2       net (fanout=13)       0.731   graph_unit/rom_addr_alien_boss<3>
    SLICE_X1Y21.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>_G
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y20.F3       net (fanout=1)        0.305   graph_unit/rom_data_alien_boss<10>
    SLICE_X0Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.F3       net (fanout=1)        0.513   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.F1       net (fanout=1)        0.356   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y19.G1      net (fanout=16)       1.328   graph_unit/rd_alien_boss_on
    SLICE_X16Y19.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143_SW1
    SLICE_X16Y19.F1      net (fanout=1)        0.381   graph_unit/respawn_timer_reg_not0001143_SW1/O
    SLICE_X16Y19.X       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001143
                                                       graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.G2      net (fanout=1)        0.096   graph_unit/respawn_timer_reg_not0001143
    SLICE_X16Y18.Y       Tilo                  0.660   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X16Y21.F4      net (fanout=13)       0.503   graph_unit/N51
    SLICE_X16Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X16Y17.CE      net (fanout=1)        0.749   graph_unit/alien_2_alive_reg_not0001
    SLICE_X16Y17.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.226ns (8.124ns logic, 9.102ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X9Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.018 - 0.012)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X9Y40.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X9Y40.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X10Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X10Y43.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<5>
    SLICE_X10Y43.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_4 (SLICE_X10Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_4 (FF)
  Destination:          keyboard_unit/ps2_code_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_4 to keyboard_unit/ps2_code_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.YQ       Tcko                  0.454   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_4
    SLICE_X10Y43.BY      net (fanout=1)        0.329   keyboard_unit/ps2_code_next<4>
    SLICE_X10Y43.CLK     Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.586ns logic, 0.329ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X14Y18.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X14Y18.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<6>/SR
  Logical resource: graph_unit/respawn_timer_reg_6/SR
  Location pin: SLICE_X14Y19.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   17.721|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 494754 paths, 0 nets, and 5891 connections

Design statistics:
   Minimum period:  17.721ns{1}   (Maximum frequency:  56.430MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 15:13:02 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



