{
	"route__net": 12299,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 7738,
	"route__wirelength__iter:1": 354109,
	"route__drc_errors__iter:2": 4565,
	"route__wirelength__iter:2": 350613,
	"route__drc_errors__iter:3": 4068,
	"route__wirelength__iter:3": 349872,
	"route__drc_errors__iter:4": 566,
	"route__wirelength__iter:4": 349235,
	"route__drc_errors__iter:5": 41,
	"route__wirelength__iter:5": 349134,
	"route__drc_errors__iter:6": 1,
	"route__wirelength__iter:6": 349138,
	"route__drc_errors__iter:7": 1,
	"route__wirelength__iter:7": 349141,
	"route__drc_errors__iter:8": 0,
	"route__wirelength__iter:8": 349144,
	"route__drc_errors": 0,
	"route__wirelength": 349144,
	"route__vias": 100516,
	"route__vias__singlecut": 100516,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 177385,
	"design__core__area": 162956,
	"design__instance__count": 14641,
	"design__instance__area": 119518,
	"design__instance__count__stdcell": 14641,
	"design__instance__area__stdcell": 119518,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.733438,
	"design__instance__utilization__stdcell": 0.733438,
	"design__instance__count__class:fill_cell": 296,
	"design__instance__count__class:tap_cell": 2325,
	"design__instance__count__class:antenna_cell": 27,
	"design__instance__count__class:clock_buffer": 70,
	"design__instance__count__class:timing_repair_buffer": 1532,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 52,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10007,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}