# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 13
set MemName algo_unpacked_coedEe
set CoreName ap_simcore_mem
set PortList { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 }
set DataWd 24
set AddrRange 570
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "101101110101000001101010" "101101110101000001101010" "101101110101000001101010" "101101110101000001101010" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "101011010101000001110100" "101011010101000001110100" "101011010101000001110100" "101011010101000001110100" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "101110100101000001101110" "101110100101000001101110" "101110100101000001101110" "101110100101000001101110" "100011000001000011000000" "100011000001000011000000" "100011000001000011000000" "100011000001000011000000" "100011000001000011000000" "100011000001000011000000" "110111100110000001100101" "110111100110000001100101" "110111100110000001100101" "110111100110000001100101" "101001100010000010111111" "101001100010000010111111" "101001100010000010111111" "101001100010000010111111" "101001100010000010111111" "101001100010000010111111" "111101010110000001110001" "111101010110000001110001" "111101010110000001110001" "111101010110000001110001" "111101010101000010011100" "101110000010000011000000" "101110000010000011000000" "101110000010000011000000" "101110000010000011000000" "101110000010000011000000" "101000010101000001101000" "101000010101000001101000" "101000010101000001101000" "101000010101000001101000" "111100100010000011000000" "111100100010000011000000" "111100100010000011000000" "111100100010000011000000" "111100100010000011000000" "111100100010000011000000" "110100000101000001110000" "110100000101000001110000" "110100000101000001110000" "110100000101000001110000" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "111010000101000001110101" "111010000101000001110101" "111010000101000001110101" "111010000101000001110101" "111010000100000010011110" "101011100001000011000001" "101011100001000011000001" "101011100001000011000001" "101011100001000011000001" "101011100001000011000001" "110000010101000001100101" "110000010101000001100101" "110000010101000001100101" "110000010101000001100101" "100100000001000010111111" "100100000001000010111111" "100100000001000010111111" "100100000001000010111111" "100100000001000010111111" "100100000001000010111111" "101110100101000001100001" "101110100101000001100001" "101110100101000001100001" "101110100101000001100001" "101110100100000010010100" "100010110001000010111111" "100010110001000010111111" "100010110001000010111111" "100010110001000010111111" "100010110001000010111111" "111100100101000001111001" "111100100101000001111001" "111100100101000001111001" "111100100101000001111001" "101101100001000011000001" "101101100001000011000001" "101101100001000011000001" "101101100001000011000001" "101101100001000011000001" "101101100001000011000001" "101101010101000001101111" "101101010101000001101111" "101101010101000001101111" "101101010101000001101111" "100010000001000011000000" "100010000001000011000000" "100010000001000011000000" "100010000001000011000000" "100010000001000011000000" "100010000001000011000000" "110100100110000001101111" "110100100110000001101111" "110100100110000001101111" "110100100110000001101111" "100111010010000011000000" "100111010010000011000000" "100111010010000011000000" "100111010010000011000000" "100111010010000011000000" "100111010010000011000000" "101101110101000001101111" "101101110101000001101111" "101101110101000001101111" "101101110101000001101111" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "100010010001000011000000" "100100100101000001101100" "100100100101000001101100" "100100100101000001101100" "100100100101000001101100" "110110110010000011000000" "110110110010000011000000" "110110110010000011000000" "110110110010000011000000" "110110110010000011000000" "110110110010000011000000" "110111110110000001110110" "110111110110000001110110" "110111110110000001110110" "110111110110000001110110" "101001110010000011000001" "101001110010000011000001" "101001110010000011000001" "101001110010000011000001" "101001110010000011000001" "101001110010000011000001" "111001010110000001101110" "111001010110000001101110" "111001010110000001101110" "111001010110000001101110" "101010110010000011000000" "101010110010000011000000" "101010110010000011000000" "101010110010000011000000" "101010110010000011000000" "101010110010000011000000" "100111010101000001110110" "100111010101000001110110" "100111010101000001110110" "100111010101000001110110" "111010110010000011000001" "111010110010000011000001" "111010110010000011000001" "111010110010000011000001" "111010110010000011000001" "111010110010000011000001" "111111100110000001100001" "111111100110000001100001" "111111100110000001100001" "111111100110000001100001" "101111110010000010111111" "101111110010000010111111" "101111110010000010111111" "101111110010000010111111" "101111110010000010111111" "101111110010000010111111" "100110100110000001010100" "100110100110000001010100" "100110100110000001010100" "100110100110000001010100" "111001110011000010111110" "111001110011000010111110" "111001110011000010111110" "111001110011000010111110" "111001110011000010111110" "111001110011000010111110" "110000100110000001100110" "110000100110000001100110" "110000100110000001100110" "110000100110000001100110" "100100100010000010111111" "100100100010000010111111" "100100100010000010111111" "100100100010000010111111" "100100100010000010111111" "100100100010000010111111" "110000000110000001100100" "110000000110000001100100" "110000000110000001100100" "110000000110000001100100" "100100000010000010111111" "100100000010000010111111" "100100000010000010111111" "100100000010000010111111" "100100000010000010111111" "100100000010000010111111" "101101000101000001100110" "101101000101000001100110" "101101000101000001100110" "101101000101000001100110" "100001110001000010111111" "100001110001000010111111" "100001110001000010111111" "100001110001000010111111" "100001110001000010111111" "100001110001000010111111" "101100010101000001101011" "101100010101000001101011" "101100010101000001101011" "101100010101000001101011" "100001000001000011000000" "100001000001000011000000" "100001000001000011000000" "100001000001000011000000" "100001000001000011000000" "100001000001000011000000" "100011000101000001110111" "100011000101000001110111" "100011000101000001110111" "100011000101000001110111" "110100100010000011000001" "110100100010000011000001" "110100100010000011000001" "110100100010000011000001" "110100100010000011000001" "110100100010000011000001" "100111010101000001110000" "100111010101000001110000" "100111010101000001110000" "100111010101000001110000" "111010110010000011000000" "111010110010000011000000" "111010110010000011000000" "111010110010000011000000" "111010110010000011000000" "111010110010000011000000" "110010110110000001011001" "110010110110000001011001" "110010110110000001011001" "110010110110000001011001" "100110000010000010111110" "100110000010000010111110" "100110000010000010111110" "100110000010000010111110" "100110000010000010111110" "100110000010000010111110" "110000110110000001100111" "110000110110000001100111" "110000110110000001100111" "110000110110000001100111" "100100110010000010111111" "100100110010000010111111" "100100110010000010111111" "100100110010000010111111" "100100110010000010111111" "100100110010000010111111" "101011100101000001100110" "101011100101000001100110" "101011100101000001100110" "101011100101000001100110" "100000110001000010111111" "100000110001000010111111" "100000110001000010111111" "100000110001000010111111" "100000110001000010111111" "100000110001000010111111" "110011110101000001101111" "110011110101000001101111" "110011110101000001101111" "110011110101000001101111" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "100111000001000011000000" "101011010101000001100010" "101011010101000001100010" "101011010101000001100010" "101011010101000001100010" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "100000110101000001101001" "100000110101000001101001" "100000110101000001101001" "100000110101000001101001" "110001000010000011000000" "110001000010000011000000" "110001000010000011000000" "110001000010000011000000" "110001000010000011000000" "110001000010000011000000" "100001100101000001001110" "100001100101000001001110" "100001100101000001001110" "100001100101000001001110" "110010010010000010111101" "110010010010000010111101" "110010010010000010111101" "110010010010000010111101" "110010010010000010111101" "110010010010000010111101" "100001010101000001100111" "100001010101000001100111" "100001010101000001100111" "100001010101000001100111" "110010000010000010111111" "110010000010000010111111" "110010000010000010111111" "110010000010000010111111" "110010000010000010111111" "110010000010000010111111" "110111110110000001101011" "110111110110000001101011" "110111110110000001101011" "110111110110000001101011" "101001110010000011000000" "101001110010000011000000" "101001110010000011000000" "101001110010000011000000" "101001110010000011000000" "101001110010000011000000" "110100000110000001110000" "110100000110000001110000" "110100000110000001110000" "110100000110000001110000" "100111000010000011000000" "100111000010000011000000" "100111000010000011000000" "100111000010000011000000" "100111000010000011000000" "100111000010000011000000" "101011010101000001011110" "101011010101000001011110" "101011010101000001011110" "101011010101000001011110" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "100000100001000010111111" "101011000101000001110010" "101011000101000001110010" "101011000101000001110010" "101011000101000001110010" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "100000010001000011000000" "110001010101000001101101" "110001010101000001101101" "110001010101000001101101" "110001010101000001101101" "100101000001000011000000" "100101000001000011000000" "100101000001000011000000" "100101000001000011000000" "100101000001000011000000" "100101000001000011000000" "101111100101000001100011" "101111100101000001100011" "101111100101000001100011" "101111100101000001100011" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "111010010110000001111101" "111010010110000001111101" "111010010110000001111101" "111010010110000001111101" "101011110010000011000001" "101011110010000011000001" "101011110010000011000001" "101011110010000011000001" "101011110010000011000001" "101011110010000011000001" "100001010101000001110001" "100001010101000001110001" "100001010101000001110001" "100001010101000001110001" "110010000010000011000000" "110010000010000011000000" "110010000010000011000000" "110010000010000011000000" "110010000010000011000000" "110010000010000011000000" "100111100101000001110111" "100111100101000001110111" "100111100101000001110111" "100111100101000001110111" "111011010010000011000001" "111011010010000011000001" "111011010010000011000001" "111011010010000011000001" "111011010010000011000001" "111011010010000011000001" "101111110101000001100101" "101111110101000001100101" "101111110101000001100101" "101111110101000001100101" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "100011110001000010111111" "111010000110000001111010" "111010000110000001111010" "111010000110000001111010" "111010000110000001111010" "101011100010000011000001" "101011100010000011000001" "101011100010000011000001" "101011100010000011000001" "101011100010000011000001" "101011100010000011000001" "110101110101000001110001" "110101110101000001110001" "110101110101000001110001" "110101110101000001110001" "101000010001000011000000" "101000010001000011000000" "101000010001000011000000" "101000010001000011000000" "101000010001000011000000" "101000010001000011000000" "100010110101000001101101" "100010110101000001101101" "100010110101000001101101" "100010110101000001101101" "110100000010000011000000" "110100000010000011000000" "110100000010000011000000" "110100000010000011000000" "110100000010000011000000" "110100000010000011000000" "111000000110000001110010" "111000000110000001110010" "111000000110000001110010" "111000000110000001110010" "101010000010000011000000" "101010000010000011000000" "101010000010000011000000" "101010000010000011000000" "101010000010000011000000" "101010000010000011000000" "100101010101000001101110" "100101010101000001101110" "100101010101000001101110" "100101010101000001101110" "111000000010000011000000" "111000000010000011000000" "111000000010000011000000" "111000000010000011000000" "111000000010000011000000" "111000000010000011000000" "111011010110000001101111" "111011010110000001101111" "111011010110000001101111" "111011010110000001101111" "101100100010000011000000" "101100100010000011000000" "101100100010000011000000" "101100100010000011000000" "101100100010000011000000" "101100100010000011000000" "101111000110000001100110" "101111000110000001100110" "101111000110000001100110" "101111000110000001100110" "100011010010000010111111" "100011010010000010111111" "100011010010000010111111" "100011010010000010111111" "100011010010000010111111" "100011010010000010111111" "110100000110000001100111" "110100000110000001100111" "110100000110000001100111" "110100000110000001100111" "100111000010000010111111" "100111000010000010111111" "100111000010000010111111" "100111000010000010111111" "100111000010000010111111" "100111000010000010111111" "110001110101000001101001" "110001110101000001101001" "110001110101000001101001" "110001110101000001101001" "110001110100000010011000" "100101010001000011000000" "100101010001000011000000" "100101010001000011000000" "100101010001000011000000" "100101010001000011000000" "111111000110000001110010" "111111000110000001110010" "111111000110000001110010" "111111000110000001110010" "101111010010000011000000" "101111010010000011000000" "101111010010000011000000" "101111010010000011000000" "101111010010000011000000" "101111010010000011000000" "110011010101000001110011" "110011010101000001110011" "110011010101000001110011" "110011010101000001110011" "100110100001000011000000" "100110100001000011000000" "100110100001000011000000" "100110100001000011000000" "100110100001000011000000" "100110100001000011000000" "111101000110000001110110" "111101000110000001110110" "111101000110000001110110" "111101000110000001110110" "101101110010000011000001" "101101110010000011000001" "101101110010000011000001" "101101110010000011000001" "101101110010000011000001" "101101110010000011000001" "110011100110000001101001" "110011100110000001101001" "110011100110000001101001" "110011100110000001101001" "100110110010000011000000" "100110110010000011000000" "100110110010000011000000" "100110110010000011000000" "100110110010000011000000" "100110110010000011000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.266
set ClkPeriod 8.33333
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 16 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 16 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name link_in_0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_0_V \
    op interface \
    ports { link_in_0_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name link_in_1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_1_V \
    op interface \
    ports { link_in_1_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name link_in_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_2_V \
    op interface \
    ports { link_in_2_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name link_in_3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_3_V \
    op interface \
    ports { link_in_3_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name link_in_4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_4_V \
    op interface \
    ports { link_in_4_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name link_in_5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_5_V \
    op interface \
    ports { link_in_5_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name link_in_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_6_V \
    op interface \
    ports { link_in_6_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name link_in_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_7_V \
    op interface \
    ports { link_in_7_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name link_in_8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_8_V \
    op interface \
    ports { link_in_8_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name link_in_9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_9_V \
    op interface \
    ports { link_in_9_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name link_in_10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_10_V \
    op interface \
    ports { link_in_10_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name link_in_11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_11_V \
    op interface \
    ports { link_in_11_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name link_in_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_12_V \
    op interface \
    ports { link_in_12_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name link_in_13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_13_V \
    op interface \
    ports { link_in_13_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name link_in_14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_14_V \
    op interface \
    ports { link_in_14_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name link_in_15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_15_V \
    op interface \
    ports { link_in_15_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name link_in_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_16_V \
    op interface \
    ports { link_in_16_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name link_in_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_17_V \
    op interface \
    ports { link_in_17_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name link_in_18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_18_V \
    op interface \
    ports { link_in_18_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name link_in_19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_19_V \
    op interface \
    ports { link_in_19_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name link_in_20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_20_V \
    op interface \
    ports { link_in_20_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name link_in_21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_21_V \
    op interface \
    ports { link_in_21_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name link_in_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_22_V \
    op interface \
    ports { link_in_22_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name link_in_23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_23_V \
    op interface \
    ports { link_in_23_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name link_in_24_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_24_V \
    op interface \
    ports { link_in_24_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name link_in_25_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_25_V \
    op interface \
    ports { link_in_25_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name link_in_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_26_V \
    op interface \
    ports { link_in_26_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name link_in_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_27_V \
    op interface \
    ports { link_in_27_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name link_in_28_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_28_V \
    op interface \
    ports { link_in_28_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name link_in_29_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_29_V \
    op interface \
    ports { link_in_29_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name link_in_30_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_30_V \
    op interface \
    ports { link_in_30_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name link_in_31_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_31_V \
    op interface \
    ports { link_in_31_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name link_in_32_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_32_V \
    op interface \
    ports { link_in_32_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name link_in_33_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_33_V \
    op interface \
    ports { link_in_33_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name link_in_34_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_34_V \
    op interface \
    ports { link_in_34_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name link_in_35_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_35_V \
    op interface \
    ports { link_in_35_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name link_in_36_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_36_V \
    op interface \
    ports { link_in_36_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name link_in_37_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_37_V \
    op interface \
    ports { link_in_37_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name link_in_38_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_38_V \
    op interface \
    ports { link_in_38_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name link_in_39_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_39_V \
    op interface \
    ports { link_in_39_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name link_in_40_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_40_V \
    op interface \
    ports { link_in_40_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name link_in_41_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_41_V \
    op interface \
    ports { link_in_41_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name link_in_42_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_42_V \
    op interface \
    ports { link_in_42_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name link_in_43_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_43_V \
    op interface \
    ports { link_in_43_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name link_in_44_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_44_V \
    op interface \
    ports { link_in_44_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name link_in_45_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_45_V \
    op interface \
    ports { link_in_45_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name link_in_46_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_46_V \
    op interface \
    ports { link_in_46_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name link_in_47_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_47_V \
    op interface \
    ports { link_in_47_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name link_out_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_0_V \
    op interface \
    ports { link_out_0_V { O 192 vector } link_out_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name link_out_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_1_V \
    op interface \
    ports { link_out_1_V { O 192 vector } link_out_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name link_out_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_2_V \
    op interface \
    ports { link_out_2_V { O 192 vector } link_out_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name link_out_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_3_V \
    op interface \
    ports { link_out_3_V { O 192 vector } link_out_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name link_out_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_4_V \
    op interface \
    ports { link_out_4_V { O 192 vector } link_out_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name link_out_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_5_V \
    op interface \
    ports { link_out_5_V { O 192 vector } link_out_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name link_out_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_6_V \
    op interface \
    ports { link_out_6_V { O 192 vector } link_out_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name link_out_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_7_V \
    op interface \
    ports { link_out_7_V { O 192 vector } link_out_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name link_out_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_8_V \
    op interface \
    ports { link_out_8_V { O 192 vector } link_out_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name link_out_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_9_V \
    op interface \
    ports { link_out_9_V { O 192 vector } link_out_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name link_out_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_10_V \
    op interface \
    ports { link_out_10_V { O 192 vector } link_out_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name link_out_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_11_V \
    op interface \
    ports { link_out_11_V { O 192 vector } link_out_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name link_out_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_12_V \
    op interface \
    ports { link_out_12_V { O 192 vector } link_out_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name link_out_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_13_V \
    op interface \
    ports { link_out_13_V { O 192 vector } link_out_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name link_out_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_14_V \
    op interface \
    ports { link_out_14_V { O 192 vector } link_out_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name link_out_15_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_15_V \
    op interface \
    ports { link_out_15_V { O 192 vector } link_out_15_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name link_out_16_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_16_V \
    op interface \
    ports { link_out_16_V { O 192 vector } link_out_16_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name link_out_17_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_17_V \
    op interface \
    ports { link_out_17_V { O 192 vector } link_out_17_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name link_out_18_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_18_V \
    op interface \
    ports { link_out_18_V { O 192 vector } link_out_18_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name link_out_19_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_19_V \
    op interface \
    ports { link_out_19_V { O 192 vector } link_out_19_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name link_out_20_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_20_V \
    op interface \
    ports { link_out_20_V { O 192 vector } link_out_20_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name link_out_21_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_21_V \
    op interface \
    ports { link_out_21_V { O 192 vector } link_out_21_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name link_out_22_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_22_V \
    op interface \
    ports { link_out_22_V { O 192 vector } link_out_22_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name link_out_23_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_23_V \
    op interface \
    ports { link_out_23_V { O 192 vector } link_out_23_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name link_out_24_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_24_V \
    op interface \
    ports { link_out_24_V { O 192 vector } link_out_24_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name link_out_25_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_25_V \
    op interface \
    ports { link_out_25_V { O 192 vector } link_out_25_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name link_out_26_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_26_V \
    op interface \
    ports { link_out_26_V { O 192 vector } link_out_26_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name link_out_27_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_27_V \
    op interface \
    ports { link_out_27_V { O 192 vector } link_out_27_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name link_out_28_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_28_V \
    op interface \
    ports { link_out_28_V { O 192 vector } link_out_28_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name link_out_29_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_29_V \
    op interface \
    ports { link_out_29_V { O 192 vector } link_out_29_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name link_out_30_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_30_V \
    op interface \
    ports { link_out_30_V { O 192 vector } link_out_30_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name link_out_31_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_31_V \
    op interface \
    ports { link_out_31_V { O 192 vector } link_out_31_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name link_out_32_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_32_V \
    op interface \
    ports { link_out_32_V { O 192 vector } link_out_32_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name link_out_33_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_33_V \
    op interface \
    ports { link_out_33_V { O 192 vector } link_out_33_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name link_out_34_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_34_V \
    op interface \
    ports { link_out_34_V { O 192 vector } link_out_34_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name link_out_35_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_35_V \
    op interface \
    ports { link_out_35_V { O 192 vector } link_out_35_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name link_out_36_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_36_V \
    op interface \
    ports { link_out_36_V { O 192 vector } link_out_36_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name link_out_37_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_37_V \
    op interface \
    ports { link_out_37_V { O 192 vector } link_out_37_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name link_out_38_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_38_V \
    op interface \
    ports { link_out_38_V { O 192 vector } link_out_38_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name link_out_39_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_39_V \
    op interface \
    ports { link_out_39_V { O 192 vector } link_out_39_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name link_out_40_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_40_V \
    op interface \
    ports { link_out_40_V { O 192 vector } link_out_40_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name link_out_41_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_41_V \
    op interface \
    ports { link_out_41_V { O 192 vector } link_out_41_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name link_out_42_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_42_V \
    op interface \
    ports { link_out_42_V { O 192 vector } link_out_42_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name link_out_43_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_43_V \
    op interface \
    ports { link_out_43_V { O 192 vector } link_out_43_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name link_out_44_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_44_V \
    op interface \
    ports { link_out_44_V { O 192 vector } link_out_44_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name link_out_45_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_45_V \
    op interface \
    ports { link_out_45_V { O 192 vector } link_out_45_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name link_out_46_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_46_V \
    op interface \
    ports { link_out_46_V { O 192 vector } link_out_46_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name link_out_47_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_47_V \
    op interface \
    ports { link_out_47_V { O 192 vector } link_out_47_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name j \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_j \
    op interface \
    ports { j { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


