// Seed: 3741689168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6 (-1),
        .id_7 (id_6),
        .id_8 (-1),
        .id_9 (1),
        .id_10(1'b0),
        .id_11(-1),
        .id_12("")
    )
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_13;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  wire  id_2,
    output tri1  id_3,
    output wor   id_4,
    input  tri1  id_5,
    input  tri   id_6,
    input  tri0  id_7
);
  supply0 id_9 = -1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  id_10(
      .id_0(),
      .id_1(-1),
      .id_2(id_7),
      .id_3(id_0),
      .id_4(1),
      .id_5((id_0)),
      .id_6(id_1 - id_9),
      .id_7(id_6),
      .id_8(1)
  );
endmodule
