ARM GAS  /tmp/ccgML6ZT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_pmu.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.pmu_deinit,"ax",%progbits
  20              		.align	1
  21              		.global	pmu_deinit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	pmu_deinit:
  27              	.LFB116:
  28              		.file 1 "Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c"
   1:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
   2:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \file    gd32f4xx_pmu.c
   3:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief   PMU driver
   4:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
   5:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
  10:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  11:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*
  12:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  14:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  17:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****        specific prior written permission.
  25:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  26:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /tmp/ccgML6ZT.s 			page 2


  31:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
  37:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  38:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** #include "gd32f4xx_pmu.h"
  39:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** #include "core_cm4.h"
  40:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  41:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
  42:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      reset PMU registers
  43:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
  44:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
  45:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
  46:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
  47:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_deinit(void)
  48:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
  29              		.loc 1 48 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* reset PMU */
  50:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     rcu_periph_reset_enable(RCU_PMURST);
  38              		.loc 1 50 5 view .LVU1
  39 0002 40F61C00 		movw	r0, #2076
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  51:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  42              		.loc 1 51 5 view .LVU2
  43 000a 40F61C00 		movw	r0, #2076
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
  46              		.loc 1 52 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.pmu_lvd_select,"ax",%progbits
  52              		.align	1
  53              		.global	pmu_lvd_select
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	pmu_lvd_select:
  59              	.LVL2:
  60              	.LFB117:
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
  55:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      select low voltage detector threshold
  56:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  lvdt_n:
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_0: voltage threshold is 2.1V
ARM GAS  /tmp/ccgML6ZT.s 			page 3


  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_1: voltage threshold is 2.3V
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_2: voltage threshold is 2.4V
  60:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_3: voltage threshold is 2.6V
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_4: voltage threshold is 2.7V
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_5: voltage threshold is 2.9V
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_6: voltage threshold is 3.0V
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_7: voltage threshold is 3.1V
  65:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_lvd_select(uint32_t lvdt_n)
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
  61              		.loc 1 69 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* disable LVD */
  71:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
  66              		.loc 1 71 5 view .LVU5
  67              		.loc 1 71 13 is_stmt 0 view .LVU6
  68 0000 084B     		ldr	r3, .L4
  69 0002 1968     		ldr	r1, [r3]
  70 0004 21F01001 		bic	r1, r1, #16
  71 0008 1960     		str	r1, [r3]
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* clear LVDT bits */
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDT;
  72              		.loc 1 73 5 is_stmt 1 view .LVU7
  73              		.loc 1 73 13 is_stmt 0 view .LVU8
  74 000a 1968     		ldr	r1, [r3]
  75 000c 21F0E001 		bic	r1, r1, #224
  76 0010 1960     		str	r1, [r3]
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* set LVDT bits according to pmu_lvdt_n */
  75:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= lvdt_n;
  77              		.loc 1 75 5 is_stmt 1 view .LVU9
  78              		.loc 1 75 13 is_stmt 0 view .LVU10
  79 0012 1A68     		ldr	r2, [r3]
  80 0014 0243     		orrs	r2, r2, r0
  81 0016 1A60     		str	r2, [r3]
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* enable LVD */
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LVDEN;
  82              		.loc 1 77 5 is_stmt 1 view .LVU11
  83              		.loc 1 77 13 is_stmt 0 view .LVU12
  84 0018 1A68     		ldr	r2, [r3]
  85 001a 42F01002 		orr	r2, r2, #16
  86 001e 1A60     		str	r2, [r3]
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
  87              		.loc 1 78 1 view .LVU13
  88 0020 7047     		bx	lr
  89              	.L5:
  90 0022 00BF     		.align	2
  91              	.L4:
  92 0024 00700040 		.word	1073770496
  93              		.cfi_endproc
  94              	.LFE117:
  96              		.section	.text.pmu_lvd_disable,"ax",%progbits
  97              		.align	1
ARM GAS  /tmp/ccgML6ZT.s 			page 4


  98              		.global	pmu_lvd_disable
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	pmu_lvd_disable:
 104              	.LFB118:
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
  81:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      disable PMU lvd
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
  85:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
  86:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_lvd_disable(void)
  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 105              		.loc 1 87 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* disable LVD */
  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
 110              		.loc 1 89 5 view .LVU15
 111              		.loc 1 89 13 is_stmt 0 view .LVU16
 112 0000 024A     		ldr	r2, .L7
 113 0002 1368     		ldr	r3, [r2]
 114 0004 23F01003 		bic	r3, r3, #16
 115 0008 1360     		str	r3, [r2]
  90:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 116              		.loc 1 90 1 view .LVU17
 117 000a 7047     		bx	lr
 118              	.L8:
 119              		.align	2
 120              	.L7:
 121 000c 00700040 		.word	1073770496
 122              		.cfi_endproc
 123              	.LFE118:
 125              		.section	.text.pmu_ldo_output_select,"ax",%progbits
 126              		.align	1
 127              		.global	pmu_ldo_output_select
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	pmu_ldo_output_select:
 133              	.LVL3:
 134              	.LFB119:
  91:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      select LDO output voltage
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****                 this bit set by software when the main PLL closed, before closing PLL, change the s
  95:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  ldo_output:
  96:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_LOW: low-driver mode enable in deep-sleep mode
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_MID: mid-driver mode disable in deep-sleep mode
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_HIGH: high-driver mode disable in deep-sleep mode
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
ARM GAS  /tmp/ccgML6ZT.s 			page 5


 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_ldo_output_select(uint32_t ldo_output)
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 135              		.loc 1 103 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDOVS;
 140              		.loc 1 104 5 view .LVU19
 141              		.loc 1 104 13 is_stmt 0 view .LVU20
 142 0000 044B     		ldr	r3, .L10
 143 0002 1968     		ldr	r1, [r3]
 144 0004 21F44041 		bic	r1, r1, #49152
 145 0008 1960     		str	r1, [r3]
 105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= ldo_output;
 146              		.loc 1 105 5 is_stmt 1 view .LVU21
 147              		.loc 1 105 13 is_stmt 0 view .LVU22
 148 000a 1A68     		ldr	r2, [r3]
 149 000c 0243     		orrs	r2, r2, r0
 150 000e 1A60     		str	r2, [r3]
 106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 151              		.loc 1 106 1 view .LVU23
 152 0010 7047     		bx	lr
 153              	.L11:
 154 0012 00BF     		.align	2
 155              	.L10:
 156 0014 00700040 		.word	1073770496
 157              		.cfi_endproc
 158              	.LFE119:
 160              		.section	.text.pmu_highdriver_mode_enable,"ax",%progbits
 161              		.align	1
 162              		.global	pmu_highdriver_mode_enable
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	pmu_highdriver_mode_enable:
 168              	.LFB120:
 107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      enable high-driver mode
 110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_highdriver_mode_enable(void)
 116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 169              		.loc 1 116 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_HDEN;
 174              		.loc 1 117 5 view .LVU25
 175              		.loc 1 117 13 is_stmt 0 view .LVU26
 176 0000 024A     		ldr	r2, .L13
 177 0002 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccgML6ZT.s 			page 6


 178 0004 43F48033 		orr	r3, r3, #65536
 179 0008 1360     		str	r3, [r2]
 118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 180              		.loc 1 118 1 view .LVU27
 181 000a 7047     		bx	lr
 182              	.L14:
 183              		.align	2
 184              	.L13:
 185 000c 00700040 		.word	1073770496
 186              		.cfi_endproc
 187              	.LFE120:
 189              		.section	.text.pmu_highdriver_mode_disable,"ax",%progbits
 190              		.align	1
 191              		.global	pmu_highdriver_mode_disable
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	pmu_highdriver_mode_disable:
 197              	.LFB121:
 119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      disable high-driver mode
 122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_highdriver_mode_disable(void)
 127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 198              		.loc 1 127 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDEN;
 203              		.loc 1 128 5 view .LVU29
 204              		.loc 1 128 13 is_stmt 0 view .LVU30
 205 0000 024A     		ldr	r2, .L16
 206 0002 1368     		ldr	r3, [r2]
 207 0004 23F48033 		bic	r3, r3, #65536
 208 0008 1360     		str	r3, [r2]
 129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 209              		.loc 1 129 1 view .LVU31
 210 000a 7047     		bx	lr
 211              	.L17:
 212              		.align	2
 213              	.L16:
 214 000c 00700040 		.word	1073770496
 215              		.cfi_endproc
 216              	.LFE121:
 218              		.section	.text.pmu_lowdriver_mode_enable,"ax",%progbits
 219              		.align	1
 220              		.global	pmu_lowdriver_mode_enable
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	pmu_lowdriver_mode_enable:
 226              	.LFB123:
ARM GAS  /tmp/ccgML6ZT.s 			page 7


 130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      switch high-driver mode
 133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  highdr_switch:
 135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_NONE: disable high-driver mode switch
 136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_EN: enable high-driver mode switch
 137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_highdriver_switch_select(uint32_t highdr_switch)
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     while(SET != pmu_flag_get(PMU_FLAG_HDRF)) {
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      enable low-driver mode in deep-sleep
 151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_enable(void)
 156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 227              		.loc 1 156 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LDEN;
 232              		.loc 1 157 5 view .LVU33
 233              		.loc 1 157 13 is_stmt 0 view .LVU34
 234 0000 024A     		ldr	r2, .L19
 235 0002 1368     		ldr	r3, [r2]
 236 0004 43F44023 		orr	r3, r3, #786432
 237 0008 1360     		str	r3, [r2]
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 238              		.loc 1 158 1 view .LVU35
 239 000a 7047     		bx	lr
 240              	.L20:
 241              		.align	2
 242              	.L19:
 243 000c 00700040 		.word	1073770496
 244              		.cfi_endproc
 245              	.LFE123:
 247              		.section	.text.pmu_lowdriver_mode_disable,"ax",%progbits
 248              		.align	1
 249              		.global	pmu_lowdriver_mode_disable
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	pmu_lowdriver_mode_disable:
 255              	.LFB124:
 159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
ARM GAS  /tmp/ccgML6ZT.s 			page 8


 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      disable low-driver mode in deep-sleep
 162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_disable(void)
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 256              		.loc 1 167 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDEN;
 261              		.loc 1 168 5 view .LVU37
 262              		.loc 1 168 13 is_stmt 0 view .LVU38
 263 0000 024A     		ldr	r2, .L22
 264 0002 1368     		ldr	r3, [r2]
 265 0004 23F44023 		bic	r3, r3, #786432
 266 0008 1360     		str	r3, [r2]
 169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 267              		.loc 1 169 1 view .LVU39
 268 000a 7047     		bx	lr
 269              	.L23:
 270              		.align	2
 271              	.L22:
 272 000c 00700040 		.word	1073770496
 273              		.cfi_endproc
 274              	.LFE124:
 276              		.section	.text.pmu_lowpower_driver_config,"ax",%progbits
 277              		.align	1
 278              		.global	pmu_lowpower_driver_config
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	pmu_lowpower_driver_config:
 284              	.LVL4:
 285              	.LFB125:
 170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use low power LDO
 173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  mode:
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_LOWPWR:  normal driver when use low power LDO
 175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_LOWPWR:  low-driver mode enabled when LDEN is 11 and use low power LDO
 176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_lowpower_driver_config(uint32_t mode)
 180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 286              		.loc 1 180 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDLP;
 291              		.loc 1 181 5 view .LVU41
 292              		.loc 1 181 13 is_stmt 0 view .LVU42
ARM GAS  /tmp/ccgML6ZT.s 			page 9


 293 0000 044B     		ldr	r3, .L25
 294 0002 1968     		ldr	r1, [r3]
 295 0004 21F48061 		bic	r1, r1, #1024
 296 0008 1960     		str	r1, [r3]
 182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 297              		.loc 1 182 5 is_stmt 1 view .LVU43
 298              		.loc 1 182 13 is_stmt 0 view .LVU44
 299 000a 1A68     		ldr	r2, [r3]
 300 000c 0243     		orrs	r2, r2, r0
 301 000e 1A60     		str	r2, [r3]
 183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 302              		.loc 1 183 1 view .LVU45
 303 0010 7047     		bx	lr
 304              	.L26:
 305 0012 00BF     		.align	2
 306              	.L25:
 307 0014 00700040 		.word	1073770496
 308              		.cfi_endproc
 309              	.LFE125:
 311              		.section	.text.pmu_normalpower_driver_config,"ax",%progbits
 312              		.align	1
 313              		.global	pmu_normalpower_driver_config
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 318              	pmu_normalpower_driver_config:
 319              	.LVL5:
 320              	.LFB126:
 184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use normal power LDO
 187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  mode:
 188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_NORMALPWR: normal driver when use normal power LDO
 189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_NORMALPWR: low-driver mode enabled when LDEN is 11 and use normal power
 190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_normalpower_driver_config(uint32_t mode)
 194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 321              		.loc 1 194 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDNP;
 326              		.loc 1 195 5 view .LVU47
 327              		.loc 1 195 13 is_stmt 0 view .LVU48
 328 0000 044B     		ldr	r3, .L28
 329 0002 1968     		ldr	r1, [r3]
 330 0004 21F40061 		bic	r1, r1, #2048
 331 0008 1960     		str	r1, [r3]
 196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 332              		.loc 1 196 5 is_stmt 1 view .LVU49
 333              		.loc 1 196 13 is_stmt 0 view .LVU50
 334 000a 1A68     		ldr	r2, [r3]
 335 000c 0243     		orrs	r2, r2, r0
 336 000e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccgML6ZT.s 			page 10


 197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 337              		.loc 1 197 1 view .LVU51
 338 0010 7047     		bx	lr
 339              	.L29:
 340 0012 00BF     		.align	2
 341              	.L28:
 342 0014 00700040 		.word	1073770496
 343              		.cfi_endproc
 344              	.LFE126:
 346              		.section	.text.pmu_to_sleepmode,"ax",%progbits
 347              		.align	1
 348              		.global	pmu_to_sleepmode
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	pmu_to_sleepmode:
 354              	.LVL6:
 355              	.LFB127:
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      PMU work in sleep mode
 201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  sleepmodecmd:
 202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_to_sleepmode(uint8_t sleepmodecmd)
 208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 356              		.loc 1 208 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* clear sleepdeep bit of Cortex-M4 system control register */
 210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 361              		.loc 1 210 5 view .LVU53
 362              		.loc 1 210 14 is_stmt 0 view .LVU54
 363 0000 044A     		ldr	r2, .L33
 364 0002 1369     		ldr	r3, [r2, #16]
 365 0004 23F00403 		bic	r3, r3, #4
 366 0008 1361     		str	r3, [r2, #16]
 211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter sleep mode */
 213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     if(WFI_CMD == sleepmodecmd) {
 367              		.loc 1 213 5 is_stmt 1 view .LVU55
 368              		.loc 1 213 7 is_stmt 0 view .LVU56
 369 000a 08B9     		cbnz	r0, .L31
 214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __WFI();
 370              		.loc 1 214 9 is_stmt 1 view .LVU57
 371              	.LBB16:
 372              	.LBI16:
 373              		.file 2 "Drivers/CMSIS/core_cmInstr.h"
   1:Drivers/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:Drivers/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:Drivers/CMSIS/core_cmInstr.h ****  * @version  V3.01
ARM GAS  /tmp/ccgML6ZT.s 			page 11


   5:Drivers/CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:Drivers/CMSIS/core_cmInstr.h ****  *
   7:Drivers/CMSIS/core_cmInstr.h ****  * @note
   8:Drivers/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:Drivers/CMSIS/core_cmInstr.h ****  *
  10:Drivers/CMSIS/core_cmInstr.h ****  * @par
  11:Drivers/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:Drivers/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:Drivers/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:Drivers/CMSIS/core_cmInstr.h ****  *
  15:Drivers/CMSIS/core_cmInstr.h ****  * @par
  16:Drivers/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:Drivers/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:Drivers/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:Drivers/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:Drivers/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:Drivers/CMSIS/core_cmInstr.h ****  *
  22:Drivers/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:Drivers/CMSIS/core_cmInstr.h **** 
  24:Drivers/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:Drivers/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:Drivers/CMSIS/core_cmInstr.h **** 
  27:Drivers/CMSIS/core_cmInstr.h **** 
  28:Drivers/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:Drivers/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:Drivers/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:Drivers/CMSIS/core_cmInstr.h ****   @{
  32:Drivers/CMSIS/core_cmInstr.h **** */
  33:Drivers/CMSIS/core_cmInstr.h **** 
  34:Drivers/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:Drivers/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:Drivers/CMSIS/core_cmInstr.h **** 
  37:Drivers/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:Drivers/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:Drivers/CMSIS/core_cmInstr.h **** #endif
  40:Drivers/CMSIS/core_cmInstr.h **** 
  41:Drivers/CMSIS/core_cmInstr.h **** 
  42:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:Drivers/CMSIS/core_cmInstr.h **** 
  44:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:Drivers/CMSIS/core_cmInstr.h ****  */
  46:Drivers/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:Drivers/CMSIS/core_cmInstr.h **** 
  48:Drivers/CMSIS/core_cmInstr.h **** 
  49:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:Drivers/CMSIS/core_cmInstr.h **** 
  51:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:Drivers/CMSIS/core_cmInstr.h ****  */
  54:Drivers/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:Drivers/CMSIS/core_cmInstr.h **** 
  56:Drivers/CMSIS/core_cmInstr.h **** 
  57:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:Drivers/CMSIS/core_cmInstr.h **** 
  59:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:Drivers/CMSIS/core_cmInstr.h ****  */
ARM GAS  /tmp/ccgML6ZT.s 			page 12


  62:Drivers/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:Drivers/CMSIS/core_cmInstr.h **** 
  64:Drivers/CMSIS/core_cmInstr.h **** 
  65:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:Drivers/CMSIS/core_cmInstr.h **** 
  67:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:Drivers/CMSIS/core_cmInstr.h ****  */
  69:Drivers/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:Drivers/CMSIS/core_cmInstr.h **** 
  71:Drivers/CMSIS/core_cmInstr.h **** 
  72:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:Drivers/CMSIS/core_cmInstr.h **** 
  74:Drivers/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:Drivers/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:Drivers/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:Drivers/CMSIS/core_cmInstr.h ****  */
  78:Drivers/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:Drivers/CMSIS/core_cmInstr.h **** 
  80:Drivers/CMSIS/core_cmInstr.h **** 
  81:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:Drivers/CMSIS/core_cmInstr.h **** 
  83:Drivers/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:Drivers/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:Drivers/CMSIS/core_cmInstr.h ****  */
  86:Drivers/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:Drivers/CMSIS/core_cmInstr.h **** 
  88:Drivers/CMSIS/core_cmInstr.h **** 
  89:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:Drivers/CMSIS/core_cmInstr.h **** 
  91:Drivers/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:Drivers/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:Drivers/CMSIS/core_cmInstr.h ****  */
  94:Drivers/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:Drivers/CMSIS/core_cmInstr.h **** 
  96:Drivers/CMSIS/core_cmInstr.h **** 
  97:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:Drivers/CMSIS/core_cmInstr.h **** 
  99:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:Drivers/CMSIS/core_cmInstr.h **** 
 101:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:Drivers/CMSIS/core_cmInstr.h ****  */
 104:Drivers/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:Drivers/CMSIS/core_cmInstr.h **** 
 106:Drivers/CMSIS/core_cmInstr.h **** 
 107:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:Drivers/CMSIS/core_cmInstr.h **** 
 109:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:Drivers/CMSIS/core_cmInstr.h **** 
 111:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:Drivers/CMSIS/core_cmInstr.h ****  */
 114:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:Drivers/CMSIS/core_cmInstr.h **** {
 116:Drivers/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 118:Drivers/CMSIS/core_cmInstr.h **** }
ARM GAS  /tmp/ccgML6ZT.s 			page 13


 119:Drivers/CMSIS/core_cmInstr.h **** 
 120:Drivers/CMSIS/core_cmInstr.h **** 
 121:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:Drivers/CMSIS/core_cmInstr.h **** 
 123:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:Drivers/CMSIS/core_cmInstr.h **** 
 125:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:Drivers/CMSIS/core_cmInstr.h ****  */
 128:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:Drivers/CMSIS/core_cmInstr.h **** {
 130:Drivers/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 132:Drivers/CMSIS/core_cmInstr.h **** }
 133:Drivers/CMSIS/core_cmInstr.h **** 
 134:Drivers/CMSIS/core_cmInstr.h **** 
 135:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:Drivers/CMSIS/core_cmInstr.h **** 
 137:Drivers/CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:Drivers/CMSIS/core_cmInstr.h **** 
 139:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:Drivers/CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:Drivers/CMSIS/core_cmInstr.h ****  */
 143:Drivers/CMSIS/core_cmInstr.h **** #define __ROR                             __ror
 144:Drivers/CMSIS/core_cmInstr.h **** 
 145:Drivers/CMSIS/core_cmInstr.h **** 
 146:Drivers/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:Drivers/CMSIS/core_cmInstr.h **** 
 148:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:Drivers/CMSIS/core_cmInstr.h **** 
 150:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:Drivers/CMSIS/core_cmInstr.h **** 
 152:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:Drivers/CMSIS/core_cmInstr.h ****  */
 155:Drivers/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:Drivers/CMSIS/core_cmInstr.h **** 
 157:Drivers/CMSIS/core_cmInstr.h **** 
 158:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:Drivers/CMSIS/core_cmInstr.h **** 
 160:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:Drivers/CMSIS/core_cmInstr.h **** 
 162:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:Drivers/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:Drivers/CMSIS/core_cmInstr.h ****  */
 165:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:Drivers/CMSIS/core_cmInstr.h **** 
 167:Drivers/CMSIS/core_cmInstr.h **** 
 168:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:Drivers/CMSIS/core_cmInstr.h **** 
 170:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:Drivers/CMSIS/core_cmInstr.h **** 
 172:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:Drivers/CMSIS/core_cmInstr.h ****  */
 175:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
ARM GAS  /tmp/ccgML6ZT.s 			page 14


 176:Drivers/CMSIS/core_cmInstr.h **** 
 177:Drivers/CMSIS/core_cmInstr.h **** 
 178:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:Drivers/CMSIS/core_cmInstr.h **** 
 180:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:Drivers/CMSIS/core_cmInstr.h **** 
 182:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:Drivers/CMSIS/core_cmInstr.h ****  */
 185:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:Drivers/CMSIS/core_cmInstr.h **** 
 187:Drivers/CMSIS/core_cmInstr.h **** 
 188:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:Drivers/CMSIS/core_cmInstr.h **** 
 190:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:Drivers/CMSIS/core_cmInstr.h **** 
 192:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:Drivers/CMSIS/core_cmInstr.h ****  */
 197:Drivers/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:Drivers/CMSIS/core_cmInstr.h **** 
 199:Drivers/CMSIS/core_cmInstr.h **** 
 200:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:Drivers/CMSIS/core_cmInstr.h **** 
 202:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:Drivers/CMSIS/core_cmInstr.h **** 
 204:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 205:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:Drivers/CMSIS/core_cmInstr.h ****  */
 209:Drivers/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:Drivers/CMSIS/core_cmInstr.h **** 
 211:Drivers/CMSIS/core_cmInstr.h **** 
 212:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:Drivers/CMSIS/core_cmInstr.h **** 
 214:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:Drivers/CMSIS/core_cmInstr.h **** 
 216:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:Drivers/CMSIS/core_cmInstr.h ****  */
 221:Drivers/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:Drivers/CMSIS/core_cmInstr.h **** 
 223:Drivers/CMSIS/core_cmInstr.h **** 
 224:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:Drivers/CMSIS/core_cmInstr.h **** 
 226:Drivers/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:Drivers/CMSIS/core_cmInstr.h **** 
 228:Drivers/CMSIS/core_cmInstr.h ****  */
 229:Drivers/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:Drivers/CMSIS/core_cmInstr.h **** 
 231:Drivers/CMSIS/core_cmInstr.h **** 
 232:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
ARM GAS  /tmp/ccgML6ZT.s 			page 15


 233:Drivers/CMSIS/core_cmInstr.h **** 
 234:Drivers/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:Drivers/CMSIS/core_cmInstr.h **** 
 236:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:Drivers/CMSIS/core_cmInstr.h ****  */
 240:Drivers/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:Drivers/CMSIS/core_cmInstr.h **** 
 242:Drivers/CMSIS/core_cmInstr.h **** 
 243:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:Drivers/CMSIS/core_cmInstr.h **** 
 245:Drivers/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:Drivers/CMSIS/core_cmInstr.h **** 
 247:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:Drivers/CMSIS/core_cmInstr.h ****  */
 251:Drivers/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:Drivers/CMSIS/core_cmInstr.h **** 
 253:Drivers/CMSIS/core_cmInstr.h **** 
 254:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:Drivers/CMSIS/core_cmInstr.h **** 
 256:Drivers/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:Drivers/CMSIS/core_cmInstr.h **** 
 258:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:Drivers/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:Drivers/CMSIS/core_cmInstr.h ****  */
 261:Drivers/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
 262:Drivers/CMSIS/core_cmInstr.h **** 
 263:Drivers/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:Drivers/CMSIS/core_cmInstr.h **** 
 265:Drivers/CMSIS/core_cmInstr.h **** 
 266:Drivers/CMSIS/core_cmInstr.h **** 
 267:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:Drivers/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:Drivers/CMSIS/core_cmInstr.h **** 
 270:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:Drivers/CMSIS/core_cmInstr.h **** 
 272:Drivers/CMSIS/core_cmInstr.h **** 
 273:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:Drivers/CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:Drivers/CMSIS/core_cmInstr.h **** 
 276:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:Drivers/CMSIS/core_cmInstr.h **** 
 278:Drivers/CMSIS/core_cmInstr.h **** 
 279:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:Drivers/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:Drivers/CMSIS/core_cmInstr.h **** 
 282:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:Drivers/CMSIS/core_cmInstr.h **** 
 284:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:Drivers/CMSIS/core_cmInstr.h ****  */
 286:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:Drivers/CMSIS/core_cmInstr.h **** {
 288:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 289:Drivers/CMSIS/core_cmInstr.h **** }
ARM GAS  /tmp/ccgML6ZT.s 			page 16


 290:Drivers/CMSIS/core_cmInstr.h **** 
 291:Drivers/CMSIS/core_cmInstr.h **** 
 292:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:Drivers/CMSIS/core_cmInstr.h **** 
 294:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
 296:Drivers/CMSIS/core_cmInstr.h ****  */
 297:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 374              		.loc 2 297 57 view .LVU58
 375              	.LBB17:
 298:Drivers/CMSIS/core_cmInstr.h **** {
 299:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfi");
 376              		.loc 2 299 3 view .LVU59
 377              		.syntax unified
 378              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 379 000c 30BF     		wfi
 380              	@ 0 "" 2
 300:Drivers/CMSIS/core_cmInstr.h **** }
 381              		.loc 2 300 1 is_stmt 0 view .LVU60
 382              		.thumb
 383              		.syntax unified
 384 000e 7047     		bx	lr
 385              	.L31:
 386              	.LBE17:
 387              	.LBE16:
 215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     } else {
 216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __WFE();
 388              		.loc 1 216 9 is_stmt 1 view .LVU61
 389              	.LBB18:
 390              	.LBI18:
 301:Drivers/CMSIS/core_cmInstr.h **** 
 302:Drivers/CMSIS/core_cmInstr.h **** 
 303:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
 304:Drivers/CMSIS/core_cmInstr.h **** 
 305:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:Drivers/CMSIS/core_cmInstr.h ****  */
 308:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 391              		.loc 2 308 57 view .LVU62
 392              	.LBB19:
 309:Drivers/CMSIS/core_cmInstr.h **** {
 310:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfe");
 393              		.loc 2 310 3 view .LVU63
 394              		.syntax unified
 395              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 396 0010 20BF     		wfe
 397              	@ 0 "" 2
 398              		.thumb
 399              		.syntax unified
 400              	.LBE19:
 401              	.LBE18:
 217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 402              		.loc 1 218 1 is_stmt 0 view .LVU64
 403 0012 7047     		bx	lr
 404              	.L34:
 405              		.align	2
ARM GAS  /tmp/ccgML6ZT.s 			page 17


 406              	.L33:
 407 0014 00ED00E0 		.word	-536810240
 408              		.cfi_endproc
 409              	.LFE127:
 411              		.section	.text.pmu_to_deepsleepmode,"ax",%progbits
 412              		.align	1
 413              		.global	pmu_to_deepsleepmode
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 418              	pmu_to_deepsleepmode:
 419              	.LVL7:
 420              	.LFB128:
 219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      PMU work in deep-sleep mode
 222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  ldo
 223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDO_NORMAL: LDO normal work when pmu enter deep-sleep mode
 224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDO_LOWPOWER: LDO work at low power mode when pmu enter deep-sleep mode
 225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  lowdrive:
 226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****                 only one parameter can be selected which is shown as below:
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_DISABLE: Low-driver mode disable in deep-sleep mode
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_ENABLE: Low-driver mode enable in deep-sleep mode
 229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  deepsleepmodecmd:
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_to_deepsleepmode(uint32_t ldo, uint32_t lowdrive, uint8_t deepsleepmodecmd)
 236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 421              		.loc 1 236 1 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 426              		.loc 1 236 1 is_stmt 0 view .LVU66
 427 0000 30B4     		push	{r4, r5}
 428              	.LCFI1:
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 4, -8
 431              		.cfi_offset 5, -4
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     static uint32_t reg_snap[4];
 432              		.loc 1 237 5 is_stmt 1 view .LVU67
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* clear stbmod and ldolp bits */
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~((uint32_t)(PMU_CTL_STBMOD | PMU_CTL_LDOLP | PMU_CTL_LDEN | PMU_CTL_LDNP | PMU_CTL_
 433              		.loc 1 239 5 view .LVU68
 434              		.loc 1 239 13 is_stmt 0 view .LVU69
 435 0002 2C4B     		ldr	r3, .L42
 436 0004 1D68     		ldr	r5, [r3]
 437 0006 2C4C     		ldr	r4, .L42+4
 438 0008 2C40     		ands	r4, r4, r5
 439 000a 1C60     		str	r4, [r3]
 240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* set ldolp bit according to pmu_ldo */
 242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= ldo;
 440              		.loc 1 242 5 is_stmt 1 view .LVU70
ARM GAS  /tmp/ccgML6ZT.s 			page 18


 441              		.loc 1 242 13 is_stmt 0 view .LVU71
 442 000c 1C68     		ldr	r4, [r3]
 443 000e 0443     		orrs	r4, r4, r0
 444 0010 1C60     		str	r4, [r3]
 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* configure low drive mode in deep-sleep mode */
 245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     if(PMU_LOWDRIVER_ENABLE == lowdrive) {
 445              		.loc 1 245 5 is_stmt 1 view .LVU72
 446              		.loc 1 245 7 is_stmt 0 view .LVU73
 447 0012 B1F5402F 		cmp	r1, #786432
 448 0016 37D0     		beq	.L41
 449              	.LVL8:
 450              	.L36:
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         } else {
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDLP);
 250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         }
 251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 451              		.loc 1 253 5 is_stmt 1 view .LVU74
 452              		.loc 1 253 14 is_stmt 0 view .LVU75
 453 0018 2849     		ldr	r1, .L42+8
 454 001a 0B69     		ldr	r3, [r1, #16]
 455 001c 43F00403 		orr	r3, r3, #4
 456 0020 0B61     		str	r3, [r1, #16]
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     reg_snap[0] = REG32(0xE000E010U);
 457              		.loc 1 255 5 is_stmt 1 view .LVU76
 458              		.loc 1 255 19 is_stmt 0 view .LVU77
 459 0022 4FF0E023 		mov	r3, #-536813568
 460 0026 1869     		ldr	r0, [r3, #16]
 461              	.LVL9:
 462              		.loc 1 255 17 view .LVU78
 463 0028 2549     		ldr	r1, .L42+12
 464 002a 0860     		str	r0, [r1]
 256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 465              		.loc 1 256 5 is_stmt 1 view .LVU79
 466              		.loc 1 256 19 is_stmt 0 view .LVU80
 467 002c D3F80001 		ldr	r0, [r3, #256]
 468              		.loc 1 256 17 view .LVU81
 469 0030 4860     		str	r0, [r1, #4]
 257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 470              		.loc 1 257 5 is_stmt 1 view .LVU82
 471              		.loc 1 257 19 is_stmt 0 view .LVU83
 472 0032 D3F80401 		ldr	r0, [r3, #260]
 473              		.loc 1 257 17 view .LVU84
 474 0036 8860     		str	r0, [r1, #8]
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     reg_snap[3] = REG32(0xE000E108U);
 475              		.loc 1 258 5 is_stmt 1 view .LVU85
 476              		.loc 1 258 19 is_stmt 0 view .LVU86
 477 0038 D3F80801 		ldr	r0, [r3, #264]
 478              		.loc 1 258 17 view .LVU87
 479 003c C860     		str	r0, [r1, #12]
 259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
ARM GAS  /tmp/ccgML6ZT.s 			page 19


 480              		.loc 1 260 5 is_stmt 1 view .LVU88
 481              		.loc 1 260 24 is_stmt 0 view .LVU89
 482 003e 1869     		ldr	r0, [r3, #16]
 483 0040 2049     		ldr	r1, .L42+16
 484 0042 0140     		ands	r1, r1, r0
 485 0044 1961     		str	r1, [r3, #16]
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 486              		.loc 1 261 5 is_stmt 1 view .LVU90
 487              		.loc 1 261 25 is_stmt 0 view .LVU91
 488 0046 2049     		ldr	r1, .L42+20
 489 0048 C3F88011 		str	r1, [r3, #384]
 262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 490              		.loc 1 262 5 is_stmt 1 view .LVU92
 491              		.loc 1 262 25 is_stmt 0 view .LVU93
 492 004c 1F49     		ldr	r1, .L42+24
 493 004e C3F88411 		str	r1, [r3, #388]
 263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFEFFFU;
 494              		.loc 1 263 5 is_stmt 1 view .LVU94
 495              		.loc 1 263 25 is_stmt 0 view .LVU95
 496 0052 6FF48051 		mvn	r1, #4096
 497 0056 C3F88811 		str	r1, [r3, #392]
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter deep-sleep mode */
 266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     if(WFI_CMD == deepsleepmodecmd) {
 498              		.loc 1 266 5 is_stmt 1 view .LVU96
 499              		.loc 1 266 7 is_stmt 0 view .LVU97
 500 005a 32BB     		cbnz	r2, .L38
 267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __WFI();
 501              		.loc 1 267 9 is_stmt 1 view .LVU98
 502              	.LBB20:
 503              	.LBI20:
 297:Drivers/CMSIS/core_cmInstr.h **** {
 504              		.loc 2 297 57 view .LVU99
 505              	.LBB21:
 299:Drivers/CMSIS/core_cmInstr.h **** }
 506              		.loc 2 299 3 view .LVU100
 507              		.syntax unified
 508              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 509 005c 30BF     		wfi
 510              	@ 0 "" 2
 511              		.thumb
 512              		.syntax unified
 513              	.L39:
 514              	.LBE21:
 515              	.LBE20:
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     } else {
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __SEV();
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __WFE();
 271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __WFE();
 272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) = reg_snap[0];
 516              		.loc 1 274 5 view .LVU101
 517              		.loc 1 274 34 is_stmt 0 view .LVU102
 518 005e 184A     		ldr	r2, .L42+12
 519              	.LVL10:
 520              		.loc 1 274 34 view .LVU103
ARM GAS  /tmp/ccgML6ZT.s 			page 20


 521 0060 1168     		ldr	r1, [r2]
 522              		.loc 1 274 24 view .LVU104
 523 0062 4FF0E023 		mov	r3, #-536813568
 524 0066 1961     		str	r1, [r3, #16]
 275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
 525              		.loc 1 275 5 is_stmt 1 view .LVU105
 526              		.loc 1 275 34 is_stmt 0 view .LVU106
 527 0068 5168     		ldr	r1, [r2, #4]
 528              		.loc 1 275 24 view .LVU107
 529 006a C3F80011 		str	r1, [r3, #256]
 276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E104U) = reg_snap[2];
 530              		.loc 1 276 5 is_stmt 1 view .LVU108
 531              		.loc 1 276 34 is_stmt 0 view .LVU109
 532 006e 9168     		ldr	r1, [r2, #8]
 533              		.loc 1 276 24 view .LVU110
 534 0070 C3F80411 		str	r1, [r3, #260]
 277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E108U) = reg_snap[3];
 535              		.loc 1 277 5 is_stmt 1 view .LVU111
 536              		.loc 1 277 34 is_stmt 0 view .LVU112
 537 0074 D268     		ldr	r2, [r2, #12]
 538              		.loc 1 277 24 view .LVU113
 539 0076 C3F80821 		str	r2, [r3, #264]
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* reset sleepdeep bit of Cortex-M4 system control register */
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 540              		.loc 1 280 5 is_stmt 1 view .LVU114
 541              		.loc 1 280 14 is_stmt 0 view .LVU115
 542 007a 104A     		ldr	r2, .L42+8
 543 007c 1369     		ldr	r3, [r2, #16]
 544 007e 23F00403 		bic	r3, r3, #4
 545 0082 1361     		str	r3, [r2, #16]
 281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 546              		.loc 1 281 1 view .LVU116
 547 0084 30BC     		pop	{r4, r5}
 548              	.LCFI2:
 549              		.cfi_remember_state
 550              		.cfi_restore 5
 551              		.cfi_restore 4
 552              		.cfi_def_cfa_offset 0
 553 0086 7047     		bx	lr
 554              	.LVL11:
 555              	.L41:
 556              	.LCFI3:
 557              		.cfi_restore_state
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 558              		.loc 1 246 9 is_stmt 1 view .LVU117
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 559              		.loc 1 246 11 is_stmt 0 view .LVU118
 560 0088 38B9     		cbnz	r0, .L37
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         } else {
 561              		.loc 1 247 13 is_stmt 1 view .LVU119
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         } else {
 562              		.loc 1 247 21 is_stmt 0 view .LVU120
 563 008a 1946     		mov	r1, r3
 564              	.LVL12:
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         } else {
 565              		.loc 1 247 21 view .LVU121
ARM GAS  /tmp/ccgML6ZT.s 			page 21


 566 008c 1B68     		ldr	r3, [r3]
 567 008e 43F44023 		orr	r3, r3, #786432
 568 0092 43F40063 		orr	r3, r3, #2048
 569 0096 0B60     		str	r3, [r1]
 570 0098 BEE7     		b	.L36
 571              	.LVL13:
 572              	.L37:
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         }
 573              		.loc 1 249 13 is_stmt 1 view .LVU122
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         }
 574              		.loc 1 249 21 is_stmt 0 view .LVU123
 575 009a 0649     		ldr	r1, .L42
 576              	.LVL14:
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         }
 577              		.loc 1 249 21 view .LVU124
 578 009c 0B68     		ldr	r3, [r1]
 579 009e 43F44023 		orr	r3, r3, #786432
 580 00a2 43F48063 		orr	r3, r3, #1024
 581 00a6 0B60     		str	r3, [r1]
 582 00a8 B6E7     		b	.L36
 583              	.LVL15:
 584              	.L38:
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __WFE();
 585              		.loc 1 269 9 is_stmt 1 view .LVU125
 586              	.LBB22:
 587              	.LBI22:
 311:Drivers/CMSIS/core_cmInstr.h **** }
 312:Drivers/CMSIS/core_cmInstr.h **** 
 313:Drivers/CMSIS/core_cmInstr.h **** 
 314:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
 315:Drivers/CMSIS/core_cmInstr.h **** 
 316:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:Drivers/CMSIS/core_cmInstr.h ****  */
 318:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 588              		.loc 2 318 57 view .LVU126
 589              	.LBB23:
 319:Drivers/CMSIS/core_cmInstr.h **** {
 320:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("sev");
 590              		.loc 2 320 3 view .LVU127
 591              		.syntax unified
 592              	@ 320 "Drivers/CMSIS/core_cmInstr.h" 1
 593 00aa 40BF     		sev
 594              	@ 0 "" 2
 595              		.thumb
 596              		.syntax unified
 597              	.LBE23:
 598              	.LBE22:
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         __WFE();
 599              		.loc 1 270 9 view .LVU128
 600              	.LBB24:
 601              	.LBI24:
 308:Drivers/CMSIS/core_cmInstr.h **** {
 602              		.loc 2 308 57 view .LVU129
 603              	.LBB25:
 310:Drivers/CMSIS/core_cmInstr.h **** }
 604              		.loc 2 310 3 view .LVU130
 605              		.syntax unified
ARM GAS  /tmp/ccgML6ZT.s 			page 22


 606              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 607 00ac 20BF     		wfe
 608              	@ 0 "" 2
 609              		.thumb
 610              		.syntax unified
 611              	.LBE25:
 612              	.LBE24:
 271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 613              		.loc 1 271 9 view .LVU131
 614              	.LBB26:
 615              	.LBI26:
 308:Drivers/CMSIS/core_cmInstr.h **** {
 616              		.loc 2 308 57 view .LVU132
 617              	.LBB27:
 310:Drivers/CMSIS/core_cmInstr.h **** }
 618              		.loc 2 310 3 view .LVU133
 619              		.syntax unified
 620              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 621 00ae 20BF     		wfe
 622              	@ 0 "" 2
 311:Drivers/CMSIS/core_cmInstr.h **** 
 623              		.loc 2 311 1 is_stmt 0 view .LVU134
 624              		.thumb
 625              		.syntax unified
 626 00b0 D5E7     		b	.L39
 627              	.L43:
 628 00b2 00BF     		.align	2
 629              	.L42:
 630 00b4 00700040 		.word	1073770496
 631 00b8 FCF3F3FF 		.word	-789508
 632 00bc 00ED00E0 		.word	-536810240
 633 00c0 00000000 		.word	.LANCHOR0
 634 00c4 04000100 		.word	65540
 635 00c8 31F87FFF 		.word	-8390607
 636 00cc FFF8FFBF 		.word	-1073743617
 637              	.LBE27:
 638              	.LBE26:
 639              		.cfi_endproc
 640              	.LFE128:
 642              		.section	.text.pmu_to_standbymode,"ax",%progbits
 643              		.align	1
 644              		.global	pmu_to_standbymode
 645              		.syntax unified
 646              		.thumb
 647              		.thumb_func
 649              	pmu_to_standbymode:
 650              	.LFB129:
 282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      pmu work in standby mode
 285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_to_standbymode(void)
 290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 651              		.loc 1 290 1 is_stmt 1 view -0
ARM GAS  /tmp/ccgML6ZT.s 			page 23


 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655              		@ link register save eliminated.
 291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* set stbmod bit */
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_STBMOD;
 656              		.loc 1 292 5 view .LVU136
 657              		.loc 1 292 13 is_stmt 0 view .LVU137
 658 0000 104B     		ldr	r3, .L45
 659 0002 1A68     		ldr	r2, [r3]
 660 0004 42F00202 		orr	r2, r2, #2
 661 0008 1A60     		str	r2, [r3]
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* reset wakeup flag */
 295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_WURST;
 662              		.loc 1 295 5 is_stmt 1 view .LVU138
 663              		.loc 1 295 13 is_stmt 0 view .LVU139
 664 000a 1A68     		ldr	r2, [r3]
 665 000c 42F00402 		orr	r2, r2, #4
 666 0010 1A60     		str	r2, [r3]
 296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 667              		.loc 1 298 5 is_stmt 1 view .LVU140
 668              		.loc 1 298 14 is_stmt 0 view .LVU141
 669 0012 0D4A     		ldr	r2, .L45+4
 670 0014 1369     		ldr	r3, [r2, #16]
 671 0016 43F00403 		orr	r3, r3, #4
 672 001a 1361     		str	r3, [r2, #16]
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 673              		.loc 1 300 5 is_stmt 1 view .LVU142
 674              		.loc 1 300 24 is_stmt 0 view .LVU143
 675 001c 4FF0E023 		mov	r3, #-536813568
 676 0020 1969     		ldr	r1, [r3, #16]
 677 0022 0A4A     		ldr	r2, .L45+8
 678 0024 0A40     		ands	r2, r2, r1
 679 0026 1A61     		str	r2, [r3, #16]
 301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 680              		.loc 1 301 5 is_stmt 1 view .LVU144
 681              		.loc 1 301 25 is_stmt 0 view .LVU145
 682 0028 6FF00802 		mvn	r2, #8
 683 002c C3F88021 		str	r2, [r3, #384]
 302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 684              		.loc 1 302 5 is_stmt 1 view .LVU146
 685              		.loc 1 302 25 is_stmt 0 view .LVU147
 686 0030 6FF40072 		mvn	r2, #512
 687 0034 C3F88421 		str	r2, [r3, #388]
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 688              		.loc 1 303 5 is_stmt 1 view .LVU148
 689              		.loc 1 303 25 is_stmt 0 view .LVU149
 690 0038 4FF0FF32 		mov	r2, #-1
 691 003c C3F88821 		str	r2, [r3, #392]
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* select WFI command to enter standby mode */
 306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     __WFI();
 692              		.loc 1 306 5 is_stmt 1 view .LVU150
ARM GAS  /tmp/ccgML6ZT.s 			page 24


 693              	.LBB28:
 694              	.LBI28:
 297:Drivers/CMSIS/core_cmInstr.h **** {
 695              		.loc 2 297 57 view .LVU151
 696              	.LBB29:
 299:Drivers/CMSIS/core_cmInstr.h **** }
 697              		.loc 2 299 3 view .LVU152
 698              		.syntax unified
 699              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 700 0040 30BF     		wfi
 701              	@ 0 "" 2
 702              		.thumb
 703              		.syntax unified
 704              	.LBE29:
 705              	.LBE28:
 307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 706              		.loc 1 307 1 is_stmt 0 view .LVU153
 707 0042 7047     		bx	lr
 708              	.L46:
 709              		.align	2
 710              	.L45:
 711 0044 00700040 		.word	1073770496
 712 0048 00ED00E0 		.word	-536810240
 713 004c 04000100 		.word	65540
 714              		.cfi_endproc
 715              	.LFE129:
 717              		.section	.text.pmu_wakeup_pin_enable,"ax",%progbits
 718              		.align	1
 719              		.global	pmu_wakeup_pin_enable
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 724              	pmu_wakeup_pin_enable:
 725              	.LFB130:
 308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      enable PMU wakeup pin
 311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_wakeup_pin_enable(void)
 316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 726              		.loc 1 316 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CS |= PMU_CS_WUPEN;
 731              		.loc 1 317 5 view .LVU155
 732              		.loc 1 317 12 is_stmt 0 view .LVU156
 733 0000 024A     		ldr	r2, .L48
 734 0002 5368     		ldr	r3, [r2, #4]
 735 0004 43F48073 		orr	r3, r3, #256
 736 0008 5360     		str	r3, [r2, #4]
 318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 737              		.loc 1 318 1 view .LVU157
ARM GAS  /tmp/ccgML6ZT.s 			page 25


 738 000a 7047     		bx	lr
 739              	.L49:
 740              		.align	2
 741              	.L48:
 742 000c 00700040 		.word	1073770496
 743              		.cfi_endproc
 744              	.LFE130:
 746              		.section	.text.pmu_wakeup_pin_disable,"ax",%progbits
 747              		.align	1
 748              		.global	pmu_wakeup_pin_disable
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 753              	pmu_wakeup_pin_disable:
 754              	.LFB131:
 319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      disable PMU wakeup pin
 322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_wakeup_pin_disable(void)
 327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 755              		.loc 1 327 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_WUPEN;
 760              		.loc 1 328 5 view .LVU159
 761              		.loc 1 328 12 is_stmt 0 view .LVU160
 762 0000 024A     		ldr	r2, .L51
 763 0002 5368     		ldr	r3, [r2, #4]
 764 0004 23F48073 		bic	r3, r3, #256
 765 0008 5360     		str	r3, [r2, #4]
 329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 766              		.loc 1 329 1 view .LVU161
 767 000a 7047     		bx	lr
 768              	.L52:
 769              		.align	2
 770              	.L51:
 771 000c 00700040 		.word	1073770496
 772              		.cfi_endproc
 773              	.LFE131:
 775              		.section	.text.pmu_backup_ldo_config,"ax",%progbits
 776              		.align	1
 777              		.global	pmu_backup_ldo_config
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 782              	pmu_backup_ldo_config:
 783              	.LVL16:
 784              	.LFB132:
 330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      backup SRAM LDO on
ARM GAS  /tmp/ccgML6ZT.s 			page 26


 333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  bkp_ldo:
 334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_OFF: backup SRAM LDO closed
 335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_ON: open the backup SRAM LDO
 336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_backup_ldo_config(uint32_t bkp_ldo)
 340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 785              		.loc 1 340 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789              		@ link register save eliminated.
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_BLDOON;
 790              		.loc 1 341 5 view .LVU163
 791              		.loc 1 341 12 is_stmt 0 view .LVU164
 792 0000 044B     		ldr	r3, .L54
 793 0002 5968     		ldr	r1, [r3, #4]
 794 0004 21F40071 		bic	r1, r1, #512
 795 0008 5960     		str	r1, [r3, #4]
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CS |= bkp_ldo;
 796              		.loc 1 342 5 is_stmt 1 view .LVU165
 797              		.loc 1 342 12 is_stmt 0 view .LVU166
 798 000a 5A68     		ldr	r2, [r3, #4]
 799 000c 0243     		orrs	r2, r2, r0
 800 000e 5A60     		str	r2, [r3, #4]
 343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 801              		.loc 1 343 1 view .LVU167
 802 0010 7047     		bx	lr
 803              	.L55:
 804 0012 00BF     		.align	2
 805              	.L54:
 806 0014 00700040 		.word	1073770496
 807              		.cfi_endproc
 808              	.LFE132:
 810              		.section	.text.pmu_backup_write_enable,"ax",%progbits
 811              		.align	1
 812              		.global	pmu_backup_write_enable
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 817              	pmu_backup_write_enable:
 818              	.LFB133:
 344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      enable write access to the registers in backup domain
 347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_backup_write_enable(void)
 352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 819              		.loc 1 352 1 is_stmt 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823              		@ link register save eliminated.
ARM GAS  /tmp/ccgML6ZT.s 			page 27


 353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_BKPWEN;
 824              		.loc 1 353 5 view .LVU169
 825              		.loc 1 353 13 is_stmt 0 view .LVU170
 826 0000 024A     		ldr	r2, .L57
 827 0002 1368     		ldr	r3, [r2]
 828 0004 43F48073 		orr	r3, r3, #256
 829 0008 1360     		str	r3, [r2]
 354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 830              		.loc 1 354 1 view .LVU171
 831 000a 7047     		bx	lr
 832              	.L58:
 833              		.align	2
 834              	.L57:
 835 000c 00700040 		.word	1073770496
 836              		.cfi_endproc
 837              	.LFE133:
 839              		.section	.text.pmu_backup_write_disable,"ax",%progbits
 840              		.align	1
 841              		.global	pmu_backup_write_disable
 842              		.syntax unified
 843              		.thumb
 844              		.thumb_func
 846              	pmu_backup_write_disable:
 847              	.LFB134:
 355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      disable write access to the registers in backup domain
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  none
 359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_backup_write_disable(void)
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 848              		.loc 1 363 1 is_stmt 1 view -0
 849              		.cfi_startproc
 850              		@ args = 0, pretend = 0, frame = 0
 851              		@ frame_needed = 0, uses_anonymous_args = 0
 852              		@ link register save eliminated.
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_BKPWEN;
 853              		.loc 1 364 5 view .LVU173
 854              		.loc 1 364 13 is_stmt 0 view .LVU174
 855 0000 024A     		ldr	r2, .L60
 856 0002 1368     		ldr	r3, [r2]
 857 0004 23F48073 		bic	r3, r3, #256
 858 0008 1360     		str	r3, [r2]
 365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 859              		.loc 1 365 1 view .LVU175
 860 000a 7047     		bx	lr
 861              	.L61:
 862              		.align	2
 863              	.L60:
 864 000c 00700040 		.word	1073770496
 865              		.cfi_endproc
 866              	.LFE134:
 868              		.section	.text.pmu_flag_get,"ax",%progbits
 869              		.align	1
 870              		.global	pmu_flag_get
ARM GAS  /tmp/ccgML6ZT.s 			page 28


 871              		.syntax unified
 872              		.thumb
 873              		.thumb_func
 875              	pmu_flag_get:
 876              	.LVL17:
 877              	.LFB135:
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      get flag state
 369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  flag:
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_WAKEUP: wakeup flag
 371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_STANDBY: standby flag
 372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LVD: lvd flag
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_BLDORF: backup SRAM LDO ready flag
 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDOVSRF: LDO voltage select ready flag
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDRF: high-driver ready flag
 376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDSRF: high-driver switch ready flag
 377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDRF: low-driver mode ready flag
 378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     FlagStatus: SET or RESET
 380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** FlagStatus pmu_flag_get(uint32_t flag)
 382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 878              		.loc 1 382 1 is_stmt 1 view -0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882              		@ link register save eliminated.
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     if(PMU_CS & flag) {
 883              		.loc 1 383 5 view .LVU177
 884              		.loc 1 383 8 is_stmt 0 view .LVU178
 885 0000 034B     		ldr	r3, .L65
 886 0002 5B68     		ldr	r3, [r3, #4]
 887              		.loc 1 383 7 view .LVU179
 888 0004 0342     		tst	r3, r0
 889 0006 01D0     		beq	.L64
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         return SET;
 890              		.loc 1 384 16 view .LVU180
 891 0008 0120     		movs	r0, #1
 892              	.LVL18:
 893              		.loc 1 384 16 view .LVU181
 894 000a 7047     		bx	lr
 895              	.LVL19:
 896              	.L64:
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     } else {
 386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         return RESET;
 897              		.loc 1 386 16 view .LVU182
 898 000c 0020     		movs	r0, #0
 899              	.LVL20:
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 900              		.loc 1 388 1 view .LVU183
 901 000e 7047     		bx	lr
 902              	.L66:
 903              		.align	2
 904              	.L65:
 905 0010 00700040 		.word	1073770496
ARM GAS  /tmp/ccgML6ZT.s 			page 29


 906              		.cfi_endproc
 907              	.LFE135:
 909              		.section	.text.pmu_highdriver_switch_select,"ax",%progbits
 910              		.align	1
 911              		.global	pmu_highdriver_switch_select
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 916              	pmu_highdriver_switch_select:
 917              	.LVL21:
 918              	.LFB122:
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 919              		.loc 1 141 1 is_stmt 1 view -0
 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 0
 922              		@ frame_needed = 0, uses_anonymous_args = 0
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 923              		.loc 1 141 1 is_stmt 0 view .LVU185
 924 0000 10B5     		push	{r4, lr}
 925              	.LCFI4:
 926              		.cfi_def_cfa_offset 8
 927              		.cfi_offset 4, -8
 928              		.cfi_offset 14, -4
 929 0002 0446     		mov	r4, r0
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 930              		.loc 1 143 5 is_stmt 1 view .LVU186
 931              	.LVL22:
 932              	.L68:
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 933              		.loc 1 144 5 discriminator 1 view .LVU187
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 934              		.loc 1 143 10 discriminator 1 view .LVU188
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 935              		.loc 1 143 18 is_stmt 0 discriminator 1 view .LVU189
 936 0004 4FF48030 		mov	r0, #65536
 937 0008 FFF7FEFF 		bl	pmu_flag_get
 938              	.LVL23:
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 939              		.loc 1 143 10 discriminator 1 view .LVU190
 940 000c 0128     		cmp	r0, #1
 941 000e F9D1     		bne	.L68
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 942              		.loc 1 145 5 is_stmt 1 view .LVU191
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 943              		.loc 1 145 13 is_stmt 0 view .LVU192
 944 0010 044B     		ldr	r3, .L70
 945 0012 1A68     		ldr	r2, [r3]
 946 0014 22F40032 		bic	r2, r2, #131072
 947 0018 1A60     		str	r2, [r3]
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 948              		.loc 1 146 5 is_stmt 1 view .LVU193
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 949              		.loc 1 146 13 is_stmt 0 view .LVU194
 950 001a 1A68     		ldr	r2, [r3]
 951 001c 2243     		orrs	r2, r2, r4
 952 001e 1A60     		str	r2, [r3]
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
ARM GAS  /tmp/ccgML6ZT.s 			page 30


 953              		.loc 1 147 1 view .LVU195
 954 0020 10BD     		pop	{r4, pc}
 955              	.LVL24:
 956              	.L71:
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 957              		.loc 1 147 1 view .LVU196
 958 0022 00BF     		.align	2
 959              	.L70:
 960 0024 00700040 		.word	1073770496
 961              		.cfi_endproc
 962              	.LFE122:
 964              		.section	.text.pmu_flag_clear,"ax",%progbits
 965              		.align	1
 966              		.global	pmu_flag_clear
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 971              	pmu_flag_clear:
 972              	.LVL25:
 973              	.LFB136:
 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** 
 390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** /*!
 391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \brief      clear flag bit
 392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[in]  flag:
 393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_WAKEUP: reset wakeup flag
 394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_STANDBY: reset standby flag
 395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \param[out] none
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     \retval     none
 397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** */
 398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** void pmu_flag_clear(uint32_t flag)
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** {
 974              		.loc 1 399 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978              		@ link register save eliminated.
 400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     switch(flag) {
 979              		.loc 1 400 5 view .LVU198
 980 0000 10B1     		cbz	r0, .L73
 981 0002 0128     		cmp	r0, #1
 982 0004 06D0     		beq	.L74
 983 0006 7047     		bx	lr
 984              	.L73:
 401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_WAKEUP:
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         /* reset wakeup flag */
 403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_WURST;
 985              		.loc 1 403 9 view .LVU199
 986              		.loc 1 403 17 is_stmt 0 view .LVU200
 987 0008 054A     		ldr	r2, .L76
 988 000a 1368     		ldr	r3, [r2]
 989 000c 43F00403 		orr	r3, r3, #4
 990 0010 1360     		str	r3, [r2]
 404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         break;
 991              		.loc 1 404 9 is_stmt 1 view .LVU201
 992 0012 7047     		bx	lr
 993              	.L74:
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_STANDBY:
ARM GAS  /tmp/ccgML6ZT.s 			page 31


 406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         /* reset standby flag */
 407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_STBRST;
 994              		.loc 1 407 9 view .LVU202
 995              		.loc 1 407 17 is_stmt 0 view .LVU203
 996 0014 024A     		ldr	r2, .L76
 997 0016 1368     		ldr	r3, [r2]
 998 0018 43F00803 		orr	r3, r3, #8
 999 001c 1360     		str	r3, [r2]
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         break;
 1000              		.loc 1 408 9 is_stmt 1 view .LVU204
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     default :
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****         break;
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c ****     }
 412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_pmu.c **** }
 1001              		.loc 1 412 1 is_stmt 0 view .LVU205
 1002 001e 7047     		bx	lr
 1003              	.L77:
 1004              		.align	2
 1005              	.L76:
 1006 0020 00700040 		.word	1073770496
 1007              		.cfi_endproc
 1008              	.LFE136:
 1010              		.section	.bss.reg_snap.0,"aw",%nobits
 1011              		.align	2
 1012              		.set	.LANCHOR0,. + 0
 1015              	reg_snap.0:
 1016 0000 00000000 		.space	16
 1016      00000000 
 1016      00000000 
 1016      00000000 
 1017              		.text
 1018              	.Letext0:
 1019              		.file 3 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 1020              		.file 4 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1021              		.file 5 "Drivers/CMSIS/core_cm4.h"
 1022              		.file 6 "Core/Inc/gd32f4xx.h"
 1023              		.file 7 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/ccgML6ZT.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_pmu.c
     /tmp/ccgML6ZT.s:20     .text.pmu_deinit:0000000000000000 $t
     /tmp/ccgML6ZT.s:26     .text.pmu_deinit:0000000000000000 pmu_deinit
     /tmp/ccgML6ZT.s:52     .text.pmu_lvd_select:0000000000000000 $t
     /tmp/ccgML6ZT.s:58     .text.pmu_lvd_select:0000000000000000 pmu_lvd_select
     /tmp/ccgML6ZT.s:92     .text.pmu_lvd_select:0000000000000024 $d
     /tmp/ccgML6ZT.s:97     .text.pmu_lvd_disable:0000000000000000 $t
     /tmp/ccgML6ZT.s:103    .text.pmu_lvd_disable:0000000000000000 pmu_lvd_disable
     /tmp/ccgML6ZT.s:121    .text.pmu_lvd_disable:000000000000000c $d
     /tmp/ccgML6ZT.s:126    .text.pmu_ldo_output_select:0000000000000000 $t
     /tmp/ccgML6ZT.s:132    .text.pmu_ldo_output_select:0000000000000000 pmu_ldo_output_select
     /tmp/ccgML6ZT.s:156    .text.pmu_ldo_output_select:0000000000000014 $d
     /tmp/ccgML6ZT.s:161    .text.pmu_highdriver_mode_enable:0000000000000000 $t
     /tmp/ccgML6ZT.s:167    .text.pmu_highdriver_mode_enable:0000000000000000 pmu_highdriver_mode_enable
     /tmp/ccgML6ZT.s:185    .text.pmu_highdriver_mode_enable:000000000000000c $d
     /tmp/ccgML6ZT.s:190    .text.pmu_highdriver_mode_disable:0000000000000000 $t
     /tmp/ccgML6ZT.s:196    .text.pmu_highdriver_mode_disable:0000000000000000 pmu_highdriver_mode_disable
     /tmp/ccgML6ZT.s:214    .text.pmu_highdriver_mode_disable:000000000000000c $d
     /tmp/ccgML6ZT.s:219    .text.pmu_lowdriver_mode_enable:0000000000000000 $t
     /tmp/ccgML6ZT.s:225    .text.pmu_lowdriver_mode_enable:0000000000000000 pmu_lowdriver_mode_enable
     /tmp/ccgML6ZT.s:243    .text.pmu_lowdriver_mode_enable:000000000000000c $d
     /tmp/ccgML6ZT.s:248    .text.pmu_lowdriver_mode_disable:0000000000000000 $t
     /tmp/ccgML6ZT.s:254    .text.pmu_lowdriver_mode_disable:0000000000000000 pmu_lowdriver_mode_disable
     /tmp/ccgML6ZT.s:272    .text.pmu_lowdriver_mode_disable:000000000000000c $d
     /tmp/ccgML6ZT.s:277    .text.pmu_lowpower_driver_config:0000000000000000 $t
     /tmp/ccgML6ZT.s:283    .text.pmu_lowpower_driver_config:0000000000000000 pmu_lowpower_driver_config
     /tmp/ccgML6ZT.s:307    .text.pmu_lowpower_driver_config:0000000000000014 $d
     /tmp/ccgML6ZT.s:312    .text.pmu_normalpower_driver_config:0000000000000000 $t
     /tmp/ccgML6ZT.s:318    .text.pmu_normalpower_driver_config:0000000000000000 pmu_normalpower_driver_config
     /tmp/ccgML6ZT.s:342    .text.pmu_normalpower_driver_config:0000000000000014 $d
     /tmp/ccgML6ZT.s:347    .text.pmu_to_sleepmode:0000000000000000 $t
     /tmp/ccgML6ZT.s:353    .text.pmu_to_sleepmode:0000000000000000 pmu_to_sleepmode
     /tmp/ccgML6ZT.s:407    .text.pmu_to_sleepmode:0000000000000014 $d
     /tmp/ccgML6ZT.s:412    .text.pmu_to_deepsleepmode:0000000000000000 $t
     /tmp/ccgML6ZT.s:418    .text.pmu_to_deepsleepmode:0000000000000000 pmu_to_deepsleepmode
     /tmp/ccgML6ZT.s:630    .text.pmu_to_deepsleepmode:00000000000000b4 $d
     /tmp/ccgML6ZT.s:643    .text.pmu_to_standbymode:0000000000000000 $t
     /tmp/ccgML6ZT.s:649    .text.pmu_to_standbymode:0000000000000000 pmu_to_standbymode
     /tmp/ccgML6ZT.s:711    .text.pmu_to_standbymode:0000000000000044 $d
     /tmp/ccgML6ZT.s:718    .text.pmu_wakeup_pin_enable:0000000000000000 $t
     /tmp/ccgML6ZT.s:724    .text.pmu_wakeup_pin_enable:0000000000000000 pmu_wakeup_pin_enable
     /tmp/ccgML6ZT.s:742    .text.pmu_wakeup_pin_enable:000000000000000c $d
     /tmp/ccgML6ZT.s:747    .text.pmu_wakeup_pin_disable:0000000000000000 $t
     /tmp/ccgML6ZT.s:753    .text.pmu_wakeup_pin_disable:0000000000000000 pmu_wakeup_pin_disable
     /tmp/ccgML6ZT.s:771    .text.pmu_wakeup_pin_disable:000000000000000c $d
     /tmp/ccgML6ZT.s:776    .text.pmu_backup_ldo_config:0000000000000000 $t
     /tmp/ccgML6ZT.s:782    .text.pmu_backup_ldo_config:0000000000000000 pmu_backup_ldo_config
     /tmp/ccgML6ZT.s:806    .text.pmu_backup_ldo_config:0000000000000014 $d
     /tmp/ccgML6ZT.s:811    .text.pmu_backup_write_enable:0000000000000000 $t
     /tmp/ccgML6ZT.s:817    .text.pmu_backup_write_enable:0000000000000000 pmu_backup_write_enable
     /tmp/ccgML6ZT.s:835    .text.pmu_backup_write_enable:000000000000000c $d
     /tmp/ccgML6ZT.s:840    .text.pmu_backup_write_disable:0000000000000000 $t
     /tmp/ccgML6ZT.s:846    .text.pmu_backup_write_disable:0000000000000000 pmu_backup_write_disable
     /tmp/ccgML6ZT.s:864    .text.pmu_backup_write_disable:000000000000000c $d
     /tmp/ccgML6ZT.s:869    .text.pmu_flag_get:0000000000000000 $t
     /tmp/ccgML6ZT.s:875    .text.pmu_flag_get:0000000000000000 pmu_flag_get
ARM GAS  /tmp/ccgML6ZT.s 			page 33


     /tmp/ccgML6ZT.s:905    .text.pmu_flag_get:0000000000000010 $d
     /tmp/ccgML6ZT.s:910    .text.pmu_highdriver_switch_select:0000000000000000 $t
     /tmp/ccgML6ZT.s:916    .text.pmu_highdriver_switch_select:0000000000000000 pmu_highdriver_switch_select
     /tmp/ccgML6ZT.s:960    .text.pmu_highdriver_switch_select:0000000000000024 $d
     /tmp/ccgML6ZT.s:965    .text.pmu_flag_clear:0000000000000000 $t
     /tmp/ccgML6ZT.s:971    .text.pmu_flag_clear:0000000000000000 pmu_flag_clear
     /tmp/ccgML6ZT.s:1006   .text.pmu_flag_clear:0000000000000020 $d
     /tmp/ccgML6ZT.s:1011   .bss.reg_snap.0:0000000000000000 $d
     /tmp/ccgML6ZT.s:1015   .bss.reg_snap.0:0000000000000000 reg_snap.0

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
