<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-533</identifier><datestamp>2011-12-15T09:57:34Z</datestamp><dc:title>Study of degradation in channel initiated secondary electron injection regime</dc:title><dc:creator>MOHAPATRA, NR</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:subject>flash memory</dc:subject><dc:subject>stresses</dc:subject><dc:subject>secondary electron emmission</dc:subject><dc:description>This paper analyzes the Channel Initiated
Secondary Electron injection mechanism
and the resulting hot-carrier degradation
in deep sub-micron n-channel MOSFETs.
The correlation between gate (IG) and
substrate current (IB) has been studied for
different values of substrate bias. Stress
and charge pumping measurements have
been carried out to study the degradation
under identical substrate bias and gate
current conditions. Results show that under
identical gate current (programming time
for flash memory cells), the degradation is
less for higher negative substrate bias.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2009-01-05T03:28:23Z</dc:date><dc:date>2011-11-28T02:01:58Z</dc:date><dc:date>2011-12-15T09:57:34Z</dc:date><dc:date>2009-01-05T03:28:23Z</dc:date><dc:date>2011-11-28T02:01:58Z</dc:date><dc:date>2011-12-15T09:57:34Z</dc:date><dc:date>2001</dc:date><dc:type>Article</dc:type><dc:identifier>Proceeding of the 31st European Solid-State Device Research Conference, Nuremberg, Germany, 11-13 September 2001, 291-294</dc:identifier><dc:identifier>2-914601-01-8</dc:identifier><dc:identifier>http://hdl.handle.net/10054/533</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/533</dc:identifier><dc:language>en</dc:language></oai_dc:dc>