<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'dwc_usb20_phy_1p_ms_otg0_ns'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>usb20_phy</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>usb20_phy</csr:referenceName>
       <csr:identifier>usb20_phy</csr:identifier>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>1081</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb20_phy</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_15</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x1F</csr:addressHigh>
         <csr:instanceName>usb20_phy</csr:instanceName>
         <csr:referenceName>usb20_phy</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_0</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1</csr:addressLow>
         <csr:addressHigh>0x1</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_1</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2</csr:addressLow>
         <csr:addressHigh>0x2</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_2</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3</csr:addressLow>
         <csr:addressHigh>0x3</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_3</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_4</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5</csr:addressLow>
         <csr:addressHigh>0x5</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_5</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6</csr:addressLow>
         <csr:addressHigh>0x6</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_6</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7</csr:addressLow>
         <csr:addressHigh>0x7</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_7</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_8</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9</csr:addressLow>
         <csr:addressHigh>0x9</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_9</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA</csr:addressLow>
         <csr:addressHigh>0xA</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_10</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB</csr:addressLow>
         <csr:addressHigh>0xB</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_11</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_12</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xD</csr:addressLow>
         <csr:addressHigh>0xD</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_13</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE</csr:addressLow>
         <csr:addressHigh>0xE</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_14</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF</csr:addressLow>
         <csr:addressHigh>0xF</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_STAT_RO_15</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_STAT_RO_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_0</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x11</csr:addressLow>
         <csr:addressHigh>0x11</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_1</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x12</csr:addressLow>
         <csr:addressHigh>0x12</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_2</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x13</csr:addressLow>
         <csr:addressHigh>0x13</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_3</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x14</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_4</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x15</csr:addressLow>
         <csr:addressHigh>0x15</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_5</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x16</csr:addressLow>
         <csr:addressHigh>0x16</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_6</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x17</csr:addressLow>
         <csr:addressHigh>0x17</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_7</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_8</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19</csr:addressLow>
         <csr:addressHigh>0x19</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_9</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A</csr:addressLow>
         <csr:addressHigh>0x1A</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_10</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B</csr:addressLow>
         <csr:addressHigh>0x1B</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_11</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1C</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_12</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D</csr:addressLow>
         <csr:addressHigh>0x1D</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_13</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E</csr:addressLow>
         <csr:addressHigh>0x1E</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_14</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F</csr:addressLow>
         <csr:addressHigh>0x1F</csr:addressHigh>
         <csr:instanceName>usb20_phy.PORT0_OVRD_RW_15</csr:instanceName>
         <csr:referenceName>usb20_phy.PORT0_OVRD_RW_15</csr:referenceName>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_0</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_0</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>53</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_0</csr:typeName>
        <csr:description>
         <csr:p>Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>30</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_1_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>36</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RX_Squelch</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_0_RX_SQUELCH_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>41</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>analog RX Squelch Signal</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PLL_Lock</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_0_PLL_LOCK_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>47</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>analog PLL Lock Signal</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_0_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>52</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_1</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_1</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>87</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_1</csr:typeName>
        <csr:description>
         <csr:p>Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sqrx_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_1_SQRX_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>63</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RX squelch Comparator Power Up</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tx_vref_vreg_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_1_TX_VREF_VREG_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>69</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TX hs_driver Comparator Power Up</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>otg_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_1_OTG_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>75</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OTGDISABLE Input status</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>vbus_valid_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_1_VBUS_VALID_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>81</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DRVVBUS Input status</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_1_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>86</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_2</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_2</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>121</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x2</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_2</csr:typeName>
        <csr:description>
         <csr:p>Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>xo_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_2_XO_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>97</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>XO Power Up, require for External Crystal</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_2_PLL_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>103</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>MPLL Reset, active low</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bias_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_2_BIAS_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>109</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>MPLL Power Up</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>comp_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_2_COMP_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>115</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>resistor tune Comparator Power Up</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_2_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>120</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_3</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_3</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>153</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x3</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_3</csr:typeName>
        <csr:description>
         <csr:p>Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TxReady</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_3_TXREADY_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>131</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Input TXREADY</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxValidH</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALIDH_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>136</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Input TXVALIDH</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxValid</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_3_TXVALID_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>141</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Input TXVALID</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>shrtser_shortdet</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_3_SHRTSER_SHORTDET_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>147</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Register status for Serial Interface USB short</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_3_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_4</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_4</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>187</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_4</csr:typeName>
        <csr:description>
         <csr:p>Status Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RxError</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_4_RXERROR_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>163</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Output RXERROR</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxValidH</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALIDH_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>169</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Output RXVALIDH</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxValid</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_4_RXVALID_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>175</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Output RXVALID</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxActive</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_4_RXACTIVE_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>181</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Output RXACTIVE</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_4_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>186</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_5</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_5</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>202</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x5</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_5</csr:typeName>
        <csr:description>
         <csr:p>Status Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DataOut</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_5_DATAOUT_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>196</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ Output DATAOUT</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_5_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>201</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_6</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_6</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>217</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_6</csr:typeName>
        <csr:description>
         <csr:p>Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tx_sliver_en_ct</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>211</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Tx Parallel Resistance Circuit</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_6_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>216</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_7</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_7</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>232</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_7</csr:typeName>
        <csr:description>
         <csr:p>Status Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DataIn</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_7_DATAIN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>226</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ input DATAIN</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_7_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>231</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_8</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_8</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>262</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_8</csr:typeName>
        <csr:description>
         <csr:p>Status Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FSData</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_8_FSDATA_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>241</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FS Differential Rx Data</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HSData</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_8_HSDATA_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>246</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>HS Differential Rx Data</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DPlus</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_8_DPLUS_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>251</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Single-Ended Rx D+ Output</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMinus</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_8_DMINUS_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>256</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Single-Ended Rx D- Output</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_8_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>261</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_9</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_9</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>296</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_9</csr:typeName>
        <csr:description>
         <csr:p>Status Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>bistError</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_9_BISTERROR_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>272</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BIST Error</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bistDone</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_9_BISTDONE_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>278</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BIST Done</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tx_short</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_9_TX_SHORT_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>284</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>HS Tx Short Detect</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_3_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>290</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_9_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>295</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_10</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_10</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>311</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_10</csr:typeName>
        <csr:description>
         <csr:p>Status Register 10</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3_0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_3_0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>305</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_10_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>310</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_11</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_11</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>344</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_11</csr:typeName>
        <csr:description>
         <csr:p>Status Register 11</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>321</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>comp_dis</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>326</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Disconnect Comparator Output</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>comp_dis_latch_enb</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>332</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Disconnect Comparator Latch Enable</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_3_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>338</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_11_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>343</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_12</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_12</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>378</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_12</csr:typeName>
        <csr:description>
         <csr:p>Status Register 12</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>354</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_1_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>360</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>receive_start</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_12_RECEIVE_START_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>366</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Indicates UTMIP start receiving packet</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>underOverDebug</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_12_UNDEROVERDEBUG_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>372</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Indicates ElasticBuf Under/Over</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_12_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>377</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_13</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_13</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>393</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_13</csr:typeName>
        <csr:description>
         <csr:p>Status Register 13</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tap_val</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_13_TAP_VAL_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>387</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TAP Value</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_13_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>392</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_14</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_14</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>408</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_14</csr:typeName>
        <csr:description>
         <csr:p>Status Register 14</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3_0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_3_0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>402</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_14_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>407</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_STAT_RO_15</csr:referenceName>
       <csr:identifier>PORT0_STAT_RO_15</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_STAT_RO_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_STAT_RO_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_STAT_RO_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_STAT_RO_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>423</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_STAT_RO_15</csr:typeName>
        <csr:description>
         <csr:p>Status Register 15</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3_0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_3_0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>417</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_7_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_STAT_RO_15_RESERVED_7_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>422</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved for Future use.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_0</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_0</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>437</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_0</csr:typeName>
        <csr:description>
         <csr:p>Override Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>overrd_addr</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>431</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Analog Test Control Override Address [3:0]</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>overrd_addr_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>436</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for overrd_addr [7:4]</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_1</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_1</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>485</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x11</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_1</csr:typeName>
        <csr:description>
         <csr:p>Override Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sqrx_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>445</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RX squelch Comparator Power Up</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tx_vref_vreg_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>450</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TX hs_driver Comparator Power Up</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>otg_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>455</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OTGDISABLE Input</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>vbus_valid_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>460</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DRVVBUS Input</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sqrx_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>466</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for sqrx_pu</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tx_vref_vreg_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>472</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for tx_vref_vreg_pu</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>otg_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>478</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for otg_pu</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>vbus_valid_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>484</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for vbus_valid_pu</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_2</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_2</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>533</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x12</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_2</csr:typeName>
        <csr:description>
         <csr:p>Override Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>xo_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>493</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>XO Power Up</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>498</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>MPLL Reset, active low</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bias_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>503</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>MPLL Power Up</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>comp_pu</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>508</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>resistor tune Comparator Power Up</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>xo_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_XO_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>514</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for xo_pu</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>520</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for pll_pu</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bias_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>526</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for bias_pu</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>comp_pu_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>532</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for comp_pu</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_3</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_3</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>585</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x13</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_3</csr:typeName>
        <csr:description>
         <csr:p>Override Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>serclk_tx_enb</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>542</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable TX Serclk</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>serclk_rx_enb</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>548</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable RX Serclk</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XO_always_on</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>554</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set for XO Power Up</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_rx_kjk_fix</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>560</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable fs_rx_kjk_fix with 1</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>serclk_tx_enb_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>566</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for serclk_tx_enb</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>serclk_rx_enb_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>572</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for serclk_rx_enb</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XO_always_on_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>578</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for XO_always_on</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_rx_kjk_fix_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_3_FS_RX_KJK_FIX_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>584</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for fs_rx_kjk_fix</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_4</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_4</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>634</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_4</csr:typeName>
        <csr:description>
         <csr:p>Override Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>VDPU_EN1</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>593</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>D+ Pull-Up Override 1</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VDPU_EN2</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>D+ Pull-Up Override 2</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_2_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>604</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LoopbackEnb</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>609</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable Lookback</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VDPU_EN1_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>615</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for VDPU_EN1</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VDPU_EN2_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>621</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for VDPU_EN2</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_RESERVED_6_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>627</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LoopbackEnb_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>633</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for LoopbackEnb</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_5</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_5</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>672</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x15</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_5</csr:typeName>
        <csr:description>
         <csr:p>Override Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>overrd_addr_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>643</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Analog Test Control Override Address [4]</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mstr_overrd_bit</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>649</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Analog Test Control Master Override</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>xo_clk_div</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>654</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>setting reference clock division</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>overrd_addr_4_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>660</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for overrd_addr_4</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mstr_overrd_bit_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>666</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for mstr_overrd_bit</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>xo_clk_div_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>671</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for xo_clk_div</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_6</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_6</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>686</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x16</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_6</csr:typeName>
        <csr:description>
         <csr:p>Override Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tx_sliver_en</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>680</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Signal for Tx Parallel Resistance Circuit [3:0]</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tx_sliver_en_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>685</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for tx_sliver_en [7:4]</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_7</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_7</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>712</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_7</csr:typeName>
        <csr:description>
         <csr:p>Override Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pwr_seq_clk_div</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>694</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>setting power_sequence division</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tx_ls_en</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>700</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TX LS Enable</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pwr_seq_clk_div_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>705</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for pwr_seq_clk_div</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tx_ls_en_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>711</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for tx_ls_en</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_8</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_8</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>764</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_8</csr:typeName>
        <csr:description>
         <csr:p>Override Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ls_bist</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>721</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>LS BIST</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_bist</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>727</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FS BIST</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>hs_bist</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>733</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>HS BIST</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bistEn</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>739</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BIST Enable</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ls_bist_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>745</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for ls_bist</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_bist_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>751</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for fs_bist</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>hs_bist_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>757</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for hs_bist</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bistEn_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_8_BISTEN_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>763</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for bistEn</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_9</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_9</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>814</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x19</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_9</csr:typeName>
        <csr:description>
         <csr:p>Override Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>dp_pulldown_en</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>772</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>D+ Pulldown Enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dm_pulldown_en</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>777</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>D- Pulldown Enable</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_lock_sts</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>783</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>analog MPLL Lock Status</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>inst_bist_err</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>789</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Insert BIST Error</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dp_pulldown_en_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>795</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for dp_pulldown_en</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dm_pulldown_en_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>801</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for dm_pulldown_en</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_lock_sts_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>807</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for pll_lock_sts</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>inst_bist_err_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>813</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for inst_bist_err`</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_10</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_10</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>862</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_10</csr:typeName>
        <csr:description>
         <csr:p>Override Register 10</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>fs_dataout</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>822</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FS TX Data</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_output_enb</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FS TX Enable</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_assert_se0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>832</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FS TX SE0</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>res_ack_out</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>837</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Ack resistor tune external requirement</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_dataout_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>843</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for fs_dataout</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_output_enb_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>849</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for fs_output_enb</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fs_assert_se0_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>855</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for fs_assert_se0</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>res_ack_out_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_10_RES_ACK_OUT_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>861</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for res_ack_out</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_11</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_11</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>913</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_11</csr:typeName>
        <csr:description>
         <csr:p>Override Register 11</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_0_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>871</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>comp_sel_analog</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>877</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Disconnect Block Comparator Test Mode</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>incr_tune_dis</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>883</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Disable Incremental Tune</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>res_req_in</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>888</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>resistor tune external requirement</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_RESERVED_4_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>894</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>comp_sel_analog_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>900</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for comp_sel_analog</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>incr_tune_dis_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>906</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for incr_tune_dis</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>res_req_in_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>912</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for res_req_in</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_12</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_12</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>939</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_12</csr:typeName>
        <csr:description>
         <csr:p>Override Register 12</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pll_reset</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>922</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>MPLL gear_shift</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_clk_div</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>setting MPLL division</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_reset_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>933</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for pll_reset</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_clk_div_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>938</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for pll_clk_div</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_13</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_13</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>977</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_13</csr:typeName>
        <csr:description>
         <csr:p>Override Register 13</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>xo_clk_sel</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>947</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reference Clock Selection</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>test_pkt_rpt</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>953</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BIST Test Packet Mode</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bist_mode</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>959</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BIST Mode</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>xo_clk_sel_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>964</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for xo_clk_sel</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>test_pkt_rpt_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>970</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for test_pkt_rpt</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>bist_mode_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>976</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for bist_mode</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_14</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_14</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>1028</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_14</csr:typeName>
        <csr:description>
         <csr:p>Override Register 14</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Squelch</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>985</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RX Squelch</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tap_shift_dir</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>991</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TAP Shift Direction</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tap_shift_enb</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>997</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TAP Shift Enable</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tap_sel_ovrd</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1003</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TAP Select Override</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Squelch_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1009</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for Squelch</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tap_shift_dir_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1015</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for tap_shift_dir</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tap_shift_enb_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1021</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for tap_shift_enb</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tap_sel_ovrd_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1027</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for tap_sel_ovrd</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb20_phy.PORT0_OVRD_RW_15</csr:referenceName>
       <csr:identifier>PORT0_OVRD_RW_15</csr:identifier>
       <csr:addressMacro>USB20_PHY_PORT0_OVRD_RW_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB20_PHY_PORT0_OVRD_RW_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB20_PHY_PORT0_OVRD_RW_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB20_PHY_PORT0_OVRD_RW_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
       <csr:linenumber>1080</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Usb20_phy_PORT0_OVRD_RW_15</csr:typeName>
        <csr:description>
         <csr:p>Override Register 15</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>reset_tm</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1037</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Test Interface Reset</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_lock</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1043</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PLL Lock Enable for MPLL</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>scale_down_mode</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1049</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Scale-Down Enable for Disconnect Timers</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ClkUsable</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1055</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Signal for gating PLLDiv Clock</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>reset_tm_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1061</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for reset_tm</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pll_lock_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1067</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for pll_lock</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>scale_down_mode_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1073</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for scale_down_mode</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ClkUsable_OVRD_EN</csr:identifier>
         <csr:widthMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_GET</csr:getMacro>
         <csr:setMacro>USB20_PHY_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN_SET</csr:setMacro>
         <csr:filename>dwc_usb20_phy_1p_ms_otg0_ns.csr</csr:filename>
         <csr:linenumber>1079</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Override Enable for ClkUsable</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'dwc_usb20_phy_1p_ms_otg0_ns'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
