

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2'
================================================================
* Date:           Sat Feb 21 12:04:18 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65549|    65549|  0.655 ms|  0.655 ms|  65537|  65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_218_1_VITIS_LOOP_219_2  |    65547|    65547|        13|          1|          1|  65536|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:219]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:218]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln218_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln218"   --->   Operation 19 'read' 'sext_ln218_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln218_cast = sext i62 %sext_ln218_read"   --->   Operation 20 'sext' 'sext_ln218_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_6, i32 16, i32 16, i32 256, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln218 = store i9 0, i9 %i" [top.cpp:218]   --->   Operation 23 'store' 'store_ln218' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln219 = store i9 0, i9 %j" [top.cpp:219]   --->   Operation 24 'store' 'store_ln219' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [top.cpp:218]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.02ns)   --->   "%icmp_ln218 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [top.cpp:218]   --->   Operation 28 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns)   --->   "%add_ln218_1 = add i17 %indvar_flatten_load, i17 1" [top.cpp:218]   --->   Operation 29 'add' 'add_ln218_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218, void %for.inc11, void %for.body28.preheader.exitStub" [top.cpp:218]   --->   Operation 30 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [top.cpp:219]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:218]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.92ns)   --->   "%add_ln218 = add i9 %i_load, i9 1" [top.cpp:218]   --->   Operation 33 'add' 'add_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.92ns)   --->   "%icmp_ln219 = icmp_eq  i9 %j_load, i9 256" [top.cpp:219]   --->   Operation 34 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln218)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.45ns)   --->   "%select_ln218 = select i1 %icmp_ln219, i9 0, i9 %j_load" [top.cpp:218]   --->   Operation 35 'select' 'select_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.45ns)   --->   "%select_ln218_1 = select i1 %icmp_ln219, i9 %add_ln218, i9 %i_load" [top.cpp:218]   --->   Operation 36 'select' 'select_ln218_1' <Predicate = (!icmp_ln218)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i9 %select_ln218_1" [top.cpp:218]   --->   Operation 37 'zext' 'zext_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.62ns)   --->   "%mul_ln218 = mul i19 %zext_ln218, i19 683" [top.cpp:218]   --->   Operation 38 'mul' 'mul_ln218' <Predicate = (!icmp_ln218)> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [13/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 39 'urem' 'urem_ln218' <Predicate = (!icmp_ln218)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i9 %select_ln218" [top.cpp:219]   --->   Operation 40 'trunc' 'trunc_ln219' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln218, i32 4, i32 7" [top.cpp:219]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln218, i32 11, i32 17" [top.cpp:221]   --->   Operation 42 'partselect' 'tmp_cast' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%switch_ln221 = switch i4 %trunc_ln219, void %arrayidx1028.0.0.01311.case.15, i4 0, void %arrayidx1028.0.0.01311.case.0, i4 1, void %arrayidx1028.0.0.01311.case.1, i4 2, void %arrayidx1028.0.0.01311.case.2, i4 3, void %arrayidx1028.0.0.01311.case.3, i4 4, void %arrayidx1028.0.0.01311.case.4, i4 5, void %arrayidx1028.0.0.01311.case.5, i4 6, void %arrayidx1028.0.0.01311.case.6, i4 7, void %arrayidx1028.0.0.01311.case.7, i4 8, void %arrayidx1028.0.0.01311.case.8, i4 9, void %arrayidx1028.0.0.01311.case.9, i4 10, void %arrayidx1028.0.0.01311.case.10, i4 11, void %arrayidx1028.0.0.01311.case.11, i4 12, void %arrayidx1028.0.0.01311.case.12, i4 13, void %arrayidx1028.0.0.01311.case.13, i4 14, void %arrayidx1028.0.0.01311.case.14" [top.cpp:221]   --->   Operation 43 'switch' 'switch_ln221' <Predicate = (!icmp_ln218)> <Delay = 0.86>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 44 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 45 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 46 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 47 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 48 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 49 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 50 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 51 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 52 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 53 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 54 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 55 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 56 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 57 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 58 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311.exit" [top.cpp:221]   --->   Operation 59 'br' 'br_ln221' <Predicate = (!icmp_ln218 & trunc_ln219 == 15)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.92ns)   --->   "%add_ln219 = add i9 %select_ln218, i9 1" [top.cpp:219]   --->   Operation 60 'add' 'add_ln219' <Predicate = (!icmp_ln218)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln218 = store i17 %add_ln218_1, i17 %indvar_flatten" [top.cpp:218]   --->   Operation 61 'store' 'store_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.48>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln218 = store i9 %select_ln218_1, i9 %i" [top.cpp:218]   --->   Operation 62 'store' 'store_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.48>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln219 = store i9 %add_ln219, i9 %j" [top.cpp:219]   --->   Operation 63 'store' 'store_ln219' <Predicate = (!icmp_ln218)> <Delay = 0.48>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.inc" [top.cpp:219]   --->   Operation 64 'br' 'br_ln219' <Predicate = (!icmp_ln218)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 65 [12/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 65 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 66 [11/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 66 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 67 [10/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 67 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 68 [9/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 68 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 69 [8/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 69 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.75>
ST_8 : Operation 70 [7/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 70 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 71 [6/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 71 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 72 [5/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 72 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 73 [4/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 73 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 74 [3/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 74 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln218_cast" [top.cpp:218]   --->   Operation 75 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [2/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 76 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [top.cpp:221]   --->   Operation 77 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i32 %gmem0_addr_read" [top.cpp:221]   --->   Operation 78 'trunc' 'trunc_ln221' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 246 'ret' 'ret_ln0' <Predicate = (icmp_ln218)> <Delay = 0.48>

State 14 <SV = 13> <Delay = 3.72>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_218_1_VITIS_LOOP_219_2_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/13] (1.75ns)   --->   "%urem_ln218 = urem i9 %select_ln218_1, i9 3" [top.cpp:218]   --->   Operation 81 'urem' 'urem_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i2 %urem_ln218" [top.cpp:218]   --->   Operation 82 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:220]   --->   Operation 83 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_355 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp_cast, i4 %lshr_ln" [top.cpp:221]   --->   Operation 84 'bitconcatenate' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i11 %tmp_355" [top.cpp:221]   --->   Operation 85 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1890 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 86 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1890' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1891 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 87 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1891' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1892 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 88 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1892' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1893 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 89 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1893' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1894 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 90 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1894' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1895 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 91 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1895' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1896 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 92 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1896' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1897 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 93 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1897' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1898 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 94 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1898' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1899 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 95 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1899' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1900 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 96 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1900' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1901 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 97 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1901' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1902 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 98 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1902' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1903 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 99 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1903' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1904 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 100 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1904' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1905 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 101 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1905' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1906 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 102 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1906' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1907 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 103 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1907' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1908 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 104 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1908' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1909 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 105 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1909' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1910 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 106 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1910' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1911 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 107 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1911' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1912 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 108 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1912' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1913 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 109 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1913' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1914 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 110 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1914' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1915 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 111 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1915' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1916 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 112 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1916' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1917 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 113 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1917' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1918 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 114 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1918' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1919 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 115 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1919' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1920 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 116 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1920' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1921 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 117 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1921' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1922 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 118 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1922' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1923 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 119 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1923' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1924 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 120 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1924' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1925 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 121 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1925' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1926 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 122 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1926' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1927 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 123 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1927' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1928 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 124 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1928' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1929 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 125 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1929' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1930 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 126 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1930' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1931 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 127 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1931' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1932 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 128 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1932' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1933 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 129 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1933' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1934 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 130 'getelementptr' 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1934' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 131 'getelementptr' 'top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 132 'getelementptr' 'top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A, i64 0, i64 %zext_ln221" [top.cpp:221]   --->   Operation 133 'getelementptr' 'top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_14.case.2, i2 0, void %arrayidx1028.0.0.01311_14.case.0, i2 1, void %arrayidx1028.0.0.01311_14.case.1" [top.cpp:221]   --->   Operation 134 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 14)> <Delay = 0.62>
ST_14 : Operation 135 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1903" [top.cpp:221]   --->   Operation 135 'store' 'store_ln221' <Predicate = (trunc_ln219 == 14 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_14.exit" [top.cpp:221]   --->   Operation 136 'br' 'br_ln221' <Predicate = (trunc_ln219 == 14 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1902" [top.cpp:221]   --->   Operation 137 'store' 'store_ln221' <Predicate = (trunc_ln219 == 14 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_14.exit" [top.cpp:221]   --->   Operation 138 'br' 'br_ln221' <Predicate = (trunc_ln219 == 14 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1904" [top.cpp:221]   --->   Operation 139 'store' 'store_ln221' <Predicate = (trunc_ln219 == 14 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_14.exit" [top.cpp:221]   --->   Operation 140 'br' 'br_ln221' <Predicate = (trunc_ln219 == 14 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_13.case.2, i2 0, void %arrayidx1028.0.0.01311_13.case.0, i2 1, void %arrayidx1028.0.0.01311_13.case.1" [top.cpp:221]   --->   Operation 141 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 13)> <Delay = 0.62>
ST_14 : Operation 142 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1900" [top.cpp:221]   --->   Operation 142 'store' 'store_ln221' <Predicate = (trunc_ln219 == 13 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_13.exit" [top.cpp:221]   --->   Operation 143 'br' 'br_ln221' <Predicate = (trunc_ln219 == 13 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1899" [top.cpp:221]   --->   Operation 144 'store' 'store_ln221' <Predicate = (trunc_ln219 == 13 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_13.exit" [top.cpp:221]   --->   Operation 145 'br' 'br_ln221' <Predicate = (trunc_ln219 == 13 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1901" [top.cpp:221]   --->   Operation 146 'store' 'store_ln221' <Predicate = (trunc_ln219 == 13 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_13.exit" [top.cpp:221]   --->   Operation 147 'br' 'br_ln221' <Predicate = (trunc_ln219 == 13 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_12.case.2, i2 0, void %arrayidx1028.0.0.01311_12.case.0, i2 1, void %arrayidx1028.0.0.01311_12.case.1" [top.cpp:221]   --->   Operation 148 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 12)> <Delay = 0.62>
ST_14 : Operation 149 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr" [top.cpp:221]   --->   Operation 149 'store' 'store_ln221' <Predicate = (trunc_ln219 == 12 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_12.exit" [top.cpp:221]   --->   Operation 150 'br' 'br_ln221' <Predicate = (trunc_ln219 == 12 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr" [top.cpp:221]   --->   Operation 151 'store' 'store_ln221' <Predicate = (trunc_ln219 == 12 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_12.exit" [top.cpp:221]   --->   Operation 152 'br' 'br_ln221' <Predicate = (trunc_ln219 == 12 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr" [top.cpp:221]   --->   Operation 153 'store' 'store_ln221' <Predicate = (trunc_ln219 == 12 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_12.exit" [top.cpp:221]   --->   Operation 154 'br' 'br_ln221' <Predicate = (trunc_ln219 == 12 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_11.case.2, i2 0, void %arrayidx1028.0.0.01311_11.case.0, i2 1, void %arrayidx1028.0.0.01311_11.case.1" [top.cpp:221]   --->   Operation 155 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 11)> <Delay = 0.62>
ST_14 : Operation 156 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1897" [top.cpp:221]   --->   Operation 156 'store' 'store_ln221' <Predicate = (trunc_ln219 == 11 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_11.exit" [top.cpp:221]   --->   Operation 157 'br' 'br_ln221' <Predicate = (trunc_ln219 == 11 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1896" [top.cpp:221]   --->   Operation 158 'store' 'store_ln221' <Predicate = (trunc_ln219 == 11 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_11.exit" [top.cpp:221]   --->   Operation 159 'br' 'br_ln221' <Predicate = (trunc_ln219 == 11 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1898" [top.cpp:221]   --->   Operation 160 'store' 'store_ln221' <Predicate = (trunc_ln219 == 11 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_11.exit" [top.cpp:221]   --->   Operation 161 'br' 'br_ln221' <Predicate = (trunc_ln219 == 11 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_10.case.2, i2 0, void %arrayidx1028.0.0.01311_10.case.0, i2 1, void %arrayidx1028.0.0.01311_10.case.1" [top.cpp:221]   --->   Operation 162 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 10)> <Delay = 0.62>
ST_14 : Operation 163 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1894" [top.cpp:221]   --->   Operation 163 'store' 'store_ln221' <Predicate = (trunc_ln219 == 10 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_10.exit" [top.cpp:221]   --->   Operation 164 'br' 'br_ln221' <Predicate = (trunc_ln219 == 10 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1893" [top.cpp:221]   --->   Operation 165 'store' 'store_ln221' <Predicate = (trunc_ln219 == 10 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_10.exit" [top.cpp:221]   --->   Operation 166 'br' 'br_ln221' <Predicate = (trunc_ln219 == 10 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1895" [top.cpp:221]   --->   Operation 167 'store' 'store_ln221' <Predicate = (trunc_ln219 == 10 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_10.exit" [top.cpp:221]   --->   Operation 168 'br' 'br_ln221' <Predicate = (trunc_ln219 == 10 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_9.case.2, i2 0, void %arrayidx1028.0.0.01311_9.case.0, i2 1, void %arrayidx1028.0.0.01311_9.case.1" [top.cpp:221]   --->   Operation 169 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 9)> <Delay = 0.62>
ST_14 : Operation 170 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1933" [top.cpp:221]   --->   Operation 170 'store' 'store_ln221' <Predicate = (trunc_ln219 == 9 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_9.exit" [top.cpp:221]   --->   Operation 171 'br' 'br_ln221' <Predicate = (trunc_ln219 == 9 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1932" [top.cpp:221]   --->   Operation 172 'store' 'store_ln221' <Predicate = (trunc_ln219 == 9 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_9.exit" [top.cpp:221]   --->   Operation 173 'br' 'br_ln221' <Predicate = (trunc_ln219 == 9 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1934" [top.cpp:221]   --->   Operation 174 'store' 'store_ln221' <Predicate = (trunc_ln219 == 9 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_9.exit" [top.cpp:221]   --->   Operation 175 'br' 'br_ln221' <Predicate = (trunc_ln219 == 9 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_8.case.2, i2 0, void %arrayidx1028.0.0.01311_8.case.0, i2 1, void %arrayidx1028.0.0.01311_8.case.1" [top.cpp:221]   --->   Operation 176 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 8)> <Delay = 0.62>
ST_14 : Operation 177 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1930" [top.cpp:221]   --->   Operation 177 'store' 'store_ln221' <Predicate = (trunc_ln219 == 8 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_8.exit" [top.cpp:221]   --->   Operation 178 'br' 'br_ln221' <Predicate = (trunc_ln219 == 8 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1929" [top.cpp:221]   --->   Operation 179 'store' 'store_ln221' <Predicate = (trunc_ln219 == 8 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_8.exit" [top.cpp:221]   --->   Operation 180 'br' 'br_ln221' <Predicate = (trunc_ln219 == 8 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1931" [top.cpp:221]   --->   Operation 181 'store' 'store_ln221' <Predicate = (trunc_ln219 == 8 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_8.exit" [top.cpp:221]   --->   Operation 182 'br' 'br_ln221' <Predicate = (trunc_ln219 == 8 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_7.case.2, i2 0, void %arrayidx1028.0.0.01311_7.case.0, i2 1, void %arrayidx1028.0.0.01311_7.case.1" [top.cpp:221]   --->   Operation 183 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 7)> <Delay = 0.62>
ST_14 : Operation 184 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1927" [top.cpp:221]   --->   Operation 184 'store' 'store_ln221' <Predicate = (trunc_ln219 == 7 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_7.exit" [top.cpp:221]   --->   Operation 185 'br' 'br_ln221' <Predicate = (trunc_ln219 == 7 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1926" [top.cpp:221]   --->   Operation 186 'store' 'store_ln221' <Predicate = (trunc_ln219 == 7 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_7.exit" [top.cpp:221]   --->   Operation 187 'br' 'br_ln221' <Predicate = (trunc_ln219 == 7 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1928" [top.cpp:221]   --->   Operation 188 'store' 'store_ln221' <Predicate = (trunc_ln219 == 7 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_7.exit" [top.cpp:221]   --->   Operation 189 'br' 'br_ln221' <Predicate = (trunc_ln219 == 7 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_6.case.2, i2 0, void %arrayidx1028.0.0.01311_6.case.0, i2 1, void %arrayidx1028.0.0.01311_6.case.1" [top.cpp:221]   --->   Operation 190 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 6)> <Delay = 0.62>
ST_14 : Operation 191 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1924" [top.cpp:221]   --->   Operation 191 'store' 'store_ln221' <Predicate = (trunc_ln219 == 6 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_6.exit" [top.cpp:221]   --->   Operation 192 'br' 'br_ln221' <Predicate = (trunc_ln219 == 6 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1923" [top.cpp:221]   --->   Operation 193 'store' 'store_ln221' <Predicate = (trunc_ln219 == 6 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_6.exit" [top.cpp:221]   --->   Operation 194 'br' 'br_ln221' <Predicate = (trunc_ln219 == 6 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1925" [top.cpp:221]   --->   Operation 195 'store' 'store_ln221' <Predicate = (trunc_ln219 == 6 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_6.exit" [top.cpp:221]   --->   Operation 196 'br' 'br_ln221' <Predicate = (trunc_ln219 == 6 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_5.case.2, i2 0, void %arrayidx1028.0.0.01311_5.case.0, i2 1, void %arrayidx1028.0.0.01311_5.case.1" [top.cpp:221]   --->   Operation 197 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 5)> <Delay = 0.62>
ST_14 : Operation 198 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1921" [top.cpp:221]   --->   Operation 198 'store' 'store_ln221' <Predicate = (trunc_ln219 == 5 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_5.exit" [top.cpp:221]   --->   Operation 199 'br' 'br_ln221' <Predicate = (trunc_ln219 == 5 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1920" [top.cpp:221]   --->   Operation 200 'store' 'store_ln221' <Predicate = (trunc_ln219 == 5 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_5.exit" [top.cpp:221]   --->   Operation 201 'br' 'br_ln221' <Predicate = (trunc_ln219 == 5 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1922" [top.cpp:221]   --->   Operation 202 'store' 'store_ln221' <Predicate = (trunc_ln219 == 5 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_5.exit" [top.cpp:221]   --->   Operation 203 'br' 'br_ln221' <Predicate = (trunc_ln219 == 5 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_4.case.2, i2 0, void %arrayidx1028.0.0.01311_4.case.0, i2 1, void %arrayidx1028.0.0.01311_4.case.1" [top.cpp:221]   --->   Operation 204 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 4)> <Delay = 0.62>
ST_14 : Operation 205 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1918" [top.cpp:221]   --->   Operation 205 'store' 'store_ln221' <Predicate = (trunc_ln219 == 4 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_4.exit" [top.cpp:221]   --->   Operation 206 'br' 'br_ln221' <Predicate = (trunc_ln219 == 4 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1917" [top.cpp:221]   --->   Operation 207 'store' 'store_ln221' <Predicate = (trunc_ln219 == 4 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_4.exit" [top.cpp:221]   --->   Operation 208 'br' 'br_ln221' <Predicate = (trunc_ln219 == 4 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1919" [top.cpp:221]   --->   Operation 209 'store' 'store_ln221' <Predicate = (trunc_ln219 == 4 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_4.exit" [top.cpp:221]   --->   Operation 210 'br' 'br_ln221' <Predicate = (trunc_ln219 == 4 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_3.case.2, i2 0, void %arrayidx1028.0.0.01311_3.case.0, i2 1, void %arrayidx1028.0.0.01311_3.case.1" [top.cpp:221]   --->   Operation 211 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 3)> <Delay = 0.62>
ST_14 : Operation 212 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1915" [top.cpp:221]   --->   Operation 212 'store' 'store_ln221' <Predicate = (trunc_ln219 == 3 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_3.exit" [top.cpp:221]   --->   Operation 213 'br' 'br_ln221' <Predicate = (trunc_ln219 == 3 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1914" [top.cpp:221]   --->   Operation 214 'store' 'store_ln221' <Predicate = (trunc_ln219 == 3 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_3.exit" [top.cpp:221]   --->   Operation 215 'br' 'br_ln221' <Predicate = (trunc_ln219 == 3 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1916" [top.cpp:221]   --->   Operation 216 'store' 'store_ln221' <Predicate = (trunc_ln219 == 3 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_3.exit" [top.cpp:221]   --->   Operation 217 'br' 'br_ln221' <Predicate = (trunc_ln219 == 3 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_2.case.2, i2 0, void %arrayidx1028.0.0.01311_2.case.0, i2 1, void %arrayidx1028.0.0.01311_2.case.1" [top.cpp:221]   --->   Operation 218 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 2)> <Delay = 0.62>
ST_14 : Operation 219 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1912" [top.cpp:221]   --->   Operation 219 'store' 'store_ln221' <Predicate = (trunc_ln219 == 2 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_2.exit" [top.cpp:221]   --->   Operation 220 'br' 'br_ln221' <Predicate = (trunc_ln219 == 2 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1911" [top.cpp:221]   --->   Operation 221 'store' 'store_ln221' <Predicate = (trunc_ln219 == 2 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_2.exit" [top.cpp:221]   --->   Operation 222 'br' 'br_ln221' <Predicate = (trunc_ln219 == 2 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1913" [top.cpp:221]   --->   Operation 223 'store' 'store_ln221' <Predicate = (trunc_ln219 == 2 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_2.exit" [top.cpp:221]   --->   Operation 224 'br' 'br_ln221' <Predicate = (trunc_ln219 == 2 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_1.case.2, i2 0, void %arrayidx1028.0.0.01311_1.case.0, i2 1, void %arrayidx1028.0.0.01311_1.case.1" [top.cpp:221]   --->   Operation 225 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 1)> <Delay = 0.62>
ST_14 : Operation 226 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1909" [top.cpp:221]   --->   Operation 226 'store' 'store_ln221' <Predicate = (trunc_ln219 == 1 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_1.exit" [top.cpp:221]   --->   Operation 227 'br' 'br_ln221' <Predicate = (trunc_ln219 == 1 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1908" [top.cpp:221]   --->   Operation 228 'store' 'store_ln221' <Predicate = (trunc_ln219 == 1 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_1.exit" [top.cpp:221]   --->   Operation 229 'br' 'br_ln221' <Predicate = (trunc_ln219 == 1 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1910" [top.cpp:221]   --->   Operation 230 'store' 'store_ln221' <Predicate = (trunc_ln219 == 1 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_1.exit" [top.cpp:221]   --->   Operation 231 'br' 'br_ln221' <Predicate = (trunc_ln219 == 1 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_0.case.2, i2 0, void %arrayidx1028.0.0.01311_0.case.0, i2 1, void %arrayidx1028.0.0.01311_0.case.1" [top.cpp:221]   --->   Operation 232 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 0)> <Delay = 0.62>
ST_14 : Operation 233 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1891" [top.cpp:221]   --->   Operation 233 'store' 'store_ln221' <Predicate = (trunc_ln219 == 0 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_0.exit" [top.cpp:221]   --->   Operation 234 'br' 'br_ln221' <Predicate = (trunc_ln219 == 0 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1890" [top.cpp:221]   --->   Operation 235 'store' 'store_ln221' <Predicate = (trunc_ln219 == 0 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_0.exit" [top.cpp:221]   --->   Operation 236 'br' 'br_ln221' <Predicate = (trunc_ln219 == 0 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1892" [top.cpp:221]   --->   Operation 237 'store' 'store_ln221' <Predicate = (trunc_ln219 == 0 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_0.exit" [top.cpp:221]   --->   Operation 238 'br' 'br_ln221' <Predicate = (trunc_ln219 == 0 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.62ns)   --->   "%switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_15.case.2, i2 0, void %arrayidx1028.0.0.01311_15.case.0, i2 1, void %arrayidx1028.0.0.01311_15.case.1" [top.cpp:221]   --->   Operation 239 'switch' 'switch_ln221' <Predicate = (trunc_ln219 == 15)> <Delay = 0.62>
ST_14 : Operation 240 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1906" [top.cpp:221]   --->   Operation 240 'store' 'store_ln221' <Predicate = (trunc_ln219 == 15 & trunc_ln218 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_15.exit" [top.cpp:221]   --->   Operation 241 'br' 'br_ln221' <Predicate = (trunc_ln219 == 15 & trunc_ln218 == 1)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1905" [top.cpp:221]   --->   Operation 242 'store' 'store_ln221' <Predicate = (trunc_ln219 == 15 & trunc_ln218 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_15.exit" [top.cpp:221]   --->   Operation 243 'br' 'br_ln221' <Predicate = (trunc_ln219 == 15 & trunc_ln218 == 0)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1907" [top.cpp:221]   --->   Operation 244 'store' 'store_ln221' <Predicate = (trunc_ln219 == 15 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1376> <RAM>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx1028.0.0.01311_15.exit" [top.cpp:221]   --->   Operation 245 'br' 'br_ln221' <Predicate = (trunc_ln219 == 15 & trunc_ln218 != 0 & trunc_ln218 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [53]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [57]  (0.489 ns)

 <State 2>: 3.998ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', top.cpp:219) on local variable 'j', top.cpp:219 [68]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln219', top.cpp:219) [74]  (0.921 ns)
	'select' operation 9 bit ('select_ln218_1', top.cpp:218) [76]  (0.458 ns)
	'mul' operation 19 bit ('mul_ln218', top.cpp:218) [78]  (2.620 ns)

 <State 3>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 4>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 5>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 6>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 7>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 8>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 9>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 10>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 11>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 12>: 1.752ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', top.cpp:218) [70]  (0.000 ns)
	bus read operation ('gmem0_addr_read', top.cpp:221) on port 'gmem0' (top.cpp:221) [135]  (7.300 ns)

 <State 14>: 3.729ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln218', top.cpp:218) [79]  (1.752 ns)
	'store' operation 0 bit ('store_ln221', top.cpp:221) of variable 'trunc_ln221', top.cpp:221 on array 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77' [144]  (1.352 ns)
	blocking operation 0.625 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
