
hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9e4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000037b0  0800aaf8  0800aaf8  0000baf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e2a8  0800e2a8  00010260  2**0
                  CONTENTS
  4 .ARM          00000008  0800e2a8  0800e2a8  0000f2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e2b0  0800e2b0  00010260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e2b0  0800e2b0  0000f2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e2b4  0800e2b4  0000f2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000260  20000000  0800e2b8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000062c  20000260  0800e518  00010260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000088c  0800e518  0001088c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010260  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f6d  00000000  00000000  00010289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c76  00000000  00000000  000211f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  00023e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d59  00000000  00000000  00024fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b9d  00000000  00000000  00025d01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013b8f  00000000  00000000  0003f89e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f337  00000000  00000000  0005342d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2764  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ccc  00000000  00000000  000e27a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000e8474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000260 	.word	0x20000260
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aadc 	.word	0x0800aadc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000264 	.word	0x20000264
 800014c:	0800aadc 	.word	0x0800aadc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <Dht11Process>:
	dht11Context.resultLock = 0;
	dht11Context.currentState = DHT_STATE_START_MEASURE;
}

void Dht11Process()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
	static uint32_t lastTick = 0;
	uint32_t currTick = HAL_GetTick();
 8001096:	f002 f99d 	bl	80033d4 <HAL_GetTick>
 800109a:	6038      	str	r0, [r7, #0]
	if (dht11Context.currentState == DHT_STATE_START_MEASURE && currTick - lastTick < 3000) {
 800109c:	4b16      	ldr	r3, [pc, #88]	@ (80010f8 <Dht11Process+0x68>)
 800109e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d107      	bne.n	80010b6 <Dht11Process+0x26>
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <Dht11Process+0x6c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	683a      	ldr	r2, [r7, #0]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d91b      	bls.n	80010ee <Dht11Process+0x5e>
		return;
	}
	lastTick = currTick;
 80010b6:	4a11      	ldr	r2, [pc, #68]	@ (80010fc <Dht11Process+0x6c>)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	6013      	str	r3, [r2, #0]

	for (uint8_t i = 0; i < sizeof(stateTable) / sizeof(stateTable[0]); i++) {
 80010bc:	2300      	movs	r3, #0
 80010be:	71fb      	strb	r3, [r7, #7]
 80010c0:	e011      	b.n	80010e6 <Dht11Process+0x56>
		if (stateTable[i].state == dht11Context.currentState) {
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	4a0e      	ldr	r2, [pc, #56]	@ (8001100 <Dht11Process+0x70>)
 80010c6:	f912 2033 	ldrsb.w	r2, [r2, r3, lsl #3]
 80010ca:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <Dht11Process+0x68>)
 80010cc:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d105      	bne.n	80010e0 <Dht11Process+0x50>
			stateTable[i].callback();
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001100 <Dht11Process+0x70>)
 80010d8:	00db      	lsls	r3, r3, #3
 80010da:	4413      	add	r3, r2
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	4798      	blx	r3
	for (uint8_t i = 0; i < sizeof(stateTable) / sizeof(stateTable[0]); i++) {
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	3301      	adds	r3, #1
 80010e4:	71fb      	strb	r3, [r7, #7]
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d9ea      	bls.n	80010c2 <Dht11Process+0x32>
 80010ec:	e000      	b.n	80010f0 <Dht11Process+0x60>
		return;
 80010ee:	bf00      	nop
		}
	}
}
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	2000027c 	.word	0x2000027c
 80010fc:	20000290 	.word	0x20000290
 8001100:	20000000 	.word	0x20000000

08001104 <Dht11Output>:

static void Dht11Output()
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110a:	463b      	mov	r3, r7
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = dht11_Pin;
 8001116:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800111a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111c:	2301      	movs	r3, #1
 800111e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001124:	2303      	movs	r3, #3
 8001126:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(dht11_GPIO_Port, &GPIO_InitStruct);
 8001128:	463b      	mov	r3, r7
 800112a:	4619      	mov	r1, r3
 800112c:	4803      	ldr	r0, [pc, #12]	@ (800113c <Dht11Output+0x38>)
 800112e:	f002 fd2f 	bl	8003b90 <HAL_GPIO_Init>
}
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40010800 	.word	0x40010800

08001140 <CheckSum>:

static bool CheckSum(uint8_t *data)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	return (data[0] + data[1] + data[2] + data[3]) == data[4];
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	461a      	mov	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3301      	adds	r3, #1
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	4413      	add	r3, r2
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	3202      	adds	r2, #2
 800115a:	7812      	ldrb	r2, [r2, #0]
 800115c:	4413      	add	r3, r2
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	3203      	adds	r2, #3
 8001162:	7812      	ldrb	r2, [r2, #0]
 8001164:	4413      	add	r3, r2
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	3204      	adds	r2, #4
 800116a:	7812      	ldrb	r2, [r2, #0]
 800116c:	4293      	cmp	r3, r2
 800116e:	bf0c      	ite	eq
 8001170:	2301      	moveq	r3, #1
 8001172:	2300      	movne	r3, #0
 8001174:	b2db      	uxtb	r3, r3
}
 8001176:	4618      	mov	r0, r3
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <Dht11Input>:

static void Dht11Input()
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	463b      	mov	r3, r7
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = dht11_Pin;
 8001192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001196:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(dht11_GPIO_Port, &GPIO_InitStruct);
 80011a0:	463b      	mov	r3, r7
 80011a2:	4619      	mov	r1, r3
 80011a4:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <Dht11Input+0x34>)
 80011a6:	f002 fcf3 	bl	8003b90 <HAL_GPIO_Init>
}
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40010800 	.word	0x40010800

080011b8 <StartMeasure>:

void StartMeasure()
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	Dht11Output();
 80011bc:	f7ff ffa2 	bl	8001104 <Dht11Output>
	HAL_GPIO_WritePin(dht11_GPIO_Port, dht11_Pin, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011c6:	4809      	ldr	r0, [pc, #36]	@ (80011ec <StartMeasure+0x34>)
 80011c8:	f002 fe7d 	bl	8003ec6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(dht11_GPIO_Port, dht11_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011d2:	4806      	ldr	r0, [pc, #24]	@ (80011ec <StartMeasure+0x34>)
 80011d4:	f002 fe77 	bl	8003ec6 <HAL_GPIO_WritePin>
	dht11Context.lastTick = HAL_GetTick();
 80011d8:	f002 f8fc 	bl	80033d4 <HAL_GetTick>
 80011dc:	4603      	mov	r3, r0
 80011de:	4a04      	ldr	r2, [pc, #16]	@ (80011f0 <StartMeasure+0x38>)
 80011e0:	60d3      	str	r3, [r2, #12]
	dht11Context.currentState = DHT_STATE_READ_DATA;
 80011e2:	4b03      	ldr	r3, [pc, #12]	@ (80011f0 <StartMeasure+0x38>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	741a      	strb	r2, [r3, #16]
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40010800 	.word	0x40010800
 80011f0:	2000027c 	.word	0x2000027c

080011f4 <ReadData>:

void ReadData()
{
 80011f4:	b590      	push	{r4, r7, lr}
 80011f6:	b087      	sub	sp, #28
 80011f8:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80011fa:	f002 f8eb 	bl	80033d4 <HAL_GetTick>
 80011fe:	60f8      	str	r0, [r7, #12]
	if (currTick - dht11Context.lastTick < START_LOW_TIME_18MS) {
 8001200:	4b99      	ldr	r3, [pc, #612]	@ (8001468 <ReadData+0x274>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	68fa      	ldr	r2, [r7, #12]
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	2b11      	cmp	r3, #17
 800120a:	f240 8129 	bls.w	8001460 <ReadData+0x26c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120e:	b672      	cpsid	i
}
 8001210:	bf00      	nop
		return;
	}

    __disable_irq();  // 
	StartTimer3();
 8001212:	f002 f83d 	bl	8003290 <StartTimer3>
	HAL_GPIO_WritePin(ec11_A_GPIO_Port, ec11_A_Pin, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800121c:	4893      	ldr	r0, [pc, #588]	@ (800146c <ReadData+0x278>)
 800121e:	f002 fe52 	bl	8003ec6 <HAL_GPIO_WritePin>
	uint32_t lastTick = Timer3Count();
 8001222:	f002 f84d 	bl	80032c0 <Timer3Count>
 8001226:	6178      	str	r0, [r7, #20]
	Dht11Input();
 8001228:	f7ff ffaa 	bl	8001180 <Dht11Input>
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_SET) {
 800122c:	e00e      	b.n	800124c <ReadData+0x58>
		if (Timer3Count() - lastTick > 50) {
 800122e:	f002 f847 	bl	80032c0 <Timer3Count>
 8001232:	4602      	mov	r2, r0
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	2b32      	cmp	r3, #50	@ 0x32
 800123a:	d907      	bls.n	800124c <ReadData+0x58>
  __ASM volatile ("cpsie i" : : : "memory");
 800123c:	b662      	cpsie	i
}
 800123e:	bf00      	nop
			__enable_irq();
			StopTimer3();
 8001240:	f002 f834 	bl	80032ac <StopTimer3>
			dht11Context.currentState = DHT_STATE_START_MEASURE;
 8001244:	4b88      	ldr	r3, [pc, #544]	@ (8001468 <ReadData+0x274>)
 8001246:	2200      	movs	r2, #0
 8001248:	741a      	strb	r2, [r3, #16]
			return;
 800124a:	e10a      	b.n	8001462 <ReadData+0x26e>
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_SET) {
 800124c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001250:	4886      	ldr	r0, [pc, #536]	@ (800146c <ReadData+0x278>)
 8001252:	f002 fe21 	bl	8003e98 <HAL_GPIO_ReadPin>
 8001256:	4603      	mov	r3, r0
 8001258:	2b01      	cmp	r3, #1
 800125a:	d0e8      	beq.n	800122e <ReadData+0x3a>
		}
	}

	lastTick = Timer3Count();
 800125c:	f002 f830 	bl	80032c0 <Timer3Count>
 8001260:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_RESET) {
 8001262:	e00e      	b.n	8001282 <ReadData+0x8e>
		if (Timer3Count() - lastTick > 100) {
 8001264:	f002 f82c 	bl	80032c0 <Timer3Count>
 8001268:	4602      	mov	r2, r0
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b64      	cmp	r3, #100	@ 0x64
 8001270:	d907      	bls.n	8001282 <ReadData+0x8e>
  __ASM volatile ("cpsie i" : : : "memory");
 8001272:	b662      	cpsie	i
}
 8001274:	bf00      	nop
			__enable_irq();
			StopTimer3();
 8001276:	f002 f819 	bl	80032ac <StopTimer3>
			dht11Context.currentState = DHT_STATE_START_MEASURE;
 800127a:	4b7b      	ldr	r3, [pc, #492]	@ (8001468 <ReadData+0x274>)
 800127c:	2200      	movs	r2, #0
 800127e:	741a      	strb	r2, [r3, #16]
			return;
 8001280:	e0ef      	b.n	8001462 <ReadData+0x26e>
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_RESET) {
 8001282:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001286:	4879      	ldr	r0, [pc, #484]	@ (800146c <ReadData+0x278>)
 8001288:	f002 fe06 	bl	8003e98 <HAL_GPIO_ReadPin>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0e8      	beq.n	8001264 <ReadData+0x70>
		}
	}

	lastTick = Timer3Count();
 8001292:	f002 f815 	bl	80032c0 <Timer3Count>
 8001296:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_SET) {
 8001298:	e00e      	b.n	80012b8 <ReadData+0xc4>
		if (Timer3Count() - lastTick > 100) {
 800129a:	f002 f811 	bl	80032c0 <Timer3Count>
 800129e:	4602      	mov	r2, r0
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b64      	cmp	r3, #100	@ 0x64
 80012a6:	d907      	bls.n	80012b8 <ReadData+0xc4>
  __ASM volatile ("cpsie i" : : : "memory");
 80012a8:	b662      	cpsie	i
}
 80012aa:	bf00      	nop
			__enable_irq();
			StopTimer3();
 80012ac:	f001 fffe 	bl	80032ac <StopTimer3>
			dht11Context.currentState = DHT_STATE_START_MEASURE;
 80012b0:	4b6d      	ldr	r3, [pc, #436]	@ (8001468 <ReadData+0x274>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	741a      	strb	r2, [r3, #16]
			return;
 80012b6:	e0d4      	b.n	8001462 <ReadData+0x26e>
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_SET) {
 80012b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012bc:	486b      	ldr	r0, [pc, #428]	@ (800146c <ReadData+0x278>)
 80012be:	f002 fdeb 	bl	8003e98 <HAL_GPIO_ReadPin>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d0e8      	beq.n	800129a <ReadData+0xa6>
		}
	}

	lastTick = Timer3Count();
 80012c8:	f001 fffa 	bl	80032c0 <Timer3Count>
 80012cc:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_RESET) {
 80012ce:	e00e      	b.n	80012ee <ReadData+0xfa>
		if (Timer3Count() - lastTick > 60) {
 80012d0:	f001 fff6 	bl	80032c0 <Timer3Count>
 80012d4:	4602      	mov	r2, r0
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b3c      	cmp	r3, #60	@ 0x3c
 80012dc:	d907      	bls.n	80012ee <ReadData+0xfa>
  __ASM volatile ("cpsie i" : : : "memory");
 80012de:	b662      	cpsie	i
}
 80012e0:	bf00      	nop
			__enable_irq();
			StopTimer3();
 80012e2:	f001 ffe3 	bl	80032ac <StopTimer3>
			dht11Context.currentState = DHT_STATE_START_MEASURE;
 80012e6:	4b60      	ldr	r3, [pc, #384]	@ (8001468 <ReadData+0x274>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	741a      	strb	r2, [r3, #16]
			return;
 80012ec:	e0b9      	b.n	8001462 <ReadData+0x26e>
	while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_RESET) {
 80012ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012f2:	485e      	ldr	r0, [pc, #376]	@ (800146c <ReadData+0x278>)
 80012f4:	f002 fdd0 	bl	8003e98 <HAL_GPIO_ReadPin>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0e8      	beq.n	80012d0 <ReadData+0xdc>
		}
	}

	uint8_t data[DHT11_DATA_BYTE_NUM_5] = {0};
 80012fe:	2300      	movs	r3, #0
 8001300:	603b      	str	r3, [r7, #0]
 8001302:	2300      	movs	r3, #0
 8001304:	713b      	strb	r3, [r7, #4]
	lastTick = Timer3Count();
 8001306:	f001 ffdb 	bl	80032c0 <Timer3Count>
 800130a:	6178      	str	r0, [r7, #20]
	for (uint8_t i = 0; i < DHT11_DATA_BYTE_NUM_5; ++i) {
 800130c:	2300      	movs	r3, #0
 800130e:	74fb      	strb	r3, [r7, #19]
 8001310:	e066      	b.n	80013e0 <ReadData+0x1ec>
		for (uint8_t j = 0; j < DHT11_DATA_BIT_NUM_OF_BYTE_8; ++j) {
 8001312:	2300      	movs	r3, #0
 8001314:	74bb      	strb	r3, [r7, #18]
 8001316:	e05d      	b.n	80013d4 <ReadData+0x1e0>
			while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_SET) {
				if (Timer3Count() - lastTick > 100) {
 8001318:	f001 ffd2 	bl	80032c0 <Timer3Count>
 800131c:	4602      	mov	r2, r0
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b64      	cmp	r3, #100	@ 0x64
 8001324:	d907      	bls.n	8001336 <ReadData+0x142>
  __ASM volatile ("cpsie i" : : : "memory");
 8001326:	b662      	cpsie	i
}
 8001328:	bf00      	nop
					__enable_irq();
					StopTimer3();
 800132a:	f001 ffbf 	bl	80032ac <StopTimer3>
					dht11Context.currentState = DHT_STATE_START_MEASURE;
 800132e:	4b4e      	ldr	r3, [pc, #312]	@ (8001468 <ReadData+0x274>)
 8001330:	2200      	movs	r2, #0
 8001332:	741a      	strb	r2, [r3, #16]
					return;
 8001334:	e095      	b.n	8001462 <ReadData+0x26e>
			while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_SET) {
 8001336:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800133a:	484c      	ldr	r0, [pc, #304]	@ (800146c <ReadData+0x278>)
 800133c:	f002 fdac 	bl	8003e98 <HAL_GPIO_ReadPin>
 8001340:	4603      	mov	r3, r0
 8001342:	2b01      	cmp	r3, #1
 8001344:	d0e8      	beq.n	8001318 <ReadData+0x124>
				}
			}
			uint32_t delta = Timer3Count() - lastTick;
 8001346:	f001 ffbb 	bl	80032c0 <Timer3Count>
 800134a:	4602      	mov	r2, r0
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	60bb      	str	r3, [r7, #8]
			if (delta > DHT11_DATA_BIT_THRESHOLD_50US) {
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	2b32      	cmp	r3, #50	@ 0x32
 8001356:	d910      	bls.n	800137a <ReadData+0x186>
				data[i] = (data[i] << 1) | 0x1;
 8001358:	7cfb      	ldrb	r3, [r7, #19]
 800135a:	3318      	adds	r3, #24
 800135c:	443b      	add	r3, r7
 800135e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	b25b      	sxtb	r3, r3
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	b25a      	sxtb	r2, r3
 800136c:	7cfb      	ldrb	r3, [r7, #19]
 800136e:	b2d2      	uxtb	r2, r2
 8001370:	3318      	adds	r3, #24
 8001372:	443b      	add	r3, r7
 8001374:	f803 2c18 	strb.w	r2, [r3, #-24]
 8001378:	e00b      	b.n	8001392 <ReadData+0x19e>
			} else {
				data[i] = data[i] << 1;
 800137a:	7cfb      	ldrb	r3, [r7, #19]
 800137c:	3318      	adds	r3, #24
 800137e:	443b      	add	r3, r7
 8001380:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001384:	7cfb      	ldrb	r3, [r7, #19]
 8001386:	0052      	lsls	r2, r2, #1
 8001388:	b2d2      	uxtb	r2, r2
 800138a:	3318      	adds	r3, #24
 800138c:	443b      	add	r3, r7
 800138e:	f803 2c18 	strb.w	r2, [r3, #-24]
			}

			lastTick = Timer3Count();
 8001392:	f001 ff95 	bl	80032c0 <Timer3Count>
 8001396:	6178      	str	r0, [r7, #20]
			while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_RESET) {
 8001398:	e00e      	b.n	80013b8 <ReadData+0x1c4>
				if (Timer3Count() - lastTick > 60) {
 800139a:	f001 ff91 	bl	80032c0 <Timer3Count>
 800139e:	4602      	mov	r2, r0
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b3c      	cmp	r3, #60	@ 0x3c
 80013a6:	d907      	bls.n	80013b8 <ReadData+0x1c4>
  __ASM volatile ("cpsie i" : : : "memory");
 80013a8:	b662      	cpsie	i
}
 80013aa:	bf00      	nop
					__enable_irq();
					StopTimer3();
 80013ac:	f001 ff7e 	bl	80032ac <StopTimer3>
					dht11Context.currentState = DHT_STATE_START_MEASURE;
 80013b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001468 <ReadData+0x274>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	741a      	strb	r2, [r3, #16]
					return;
 80013b6:	e054      	b.n	8001462 <ReadData+0x26e>
			while (HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin) == GPIO_PIN_RESET) {
 80013b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013bc:	482b      	ldr	r0, [pc, #172]	@ (800146c <ReadData+0x278>)
 80013be:	f002 fd6b 	bl	8003e98 <HAL_GPIO_ReadPin>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0e8      	beq.n	800139a <ReadData+0x1a6>
				}
			}
			lastTick = Timer3Count();
 80013c8:	f001 ff7a 	bl	80032c0 <Timer3Count>
 80013cc:	6178      	str	r0, [r7, #20]
		for (uint8_t j = 0; j < DHT11_DATA_BIT_NUM_OF_BYTE_8; ++j) {
 80013ce:	7cbb      	ldrb	r3, [r7, #18]
 80013d0:	3301      	adds	r3, #1
 80013d2:	74bb      	strb	r3, [r7, #18]
 80013d4:	7cbb      	ldrb	r3, [r7, #18]
 80013d6:	2b07      	cmp	r3, #7
 80013d8:	d9ad      	bls.n	8001336 <ReadData+0x142>
	for (uint8_t i = 0; i < DHT11_DATA_BYTE_NUM_5; ++i) {
 80013da:	7cfb      	ldrb	r3, [r7, #19]
 80013dc:	3301      	adds	r3, #1
 80013de:	74fb      	strb	r3, [r7, #19]
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d995      	bls.n	8001312 <ReadData+0x11e>
		}
	}

	StopTimer3();
 80013e6:	f001 ff61 	bl	80032ac <StopTimer3>
	dht11Context.currentState = DHT_STATE_START_MEASURE;
 80013ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001468 <ReadData+0x274>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	741a      	strb	r2, [r3, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 80013f0:	b662      	cpsie	i
}
 80013f2:	bf00      	nop
    __enable_irq();  // 

	if (CheckSum(data)) {
 80013f4:	463b      	mov	r3, r7
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fea2 	bl	8001140 <CheckSum>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d02f      	beq.n	8001462 <ReadData+0x26e>
		dht11Context.result.humidity = (float)(data[0]) + (float)(data[1]) / 100;
 8001402:	783b      	ldrb	r3, [r7, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fc65 	bl	8000cd4 <__aeabi_ui2f>
 800140a:	4604      	mov	r4, r0
 800140c:	787b      	ldrb	r3, [r7, #1]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fc60 	bl	8000cd4 <__aeabi_ui2f>
 8001414:	4603      	mov	r3, r0
 8001416:	4916      	ldr	r1, [pc, #88]	@ (8001470 <ReadData+0x27c>)
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fd67 	bl	8000eec <__aeabi_fdiv>
 800141e:	4603      	mov	r3, r0
 8001420:	4619      	mov	r1, r3
 8001422:	4620      	mov	r0, r4
 8001424:	f7ff fba6 	bl	8000b74 <__addsf3>
 8001428:	4603      	mov	r3, r0
 800142a:	461a      	mov	r2, r3
 800142c:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <ReadData+0x274>)
 800142e:	605a      	str	r2, [r3, #4]
		dht11Context.result.temperature = (float)(data[2]) + (float)(data[3]) / 100;
 8001430:	78bb      	ldrb	r3, [r7, #2]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fc4e 	bl	8000cd4 <__aeabi_ui2f>
 8001438:	4604      	mov	r4, r0
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fc49 	bl	8000cd4 <__aeabi_ui2f>
 8001442:	4603      	mov	r3, r0
 8001444:	490a      	ldr	r1, [pc, #40]	@ (8001470 <ReadData+0x27c>)
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff fd50 	bl	8000eec <__aeabi_fdiv>
 800144c:	4603      	mov	r3, r0
 800144e:	4619      	mov	r1, r3
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff fb8f 	bl	8000b74 <__addsf3>
 8001456:	4603      	mov	r3, r0
 8001458:	461a      	mov	r2, r3
 800145a:	4b03      	ldr	r3, [pc, #12]	@ (8001468 <ReadData+0x274>)
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	e000      	b.n	8001462 <ReadData+0x26e>
		return;
 8001460:	bf00      	nop
	}
}
 8001462:	371c      	adds	r7, #28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd90      	pop	{r4, r7, pc}
 8001468:	2000027c 	.word	0x2000027c
 800146c:	40010800 	.word	0x40010800
 8001470:	42c80000 	.word	0x42c80000

08001474 <GetDht11Result>:

void GetDht11Result(Dht11Result *result)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	*result = dht11Context.result;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a05      	ldr	r2, [pc, #20]	@ (8001494 <GetDht11Result+0x20>)
 8001480:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001484:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	2000027c 	.word	0x2000027c

08001498 <GetKeyName>:
} Ec11Encoder;

static Ec11Encoder ec11Encoder;

const char *GetKeyName(uint8_t keyIndex)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
	static const char *keyIndexNameArray[] = {
		"key0",
		"ec11_key"
	};

	uint8_t size = sizeof(keyIndexNameArray) / sizeof(keyIndexNameArray[0]);
 80014a2:	2302      	movs	r3, #2
 80014a4:	73fb      	strb	r3, [r7, #15]
	if (keyIndex >= size) {
 80014a6:	79fa      	ldrb	r2, [r7, #7]
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d301      	bcc.n	80014b2 <GetKeyName+0x1a>
		return NULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e003      	b.n	80014ba <GetKeyName+0x22>
	}
	return keyIndexNameArray[keyIndex];
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	4a03      	ldr	r2, [pc, #12]	@ (80014c4 <GetKeyName+0x2c>)
 80014b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3714      	adds	r7, #20
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	20000050 	.word	0x20000050

080014c8 <GetKeyEventName>:

const char *GetKeyEventName(uint8_t keyEvent)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
	static const char *keyStateNameArray[] = {
		"invalid", "press", "click", "double_click", "long_click",
		"left_rotate", "right_rotate", "hold_left_rotate", "hold_right_rotate"
	};

	uint8_t size = sizeof(keyStateNameArray) / sizeof(keyStateNameArray[0]);
 80014d2:	2309      	movs	r3, #9
 80014d4:	73fb      	strb	r3, [r7, #15]
	if (keyEvent >= size) {
 80014d6:	79fa      	ldrb	r2, [r7, #7]
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d301      	bcc.n	80014e2 <GetKeyEventName+0x1a>
		return NULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	e003      	b.n	80014ea <GetKeyEventName+0x22>
	}
	return keyStateNameArray[keyEvent];
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	4a03      	ldr	r2, [pc, #12]	@ (80014f4 <GetKeyEventName+0x2c>)
 80014e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3714      	adds	r7, #20
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	20000058 	.word	0x20000058

080014f8 <Ec11ResetStateMachine>:

void Ec11ResetStateMachine()
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
	ec11Encoder.ec11StateMachine.currentState = EC11_KEY_CLICK;
 80014fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <Ec11ResetStateMachine+0x40>)
 80014fe:	2202      	movs	r2, #2
 8001500:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <Ec11ResetStateMachine+0x40>)
 8001506:	2200      	movs	r2, #0
 8001508:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	ec11Encoder.lastKeyLevel = GPIO_PIN_SET;
 800150c:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <Ec11ResetStateMachine+0x40>)
 800150e:	2201      	movs	r2, #1
 8001510:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	ec11Encoder.lastPressTick = 0;
 8001514:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <Ec11ResetStateMachine+0x40>)
 8001516:	2200      	movs	r2, #0
 8001518:	635a      	str	r2, [r3, #52]	@ 0x34
	ec11Encoder.debouncingTick = 0;
 800151a:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <Ec11ResetStateMachine+0x40>)
 800151c:	2200      	movs	r2, #0
 800151e:	639a      	str	r2, [r3, #56]	@ 0x38
	ec11Encoder.lastClickTick = 0;
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <Ec11ResetStateMachine+0x40>)
 8001522:	2200      	movs	r2, #0
 8001524:	63da      	str	r2, [r3, #60]	@ 0x3c
	ec11Encoder.hasRotate = false;
 8001526:	4b04      	ldr	r3, [pc, #16]	@ (8001538 <Ec11ResetStateMachine+0x40>)
 8001528:	2200      	movs	r2, #0
 800152a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	20000298 	.word	0x20000298

0800153c <Ec11EncoderInit>:

void Ec11EncoderInit()
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	InitBuf(&ec11Encoder.keyCircleBuf, KeyInfo, KEY_BUF_SIZE);
 8001540:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <Ec11EncoderInit+0x44>)
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2020 	strb.w	r2, [r3, #32]
 8001548:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <Ec11EncoderInit+0x44>)
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001550:	4b0b      	ldr	r3, [pc, #44]	@ (8001580 <Ec11EncoderInit+0x44>)
 8001552:	2200      	movs	r2, #0
 8001554:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001558:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <Ec11EncoderInit+0x44>)
 800155a:	2204      	movs	r2, #4
 800155c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
 8001560:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <Ec11EncoderInit+0x44>)
 8001562:	2200      	movs	r2, #0
 8001564:	625a      	str	r2, [r3, #36]	@ 0x24
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <Ec11EncoderInit+0x44>)
 8001568:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800156c:	00db      	lsls	r3, r3, #3
 800156e:	461a      	mov	r2, r3
 8001570:	2100      	movs	r1, #0
 8001572:	4803      	ldr	r0, [pc, #12]	@ (8001580 <Ec11EncoderInit+0x44>)
 8001574:	f005 fee7 	bl	8007346 <memset>
	Ec11ResetStateMachine();
 8001578:	f7ff ffbe 	bl	80014f8 <Ec11ResetStateMachine>
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000298 	.word	0x20000298

08001584 <ProcessClickPress>:

void ProcessClickPress()
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
	GPIO_PinState currentKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 800158a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800158e:	480a      	ldr	r0, [pc, #40]	@ (80015b8 <ProcessClickPress+0x34>)
 8001590:	f002 fc82 	bl	8003e98 <HAL_GPIO_ReadPin>
 8001594:	4603      	mov	r3, r0
 8001596:	71fb      	strb	r3, [r7, #7]
	if (currentKeyLevel == GPIO_PIN_RESET) {
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d108      	bne.n	80015b0 <ProcessClickPress+0x2c>
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS_DEBOUNCING;
 800159e:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <ProcessClickPress+0x38>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.debouncingTick = HAL_GetTick();
 80015a6:	f001 ff15 	bl	80033d4 <HAL_GetTick>
 80015aa:	4603      	mov	r3, r0
 80015ac:	4a03      	ldr	r2, [pc, #12]	@ (80015bc <ProcessClickPress+0x38>)
 80015ae:	6393      	str	r3, [r2, #56]	@ 0x38
	}
}
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40010800 	.word	0x40010800
 80015bc:	20000298 	.word	0x20000298

080015c0 <ProcessClickPressDebouncing>:

void ProcessClickPressDebouncing()
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80015c6:	f001 ff05 	bl	80033d4 <HAL_GetTick>
 80015ca:	60f8      	str	r0, [r7, #12]
	GPIO_PinState currentKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 80015cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015d0:	483e      	ldr	r0, [pc, #248]	@ (80016cc <ProcessClickPressDebouncing+0x10c>)
 80015d2:	f002 fc61 	bl	8003e98 <HAL_GPIO_ReadPin>
 80015d6:	4603      	mov	r3, r0
 80015d8:	72fb      	strb	r3, [r7, #11]
	if (currTick - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 80015da:	4b3d      	ldr	r3, [pc, #244]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 80015dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b0a      	cmp	r3, #10
 80015e4:	d96d      	bls.n	80016c2 <ProcessClickPressDebouncing+0x102>
		if (currentKeyLevel == GPIO_PIN_RESET) { // 
 80015e6:	7afb      	ldrb	r3, [r7, #11]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d168      	bne.n	80016be <ProcessClickPressDebouncing+0xfe>
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE_DEBOUNCING;
 80015ec:	4b38      	ldr	r3, [pc, #224]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 80015ee:	2202      	movs	r2, #2
 80015f0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.lastPressTick = currTick; // tick
 80015f4:	4a36      	ldr	r2, [pc, #216]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	6353      	str	r3, [r2, #52]	@ 0x34
			ec11Encoder.debouncingTick = 0; // tick
 80015fa:	4b35      	ldr	r3, [pc, #212]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	639a      	str	r2, [r3, #56]	@ 0x38

			KeyInfo keyInfo = { EC11_KEY, EC11_KEY_PRESS, 0 };
 8001600:	4a34      	ldr	r2, [pc, #208]	@ (80016d4 <ProcessClickPressDebouncing+0x114>)
 8001602:	463b      	mov	r3, r7
 8001604:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001608:	e883 0003 	stmia.w	r3, {r0, r1}
			WriteBuf(&ec11Encoder.keyCircleBuf, &keyInfo);
 800160c:	2100      	movs	r1, #0
 800160e:	4832      	ldr	r0, [pc, #200]	@ (80016d8 <ProcessClickPressDebouncing+0x118>)
 8001610:	f001 f831 	bl	8002676 <accquire_spinlock>
 8001614:	4b2e      	ldr	r3, [pc, #184]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001616:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800161a:	4b2d      	ldr	r3, [pc, #180]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 800161c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001620:	429a      	cmp	r2, r3
 8001622:	d317      	bcc.n	8001654 <ProcessClickPressDebouncing+0x94>
 8001624:	4b2a      	ldr	r3, [pc, #168]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001626:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800162a:	4b29      	ldr	r3, [pc, #164]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 800162c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001630:	429a      	cmp	r2, r3
 8001632:	d10f      	bne.n	8001654 <ProcessClickPressDebouncing+0x94>
 8001634:	4b26      	ldr	r3, [pc, #152]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001636:	f893 3020 	ldrb.w	r3, [r3, #32]
 800163a:	3301      	adds	r3, #1
 800163c:	4a24      	ldr	r2, [pc, #144]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 800163e:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001642:	fb93 f1f2 	sdiv	r1, r3, r2
 8001646:	fb01 f202 	mul.w	r2, r1, r2
 800164a:	1a9b      	subs	r3, r3, r2
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4b20      	ldr	r3, [pc, #128]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001650:	f883 2020 	strb.w	r2, [r3, #32]
 8001654:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001656:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800165a:	4a1d      	ldr	r2, [pc, #116]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	4413      	add	r3, r2
 8001660:	463a      	mov	r2, r7
 8001662:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001666:	e883 0003 	stmia.w	r3, {r0, r1}
 800166a:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 800166c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001670:	3301      	adds	r3, #1
 8001672:	4a17      	ldr	r2, [pc, #92]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001674:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001678:	fb93 f1f2 	sdiv	r1, r3, r2
 800167c:	fb01 f202 	mul.w	r2, r1, r2
 8001680:	1a9b      	subs	r3, r3, r2
 8001682:	b2da      	uxtb	r2, r3
 8001684:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001686:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 800168c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001690:	3301      	adds	r3, #1
 8001692:	b2da      	uxtb	r2, r3
 8001694:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 8001696:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800169a:	4b0d      	ldr	r3, [pc, #52]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 800169c:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80016a0:	4b0b      	ldr	r3, [pc, #44]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 80016a2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d905      	bls.n	80016b6 <ProcessClickPressDebouncing+0xf6>
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 80016ac:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80016b0:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <ProcessClickPressDebouncing+0x110>)
 80016b2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 80016b6:	4808      	ldr	r0, [pc, #32]	@ (80016d8 <ProcessClickPressDebouncing+0x118>)
 80016b8:	f001 f805 	bl	80026c6 <release_spinlock>
		} else {
			Ec11ResetStateMachine();
		}
	}
}
 80016bc:	e001      	b.n	80016c2 <ProcessClickPressDebouncing+0x102>
			Ec11ResetStateMachine();
 80016be:	f7ff ff1b 	bl	80014f8 <Ec11ResetStateMachine>
}
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40010800 	.word	0x40010800
 80016d0:	20000298 	.word	0x20000298
 80016d4:	0800aaf8 	.word	0x0800aaf8
 80016d8:	200002bc 	.word	0x200002bc

080016dc <ProcessClickReleaseDebouncing>:

void ProcessClickReleaseDebouncing()
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin) == GPIO_PIN_SET) {
 80016e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016e4:	480f      	ldr	r0, [pc, #60]	@ (8001724 <ProcessClickReleaseDebouncing+0x48>)
 80016e6:	f002 fbd7 	bl	8003e98 <HAL_GPIO_ReadPin>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d117      	bne.n	8001720 <ProcessClickReleaseDebouncing+0x44>
		if (ec11Encoder.debouncingTick == 0) {
 80016f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <ProcessClickReleaseDebouncing+0x4c>)
 80016f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d104      	bne.n	8001702 <ProcessClickReleaseDebouncing+0x26>
			ec11Encoder.debouncingTick = HAL_GetTick();
 80016f8:	f001 fe6c 	bl	80033d4 <HAL_GetTick>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <ProcessClickReleaseDebouncing+0x4c>)
 8001700:	6393      	str	r3, [r2, #56]	@ 0x38
		}

		if (HAL_GetTick() - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 8001702:	f001 fe67 	bl	80033d4 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	4b07      	ldr	r3, [pc, #28]	@ (8001728 <ProcessClickReleaseDebouncing+0x4c>)
 800170a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b0a      	cmp	r3, #10
 8001710:	d906      	bls.n	8001720 <ProcessClickReleaseDebouncing+0x44>
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE;
 8001712:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <ProcessClickReleaseDebouncing+0x4c>)
 8001714:	2203      	movs	r2, #3
 8001716:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.debouncingTick = 0;
 800171a:	4b03      	ldr	r3, [pc, #12]	@ (8001728 <ProcessClickReleaseDebouncing+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40010800 	.word	0x40010800
 8001728:	20000298 	.word	0x20000298

0800172c <ProcessClickRelease>:

void ProcessClickRelease()
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
	if (ec11Encoder.hasRotate) { // 
 8001732:	4b46      	ldr	r3, [pc, #280]	@ (800184c <ProcessClickRelease+0x120>)
 8001734:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <ProcessClickRelease+0x16>
		Ec11ResetStateMachine();
 800173c:	f7ff fedc 	bl	80014f8 <Ec11ResetStateMachine>
 8001740:	e081      	b.n	8001846 <ProcessClickRelease+0x11a>
		return;
	}

	KeyInfo keyInfo = { EC11_KEY, EC11_KEY_INVALID, 0 };
 8001742:	2301      	movs	r3, #1
 8001744:	713b      	strb	r3, [r7, #4]
 8001746:	2300      	movs	r3, #0
 8001748:	717b      	strb	r3, [r7, #5]
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]
	uint32_t resetLevelTick = HAL_GetTick() - ec11Encoder.lastPressTick;
 800174e:	f001 fe41 	bl	80033d4 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	4b3d      	ldr	r3, [pc, #244]	@ (800184c <ProcessClickRelease+0x120>)
 8001756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	60fb      	str	r3, [r7, #12]
	if (resetLevelTick <= KEY_LONG_CLICK_TIME_700MS) { // 
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001762:	d810      	bhi.n	8001786 <ProcessClickRelease+0x5a>
		ec11Encoder.lastClickTick = HAL_GetTick(); // tick
 8001764:	f001 fe36 	bl	80033d4 <HAL_GetTick>
 8001768:	4603      	mov	r3, r0
 800176a:	4a38      	ldr	r2, [pc, #224]	@ (800184c <ProcessClickRelease+0x120>)
 800176c:	63d3      	str	r3, [r2, #60]	@ 0x3c
//			keyInfo.keyState = EC11_KEY_CLICK;

		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 800176e:	4b37      	ldr	r3, [pc, #220]	@ (800184c <ProcessClickRelease+0x120>)
 8001770:	2203      	movs	r2, #3
 8001772:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 8001776:	4b35      	ldr	r3, [pc, #212]	@ (800184c <ProcessClickRelease+0x120>)
 8001778:	2200      	movs	r2, #0
 800177a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.lastPressTick = 0;
 800177e:	4b33      	ldr	r3, [pc, #204]	@ (800184c <ProcessClickRelease+0x120>)
 8001780:	2200      	movs	r2, #0
 8001782:	635a      	str	r2, [r3, #52]	@ 0x34
 8001784:	e05f      	b.n	8001846 <ProcessClickRelease+0x11a>
	} else if (resetLevelTick > KEY_LONG_CLICK_TIME_700MS) { // 
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 800178c:	d95b      	bls.n	8001846 <ProcessClickRelease+0x11a>
		keyInfo.keyState = EC11_KEY_LONG_CLICK;
 800178e:	2304      	movs	r3, #4
 8001790:	717b      	strb	r3, [r7, #5]
		WriteBuf(&ec11Encoder.keyCircleBuf, &keyInfo);
 8001792:	2100      	movs	r1, #0
 8001794:	482e      	ldr	r0, [pc, #184]	@ (8001850 <ProcessClickRelease+0x124>)
 8001796:	f000 ff6e 	bl	8002676 <accquire_spinlock>
 800179a:	4b2c      	ldr	r3, [pc, #176]	@ (800184c <ProcessClickRelease+0x120>)
 800179c:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80017a0:	4b2a      	ldr	r3, [pc, #168]	@ (800184c <ProcessClickRelease+0x120>)
 80017a2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d317      	bcc.n	80017da <ProcessClickRelease+0xae>
 80017aa:	4b28      	ldr	r3, [pc, #160]	@ (800184c <ProcessClickRelease+0x120>)
 80017ac:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80017b0:	4b26      	ldr	r3, [pc, #152]	@ (800184c <ProcessClickRelease+0x120>)
 80017b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d10f      	bne.n	80017da <ProcessClickRelease+0xae>
 80017ba:	4b24      	ldr	r3, [pc, #144]	@ (800184c <ProcessClickRelease+0x120>)
 80017bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c0:	3301      	adds	r3, #1
 80017c2:	4a22      	ldr	r2, [pc, #136]	@ (800184c <ProcessClickRelease+0x120>)
 80017c4:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 80017c8:	fb93 f1f2 	sdiv	r1, r3, r2
 80017cc:	fb01 f202 	mul.w	r2, r1, r2
 80017d0:	1a9b      	subs	r3, r3, r2
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	4b1d      	ldr	r3, [pc, #116]	@ (800184c <ProcessClickRelease+0x120>)
 80017d6:	f883 2020 	strb.w	r2, [r3, #32]
 80017da:	4b1c      	ldr	r3, [pc, #112]	@ (800184c <ProcessClickRelease+0x120>)
 80017dc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017e0:	4a1a      	ldr	r2, [pc, #104]	@ (800184c <ProcessClickRelease+0x120>)
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4413      	add	r3, r2
 80017e6:	1d3a      	adds	r2, r7, #4
 80017e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ec:	e883 0003 	stmia.w	r3, {r0, r1}
 80017f0:	4b16      	ldr	r3, [pc, #88]	@ (800184c <ProcessClickRelease+0x120>)
 80017f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017f6:	3301      	adds	r3, #1
 80017f8:	4a14      	ldr	r2, [pc, #80]	@ (800184c <ProcessClickRelease+0x120>)
 80017fa:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 80017fe:	fb93 f1f2 	sdiv	r1, r3, r2
 8001802:	fb01 f202 	mul.w	r2, r1, r2
 8001806:	1a9b      	subs	r3, r3, r2
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <ProcessClickRelease+0x120>)
 800180c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001810:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <ProcessClickRelease+0x120>)
 8001812:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001816:	3301      	adds	r3, #1
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <ProcessClickRelease+0x120>)
 800181c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001820:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <ProcessClickRelease+0x120>)
 8001822:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001826:	4b09      	ldr	r3, [pc, #36]	@ (800184c <ProcessClickRelease+0x120>)
 8001828:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800182c:	429a      	cmp	r2, r3
 800182e:	d905      	bls.n	800183c <ProcessClickRelease+0x110>
 8001830:	4b06      	ldr	r3, [pc, #24]	@ (800184c <ProcessClickRelease+0x120>)
 8001832:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8001836:	4b05      	ldr	r3, [pc, #20]	@ (800184c <ProcessClickRelease+0x120>)
 8001838:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800183c:	4804      	ldr	r0, [pc, #16]	@ (8001850 <ProcessClickRelease+0x124>)
 800183e:	f000 ff42 	bl	80026c6 <release_spinlock>
		Ec11ResetStateMachine();
 8001842:	f7ff fe59 	bl	80014f8 <Ec11ResetStateMachine>
	}
}
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000298 	.word	0x20000298
 8001850:	200002bc 	.word	0x200002bc

08001854 <ProcessDoubleClickPress>:

void ProcessDoubleClickPress()
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 800185a:	f001 fdbb 	bl	80033d4 <HAL_GetTick>
 800185e:	6178      	str	r0, [r7, #20]
	uint32_t resetLevelTick = currTick - ec11Encoder.lastClickTick;
 8001860:	4b49      	ldr	r3, [pc, #292]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	613b      	str	r3, [r7, #16]
	GPIO_PinState currKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 800186a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800186e:	4847      	ldr	r0, [pc, #284]	@ (800198c <ProcessDoubleClickPress+0x138>)
 8001870:	f002 fb12 	bl	8003e98 <HAL_GPIO_ReadPin>
 8001874:	4603      	mov	r3, r0
 8001876:	73fb      	strb	r3, [r7, #15]

	if (currKeyLevel == GPIO_PIN_SET && resetLevelTick >= KEY_DOUBLE_TIME_200MS) {
 8001878:	7bfb      	ldrb	r3, [r7, #15]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d16f      	bne.n	800195e <ProcessDoubleClickPress+0x10a>
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	2bc7      	cmp	r3, #199	@ 0xc7
 8001882:	d96c      	bls.n	800195e <ProcessDoubleClickPress+0x10a>
		if (ec11Encoder.lastClickTick != 0) { // 
 8001884:	4b40      	ldr	r3, [pc, #256]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001888:	2b00      	cmp	r3, #0
 800188a:	d05d      	beq.n	8001948 <ProcessDoubleClickPress+0xf4>
			KeyInfo keyInfo = { EC11_KEY, EC11_KEY_CLICK, 0 };
 800188c:	4a40      	ldr	r2, [pc, #256]	@ (8001990 <ProcessDoubleClickPress+0x13c>)
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001894:	e883 0003 	stmia.w	r3, {r0, r1}
			WriteBuf(&ec11Encoder.keyCircleBuf, &keyInfo);
 8001898:	2100      	movs	r1, #0
 800189a:	483e      	ldr	r0, [pc, #248]	@ (8001994 <ProcessDoubleClickPress+0x140>)
 800189c:	f000 feeb 	bl	8002676 <accquire_spinlock>
 80018a0:	4b39      	ldr	r3, [pc, #228]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018a2:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80018a6:	4b38      	ldr	r3, [pc, #224]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018a8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d317      	bcc.n	80018e0 <ProcessDoubleClickPress+0x8c>
 80018b0:	4b35      	ldr	r3, [pc, #212]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018b2:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80018b6:	4b34      	ldr	r3, [pc, #208]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d10f      	bne.n	80018e0 <ProcessDoubleClickPress+0x8c>
 80018c0:	4b31      	ldr	r3, [pc, #196]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018c6:	3301      	adds	r3, #1
 80018c8:	4a2f      	ldr	r2, [pc, #188]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018ca:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 80018ce:	fb93 f1f2 	sdiv	r1, r3, r2
 80018d2:	fb01 f202 	mul.w	r2, r1, r2
 80018d6:	1a9b      	subs	r3, r3, r2
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4b2b      	ldr	r3, [pc, #172]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018dc:	f883 2020 	strb.w	r2, [r3, #32]
 80018e0:	4b29      	ldr	r3, [pc, #164]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018e6:	4a28      	ldr	r2, [pc, #160]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018e8:	00db      	lsls	r3, r3, #3
 80018ea:	4413      	add	r3, r2
 80018ec:	1d3a      	adds	r2, r7, #4
 80018ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018f2:	e883 0003 	stmia.w	r3, {r0, r1}
 80018f6:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 80018f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018fc:	3301      	adds	r3, #1
 80018fe:	4a22      	ldr	r2, [pc, #136]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001900:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001904:	fb93 f1f2 	sdiv	r1, r3, r2
 8001908:	fb01 f202 	mul.w	r2, r1, r2
 800190c:	1a9b      	subs	r3, r3, r2
 800190e:	b2da      	uxtb	r2, r3
 8001910:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001912:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001916:	4b1c      	ldr	r3, [pc, #112]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001918:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800191c:	3301      	adds	r3, #1
 800191e:	b2da      	uxtb	r2, r3
 8001920:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001922:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001926:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001928:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 800192e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001932:	429a      	cmp	r2, r3
 8001934:	d905      	bls.n	8001942 <ProcessDoubleClickPress+0xee>
 8001936:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001938:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 800193e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001942:	4814      	ldr	r0, [pc, #80]	@ (8001994 <ProcessDoubleClickPress+0x140>)
 8001944:	f000 febf 	bl	80026c6 <release_spinlock>
		}
		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_CLICK;
 8001948:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 800194a:	2202      	movs	r2, #2
 800194c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 8001950:	4b0d      	ldr	r3, [pc, #52]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001952:	2200      	movs	r2, #0
 8001954:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.lastClickTick = 0;
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 800195a:	2200      	movs	r2, #0
 800195c:	63da      	str	r2, [r3, #60]	@ 0x3c
	}

	if (currKeyLevel == GPIO_PIN_RESET && resetLevelTick < KEY_DOUBLE_TIME_200MS) {
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d10d      	bne.n	8001980 <ProcessDoubleClickPress+0x12c>
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	2bc7      	cmp	r3, #199	@ 0xc7
 8001968:	d80a      	bhi.n	8001980 <ProcessDoubleClickPress+0x12c>
		ec11Encoder.debouncingTick = currTick;
 800196a:	4a07      	ldr	r2, [pc, #28]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	6393      	str	r3, [r2, #56]	@ 0x38
		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 8001970:	4b05      	ldr	r3, [pc, #20]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 8001972:	2203      	movs	r2, #3
 8001974:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS_DEBOUNCING;
 8001978:	4b03      	ldr	r3, [pc, #12]	@ (8001988 <ProcessDoubleClickPress+0x134>)
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	}
}
 8001980:	bf00      	nop
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000298 	.word	0x20000298
 800198c:	40010800 	.word	0x40010800
 8001990:	0800ab00 	.word	0x0800ab00
 8001994:	200002bc 	.word	0x200002bc

08001998 <ProcessDoubleClickDebouncing>:

void ProcessDoubleClickDebouncing()
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 800199e:	f001 fd19 	bl	80033d4 <HAL_GetTick>
 80019a2:	6078      	str	r0, [r7, #4]
	if (HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin) == GPIO_PIN_RESET) {
 80019a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019a8:	480e      	ldr	r0, [pc, #56]	@ (80019e4 <ProcessDoubleClickDebouncing+0x4c>)
 80019aa:	f002 fa75 	bl	8003e98 <HAL_GPIO_ReadPin>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d113      	bne.n	80019dc <ProcessDoubleClickDebouncing+0x44>
		if (currTick - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 80019b4:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <ProcessDoubleClickDebouncing+0x50>)
 80019b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b0a      	cmp	r3, #10
 80019be:	d90d      	bls.n	80019dc <ProcessDoubleClickDebouncing+0x44>
			ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 80019c0:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <ProcessDoubleClickDebouncing+0x50>)
 80019c2:	2203      	movs	r2, #3
 80019c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE_DEBOUNCING;
 80019c8:	4b07      	ldr	r3, [pc, #28]	@ (80019e8 <ProcessDoubleClickDebouncing+0x50>)
 80019ca:	2202      	movs	r2, #2
 80019cc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.lastPressTick = currTick;
 80019d0:	4a05      	ldr	r2, [pc, #20]	@ (80019e8 <ProcessDoubleClickDebouncing+0x50>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6353      	str	r3, [r2, #52]	@ 0x34
			ec11Encoder.debouncingTick = 0;
 80019d6:	4b04      	ldr	r3, [pc, #16]	@ (80019e8 <ProcessDoubleClickDebouncing+0x50>)
 80019d8:	2200      	movs	r2, #0
 80019da:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40010800 	.word	0x40010800
 80019e8:	20000298 	.word	0x20000298

080019ec <ProcessDoubleClickReleaseDebouncing>:

void ProcessDoubleClickReleaseDebouncing()
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80019f2:	f001 fcef 	bl	80033d4 <HAL_GetTick>
 80019f6:	6078      	str	r0, [r7, #4]
	GPIO_PinState currKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 80019f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019fc:	4811      	ldr	r0, [pc, #68]	@ (8001a44 <ProcessDoubleClickReleaseDebouncing+0x58>)
 80019fe:	f002 fa4b 	bl	8003e98 <HAL_GPIO_ReadPin>
 8001a02:	4603      	mov	r3, r0
 8001a04:	70fb      	strb	r3, [r7, #3]
	if (currKeyLevel == GPIO_PIN_SET) {
 8001a06:	78fb      	ldrb	r3, [r7, #3]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d117      	bne.n	8001a3c <ProcessDoubleClickReleaseDebouncing+0x50>
		if (ec11Encoder.debouncingTick == 0) {
 8001a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8001a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d102      	bne.n	8001a1a <ProcessDoubleClickReleaseDebouncing+0x2e>
			ec11Encoder.debouncingTick = currTick;
 8001a14:	4a0c      	ldr	r2, [pc, #48]	@ (8001a48 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6393      	str	r3, [r2, #56]	@ 0x38
		}

		if (currTick - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) { // 
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a48 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8001a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b0a      	cmp	r3, #10
 8001a24:	d90a      	bls.n	8001a3c <ProcessDoubleClickReleaseDebouncing+0x50>
			ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 8001a26:	4b08      	ldr	r3, [pc, #32]	@ (8001a48 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8001a28:	2203      	movs	r2, #3
 8001a2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE;
 8001a2e:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8001a30:	2203      	movs	r2, #3
 8001a32:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.debouncingTick = 0;
 8001a36:	4b04      	ldr	r3, [pc, #16]	@ (8001a48 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40010800 	.word	0x40010800
 8001a48:	20000298 	.word	0x20000298

08001a4c <ProcessDoubleClickRelease>:

void ProcessDoubleClickRelease()
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
	if (ec11Encoder.hasRotate) {
 8001a52:	4b35      	ldr	r3, [pc, #212]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001a54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <ProcessDoubleClickRelease+0x16>
		Ec11ResetStateMachine();
 8001a5c:	f7ff fd4c 	bl	80014f8 <Ec11ResetStateMachine>
 8001a60:	e05f      	b.n	8001b22 <ProcessDoubleClickRelease+0xd6>
		return;
	}

	KeyInfo keyInfo = { EC11_KEY, EC11_KEY_DOUBLE_CLICK, 0 };
 8001a62:	4a32      	ldr	r2, [pc, #200]	@ (8001b2c <ProcessDoubleClickRelease+0xe0>)
 8001a64:	463b      	mov	r3, r7
 8001a66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a6a:	e883 0003 	stmia.w	r3, {r0, r1}
//	uint32_t currTick = HAL_GetTick();
//	if (currTick - ec11Encoder.lastPressTick > KEY_LONG_CLICK_TIME_700MS) {
//		keyInfo.keyState = EC11_KEY_LONG_CLICK;  // +
//	}
	WriteBuf(&ec11Encoder.keyCircleBuf, &keyInfo);
 8001a6e:	2100      	movs	r1, #0
 8001a70:	482f      	ldr	r0, [pc, #188]	@ (8001b30 <ProcessDoubleClickRelease+0xe4>)
 8001a72:	f000 fe00 	bl	8002676 <accquire_spinlock>
 8001a76:	4b2c      	ldr	r3, [pc, #176]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001a78:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001a7e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d317      	bcc.n	8001ab6 <ProcessDoubleClickRelease+0x6a>
 8001a86:	4b28      	ldr	r3, [pc, #160]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001a88:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8001a8c:	4b26      	ldr	r3, [pc, #152]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d10f      	bne.n	8001ab6 <ProcessDoubleClickRelease+0x6a>
 8001a96:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001a98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	4a22      	ldr	r2, [pc, #136]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001aa0:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001aa4:	fb93 f1f2 	sdiv	r1, r3, r2
 8001aa8:	fb01 f202 	mul.w	r2, r1, r2
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001ab2:	f883 2020 	strb.w	r2, [r3, #32]
 8001ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001ab8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001abc:	4a1a      	ldr	r2, [pc, #104]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	4413      	add	r3, r2
 8001ac2:	463a      	mov	r2, r7
 8001ac4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ac8:	e883 0003 	stmia.w	r3, {r0, r1}
 8001acc:	4b16      	ldr	r3, [pc, #88]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001ace:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	4a14      	ldr	r2, [pc, #80]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001ad6:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001ada:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ade:	fb01 f202 	mul.w	r2, r1, r2
 8001ae2:	1a9b      	subs	r3, r3, r2
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001ae8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001aec:	4b0e      	ldr	r3, [pc, #56]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001aee:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001af2:	3301      	adds	r3, #1
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	4b0c      	ldr	r3, [pc, #48]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001af8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001afc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001afe:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001b02:	4b09      	ldr	r3, [pc, #36]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001b04:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d905      	bls.n	8001b18 <ProcessDoubleClickRelease+0xcc>
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001b0e:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8001b12:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <ProcessDoubleClickRelease+0xdc>)
 8001b14:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001b18:	4805      	ldr	r0, [pc, #20]	@ (8001b30 <ProcessDoubleClickRelease+0xe4>)
 8001b1a:	f000 fdd4 	bl	80026c6 <release_spinlock>
	Ec11ResetStateMachine();
 8001b1e:	f7ff fceb 	bl	80014f8 <Ec11ResetStateMachine>
}
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20000298 	.word	0x20000298
 8001b2c:	0800ab08 	.word	0x0800ab08
 8001b30:	200002bc 	.word	0x200002bc

08001b34 <Ec11TickProcess>:

static void Ec11TickProcess() {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
	static GPIO_PinState currALevel = GPIO_PIN_SET;
	static GPIO_PinState currBLevel = GPIO_PIN_SET;
	static uint8_t switchACounter = 0;
	static uint8_t switchBCounter = 0;

	currALevel = HAL_GPIO_ReadPin(ec11_A_GPIO_Port, ec11_A_Pin);
 8001b3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b3e:	48a3      	ldr	r0, [pc, #652]	@ (8001dcc <Ec11TickProcess+0x298>)
 8001b40:	f002 f9aa 	bl	8003e98 <HAL_GPIO_ReadPin>
 8001b44:	4603      	mov	r3, r0
 8001b46:	461a      	mov	r2, r3
 8001b48:	4ba1      	ldr	r3, [pc, #644]	@ (8001dd0 <Ec11TickProcess+0x29c>)
 8001b4a:	701a      	strb	r2, [r3, #0]
	currBLevel = HAL_GPIO_ReadPin(ec11_B_GPIO_Port, ec11_B_Pin);
 8001b4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b50:	489e      	ldr	r0, [pc, #632]	@ (8001dcc <Ec11TickProcess+0x298>)
 8001b52:	f002 f9a1 	bl	8003e98 <HAL_GPIO_ReadPin>
 8001b56:	4603      	mov	r3, r0
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b9e      	ldr	r3, [pc, #632]	@ (8001dd4 <Ec11TickProcess+0x2a0>)
 8001b5c:	701a      	strb	r2, [r3, #0]
	if (currALevel != lastALevel) {
 8001b5e:	4b9c      	ldr	r3, [pc, #624]	@ (8001dd0 <Ec11TickProcess+0x29c>)
 8001b60:	781a      	ldrb	r2, [r3, #0]
 8001b62:	4b9d      	ldr	r3, [pc, #628]	@ (8001dd8 <Ec11TickProcess+0x2a4>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	f000 8121 	beq.w	8001dae <Ec11TickProcess+0x27a>
		switchACounter = (switchACounter + 1) > 2 ? 1 : (switchACounter + 1);
 8001b6c:	4b9b      	ldr	r3, [pc, #620]	@ (8001ddc <Ec11TickProcess+0x2a8>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d804      	bhi.n	8001b7e <Ec11TickProcess+0x4a>
 8001b74:	4b99      	ldr	r3, [pc, #612]	@ (8001ddc <Ec11TickProcess+0x2a8>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	e000      	b.n	8001b80 <Ec11TickProcess+0x4c>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	4a96      	ldr	r2, [pc, #600]	@ (8001ddc <Ec11TickProcess+0x2a8>)
 8001b82:	7013      	strb	r3, [r2, #0]
		if (currALevel == GPIO_PIN_RESET) { // A
 8001b84:	4b92      	ldr	r3, [pc, #584]	@ (8001dd0 <Ec11TickProcess+0x29c>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d10b      	bne.n	8001ba4 <Ec11TickProcess+0x70>
			if (currBLevel == GPIO_PIN_SET) {
 8001b8c:	4b91      	ldr	r3, [pc, #580]	@ (8001dd4 <Ec11TickProcess+0x2a0>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d103      	bne.n	8001b9c <Ec11TickProcess+0x68>
				ec11CurrentState = EC11_DIRECTION_SEQUENCE_HALF;
 8001b94:	4b92      	ldr	r3, [pc, #584]	@ (8001de0 <Ec11TickProcess+0x2ac>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	701a      	strb	r2, [r3, #0]
 8001b9a:	e104      	b.n	8001da6 <Ec11TickProcess+0x272>
			} else {
				ec11CurrentState = EC11_DIRECTION_REVERSE_HALF;
 8001b9c:	4b90      	ldr	r3, [pc, #576]	@ (8001de0 <Ec11TickProcess+0x2ac>)
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	701a      	strb	r2, [r3, #0]
 8001ba2:	e100      	b.n	8001da6 <Ec11TickProcess+0x272>
			}
		} else { // A
			if (ec11CurrentState == EC11_DIRECTION_SEQUENCE_HALF) {
 8001ba4:	4b8e      	ldr	r3, [pc, #568]	@ (8001de0 <Ec11TickProcess+0x2ac>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d17d      	bne.n	8001ca8 <Ec11TickProcess+0x174>
				if (switchBCounter == 2) {
 8001bac:	4b8d      	ldr	r3, [pc, #564]	@ (8001de4 <Ec11TickProcess+0x2b0>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d103      	bne.n	8001bbc <Ec11TickProcess+0x88>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8001bb4:	4b8a      	ldr	r3, [pc, #552]	@ (8001de0 <Ec11TickProcess+0x2ac>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]
 8001bba:	e0f4      	b.n	8001da6 <Ec11TickProcess+0x272>
				} else if (switchBCounter == 1) {
 8001bbc:	4b89      	ldr	r3, [pc, #548]	@ (8001de4 <Ec11TickProcess+0x2b0>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	f040 80f0 	bne.w	8001da6 <Ec11TickProcess+0x272>
					encodeCounter--;
 8001bc6:	4b88      	ldr	r3, [pc, #544]	@ (8001de8 <Ec11TickProcess+0x2b4>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	4a86      	ldr	r2, [pc, #536]	@ (8001de8 <Ec11TickProcess+0x2b4>)
 8001bce:	6013      	str	r3, [r2, #0]
					KeyInfo keyInfo = { EC11_KEY, EC11_KEY_LEFT_ROTATE, encodeCounter };
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	723b      	strb	r3, [r7, #8]
 8001bd4:	2305      	movs	r3, #5
 8001bd6:	727b      	strb	r3, [r7, #9]
 8001bd8:	4b83      	ldr	r3, [pc, #524]	@ (8001de8 <Ec11TickProcess+0x2b4>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	60fb      	str	r3, [r7, #12]
					if (ec11Encoder.ec11StateMachine.currentStep == KEY_STEP_RELEASE_DEBOUNCING) {
 8001bde:	4b83      	ldr	r3, [pc, #524]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001be0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d105      	bne.n	8001bf4 <Ec11TickProcess+0xc0>
						ec11Encoder.hasRotate = true;
 8001be8:	4b80      	ldr	r3, [pc, #512]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
						keyInfo.keyState = EC11_KEY_PRESS_LEFT_ROTATE;
 8001bf0:	2307      	movs	r3, #7
 8001bf2:	727b      	strb	r3, [r7, #9]
					}
					WriteBuf(&ec11Encoder.keyCircleBuf, &keyInfo);
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	487e      	ldr	r0, [pc, #504]	@ (8001df0 <Ec11TickProcess+0x2bc>)
 8001bf8:	f000 fd3d 	bl	8002676 <accquire_spinlock>
 8001bfc:	4b7b      	ldr	r3, [pc, #492]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001bfe:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001c02:	4b7a      	ldr	r3, [pc, #488]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c04:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d317      	bcc.n	8001c3c <Ec11TickProcess+0x108>
 8001c0c:	4b77      	ldr	r3, [pc, #476]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c0e:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8001c12:	4b76      	ldr	r3, [pc, #472]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d10f      	bne.n	8001c3c <Ec11TickProcess+0x108>
 8001c1c:	4b73      	ldr	r3, [pc, #460]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c22:	3301      	adds	r3, #1
 8001c24:	4a71      	ldr	r2, [pc, #452]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c26:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001c2a:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c2e:	fb01 f202 	mul.w	r2, r1, r2
 8001c32:	1a9b      	subs	r3, r3, r2
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	4b6d      	ldr	r3, [pc, #436]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c38:	f883 2020 	strb.w	r2, [r3, #32]
 8001c3c:	4b6b      	ldr	r3, [pc, #428]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c3e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c42:	4a6a      	ldr	r2, [pc, #424]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	4413      	add	r3, r2
 8001c48:	f107 0208 	add.w	r2, r7, #8
 8001c4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c50:	e883 0003 	stmia.w	r3, {r0, r1}
 8001c54:	4b65      	ldr	r3, [pc, #404]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c56:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	4a63      	ldr	r2, [pc, #396]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c5e:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001c62:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c66:	fb01 f202 	mul.w	r2, r1, r2
 8001c6a:	1a9b      	subs	r3, r3, r2
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4b5f      	ldr	r3, [pc, #380]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001c74:	4b5d      	ldr	r3, [pc, #372]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c76:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c80:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001c84:	4b59      	ldr	r3, [pc, #356]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c86:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001c8a:	4b58      	ldr	r3, [pc, #352]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c8c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d905      	bls.n	8001ca0 <Ec11TickProcess+0x16c>
 8001c94:	4b55      	ldr	r3, [pc, #340]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c96:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8001c9a:	4b54      	ldr	r3, [pc, #336]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001c9c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001ca0:	4853      	ldr	r0, [pc, #332]	@ (8001df0 <Ec11TickProcess+0x2bc>)
 8001ca2:	f000 fd10 	bl	80026c6 <release_spinlock>
 8001ca6:	e07e      	b.n	8001da6 <Ec11TickProcess+0x272>
				}
			} else if (ec11CurrentState == EC11_DIRECTION_REVERSE_HALF) {
 8001ca8:	4b4d      	ldr	r3, [pc, #308]	@ (8001de0 <Ec11TickProcess+0x2ac>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d17a      	bne.n	8001da6 <Ec11TickProcess+0x272>
				if (switchBCounter == 1) {
 8001cb0:	4b4c      	ldr	r3, [pc, #304]	@ (8001de4 <Ec11TickProcess+0x2b0>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d103      	bne.n	8001cc0 <Ec11TickProcess+0x18c>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8001cb8:	4b49      	ldr	r3, [pc, #292]	@ (8001de0 <Ec11TickProcess+0x2ac>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
 8001cbe:	e072      	b.n	8001da6 <Ec11TickProcess+0x272>
				} else if (switchBCounter == 2) {
 8001cc0:	4b48      	ldr	r3, [pc, #288]	@ (8001de4 <Ec11TickProcess+0x2b0>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d16e      	bne.n	8001da6 <Ec11TickProcess+0x272>
					encodeCounter++;
 8001cc8:	4b47      	ldr	r3, [pc, #284]	@ (8001de8 <Ec11TickProcess+0x2b4>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	4a46      	ldr	r2, [pc, #280]	@ (8001de8 <Ec11TickProcess+0x2b4>)
 8001cd0:	6013      	str	r3, [r2, #0]
					KeyInfo keyInfo = { EC11_KEY, EC11_KEY_RIGHT_ROTATE, encodeCounter };
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	703b      	strb	r3, [r7, #0]
 8001cd6:	2306      	movs	r3, #6
 8001cd8:	707b      	strb	r3, [r7, #1]
 8001cda:	4b43      	ldr	r3, [pc, #268]	@ (8001de8 <Ec11TickProcess+0x2b4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	607b      	str	r3, [r7, #4]
					if (ec11Encoder.ec11StateMachine.currentStep == KEY_STEP_RELEASE_DEBOUNCING) {
 8001ce0:	4b42      	ldr	r3, [pc, #264]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001ce2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d105      	bne.n	8001cf6 <Ec11TickProcess+0x1c2>
						ec11Encoder.hasRotate = true;
 8001cea:	4b40      	ldr	r3, [pc, #256]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
						keyInfo.keyState = EC11_KEY_PRESS_RIGHT_ROTATE;
 8001cf2:	2308      	movs	r3, #8
 8001cf4:	707b      	strb	r3, [r7, #1]
					}
					WriteBuf(&ec11Encoder.keyCircleBuf, &keyInfo);
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	483d      	ldr	r0, [pc, #244]	@ (8001df0 <Ec11TickProcess+0x2bc>)
 8001cfa:	f000 fcbc 	bl	8002676 <accquire_spinlock>
 8001cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d00:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001d04:	4b39      	ldr	r3, [pc, #228]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d06:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d317      	bcc.n	8001d3e <Ec11TickProcess+0x20a>
 8001d0e:	4b37      	ldr	r3, [pc, #220]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d10:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8001d14:	4b35      	ldr	r3, [pc, #212]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d10f      	bne.n	8001d3e <Ec11TickProcess+0x20a>
 8001d1e:	4b33      	ldr	r3, [pc, #204]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d24:	3301      	adds	r3, #1
 8001d26:	4a31      	ldr	r2, [pc, #196]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d28:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001d2c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d30:	fb01 f202 	mul.w	r2, r1, r2
 8001d34:	1a9b      	subs	r3, r3, r2
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	4b2c      	ldr	r3, [pc, #176]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d3a:	f883 2020 	strb.w	r2, [r3, #32]
 8001d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d40:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d44:	4a29      	ldr	r2, [pc, #164]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	4413      	add	r3, r2
 8001d4a:	463a      	mov	r2, r7
 8001d4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d50:	e883 0003 	stmia.w	r3, {r0, r1}
 8001d54:	4b25      	ldr	r3, [pc, #148]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d56:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	4a23      	ldr	r2, [pc, #140]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d5e:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001d62:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d66:	fb01 f202 	mul.w	r2, r1, r2
 8001d6a:	1a9b      	subs	r3, r3, r2
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001d74:	4b1d      	ldr	r3, [pc, #116]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d76:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d80:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001d84:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d86:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001d8a:	4b18      	ldr	r3, [pc, #96]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d8c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d905      	bls.n	8001da0 <Ec11TickProcess+0x26c>
 8001d94:	4b15      	ldr	r3, [pc, #84]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d96:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8001d9a:	4b14      	ldr	r3, [pc, #80]	@ (8001dec <Ec11TickProcess+0x2b8>)
 8001d9c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001da0:	4813      	ldr	r0, [pc, #76]	@ (8001df0 <Ec11TickProcess+0x2bc>)
 8001da2:	f000 fc90 	bl	80026c6 <release_spinlock>
				}
			}
		}
		lastALevel = currALevel;
 8001da6:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd0 <Ec11TickProcess+0x29c>)
 8001da8:	781a      	ldrb	r2, [r3, #0]
 8001daa:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <Ec11TickProcess+0x2a4>)
 8001dac:	701a      	strb	r2, [r3, #0]
	}

	if (currBLevel != lastBLevel) {
 8001dae:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <Ec11TickProcess+0x2a0>)
 8001db0:	781a      	ldrb	r2, [r3, #0]
 8001db2:	4b10      	ldr	r3, [pc, #64]	@ (8001df4 <Ec11TickProcess+0x2c0>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d040      	beq.n	8001e3c <Ec11TickProcess+0x308>
		switchBCounter = (switchBCounter + 1) > 2 ? 1 : (switchBCounter + 1);
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <Ec11TickProcess+0x2b0>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d81a      	bhi.n	8001df8 <Ec11TickProcess+0x2c4>
 8001dc2:	4b08      	ldr	r3, [pc, #32]	@ (8001de4 <Ec11TickProcess+0x2b0>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	e016      	b.n	8001dfa <Ec11TickProcess+0x2c6>
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	2000007c 	.word	0x2000007c
 8001dd4:	2000007d 	.word	0x2000007d
 8001dd8:	2000007e 	.word	0x2000007e
 8001ddc:	200002dc 	.word	0x200002dc
 8001de0:	200002dd 	.word	0x200002dd
 8001de4:	200002de 	.word	0x200002de
 8001de8:	20000294 	.word	0x20000294
 8001dec:	20000298 	.word	0x20000298
 8001df0:	200002bc 	.word	0x200002bc
 8001df4:	2000007f 	.word	0x2000007f
 8001df8:	2301      	movs	r3, #1
 8001dfa:	4a12      	ldr	r2, [pc, #72]	@ (8001e44 <Ec11TickProcess+0x310>)
 8001dfc:	7013      	strb	r3, [r2, #0]
		if (currBLevel == GPIO_PIN_SET) { // B 
 8001dfe:	4b12      	ldr	r3, [pc, #72]	@ (8001e48 <Ec11TickProcess+0x314>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d116      	bne.n	8001e34 <Ec11TickProcess+0x300>
			if (ec11CurrentState == EC11_DIRECTION_SEQUENCE_HALF) {
 8001e06:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <Ec11TickProcess+0x318>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d107      	bne.n	8001e1e <Ec11TickProcess+0x2ea>
				if (switchACounter == 1) {
 8001e0e:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <Ec11TickProcess+0x31c>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d10e      	bne.n	8001e34 <Ec11TickProcess+0x300>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8001e16:	4b0d      	ldr	r3, [pc, #52]	@ (8001e4c <Ec11TickProcess+0x318>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e00a      	b.n	8001e34 <Ec11TickProcess+0x300>
				}
			} else if (ec11CurrentState == EC11_DIRECTION_REVERSE_HALF) {
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <Ec11TickProcess+0x318>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d106      	bne.n	8001e34 <Ec11TickProcess+0x300>
				if (switchACounter == 2) {
 8001e26:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <Ec11TickProcess+0x31c>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d102      	bne.n	8001e34 <Ec11TickProcess+0x300>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	@ (8001e4c <Ec11TickProcess+0x318>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		lastBLevel = currBLevel;
 8001e34:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <Ec11TickProcess+0x314>)
 8001e36:	781a      	ldrb	r2, [r3, #0]
 8001e38:	4b06      	ldr	r3, [pc, #24]	@ (8001e54 <Ec11TickProcess+0x320>)
 8001e3a:	701a      	strb	r2, [r3, #0]
	}
}
 8001e3c:	bf00      	nop
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	200002de 	.word	0x200002de
 8001e48:	2000007d 	.word	0x2000007d
 8001e4c:	200002dd 	.word	0x200002dd
 8001e50:	200002dc 	.word	0x200002dc
 8001e54:	2000007f 	.word	0x2000007f

08001e58 <Ec11StateMachineProcess>:

void Ec11StateMachineProcess()
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
	for (int i = 0; i < sizeof(ec11StateMachineTable) / sizeof(ec11StateMachineTable[0]); ++i) {
 8001e5e:	2300      	movs	r3, #0
 8001e60:	607b      	str	r3, [r7, #4]
 8001e62:	e01b      	b.n	8001e9c <Ec11StateMachineProcess+0x44>
		if (ec11StateMachineTable[i].currentState == ec11Encoder.ec11StateMachine.currentState &&
 8001e64:	4a12      	ldr	r2, [pc, #72]	@ (8001eb0 <Ec11StateMachineProcess+0x58>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8001e6c:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <Ec11StateMachineProcess+0x5c>)
 8001e6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d10f      	bne.n	8001e96 <Ec11StateMachineProcess+0x3e>
			ec11StateMachineTable[i].currentStep == ec11Encoder.ec11StateMachine.currentStep) {
 8001e76:	4a0e      	ldr	r2, [pc, #56]	@ (8001eb0 <Ec11StateMachineProcess+0x58>)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	785a      	ldrb	r2, [r3, #1]
 8001e80:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb4 <Ec11StateMachineProcess+0x5c>)
 8001e82:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
		if (ec11StateMachineTable[i].currentState == ec11Encoder.ec11StateMachine.currentState &&
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d105      	bne.n	8001e96 <Ec11StateMachineProcess+0x3e>
			ec11StateMachineTable[i].callback();
 8001e8a:	4a09      	ldr	r2, [pc, #36]	@ (8001eb0 <Ec11StateMachineProcess+0x58>)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	4413      	add	r3, r2
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	4798      	blx	r3
	for (int i = 0; i < sizeof(ec11StateMachineTable) / sizeof(ec11StateMachineTable[0]); ++i) {
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b07      	cmp	r3, #7
 8001ea0:	d9e0      	bls.n	8001e64 <Ec11StateMachineProcess+0xc>
		}
	}

	Ec11TickProcess();
 8001ea2:	f7ff fe47 	bl	8001b34 <Ec11TickProcess>
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000010 	.word	0x20000010
 8001eb4:	20000298 	.word	0x20000298

08001eb8 <GetKeyState>:

void GetKeyState(KeyInfo *out, uint8_t *remain, uint8_t *ret)
{
 8001eb8:	b590      	push	{r4, r7, lr}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
	ReadBuf(&ec11Encoder.keyCircleBuf, out, remain, ret);
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	481f      	ldr	r0, [pc, #124]	@ (8001f44 <GetKeyState+0x8c>)
 8001ec8:	f000 fbd5 	bl	8002676 <accquire_spinlock>
 8001ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8001f48 <GetKeyState+0x90>)
 8001ece:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d02c      	beq.n	8001f30 <GetKeyState+0x78>
 8001ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f48 <GetKeyState+0x90>)
 8001ed8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001edc:	68f9      	ldr	r1, [r7, #12]
 8001ede:	4a1a      	ldr	r2, [pc, #104]	@ (8001f48 <GetKeyState+0x90>)
 8001ee0:	460c      	mov	r4, r1
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	4413      	add	r3, r2
 8001ee6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001eea:	e884 0003 	stmia.w	r4, {r0, r1}
 8001eee:	4b16      	ldr	r3, [pc, #88]	@ (8001f48 <GetKeyState+0x90>)
 8001ef0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <GetKeyState+0x90>)
 8001efa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001efe:	4b12      	ldr	r3, [pc, #72]	@ (8001f48 <GetKeyState+0x90>)
 8001f00:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	701a      	strb	r2, [r3, #0]
 8001f08:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <GetKeyState+0x90>)
 8001f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	4a0d      	ldr	r2, [pc, #52]	@ (8001f48 <GetKeyState+0x90>)
 8001f12:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001f16:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f1a:	fb01 f202 	mul.w	r2, r1, r2
 8001f1e:	1a9b      	subs	r3, r3, r2
 8001f20:	b2da      	uxtb	r2, r3
 8001f22:	4b09      	ldr	r3, [pc, #36]	@ (8001f48 <GetKeyState+0x90>)
 8001f24:	f883 2020 	strb.w	r2, [r3, #32]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	701a      	strb	r2, [r3, #0]
 8001f2e:	e002      	b.n	8001f36 <GetKeyState+0x7e>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	701a      	strb	r2, [r3, #0]
 8001f36:	4803      	ldr	r0, [pc, #12]	@ (8001f44 <GetKeyState+0x8c>)
 8001f38:	f000 fbc5 	bl	80026c6 <release_spinlock>
}
 8001f3c:	bf00      	nop
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd90      	pop	{r4, r7, pc}
 8001f44:	200002bc 	.word	0x200002bc
 8001f48:	20000298 	.word	0x20000298

08001f4c <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN PV */
static volatile uint8_t uart_tx_complete = 1; // 

// 
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a05      	ldr	r2, [pc, #20]	@ (8001f6c <HAL_UART_TxCpltCallback+0x20>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d102      	bne.n	8001f62 <HAL_UART_TxCpltCallback+0x16>
        uart_tx_complete = 1; // 
 8001f5c:	4b04      	ldr	r3, [pc, #16]	@ (8001f70 <HAL_UART_TxCpltCallback+0x24>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
    }
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	200004a4 	.word	0x200004a4
 8001f70:	20000080 	.word	0x20000080

08001f74 <send_data_safely>:

// 
void send_data_safely(char *data, uint16_t size) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	807b      	strh	r3, [r7, #2]
    while (!uart_tx_complete); // 
 8001f80:	bf00      	nop
 8001f82:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <send_data_safely+0x34>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0fa      	beq.n	8001f82 <send_data_safely+0xe>
    uart_tx_complete = 0; // 
 8001f8c:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <send_data_safely+0x34>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_IT(&huart2, (uint8_t*)data, size);
 8001f92:	887b      	ldrh	r3, [r7, #2]
 8001f94:	461a      	mov	r2, r3
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	4804      	ldr	r0, [pc, #16]	@ (8001fac <send_data_safely+0x38>)
 8001f9a:	f003 fd35 	bl	8005a08 <HAL_UART_Transmit_IT>
}
 8001f9e:	bf00      	nop
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000080 	.word	0x20000080
 8001fac:	200004a4 	.word	0x200004a4

08001fb0 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static uint32_t timerCounter = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
	timerCounter++;
 8001fb8:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	4a07      	ldr	r2, [pc, #28]	@ (8001fdc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001fc0:	6013      	str	r3, [r2, #0]
	HAL_GPIO_TogglePin(testIO_GPIO_Port, testIO_Pin);
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	4806      	ldr	r0, [pc, #24]	@ (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001fc6:	f001 ff96 	bl	8003ef6 <HAL_GPIO_TogglePin>
	Ec11StateMachineProcess();
 8001fca:	f7ff ff45 	bl	8001e58 <Ec11StateMachineProcess>
	Dht11Process();
 8001fce:	f7ff f85f 	bl	8001090 <Dht11Process>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200004ec 	.word	0x200004ec
 8001fe0:	40010c00 	.word	0x40010c00

08001fe4 <ProcessKey>:

void ProcessKey()
{
 8001fe4:	b5b0      	push	{r4, r5, r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af04      	add	r7, sp, #16
	static uint32_t lastTick = 0;
	uint32_t currentTick = HAL_GetTick();
 8001fea:	f001 f9f3 	bl	80033d4 <HAL_GetTick>
 8001fee:	60f8      	str	r0, [r7, #12]
	if (currentTick - lastTick < 1) {
 8001ff0:	4b35      	ldr	r3, [pc, #212]	@ (80020c8 <ProcessKey+0xe4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d062      	beq.n	80020c0 <ProcessKey+0xdc>
		return;
	}
	lastTick = currentTick;
 8001ffa:	4a33      	ldr	r2, [pc, #204]	@ (80020c8 <ProcessKey+0xe4>)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6013      	str	r3, [r2, #0]

	KeyInfo keyInfo;
	uint8_t remainCount = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	70fb      	strb	r3, [r7, #3]
	uint8_t ret = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	70bb      	strb	r3, [r7, #2]
	do {
		GetKeyState(&keyInfo, &remainCount, &ret);
 8002008:	1cba      	adds	r2, r7, #2
 800200a:	1cf9      	adds	r1, r7, #3
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff ff52 	bl	8001eb8 <GetKeyState>
		if (ret != 0) {
 8002014:	78bb      	ldrb	r3, [r7, #2]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d04e      	beq.n	80020b8 <ProcessKey+0xd4>
			static char message[300];
			sprintf(message,
 800201a:	793b      	ldrb	r3, [r7, #4]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff fa3b 	bl	8001498 <GetKeyName>
 8002022:	4604      	mov	r4, r0
 8002024:	797b      	ldrb	r3, [r7, #5]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fa4e 	bl	80014c8 <GetKeyEventName>
 800202c:	4601      	mov	r1, r0
					"read %s keyState(%s,%d) encodeCounter(%ld) remain count(%d)"
					" timer count(%ld)\n",
					GetKeyName(keyInfo.keyIndex),
					GetKeyEventName(keyInfo.keyState), keyInfo.keyState,
 800202e:	797b      	ldrb	r3, [r7, #5]
			sprintf(message,
 8002030:	4618      	mov	r0, r3
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	78fa      	ldrb	r2, [r7, #3]
 8002036:	4615      	mov	r5, r2
 8002038:	4a24      	ldr	r2, [pc, #144]	@ (80020cc <ProcessKey+0xe8>)
 800203a:	6812      	ldr	r2, [r2, #0]
 800203c:	9203      	str	r2, [sp, #12]
 800203e:	9502      	str	r5, [sp, #8]
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	9000      	str	r0, [sp, #0]
 8002044:	460b      	mov	r3, r1
 8002046:	4622      	mov	r2, r4
 8002048:	4921      	ldr	r1, [pc, #132]	@ (80020d0 <ProcessKey+0xec>)
 800204a:	4822      	ldr	r0, [pc, #136]	@ (80020d4 <ProcessKey+0xf0>)
 800204c:	f005 f918 	bl	8007280 <siprintf>
					keyInfo.encodeCounter, remainCount,
					timerCounter);

			send_data_safely(message, strlen(message));
 8002050:	4820      	ldr	r0, [pc, #128]	@ (80020d4 <ProcessKey+0xf0>)
 8002052:	f7fe f87d 	bl	8000150 <strlen>
 8002056:	4603      	mov	r3, r0
 8002058:	b29b      	uxth	r3, r3
 800205a:	4619      	mov	r1, r3
 800205c:	481d      	ldr	r0, [pc, #116]	@ (80020d4 <ProcessKey+0xf0>)
 800205e:	f7ff ff89 	bl	8001f74 <send_data_safely>

			if (keyInfo.keyIndex == EC11_KEY) {
 8002062:	793b      	ldrb	r3, [r7, #4]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d127      	bne.n	80020b8 <ProcessKey+0xd4>
				if (keyInfo.keyState == EC11_KEY_PRESS) {
 8002068:	797b      	ldrb	r3, [r7, #5]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d024      	beq.n	80020b8 <ProcessKey+0xd4>

				} else if (keyInfo.keyState == EC11_KEY_CLICK) {
 800206e:	797b      	ldrb	r3, [r7, #5]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d105      	bne.n	8002080 <ProcessKey+0x9c>
					HAL_GPIO_TogglePin(Led0_GPIO_Port, Led0_Pin);
 8002074:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002078:	4817      	ldr	r0, [pc, #92]	@ (80020d8 <ProcessKey+0xf4>)
 800207a:	f001 ff3c 	bl	8003ef6 <HAL_GPIO_TogglePin>
 800207e:	e01b      	b.n	80020b8 <ProcessKey+0xd4>
				} else if (keyInfo.keyState == EC11_KEY_DOUBLE_CLICK) {
 8002080:	797b      	ldrb	r3, [r7, #5]
 8002082:	2b03      	cmp	r3, #3
 8002084:	d118      	bne.n	80020b8 <ProcessKey+0xd4>
					HAL_GPIO_TogglePin(testIO_GPIO_Port, testIO_Pin);
 8002086:	2101      	movs	r1, #1
 8002088:	4814      	ldr	r0, [pc, #80]	@ (80020dc <ProcessKey+0xf8>)
 800208a:	f001 ff34 	bl	8003ef6 <HAL_GPIO_TogglePin>
					delay_us(20);
 800208e:	2014      	movs	r0, #20
 8002090:	f001 f8de 	bl	8003250 <delay_us>
					HAL_GPIO_TogglePin(testIO_GPIO_Port, testIO_Pin);
 8002094:	2101      	movs	r1, #1
 8002096:	4811      	ldr	r0, [pc, #68]	@ (80020dc <ProcessKey+0xf8>)
 8002098:	f001 ff2d 	bl	8003ef6 <HAL_GPIO_TogglePin>
					static char msg[100];
					sprintf(msg, "%s\n", "testxxxx");
 800209c:	4a10      	ldr	r2, [pc, #64]	@ (80020e0 <ProcessKey+0xfc>)
 800209e:	4911      	ldr	r1, [pc, #68]	@ (80020e4 <ProcessKey+0x100>)
 80020a0:	4811      	ldr	r0, [pc, #68]	@ (80020e8 <ProcessKey+0x104>)
 80020a2:	f005 f8ed 	bl	8007280 <siprintf>
					send_data_safely(msg, strlen(msg));
 80020a6:	4810      	ldr	r0, [pc, #64]	@ (80020e8 <ProcessKey+0x104>)
 80020a8:	f7fe f852 	bl	8000150 <strlen>
 80020ac:	4603      	mov	r3, r0
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	4619      	mov	r1, r3
 80020b2:	480d      	ldr	r0, [pc, #52]	@ (80020e8 <ProcessKey+0x104>)
 80020b4:	f7ff ff5e 	bl	8001f74 <send_data_safely>
				}
			}
		}

	} while (remainCount != 0);
 80020b8:	78fb      	ldrb	r3, [r7, #3]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1a4      	bne.n	8002008 <ProcessKey+0x24>
 80020be:	e000      	b.n	80020c2 <ProcessKey+0xde>
		return;
 80020c0:	bf00      	nop
}
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bdb0      	pop	{r4, r5, r7, pc}
 80020c8:	200004f0 	.word	0x200004f0
 80020cc:	200004ec 	.word	0x200004ec
 80020d0:	0800ab9c 	.word	0x0800ab9c
 80020d4:	200004f4 	.word	0x200004f4
 80020d8:	40011000 	.word	0x40011000
 80020dc:	40010c00 	.word	0x40010c00
 80020e0:	0800abec 	.word	0x0800abec
 80020e4:	0800abf8 	.word	0x0800abf8
 80020e8:	20000620 	.word	0x20000620

080020ec <ProcessDth11>:

void ProcessDth11()
{
 80020ec:	b5b0      	push	{r4, r5, r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af02      	add	r7, sp, #8
	static uint32_t lastTick = 0;
	uint32_t currentTick = HAL_GetTick();
 80020f2:	f001 f96f 	bl	80033d4 <HAL_GetTick>
 80020f6:	60f8      	str	r0, [r7, #12]
	if (currentTick - lastTick < 1000) {
 80020f8:	4b17      	ldr	r3, [pc, #92]	@ (8002158 <ProcessDth11+0x6c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002104:	d324      	bcc.n	8002150 <ProcessDth11+0x64>
		return;
	}
	lastTick = currentTick;
 8002106:	4a14      	ldr	r2, [pc, #80]	@ (8002158 <ProcessDth11+0x6c>)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6013      	str	r3, [r2, #0]

	Dht11Result result;
	GetDht11Result(&result);
 800210c:	1d3b      	adds	r3, r7, #4
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff f9b0 	bl	8001474 <GetDht11Result>
	static char message[100];
	sprintf(message, "humidity: %.2f, temperature: %.2f\n",
			result.humidity, result.temperature);
 8002114:	68bb      	ldr	r3, [r7, #8]
	sprintf(message, "humidity: %.2f, temperature: %.2f\n",
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe f986 	bl	8000428 <__aeabi_f2d>
 800211c:	4604      	mov	r4, r0
 800211e:	460d      	mov	r5, r1
			result.humidity, result.temperature);
 8002120:	687b      	ldr	r3, [r7, #4]
	sprintf(message, "humidity: %.2f, temperature: %.2f\n",
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe f980 	bl	8000428 <__aeabi_f2d>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	e9cd 2300 	strd	r2, r3, [sp]
 8002130:	4622      	mov	r2, r4
 8002132:	462b      	mov	r3, r5
 8002134:	4909      	ldr	r1, [pc, #36]	@ (800215c <ProcessDth11+0x70>)
 8002136:	480a      	ldr	r0, [pc, #40]	@ (8002160 <ProcessDth11+0x74>)
 8002138:	f005 f8a2 	bl	8007280 <siprintf>
	send_data_safely(message, strlen(message));
 800213c:	4808      	ldr	r0, [pc, #32]	@ (8002160 <ProcessDth11+0x74>)
 800213e:	f7fe f807 	bl	8000150 <strlen>
 8002142:	4603      	mov	r3, r0
 8002144:	b29b      	uxth	r3, r3
 8002146:	4619      	mov	r1, r3
 8002148:	4805      	ldr	r0, [pc, #20]	@ (8002160 <ProcessDth11+0x74>)
 800214a:	f7ff ff13 	bl	8001f74 <send_data_safely>
 800214e:	e000      	b.n	8002152 <ProcessDth11+0x66>
		return;
 8002150:	bf00      	nop
}
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bdb0      	pop	{r4, r5, r7, pc}
 8002158:	20000684 	.word	0x20000684
 800215c:	0800abfc 	.word	0x0800abfc
 8002160:	20000688 	.word	0x20000688

08002164 <ProcessLcd>:

void ProcessLcd()
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af02      	add	r7, sp, #8
//	}

	// rgb565utils"image2rgb565scale.py   "
	// 
	static uint16_t xStart = 0;
	LcdDrawData(IMG_DATA, xStart, 0, IMG_WIDTH, IMG_HEIGHT);
 800216a:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <ProcessLcd+0x50>)
 800216c:	8819      	ldrh	r1, [r3, #0]
 800216e:	2350      	movs	r3, #80	@ 0x50
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	2350      	movs	r3, #80	@ 0x50
 8002174:	2200      	movs	r2, #0
 8002176:	4810      	ldr	r0, [pc, #64]	@ (80021b8 <ProcessLcd+0x54>)
 8002178:	f000 fcea 	bl	8002b50 <LcdDrawData>
	xStart++;
 800217c:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <ProcessLcd+0x50>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	3301      	adds	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	4b0b      	ldr	r3, [pc, #44]	@ (80021b4 <ProcessLcd+0x50>)
 8002186:	801a      	strh	r2, [r3, #0]
	xStart %= 81;
 8002188:	4b0a      	ldr	r3, [pc, #40]	@ (80021b4 <ProcessLcd+0x50>)
 800218a:	881a      	ldrh	r2, [r3, #0]
 800218c:	4b0b      	ldr	r3, [pc, #44]	@ (80021bc <ProcessLcd+0x58>)
 800218e:	fba3 1302 	umull	r1, r3, r3, r2
 8002192:	0999      	lsrs	r1, r3, #6
 8002194:	460b      	mov	r3, r1
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	440b      	add	r3, r1
 800219a:	00d9      	lsls	r1, r3, #3
 800219c:	440b      	add	r3, r1
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	4b04      	ldr	r3, [pc, #16]	@ (80021b4 <ProcessLcd+0x50>)
 80021a4:	801a      	strh	r2, [r3, #0]
	HAL_Delay(15);
 80021a6:	200f      	movs	r0, #15
 80021a8:	f001 f91e 	bl	80033e8 <HAL_Delay>
//	color += 100;

//	LcdDrawRgb565(IMG_DATA, 60, 0, IMG_WIDTH, IMG_HEIGHT);

//	HAL_Delay(17);
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	200006ec 	.word	0x200006ec
 80021b8:	0800ac50 	.word	0x0800ac50
 80021bc:	ca4587e7 	.word	0xca4587e7

080021c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021c4:	f001 f8ae 	bl	8003324 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021c8:	f000 f820 	bl	800220c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021cc:	f000 f976 	bl	80024bc <MX_GPIO_Init>
  MX_DMA_Init();
 80021d0:	f000 f946 	bl	8002460 <MX_DMA_Init>
  MX_TIM4_Init();
 80021d4:	f000 f8cc 	bl	8002370 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80021d8:	f000 f918 	bl	800240c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80021dc:	f000 f892 	bl	8002304 <MX_SPI2_Init>
  MX_SPI1_Init();
 80021e0:	f000 f85a 	bl	8002298 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim4);
 80021e4:	4808      	ldr	r0, [pc, #32]	@ (8002208 <main+0x48>)
 80021e6:	f003 f81d 	bl	8005224 <HAL_TIM_Base_Start_IT>
	Ec11EncoderInit();
 80021ea:	f7ff f9a7 	bl	800153c <Ec11EncoderInit>
	TIM3_Init();
 80021ee:	f000 ffc9 	bl	8003184 <TIM3_Init>
	LcdInit();
 80021f2:	f000 fc55 	bl	8002aa0 <LcdInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		ProcessKey();
 80021f6:	f7ff fef5 	bl	8001fe4 <ProcessKey>
		ProcessDth11();
 80021fa:	f7ff ff77 	bl	80020ec <ProcessDth11>
		ProcessLcd();
 80021fe:	f7ff ffb1 	bl	8002164 <ProcessLcd>
		ProcessKey();
 8002202:	bf00      	nop
 8002204:	e7f7      	b.n	80021f6 <main+0x36>
 8002206:	bf00      	nop
 8002208:	2000045c 	.word	0x2000045c

0800220c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b090      	sub	sp, #64	@ 0x40
 8002210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002212:	f107 0318 	add.w	r3, r7, #24
 8002216:	2228      	movs	r2, #40	@ 0x28
 8002218:	2100      	movs	r1, #0
 800221a:	4618      	mov	r0, r3
 800221c:	f005 f893 	bl	8007346 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	605a      	str	r2, [r3, #4]
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	60da      	str	r2, [r3, #12]
 800222c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800222e:	2301      	movs	r3, #1
 8002230:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002236:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002238:	2300      	movs	r3, #0
 800223a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800223c:	2301      	movs	r3, #1
 800223e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002240:	2302      	movs	r3, #2
 8002242:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002244:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002248:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800224a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800224e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002250:	f107 0318 	add.w	r3, r7, #24
 8002254:	4618      	mov	r0, r3
 8002256:	f001 fe67 	bl	8003f28 <HAL_RCC_OscConfig>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002260:	f000 f9d6 	bl	8002610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002264:	230f      	movs	r3, #15
 8002266:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002268:	2302      	movs	r3, #2
 800226a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800226c:	2300      	movs	r3, #0
 800226e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002270:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	2102      	movs	r1, #2
 800227e:	4618      	mov	r0, r3
 8002280:	f002 f8d4 	bl	800442c <HAL_RCC_ClockConfig>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800228a:	f000 f9c1 	bl	8002610 <Error_Handler>
  }
}
 800228e:	bf00      	nop
 8002290:	3740      	adds	r7, #64	@ 0x40
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
	...

08002298 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800229c:	4b17      	ldr	r3, [pc, #92]	@ (80022fc <MX_SPI1_Init+0x64>)
 800229e:	4a18      	ldr	r2, [pc, #96]	@ (8002300 <MX_SPI1_Init+0x68>)
 80022a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022a2:	4b16      	ldr	r3, [pc, #88]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022aa:	4b14      	ldr	r3, [pc, #80]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022b0:	4b12      	ldr	r3, [pc, #72]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022b6:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022bc:	4b0f      	ldr	r3, [pc, #60]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022be:	2200      	movs	r2, #0
 80022c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022c2:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80022ca:	4b0c      	ldr	r3, [pc, #48]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022cc:	2208      	movs	r2, #8
 80022ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022d6:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022d8:	2200      	movs	r2, #0
 80022da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022dc:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022de:	2200      	movs	r2, #0
 80022e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022e2:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022e4:	220a      	movs	r2, #10
 80022e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022e8:	4804      	ldr	r0, [pc, #16]	@ (80022fc <MX_SPI1_Init+0x64>)
 80022ea:	f002 fa2d 	bl	8004748 <HAL_SPI_Init>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022f4:	f000 f98c 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022f8:	bf00      	nop
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	200002e0 	.word	0x200002e0
 8002300:	40013000 	.word	0x40013000

08002304 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002308:	4b17      	ldr	r3, [pc, #92]	@ (8002368 <MX_SPI2_Init+0x64>)
 800230a:	4a18      	ldr	r2, [pc, #96]	@ (800236c <MX_SPI2_Init+0x68>)
 800230c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800230e:	4b16      	ldr	r3, [pc, #88]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002310:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002314:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002316:	4b14      	ldr	r3, [pc, #80]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002318:	2200      	movs	r2, #0
 800231a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800231c:	4b12      	ldr	r3, [pc, #72]	@ (8002368 <MX_SPI2_Init+0x64>)
 800231e:	2200      	movs	r2, #0
 8002320:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002322:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002324:	2200      	movs	r2, #0
 8002326:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002328:	4b0f      	ldr	r3, [pc, #60]	@ (8002368 <MX_SPI2_Init+0x64>)
 800232a:	2200      	movs	r2, #0
 800232c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800232e:	4b0e      	ldr	r3, [pc, #56]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002330:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002334:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002336:	4b0c      	ldr	r3, [pc, #48]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002338:	2200      	movs	r2, #0
 800233a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800233c:	4b0a      	ldr	r3, [pc, #40]	@ (8002368 <MX_SPI2_Init+0x64>)
 800233e:	2200      	movs	r2, #0
 8002340:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002342:	4b09      	ldr	r3, [pc, #36]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002344:	2200      	movs	r2, #0
 8002346:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002348:	4b07      	ldr	r3, [pc, #28]	@ (8002368 <MX_SPI2_Init+0x64>)
 800234a:	2200      	movs	r2, #0
 800234c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800234e:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002350:	220a      	movs	r2, #10
 8002352:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002354:	4804      	ldr	r0, [pc, #16]	@ (8002368 <MX_SPI2_Init+0x64>)
 8002356:	f002 f9f7 	bl	8004748 <HAL_SPI_Init>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002360:	f000 f956 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002364:	bf00      	nop
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20000338 	.word	0x20000338
 800236c:	40003800 	.word	0x40003800

08002370 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002376:	f107 0308 	add.w	r3, r7, #8
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	609a      	str	r2, [r3, #8]
 8002382:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002384:	463b      	mov	r3, r7
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800238c:	4b1d      	ldr	r3, [pc, #116]	@ (8002404 <MX_TIM4_Init+0x94>)
 800238e:	4a1e      	ldr	r2, [pc, #120]	@ (8002408 <MX_TIM4_Init+0x98>)
 8002390:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 - 1;
 8002392:	4b1c      	ldr	r3, [pc, #112]	@ (8002404 <MX_TIM4_Init+0x94>)
 8002394:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002398:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800239a:	4b1a      	ldr	r3, [pc, #104]	@ (8002404 <MX_TIM4_Init+0x94>)
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10 - 1;
 80023a0:	4b18      	ldr	r3, [pc, #96]	@ (8002404 <MX_TIM4_Init+0x94>)
 80023a2:	2209      	movs	r2, #9
 80023a4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a6:	4b17      	ldr	r3, [pc, #92]	@ (8002404 <MX_TIM4_Init+0x94>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023ac:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <MX_TIM4_Init+0x94>)
 80023ae:	2280      	movs	r2, #128	@ 0x80
 80023b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80023b2:	4814      	ldr	r0, [pc, #80]	@ (8002404 <MX_TIM4_Init+0x94>)
 80023b4:	f002 fe77 	bl	80050a6 <HAL_TIM_Base_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80023be:	f000 f927 	bl	8002610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80023c8:	f107 0308 	add.w	r3, r7, #8
 80023cc:	4619      	mov	r1, r3
 80023ce:	480d      	ldr	r0, [pc, #52]	@ (8002404 <MX_TIM4_Init+0x94>)
 80023d0:	f003 f86a 	bl	80054a8 <HAL_TIM_ConfigClockSource>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80023da:	f000 f919 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023de:	2300      	movs	r3, #0
 80023e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e2:	2300      	movs	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023e6:	463b      	mov	r3, r7
 80023e8:	4619      	mov	r1, r3
 80023ea:	4806      	ldr	r0, [pc, #24]	@ (8002404 <MX_TIM4_Init+0x94>)
 80023ec:	f003 fa4c 	bl	8005888 <HAL_TIMEx_MasterConfigSynchronization>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80023f6:	f000 f90b 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023fa:	bf00      	nop
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	2000045c 	.word	0x2000045c
 8002408:	40000800 	.word	0x40000800

0800240c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002410:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002412:	4a12      	ldr	r2, [pc, #72]	@ (800245c <MX_USART2_UART_Init+0x50>)
 8002414:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002416:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800241c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800241e:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002424:	4b0c      	ldr	r3, [pc, #48]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002426:	2200      	movs	r2, #0
 8002428:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800242a:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 800242c:	2200      	movs	r2, #0
 800242e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002430:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002432:	220c      	movs	r2, #12
 8002434:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002436:	4b08      	ldr	r3, [pc, #32]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800243c:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002442:	4805      	ldr	r0, [pc, #20]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002444:	f003 fa90 	bl	8005968 <HAL_UART_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800244e:	f000 f8df 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200004a4 	.word	0x200004a4
 800245c:	40004400 	.word	0x40004400

08002460 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002466:	4b14      	ldr	r3, [pc, #80]	@ (80024b8 <MX_DMA_Init+0x58>)
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	4a13      	ldr	r2, [pc, #76]	@ (80024b8 <MX_DMA_Init+0x58>)
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	6153      	str	r3, [r2, #20]
 8002472:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <MX_DMA_Init+0x58>)
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	607b      	str	r3, [r7, #4]
 800247c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800247e:	2200      	movs	r2, #0
 8002480:	2100      	movs	r1, #0
 8002482:	200c      	movs	r0, #12
 8002484:	f001 f8ab 	bl	80035de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002488:	200c      	movs	r0, #12
 800248a:	f001 f8c4 	bl	8003616 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800248e:	2200      	movs	r2, #0
 8002490:	2100      	movs	r1, #0
 8002492:	200d      	movs	r0, #13
 8002494:	f001 f8a3 	bl	80035de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002498:	200d      	movs	r0, #13
 800249a:	f001 f8bc 	bl	8003616 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	2100      	movs	r1, #0
 80024a2:	200f      	movs	r0, #15
 80024a4:	f001 f89b 	bl	80035de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80024a8:	200f      	movs	r0, #15
 80024aa:	f001 f8b4 	bl	8003616 <HAL_NVIC_EnableIRQ>

}
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40021000 	.word	0x40021000

080024bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c2:	f107 0310 	add.w	r3, r7, #16
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	605a      	str	r2, [r3, #4]
 80024cc:	609a      	str	r2, [r3, #8]
 80024ce:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002600 <MX_GPIO_Init+0x144>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	4a4a      	ldr	r2, [pc, #296]	@ (8002600 <MX_GPIO_Init+0x144>)
 80024d6:	f043 0310 	orr.w	r3, r3, #16
 80024da:	6193      	str	r3, [r2, #24]
 80024dc:	4b48      	ldr	r3, [pc, #288]	@ (8002600 <MX_GPIO_Init+0x144>)
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	f003 0310 	and.w	r3, r3, #16
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024e8:	4b45      	ldr	r3, [pc, #276]	@ (8002600 <MX_GPIO_Init+0x144>)
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	4a44      	ldr	r2, [pc, #272]	@ (8002600 <MX_GPIO_Init+0x144>)
 80024ee:	f043 0320 	orr.w	r3, r3, #32
 80024f2:	6193      	str	r3, [r2, #24]
 80024f4:	4b42      	ldr	r3, [pc, #264]	@ (8002600 <MX_GPIO_Init+0x144>)
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	f003 0320 	and.w	r3, r3, #32
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002500:	4b3f      	ldr	r3, [pc, #252]	@ (8002600 <MX_GPIO_Init+0x144>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	4a3e      	ldr	r2, [pc, #248]	@ (8002600 <MX_GPIO_Init+0x144>)
 8002506:	f043 0304 	orr.w	r3, r3, #4
 800250a:	6193      	str	r3, [r2, #24]
 800250c:	4b3c      	ldr	r3, [pc, #240]	@ (8002600 <MX_GPIO_Init+0x144>)
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	607b      	str	r3, [r7, #4]
 8002516:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002518:	4b39      	ldr	r3, [pc, #228]	@ (8002600 <MX_GPIO_Init+0x144>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	4a38      	ldr	r2, [pc, #224]	@ (8002600 <MX_GPIO_Init+0x144>)
 800251e:	f043 0308 	orr.w	r3, r3, #8
 8002522:	6193      	str	r3, [r2, #24]
 8002524:	4b36      	ldr	r3, [pc, #216]	@ (8002600 <MX_GPIO_Init+0x144>)
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	f003 0308 	and.w	r3, r3, #8
 800252c:	603b      	str	r3, [r7, #0]
 800252e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led0_GPIO_Port, Led0_Pin, GPIO_PIN_RESET);
 8002530:	2200      	movs	r2, #0
 8002532:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002536:	4833      	ldr	r0, [pc, #204]	@ (8002604 <MX_GPIO_Init+0x148>)
 8002538:	f001 fcc5 	bl	8003ec6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(testIO_GPIO_Port, testIO_Pin, GPIO_PIN_RESET);
 800253c:	2200      	movs	r2, #0
 800253e:	2101      	movs	r1, #1
 8002540:	4831      	ldr	r0, [pc, #196]	@ (8002608 <MX_GPIO_Init+0x14c>)
 8002542:	f001 fcc0 	bl	8003ec6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, spi_blk_Pin|spi_dc_Pin|spi_res_Pin|spi_cs_Pin, GPIO_PIN_SET);
 8002546:	2201      	movs	r2, #1
 8002548:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 800254c:	482e      	ldr	r0, [pc, #184]	@ (8002608 <MX_GPIO_Init+0x14c>)
 800254e:	f001 fcba 	bl	8003ec6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Led0_Pin */
  GPIO_InitStruct.Pin = Led0_Pin;
 8002552:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002556:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002558:	2301      	movs	r3, #1
 800255a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002560:	2302      	movs	r3, #2
 8002562:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led0_GPIO_Port, &GPIO_InitStruct);
 8002564:	f107 0310 	add.w	r3, r7, #16
 8002568:	4619      	mov	r1, r3
 800256a:	4826      	ldr	r0, [pc, #152]	@ (8002604 <MX_GPIO_Init+0x148>)
 800256c:	f001 fb10 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : Key0_Pin */
  GPIO_InitStruct.Pin = Key0_Pin;
 8002570:	2301      	movs	r3, #1
 8002572:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002578:	2302      	movs	r3, #2
 800257a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Key0_GPIO_Port, &GPIO_InitStruct);
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4619      	mov	r1, r3
 8002582:	4822      	ldr	r0, [pc, #136]	@ (800260c <MX_GPIO_Init+0x150>)
 8002584:	f001 fb04 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : testIO_Pin spi_blk_Pin */
  GPIO_InitStruct.Pin = testIO_Pin|spi_blk_Pin;
 8002588:	2341      	movs	r3, #65	@ 0x41
 800258a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800258c:	2301      	movs	r3, #1
 800258e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002590:	2301      	movs	r3, #1
 8002592:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002594:	2302      	movs	r3, #2
 8002596:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002598:	f107 0310 	add.w	r3, r7, #16
 800259c:	4619      	mov	r1, r3
 800259e:	481a      	ldr	r0, [pc, #104]	@ (8002608 <MX_GPIO_Init+0x14c>)
 80025a0:	f001 faf6 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ec11_A_Pin ec11_B_Pin */
  GPIO_InitStruct.Pin = ec11_A_Pin|ec11_B_Pin;
 80025a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025ae:	2301      	movs	r3, #1
 80025b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b2:	f107 0310 	add.w	r3, r7, #16
 80025b6:	4619      	mov	r1, r3
 80025b8:	4814      	ldr	r0, [pc, #80]	@ (800260c <MX_GPIO_Init+0x150>)
 80025ba:	f001 fae9 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ec11_Key_Pin dht11_Pin */
  GPIO_InitStruct.Pin = ec11_Key_Pin|dht11_Pin;
 80025be:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80025c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025cc:	f107 0310 	add.w	r3, r7, #16
 80025d0:	4619      	mov	r1, r3
 80025d2:	480e      	ldr	r0, [pc, #56]	@ (800260c <MX_GPIO_Init+0x150>)
 80025d4:	f001 fadc 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : spi_dc_Pin spi_res_Pin spi_cs_Pin */
  GPIO_InitStruct.Pin = spi_dc_Pin|spi_res_Pin|spi_cs_Pin;
 80025d8:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80025dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025de:	2301      	movs	r3, #1
 80025e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025e6:	2303      	movs	r3, #3
 80025e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ea:	f107 0310 	add.w	r3, r7, #16
 80025ee:	4619      	mov	r1, r3
 80025f0:	4805      	ldr	r0, [pc, #20]	@ (8002608 <MX_GPIO_Init+0x14c>)
 80025f2:	f001 facd 	bl	8003b90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80025f6:	bf00      	nop
 80025f8:	3720      	adds	r7, #32
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	40021000 	.word	0x40021000
 8002604:	40011000 	.word	0x40011000
 8002608:	40010c00 	.word	0x40010c00
 800260c:	40010800 	.word	0x40010800

08002610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002614:	b672      	cpsid	i
}
 8002616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <Error_Handler+0x8>

0800261c <cas>:
 * ptrCAS
 * old
 * newptroldptrnew
 * CASptroldnew10
 */
static int cas(volatile int32_t *ptr, int32_t old, int32_t new) {
 800261c:	b480      	push	{r7}
 800261e:	b087      	sub	sp, #28
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
    int temp;
    __asm__ __volatile__ (
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	68b9      	ldr	r1, [r7, #8]
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	e852 3f00 	ldrex	r3, [r2]
 8002632:	428b      	cmp	r3, r1
 8002634:	d105      	bne.n	8002642 <end>
 8002636:	e842 0300 	strex	r3, r0, [r2]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <end>
 800263e:	f04f 0301 	mov.w	r3, #1

08002642 <end>:
 8002642:	617b      	str	r3, [r7, #20]
        "end:"
        : "=&r" (temp)        // 
        : "r" (ptr), "r" (old), "r" (new) // 
        : "cc"                // 
    );
    return temp;
 8002644:	697b      	ldr	r3, [r7, #20]
}
 8002646:	4618      	mov	r0, r3
 8002648:	371c      	adds	r7, #28
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <try_accquire_lock>:

bool try_accquire_lock(volatile int32_t *lock)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	return cas(lock, 0, 1);
 8002658:	2201      	movs	r2, #1
 800265a:	2100      	movs	r1, #0
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ffdd 	bl	800261c <cas>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	bf14      	ite	ne
 8002668:	2301      	movne	r3, #1
 800266a:	2300      	moveq	r3, #0
 800266c:	b2db      	uxtb	r3, r3
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <accquire_spinlock>:
bool accquire_spinlock(volatile int32_t *lock, uint32_t ms)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b084      	sub	sp, #16
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	6039      	str	r1, [r7, #0]
	uint32_t beginTick = HAL_GetTick();
 8002680:	f000 fea8 	bl	80033d4 <HAL_GetTick>
 8002684:	60f8      	str	r0, [r7, #12]
	while (!try_accquire_lock(lock)) {
 8002686:	e010      	b.n	80026aa <accquire_spinlock+0x34>
//		HAL_Delay(1);
		if (ms != 0 && HAL_GetTick() - beginTick >= ms * 1000) {
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00d      	beq.n	80026aa <accquire_spinlock+0x34>
 800268e:	f000 fea1 	bl	80033d4 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	1ad2      	subs	r2, r2, r3
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800269e:	fb01 f303 	mul.w	r3, r1, r3
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d301      	bcc.n	80026aa <accquire_spinlock+0x34>
			return false;
 80026a6:	2300      	movs	r3, #0
 80026a8:	e009      	b.n	80026be <accquire_spinlock+0x48>
	while (!try_accquire_lock(lock)) {
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ffd0 	bl	8002650 <try_accquire_lock>
 80026b0:	4603      	mov	r3, r0
 80026b2:	f083 0301 	eor.w	r3, r3, #1
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1e5      	bne.n	8002688 <accquire_spinlock+0x12>
		}
	}
	return true;
 80026bc:	2301      	movs	r3, #1
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <release_spinlock>:
void release_spinlock(volatile int32_t *lock)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b082      	sub	sp, #8
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
	cas(lock, 1, 0);
 80026ce:	2200      	movs	r2, #0
 80026d0:	2101      	movs	r1, #1
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ffa2 	bl	800261c <cas>
}
 80026d8:	bf00      	nop
 80026da:	3708      	adds	r7, #8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <HAL_SPI_TxCpltCallback>:
#define SPI_LOCK() while (spiTxComplete == 0); spiTxComplete = 0;
#define SPI_UNLOCK() spiTxComplete = 1;

static uint8_t spiTxComplete = 1;
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi2) {
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a08      	ldr	r2, [pc, #32]	@ (800270c <HAL_SPI_TxCpltCallback+0x2c>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d108      	bne.n	8002702 <HAL_SPI_TxCpltCallback+0x22>
		SET_LCD_CS;
 80026f0:	2201      	movs	r2, #1
 80026f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026f6:	4806      	ldr	r0, [pc, #24]	@ (8002710 <HAL_SPI_TxCpltCallback+0x30>)
 80026f8:	f001 fbe5 	bl	8003ec6 <HAL_GPIO_WritePin>
		spiTxComplete = 1;
 80026fc:	4b05      	ldr	r3, [pc, #20]	@ (8002714 <HAL_SPI_TxCpltCallback+0x34>)
 80026fe:	2201      	movs	r2, #1
 8002700:	701a      	strb	r2, [r3, #0]
	}
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000338 	.word	0x20000338
 8002710:	40010c00 	.word	0x40010c00
 8002714:	20000081 	.word	0x20000081

08002718 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002718:	b590      	push	{r4, r7, lr}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi2) {
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a0e      	ldr	r2, [pc, #56]	@ (800275c <HAL_SPI_ErrorCallback+0x44>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d115      	bne.n	8002754 <HAL_SPI_ErrorCallback+0x3c>
		SET_LCD_CS;
 8002728:	2201      	movs	r2, #1
 800272a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800272e:	480c      	ldr	r0, [pc, #48]	@ (8002760 <HAL_SPI_ErrorCallback+0x48>)
 8002730:	f001 fbc9 	bl	8003ec6 <HAL_GPIO_WritePin>
		spiTxComplete = 1;
 8002734:	4b0b      	ldr	r3, [pc, #44]	@ (8002764 <HAL_SPI_ErrorCallback+0x4c>)
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]
		static char *message = "spi2 dma error";
		send_data_safely(message, strlen(message));
 800273a:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <HAL_SPI_ErrorCallback+0x50>)
 800273c:	681c      	ldr	r4, [r3, #0]
 800273e:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <HAL_SPI_ErrorCallback+0x50>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f7fd fd04 	bl	8000150 <strlen>
 8002748:	4603      	mov	r3, r0
 800274a:	b29b      	uxth	r3, r3
 800274c:	4619      	mov	r1, r3
 800274e:	4620      	mov	r0, r4
 8002750:	f7ff fc10 	bl	8001f74 <send_data_safely>
	}
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bd90      	pop	{r4, r7, pc}
 800275c:	20000338 	.word	0x20000338
 8002760:	40010c00 	.word	0x40010c00
 8002764:	20000081 	.word	0x20000081
 8002768:	20000084 	.word	0x20000084

0800276c <LcdWriteCmd>:

//  dcx = 0
void LcdWriteCmd(uint8_t data)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
	SPI_LOCK();
 8002776:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <LcdWriteCmd+0x58>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d0fb      	beq.n	8002776 <LcdWriteCmd+0xa>
 800277e:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <LcdWriteCmd+0x58>)
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
	CLR_LCD_CS;
 8002784:	2200      	movs	r2, #0
 8002786:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800278a:	480f      	ldr	r0, [pc, #60]	@ (80027c8 <LcdWriteCmd+0x5c>)
 800278c:	f001 fb9b 	bl	8003ec6 <HAL_GPIO_WritePin>
	CLR_LCD_DC;
 8002790:	2200      	movs	r2, #0
 8002792:	2180      	movs	r1, #128	@ 0x80
 8002794:	480c      	ldr	r0, [pc, #48]	@ (80027c8 <LcdWriteCmd+0x5c>)
 8002796:	f001 fb96 	bl	8003ec6 <HAL_GPIO_WritePin>
//		CLR_LCD_SCL;
//		SET_LCD_SCL;
//		data = data << 1;
//	}
//	HAL_SPI_Transmit_DMA(&hspi2, &data, 1);
	HAL_SPI_Transmit(&hspi2, &data, sizeof(uint8_t), HAL_MAX_DELAY);
 800279a:	1df9      	adds	r1, r7, #7
 800279c:	f04f 33ff 	mov.w	r3, #4294967295
 80027a0:	2201      	movs	r2, #1
 80027a2:	480a      	ldr	r0, [pc, #40]	@ (80027cc <LcdWriteCmd+0x60>)
 80027a4:	f002 f854 	bl	8004850 <HAL_SPI_Transmit>

	SET_LCD_CS;
 80027a8:	2201      	movs	r2, #1
 80027aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027ae:	4806      	ldr	r0, [pc, #24]	@ (80027c8 <LcdWriteCmd+0x5c>)
 80027b0:	f001 fb89 	bl	8003ec6 <HAL_GPIO_WritePin>
	SPI_UNLOCK();
 80027b4:	4b03      	ldr	r3, [pc, #12]	@ (80027c4 <LcdWriteCmd+0x58>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000081 	.word	0x20000081
 80027c8:	40010c00 	.word	0x40010c00
 80027cc:	20000338 	.word	0x20000338

080027d0 <LcdWriteData>:

//  dcx = 1
void LcdWriteData(uint8_t data)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
	SPI_LOCK();
 80027da:	4b0e      	ldr	r3, [pc, #56]	@ (8002814 <LcdWriteData+0x44>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0fb      	beq.n	80027da <LcdWriteData+0xa>
 80027e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <LcdWriteData+0x44>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	701a      	strb	r2, [r3, #0]
	CLR_LCD_CS;
 80027e8:	2200      	movs	r2, #0
 80027ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027ee:	480a      	ldr	r0, [pc, #40]	@ (8002818 <LcdWriteData+0x48>)
 80027f0:	f001 fb69 	bl	8003ec6 <HAL_GPIO_WritePin>
	SET_LCD_DC;
 80027f4:	2201      	movs	r2, #1
 80027f6:	2180      	movs	r1, #128	@ 0x80
 80027f8:	4807      	ldr	r0, [pc, #28]	@ (8002818 <LcdWriteData+0x48>)
 80027fa:	f001 fb64 	bl	8003ec6 <HAL_GPIO_WritePin>
//
//		CLR_LCD_SCL;
//		SET_LCD_SCL;
//		data = data << 1;
//	}
	HAL_SPI_Transmit_DMA(&hspi2, &data, 1);
 80027fe:	1dfb      	adds	r3, r7, #7
 8002800:	2201      	movs	r2, #1
 8002802:	4619      	mov	r1, r3
 8002804:	4805      	ldr	r0, [pc, #20]	@ (800281c <LcdWriteData+0x4c>)
 8002806:	f002 f967 	bl	8004ad8 <HAL_SPI_Transmit_DMA>
//	HAL_SPI_Transmit(&hspi2, &data, sizeof(uint8_t), HAL_MAX_DELAY);

//	SET_LCD_CS;
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000081 	.word	0x20000081
 8002818:	40010c00 	.word	0x40010c00
 800281c:	20000338 	.word	0x20000338

08002820 <LcdWriteDataArray>:
//	HAL_SPI_Transmit(&hspi2, tmp, sizeof(tmp), HAL_MAX_DELAY);
//	SET_LCD_CS;
}

void LcdWriteDataArray(const uint8_t *array, uint16_t arrayLen)
{
 8002820:	b590      	push	{r4, r7, lr}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	807b      	strh	r3, [r7, #2]
	SPI_LOCK();
 800282c:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <LcdWriteDataArray+0x64>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0fb      	beq.n	800282c <LcdWriteDataArray+0xc>
 8002834:	4b13      	ldr	r3, [pc, #76]	@ (8002884 <LcdWriteDataArray+0x64>)
 8002836:	2200      	movs	r2, #0
 8002838:	701a      	strb	r2, [r3, #0]
	CLR_LCD_CS;
 800283a:	2200      	movs	r2, #0
 800283c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002840:	4811      	ldr	r0, [pc, #68]	@ (8002888 <LcdWriteDataArray+0x68>)
 8002842:	f001 fb40 	bl	8003ec6 <HAL_GPIO_WritePin>
	SET_LCD_DC;
 8002846:	2201      	movs	r2, #1
 8002848:	2180      	movs	r1, #128	@ 0x80
 800284a:	480f      	ldr	r0, [pc, #60]	@ (8002888 <LcdWriteDataArray+0x68>)
 800284c:	f001 fb3b 	bl	8003ec6 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit_DMA(&hspi2, array, arrayLen) != HAL_OK) {
 8002850:	887b      	ldrh	r3, [r7, #2]
 8002852:	461a      	mov	r2, r3
 8002854:	6879      	ldr	r1, [r7, #4]
 8002856:	480d      	ldr	r0, [pc, #52]	@ (800288c <LcdWriteDataArray+0x6c>)
 8002858:	f002 f93e 	bl	8004ad8 <HAL_SPI_Transmit_DMA>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00c      	beq.n	800287c <LcdWriteDataArray+0x5c>
		static char *message = "LcdWriteDataArray failed!";
		send_data_safely(message, strlen(message));
 8002862:	4b0b      	ldr	r3, [pc, #44]	@ (8002890 <LcdWriteDataArray+0x70>)
 8002864:	681c      	ldr	r4, [r3, #0]
 8002866:	4b0a      	ldr	r3, [pc, #40]	@ (8002890 <LcdWriteDataArray+0x70>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4618      	mov	r0, r3
 800286c:	f7fd fc70 	bl	8000150 <strlen>
 8002870:	4603      	mov	r3, r0
 8002872:	b29b      	uxth	r3, r3
 8002874:	4619      	mov	r1, r3
 8002876:	4620      	mov	r0, r4
 8002878:	f7ff fb7c 	bl	8001f74 <send_data_safely>
	}
//	HAL_SPI_Transmit(&hspi2, array, arrayLen, HAL_MAX_DELAY);
//	SET_LCD_CS;
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	bd90      	pop	{r4, r7, pc}
 8002884:	20000081 	.word	0x20000081
 8002888:	40010c00 	.word	0x40010c00
 800288c:	20000338 	.word	0x20000338
 8002890:	20000088 	.word	0x20000088

08002894 <LcdReset>:

// res>5us,1ms120ms
void LcdReset()
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
	SET_LCD_RES;
 8002898:	2201      	movs	r2, #1
 800289a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800289e:	480b      	ldr	r0, [pc, #44]	@ (80028cc <LcdReset+0x38>)
 80028a0:	f001 fb11 	bl	8003ec6 <HAL_GPIO_WritePin>
	CLR_LCD_RES;
 80028a4:	2200      	movs	r2, #0
 80028a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028aa:	4808      	ldr	r0, [pc, #32]	@ (80028cc <LcdReset+0x38>)
 80028ac:	f001 fb0b 	bl	8003ec6 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80028b0:	2064      	movs	r0, #100	@ 0x64
 80028b2:	f000 fd99 	bl	80033e8 <HAL_Delay>
	SET_LCD_RES;
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028bc:	4803      	ldr	r0, [pc, #12]	@ (80028cc <LcdReset+0x38>)
 80028be:	f001 fb02 	bl	8003ec6 <HAL_GPIO_WritePin>
	HAL_Delay(120);
 80028c2:	2078      	movs	r0, #120	@ 0x78
 80028c4:	f000 fd90 	bl	80033e8 <HAL_Delay>
}
 80028c8:	bf00      	nop
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40010c00 	.word	0x40010c00

080028d0 <LcdSetParam>:

void LcdSetParam()
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
	LcdWriteCmd(0x11); // 
 80028d4:	2011      	movs	r0, #17
 80028d6:	f7ff ff49 	bl	800276c <LcdWriteCmd>
	HAL_Delay(120);
 80028da:	2078      	movs	r0, #120	@ 0x78
 80028dc:	f000 fd84 	bl	80033e8 <HAL_Delay>

//	LcdWriteCmd(0x21);
	LcdWriteCmd(0x21);
 80028e0:	2021      	movs	r0, #33	@ 0x21
 80028e2:	f7ff ff43 	bl	800276c <LcdWriteCmd>

	LcdWriteCmd(0xB1);
 80028e6:	20b1      	movs	r0, #177	@ 0xb1
 80028e8:	f7ff ff40 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x05);
 80028ec:	2005      	movs	r0, #5
 80028ee:	f7ff ff6f 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 80028f2:	203a      	movs	r0, #58	@ 0x3a
 80028f4:	f7ff ff6c 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 80028f8:	203a      	movs	r0, #58	@ 0x3a
 80028fa:	f7ff ff69 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xB2);
 80028fe:	20b2      	movs	r0, #178	@ 0xb2
 8002900:	f7ff ff34 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x05);
 8002904:	2005      	movs	r0, #5
 8002906:	f7ff ff63 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 800290a:	203a      	movs	r0, #58	@ 0x3a
 800290c:	f7ff ff60 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 8002910:	203a      	movs	r0, #58	@ 0x3a
 8002912:	f7ff ff5d 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xB3);
 8002916:	20b3      	movs	r0, #179	@ 0xb3
 8002918:	f7ff ff28 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x05);
 800291c:	2005      	movs	r0, #5
 800291e:	f7ff ff57 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 8002922:	203a      	movs	r0, #58	@ 0x3a
 8002924:	f7ff ff54 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 8002928:	203a      	movs	r0, #58	@ 0x3a
 800292a:	f7ff ff51 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x05);
 800292e:	2005      	movs	r0, #5
 8002930:	f7ff ff4e 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 8002934:	203a      	movs	r0, #58	@ 0x3a
 8002936:	f7ff ff4b 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x3A);
 800293a:	203a      	movs	r0, #58	@ 0x3a
 800293c:	f7ff ff48 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xB4);
 8002940:	20b4      	movs	r0, #180	@ 0xb4
 8002942:	f7ff ff13 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x03);
 8002946:	2003      	movs	r0, #3
 8002948:	f7ff ff42 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xC0);
 800294c:	20c0      	movs	r0, #192	@ 0xc0
 800294e:	f7ff ff0d 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x62);
 8002952:	2062      	movs	r0, #98	@ 0x62
 8002954:	f7ff ff3c 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x02);
 8002958:	2002      	movs	r0, #2
 800295a:	f7ff ff39 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x04);
 800295e:	2004      	movs	r0, #4
 8002960:	f7ff ff36 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xC1);
 8002964:	20c1      	movs	r0, #193	@ 0xc1
 8002966:	f7ff ff01 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0xC0);
 800296a:	20c0      	movs	r0, #192	@ 0xc0
 800296c:	f7ff ff30 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xC2);
 8002970:	20c2      	movs	r0, #194	@ 0xc2
 8002972:	f7ff fefb 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x0D);
 8002976:	200d      	movs	r0, #13
 8002978:	f7ff ff2a 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x00);
 800297c:	2000      	movs	r0, #0
 800297e:	f7ff ff27 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xC3);
 8002982:	20c3      	movs	r0, #195	@ 0xc3
 8002984:	f7ff fef2 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x8D);
 8002988:	208d      	movs	r0, #141	@ 0x8d
 800298a:	f7ff ff21 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x6A);
 800298e:	206a      	movs	r0, #106	@ 0x6a
 8002990:	f7ff ff1e 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xC4);
 8002994:	20c4      	movs	r0, #196	@ 0xc4
 8002996:	f7ff fee9 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x8D);
 800299a:	208d      	movs	r0, #141	@ 0x8d
 800299c:	f7ff ff18 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0xEE);
 80029a0:	20ee      	movs	r0, #238	@ 0xee
 80029a2:	f7ff ff15 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xC5); /*VCOM*/
 80029a6:	20c5      	movs	r0, #197	@ 0xc5
 80029a8:	f7ff fee0 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x0E);
 80029ac:	200e      	movs	r0, #14
 80029ae:	f7ff ff0f 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xE0);
 80029b2:	20e0      	movs	r0, #224	@ 0xe0
 80029b4:	f7ff feda 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x10);
 80029b8:	2010      	movs	r0, #16
 80029ba:	f7ff ff09 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0E);
 80029be:	200e      	movs	r0, #14
 80029c0:	f7ff ff06 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x02);
 80029c4:	2002      	movs	r0, #2
 80029c6:	f7ff ff03 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x03);
 80029ca:	2003      	movs	r0, #3
 80029cc:	f7ff ff00 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0E);
 80029d0:	200e      	movs	r0, #14
 80029d2:	f7ff fefd 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x07);
 80029d6:	2007      	movs	r0, #7
 80029d8:	f7ff fefa 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x02);
 80029dc:	2002      	movs	r0, #2
 80029de:	f7ff fef7 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x07);
 80029e2:	2007      	movs	r0, #7
 80029e4:	f7ff fef4 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0A);
 80029e8:	200a      	movs	r0, #10
 80029ea:	f7ff fef1 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x12);
 80029ee:	2012      	movs	r0, #18
 80029f0:	f7ff feee 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x27);
 80029f4:	2027      	movs	r0, #39	@ 0x27
 80029f6:	f7ff feeb 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x37);
 80029fa:	2037      	movs	r0, #55	@ 0x37
 80029fc:	f7ff fee8 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x00);
 8002a00:	2000      	movs	r0, #0
 8002a02:	f7ff fee5 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0D);
 8002a06:	200d      	movs	r0, #13
 8002a08:	f7ff fee2 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0E);
 8002a0c:	200e      	movs	r0, #14
 8002a0e:	f7ff fedf 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x10);
 8002a12:	2010      	movs	r0, #16
 8002a14:	f7ff fedc 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0xE1);
 8002a18:	20e1      	movs	r0, #225	@ 0xe1
 8002a1a:	f7ff fea7 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x10);
 8002a1e:	2010      	movs	r0, #16
 8002a20:	f7ff fed6 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0E);
 8002a24:	200e      	movs	r0, #14
 8002a26:	f7ff fed3 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x03);
 8002a2a:	2003      	movs	r0, #3
 8002a2c:	f7ff fed0 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x03);
 8002a30:	2003      	movs	r0, #3
 8002a32:	f7ff fecd 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0F);
 8002a36:	200f      	movs	r0, #15
 8002a38:	f7ff feca 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x06);
 8002a3c:	2006      	movs	r0, #6
 8002a3e:	f7ff fec7 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x02);
 8002a42:	2002      	movs	r0, #2
 8002a44:	f7ff fec4 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x08);
 8002a48:	2008      	movs	r0, #8
 8002a4a:	f7ff fec1 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0A);
 8002a4e:	200a      	movs	r0, #10
 8002a50:	f7ff febe 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x13);
 8002a54:	2013      	movs	r0, #19
 8002a56:	f7ff febb 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x26);
 8002a5a:	2026      	movs	r0, #38	@ 0x26
 8002a5c:	f7ff feb8 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x36);
 8002a60:	2036      	movs	r0, #54	@ 0x36
 8002a62:	f7ff feb5 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x00);
 8002a66:	2000      	movs	r0, #0
 8002a68:	f7ff feb2 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0D);
 8002a6c:	200d      	movs	r0, #13
 8002a6e:	f7ff feaf 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x0E);
 8002a72:	200e      	movs	r0, #14
 8002a74:	f7ff feac 	bl	80027d0 <LcdWriteData>
	LcdWriteData(0x10);
 8002a78:	2010      	movs	r0, #16
 8002a7a:	f7ff fea9 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0x3A);
 8002a7e:	203a      	movs	r0, #58	@ 0x3a
 8002a80:	f7ff fe74 	bl	800276c <LcdWriteCmd>
	LcdWriteData(0x05);
 8002a84:	2005      	movs	r0, #5
 8002a86:	f7ff fea3 	bl	80027d0 <LcdWriteData>

	LcdWriteCmd(0x36);
 8002a8a:	2036      	movs	r0, #54	@ 0x36
 8002a8c:	f7ff fe6e 	bl	800276c <LcdWriteCmd>
//	LcdWriteData(0xA8); //
//	LcdWriteData(0xC8); //
	LcdWriteData(0x60);
 8002a90:	2060      	movs	r0, #96	@ 0x60
 8002a92:	f7ff fe9d 	bl	80027d0 <LcdWriteData>
//	LcdWriteData(0xF0);

	LcdWriteCmd(0x29);
 8002a96:	2029      	movs	r0, #41	@ 0x29
 8002a98:	f7ff fe68 	bl	800276c <LcdWriteCmd>
}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <LcdInit>:


void LcdInit()
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
	LcdReset();
 8002aa4:	f7ff fef6 	bl	8002894 <LcdReset>
	LcdSetParam();
 8002aa8:	f7ff ff12 	bl	80028d0 <LcdSetParam>
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <Lcd_SetRegion>:

// 
void Lcd_SetRegion(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8002ab0:	b590      	push	{r4, r7, lr}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	4608      	mov	r0, r1
 8002aba:	4611      	mov	r1, r2
 8002abc:	461a      	mov	r2, r3
 8002abe:	4623      	mov	r3, r4
 8002ac0:	80fb      	strh	r3, [r7, #6]
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	80bb      	strh	r3, [r7, #4]
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	807b      	strh	r3, [r7, #2]
 8002aca:	4613      	mov	r3, r2
 8002acc:	803b      	strh	r3, [r7, #0]
	// 
	LcdWriteCmd(0x2A);
 8002ace:	202a      	movs	r0, #42	@ 0x2a
 8002ad0:	f7ff fe4c 	bl	800276c <LcdWriteCmd>
//	LcdWriteData(xStart >> 8);
//	LcdWriteData(xStart + 1);
//	LcdWriteData(xEnd >> 8);
//	LcdWriteData(xEnd + 1);
	uint8_t xRegion[4] = {xStart >> 8, xStart + 1, xEnd >> 8, xEnd + 1};
 8002ad4:	88fb      	ldrh	r3, [r7, #6]
 8002ad6:	0a1b      	lsrs	r3, r3, #8
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	733b      	strb	r3, [r7, #12]
 8002ade:	88fb      	ldrh	r3, [r7, #6]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	737b      	strb	r3, [r7, #13]
 8002ae8:	887b      	ldrh	r3, [r7, #2]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	73bb      	strb	r3, [r7, #14]
 8002af2:	887b      	ldrh	r3, [r7, #2]
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	3301      	adds	r3, #1
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	73fb      	strb	r3, [r7, #15]
	LcdWriteDataArray(xRegion, 4);
 8002afc:	f107 030c 	add.w	r3, r7, #12
 8002b00:	2104      	movs	r1, #4
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff fe8c 	bl	8002820 <LcdWriteDataArray>

	// 
	LcdWriteCmd(0x2B);
 8002b08:	202b      	movs	r0, #43	@ 0x2b
 8002b0a:	f7ff fe2f 	bl	800276c <LcdWriteCmd>
//	LcdWriteData(yStart >> 8);
//	LcdWriteData(yStart + 0x1A);
//	LcdWriteData(yEnd >> 8);
//	LcdWriteData(yEnd + 0x1A);
	uint8_t yRegion[4] = {yStart >> 8, yStart + 0x1A, yEnd >> 8, yEnd + 0x1A};
 8002b0e:	88bb      	ldrh	r3, [r7, #4]
 8002b10:	0a1b      	lsrs	r3, r3, #8
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	723b      	strb	r3, [r7, #8]
 8002b18:	88bb      	ldrh	r3, [r7, #4]
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	331a      	adds	r3, #26
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	727b      	strb	r3, [r7, #9]
 8002b22:	883b      	ldrh	r3, [r7, #0]
 8002b24:	0a1b      	lsrs	r3, r3, #8
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	72bb      	strb	r3, [r7, #10]
 8002b2c:	883b      	ldrh	r3, [r7, #0]
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	331a      	adds	r3, #26
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	72fb      	strb	r3, [r7, #11]
	LcdWriteDataArray(yRegion, 4);
 8002b36:	f107 0308 	add.w	r3, r7, #8
 8002b3a:	2104      	movs	r1, #4
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fe6f 	bl	8002820 <LcdWriteDataArray>


	LcdWriteCmd(0x2C); // 
 8002b42:	202c      	movs	r0, #44	@ 0x2c
 8002b44:	f7ff fe12 	bl	800276c <LcdWriteCmd>
}
 8002b48:	bf00      	nop
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd90      	pop	{r4, r7, pc}

08002b50 <LcdDrawData>:
		LcdWriteDataU16(rgb565[i]);
	}
}

void LcdDrawData(const uint8_t *rgb565, uint16_t xStart, uint16_t yStart, uint16_t width, uint16_t height)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	4608      	mov	r0, r1
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4603      	mov	r3, r0
 8002b60:	817b      	strh	r3, [r7, #10]
 8002b62:	460b      	mov	r3, r1
 8002b64:	813b      	strh	r3, [r7, #8]
 8002b66:	4613      	mov	r3, r2
 8002b68:	80fb      	strh	r3, [r7, #6]
	uint16_t xEnd = xStart + width - 1;
 8002b6a:	897a      	ldrh	r2, [r7, #10]
 8002b6c:	88fb      	ldrh	r3, [r7, #6]
 8002b6e:	4413      	add	r3, r2
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	3b01      	subs	r3, #1
 8002b74:	82fb      	strh	r3, [r7, #22]
	uint16_t yEnd = yStart + height - 1;
 8002b76:	893a      	ldrh	r2, [r7, #8]
 8002b78:	8c3b      	ldrh	r3, [r7, #32]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	82bb      	strh	r3, [r7, #20]
	Lcd_SetRegion(xStart, yStart, xEnd, yEnd);
 8002b82:	8abb      	ldrh	r3, [r7, #20]
 8002b84:	8afa      	ldrh	r2, [r7, #22]
 8002b86:	8939      	ldrh	r1, [r7, #8]
 8002b88:	8978      	ldrh	r0, [r7, #10]
 8002b8a:	f7ff ff91 	bl	8002ab0 <Lcd_SetRegion>

	LcdWriteDataArray(rgb565, width * height * 2);
 8002b8e:	88fb      	ldrh	r3, [r7, #6]
 8002b90:	8c3a      	ldrh	r2, [r7, #32]
 8002b92:	fb02 f303 	mul.w	r3, r2, r3
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f7ff fe3e 	bl	8002820 <LcdWriteDataArray>
}
 8002ba4:	bf00      	nop
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002bb2:	4b15      	ldr	r3, [pc, #84]	@ (8002c08 <HAL_MspInit+0x5c>)
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	4a14      	ldr	r2, [pc, #80]	@ (8002c08 <HAL_MspInit+0x5c>)
 8002bb8:	f043 0301 	orr.w	r3, r3, #1
 8002bbc:	6193      	str	r3, [r2, #24]
 8002bbe:	4b12      	ldr	r3, [pc, #72]	@ (8002c08 <HAL_MspInit+0x5c>)
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	60bb      	str	r3, [r7, #8]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bca:	4b0f      	ldr	r3, [pc, #60]	@ (8002c08 <HAL_MspInit+0x5c>)
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	4a0e      	ldr	r2, [pc, #56]	@ (8002c08 <HAL_MspInit+0x5c>)
 8002bd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bd4:	61d3      	str	r3, [r2, #28]
 8002bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002c08 <HAL_MspInit+0x5c>)
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bde:	607b      	str	r3, [r7, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002be2:	4b0a      	ldr	r3, [pc, #40]	@ (8002c0c <HAL_MspInit+0x60>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002bee:	60fb      	str	r3, [r7, #12]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	4a04      	ldr	r2, [pc, #16]	@ (8002c0c <HAL_MspInit+0x60>)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	40010000 	.word	0x40010000

08002c10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08a      	sub	sp, #40	@ 0x28
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c18:	f107 0318 	add.w	r3, r7, #24
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a72      	ldr	r2, [pc, #456]	@ (8002df4 <HAL_SPI_MspInit+0x1e4>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	f040 8085 	bne.w	8002d3c <HAL_SPI_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c32:	4b71      	ldr	r3, [pc, #452]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	4a70      	ldr	r2, [pc, #448]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002c38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c3c:	6193      	str	r3, [r2, #24]
 8002c3e:	4b6e      	ldr	r3, [pc, #440]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c4a:	4b6b      	ldr	r3, [pc, #428]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	4a6a      	ldr	r2, [pc, #424]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002c50:	f043 0304 	orr.w	r3, r3, #4
 8002c54:	6193      	str	r3, [r2, #24]
 8002c56:	4b68      	ldr	r3, [pc, #416]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002c62:	23a0      	movs	r3, #160	@ 0xa0
 8002c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c6e:	f107 0318 	add.w	r3, r7, #24
 8002c72:	4619      	mov	r1, r3
 8002c74:	4861      	ldr	r0, [pc, #388]	@ (8002dfc <HAL_SPI_MspInit+0x1ec>)
 8002c76:	f000 ff8b 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c7a:	2340      	movs	r3, #64	@ 0x40
 8002c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c86:	f107 0318 	add.w	r3, r7, #24
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	485b      	ldr	r0, [pc, #364]	@ (8002dfc <HAL_SPI_MspInit+0x1ec>)
 8002c8e:	f000 ff7f 	bl	8003b90 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002c92:	4b5b      	ldr	r3, [pc, #364]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002c94:	4a5b      	ldr	r2, [pc, #364]	@ (8002e04 <HAL_SPI_MspInit+0x1f4>)
 8002c96:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c98:	4b59      	ldr	r3, [pc, #356]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002c9a:	2210      	movs	r2, #16
 8002c9c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c9e:	4b58      	ldr	r3, [pc, #352]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ca4:	4b56      	ldr	r3, [pc, #344]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002ca6:	2280      	movs	r2, #128	@ 0x80
 8002ca8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002caa:	4b55      	ldr	r3, [pc, #340]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cb0:	4b53      	ldr	r3, [pc, #332]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002cb6:	4b52      	ldr	r3, [pc, #328]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002cbc:	4b50      	ldr	r3, [pc, #320]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002cc2:	484f      	ldr	r0, [pc, #316]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002cc4:	f000 fcc2 	bl	800364c <HAL_DMA_Init>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 8002cce:	f7ff fc9f 	bl	8002610 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a4a      	ldr	r2, [pc, #296]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002cd6:	649a      	str	r2, [r3, #72]	@ 0x48
 8002cd8:	4a49      	ldr	r2, [pc, #292]	@ (8002e00 <HAL_SPI_MspInit+0x1f0>)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002cde:	4b4a      	ldr	r3, [pc, #296]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002ce0:	4a4a      	ldr	r2, [pc, #296]	@ (8002e0c <HAL_SPI_MspInit+0x1fc>)
 8002ce2:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ce4:	4b48      	ldr	r3, [pc, #288]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cea:	4b47      	ldr	r3, [pc, #284]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cf0:	4b45      	ldr	r3, [pc, #276]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002cf2:	2280      	movs	r2, #128	@ 0x80
 8002cf4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cf6:	4b44      	ldr	r3, [pc, #272]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cfc:	4b42      	ldr	r3, [pc, #264]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002d02:	4b41      	ldr	r3, [pc, #260]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d08:	4b3f      	ldr	r3, [pc, #252]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002d0e:	483e      	ldr	r0, [pc, #248]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002d10:	f000 fc9c 	bl	800364c <HAL_DMA_Init>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8002d1a:	f7ff fc79 	bl	8002610 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a39      	ldr	r2, [pc, #228]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002d22:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002d24:	4a38      	ldr	r2, [pc, #224]	@ (8002e08 <HAL_SPI_MspInit+0x1f8>)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	2023      	movs	r0, #35	@ 0x23
 8002d30:	f000 fc55 	bl	80035de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002d34:	2023      	movs	r0, #35	@ 0x23
 8002d36:	f000 fc6e 	bl	8003616 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002d3a:	e057      	b.n	8002dec <HAL_SPI_MspInit+0x1dc>
  else if(hspi->Instance==SPI2)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a33      	ldr	r2, [pc, #204]	@ (8002e10 <HAL_SPI_MspInit+0x200>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d152      	bne.n	8002dec <HAL_SPI_MspInit+0x1dc>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d46:	4b2c      	ldr	r3, [pc, #176]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d50:	61d3      	str	r3, [r2, #28]
 8002d52:	4b29      	ldr	r3, [pc, #164]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d5e:	4b26      	ldr	r3, [pc, #152]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	4a25      	ldr	r2, [pc, #148]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002d64:	f043 0308 	orr.w	r3, r3, #8
 8002d68:	6193      	str	r3, [r2, #24]
 8002d6a:	4b23      	ldr	r3, [pc, #140]	@ (8002df8 <HAL_SPI_MspInit+0x1e8>)
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f003 0308 	and.w	r3, r3, #8
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = spi_scl_Pin|spi_mosi_Pin;
 8002d76:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d84:	f107 0318 	add.w	r3, r7, #24
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4822      	ldr	r0, [pc, #136]	@ (8002e14 <HAL_SPI_MspInit+0x204>)
 8002d8c:	f000 ff00 	bl	8003b90 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8002d90:	4b21      	ldr	r3, [pc, #132]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002d92:	4a22      	ldr	r2, [pc, #136]	@ (8002e1c <HAL_SPI_MspInit+0x20c>)
 8002d94:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d96:	4b20      	ldr	r3, [pc, #128]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002d98:	2210      	movs	r2, #16
 8002d9a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002da2:	4b1d      	ldr	r3, [pc, #116]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002da4:	2280      	movs	r2, #128	@ 0x80
 8002da6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002da8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dae:	4b1a      	ldr	r3, [pc, #104]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002db4:	4b18      	ldr	r3, [pc, #96]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002dba:	4b17      	ldr	r3, [pc, #92]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002dc0:	4815      	ldr	r0, [pc, #84]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002dc2:	f000 fc43 	bl	800364c <HAL_DMA_Init>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <HAL_SPI_MspInit+0x1c0>
      Error_Handler();
 8002dcc:	f7ff fc20 	bl	8002610 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a11      	ldr	r2, [pc, #68]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002dd4:	649a      	str	r2, [r3, #72]	@ 0x48
 8002dd6:	4a10      	ldr	r2, [pc, #64]	@ (8002e18 <HAL_SPI_MspInit+0x208>)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2100      	movs	r1, #0
 8002de0:	2024      	movs	r0, #36	@ 0x24
 8002de2:	f000 fbfc 	bl	80035de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002de6:	2024      	movs	r0, #36	@ 0x24
 8002de8:	f000 fc15 	bl	8003616 <HAL_NVIC_EnableIRQ>
}
 8002dec:	bf00      	nop
 8002dee:	3728      	adds	r7, #40	@ 0x28
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40013000 	.word	0x40013000
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	40010800 	.word	0x40010800
 8002e00:	20000390 	.word	0x20000390
 8002e04:	40020030 	.word	0x40020030
 8002e08:	200003d4 	.word	0x200003d4
 8002e0c:	4002001c 	.word	0x4002001c
 8002e10:	40003800 	.word	0x40003800
 8002e14:	40010c00 	.word	0x40010c00
 8002e18:	20000418 	.word	0x20000418
 8002e1c:	40020058 	.word	0x40020058

08002e20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <HAL_TIM_Base_MspInit+0x44>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d113      	bne.n	8002e5a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e32:	4b0d      	ldr	r3, [pc, #52]	@ (8002e68 <HAL_TIM_Base_MspInit+0x48>)
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	4a0c      	ldr	r2, [pc, #48]	@ (8002e68 <HAL_TIM_Base_MspInit+0x48>)
 8002e38:	f043 0304 	orr.w	r3, r3, #4
 8002e3c:	61d3      	str	r3, [r2, #28]
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e68 <HAL_TIM_Base_MspInit+0x48>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	201e      	movs	r0, #30
 8002e50:	f000 fbc5 	bl	80035de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e54:	201e      	movs	r0, #30
 8002e56:	f000 fbde 	bl	8003616 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002e5a:	bf00      	nop
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40000800 	.word	0x40000800
 8002e68:	40021000 	.word	0x40021000

08002e6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b088      	sub	sp, #32
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e74:	f107 0310 	add.w	r3, r7, #16
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a1f      	ldr	r2, [pc, #124]	@ (8002f04 <HAL_UART_MspInit+0x98>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d137      	bne.n	8002efc <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8002f08 <HAL_UART_MspInit+0x9c>)
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	4a1d      	ldr	r2, [pc, #116]	@ (8002f08 <HAL_UART_MspInit+0x9c>)
 8002e92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e96:	61d3      	str	r3, [r2, #28]
 8002e98:	4b1b      	ldr	r3, [pc, #108]	@ (8002f08 <HAL_UART_MspInit+0x9c>)
 8002e9a:	69db      	ldr	r3, [r3, #28]
 8002e9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea4:	4b18      	ldr	r3, [pc, #96]	@ (8002f08 <HAL_UART_MspInit+0x9c>)
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	4a17      	ldr	r2, [pc, #92]	@ (8002f08 <HAL_UART_MspInit+0x9c>)
 8002eaa:	f043 0304 	orr.w	r3, r3, #4
 8002eae:	6193      	str	r3, [r2, #24]
 8002eb0:	4b15      	ldr	r3, [pc, #84]	@ (8002f08 <HAL_UART_MspInit+0x9c>)
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ebc:	2304      	movs	r3, #4
 8002ebe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec8:	f107 0310 	add.w	r3, r7, #16
 8002ecc:	4619      	mov	r1, r3
 8002ece:	480f      	ldr	r0, [pc, #60]	@ (8002f0c <HAL_UART_MspInit+0xa0>)
 8002ed0:	f000 fe5e 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ed4:	2308      	movs	r3, #8
 8002ed6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002edc:	2300      	movs	r3, #0
 8002ede:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee0:	f107 0310 	add.w	r3, r7, #16
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	4809      	ldr	r0, [pc, #36]	@ (8002f0c <HAL_UART_MspInit+0xa0>)
 8002ee8:	f000 fe52 	bl	8003b90 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002eec:	2200      	movs	r2, #0
 8002eee:	2100      	movs	r1, #0
 8002ef0:	2026      	movs	r0, #38	@ 0x26
 8002ef2:	f000 fb74 	bl	80035de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ef6:	2026      	movs	r0, #38	@ 0x26
 8002ef8:	f000 fb8d 	bl	8003616 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002efc:	bf00      	nop
 8002efe:	3720      	adds	r7, #32
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40004400 	.word	0x40004400
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	40010800 	.word	0x40010800

08002f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <NMI_Handler+0x4>

08002f18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <HardFault_Handler+0x4>

08002f20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f24:	bf00      	nop
 8002f26:	e7fd      	b.n	8002f24 <MemManage_Handler+0x4>

08002f28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f2c:	bf00      	nop
 8002f2e:	e7fd      	b.n	8002f2c <BusFault_Handler+0x4>

08002f30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f34:	bf00      	nop
 8002f36:	e7fd      	b.n	8002f34 <UsageFault_Handler+0x4>

08002f38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr

08002f44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f60:	f000 fa26 	bl	80033b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002f6c:	4802      	ldr	r0, [pc, #8]	@ (8002f78 <DMA1_Channel2_IRQHandler+0x10>)
 8002f6e:	f000 fcdb 	bl	8003928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002f72:	bf00      	nop
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	200003d4 	.word	0x200003d4

08002f7c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002f80:	4802      	ldr	r0, [pc, #8]	@ (8002f8c <DMA1_Channel3_IRQHandler+0x10>)
 8002f82:	f000 fcd1 	bl	8003928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000390 	.word	0x20000390

08002f90 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002f94:	4802      	ldr	r0, [pc, #8]	@ (8002fa0 <DMA1_Channel5_IRQHandler+0x10>)
 8002f96:	f000 fcc7 	bl	8003928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000418 	.word	0x20000418

08002fa4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002fa8:	4802      	ldr	r0, [pc, #8]	@ (8002fb4 <TIM4_IRQHandler+0x10>)
 8002faa:	f002 f98d 	bl	80052c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002fae:	bf00      	nop
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	2000045c 	.word	0x2000045c

08002fb8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002fbc:	4802      	ldr	r0, [pc, #8]	@ (8002fc8 <SPI1_IRQHandler+0x10>)
 8002fbe:	f001 fe3d 	bl	8004c3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	200002e0 	.word	0x200002e0

08002fcc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002fd0:	4802      	ldr	r0, [pc, #8]	@ (8002fdc <SPI2_IRQHandler+0x10>)
 8002fd2:	f001 fe33 	bl	8004c3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	20000338 	.word	0x20000338

08002fe0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fe4:	4802      	ldr	r0, [pc, #8]	@ (8002ff0 <USART2_IRQHandler+0x10>)
 8002fe6:	f002 fd45 	bl	8005a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002fea:	bf00      	nop
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	200004a4 	.word	0x200004a4

08002ff4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return 1;
 8002ff8:	2301      	movs	r3, #1
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr

08003002 <_kill>:

int _kill(int pid, int sig)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800300c:	f004 f9ee 	bl	80073ec <__errno>
 8003010:	4603      	mov	r3, r0
 8003012:	2216      	movs	r2, #22
 8003014:	601a      	str	r2, [r3, #0]
  return -1;
 8003016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <_exit>:

void _exit (int status)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800302a:	f04f 31ff 	mov.w	r1, #4294967295
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7ff ffe7 	bl	8003002 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003034:	bf00      	nop
 8003036:	e7fd      	b.n	8003034 <_exit+0x12>

08003038 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	e00a      	b.n	8003060 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800304a:	f3af 8000 	nop.w
 800304e:	4601      	mov	r1, r0
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	60ba      	str	r2, [r7, #8]
 8003056:	b2ca      	uxtb	r2, r1
 8003058:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	3301      	adds	r3, #1
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	429a      	cmp	r2, r3
 8003066:	dbf0      	blt.n	800304a <_read+0x12>
  }

  return len;
 8003068:	687b      	ldr	r3, [r7, #4]
}
 800306a:	4618      	mov	r0, r3
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b086      	sub	sp, #24
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	e009      	b.n	8003098 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	1c5a      	adds	r2, r3, #1
 8003088:	60ba      	str	r2, [r7, #8]
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	3301      	adds	r3, #1
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	429a      	cmp	r2, r3
 800309e:	dbf1      	blt.n	8003084 <_write+0x12>
  }
  return len;
 80030a0:	687b      	ldr	r3, [r7, #4]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <_close>:

int _close(int file)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030d0:	605a      	str	r2, [r3, #4]
  return 0;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr

080030de <_isatty>:

int _isatty(int file)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030e6:	2301      	movs	r3, #1
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr

080030f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b085      	sub	sp, #20
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	3714      	adds	r7, #20
 8003104:	46bd      	mov	sp, r7
 8003106:	bc80      	pop	{r7}
 8003108:	4770      	bx	lr
	...

0800310c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003114:	4a14      	ldr	r2, [pc, #80]	@ (8003168 <_sbrk+0x5c>)
 8003116:	4b15      	ldr	r3, [pc, #84]	@ (800316c <_sbrk+0x60>)
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003120:	4b13      	ldr	r3, [pc, #76]	@ (8003170 <_sbrk+0x64>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d102      	bne.n	800312e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003128:	4b11      	ldr	r3, [pc, #68]	@ (8003170 <_sbrk+0x64>)
 800312a:	4a12      	ldr	r2, [pc, #72]	@ (8003174 <_sbrk+0x68>)
 800312c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800312e:	4b10      	ldr	r3, [pc, #64]	@ (8003170 <_sbrk+0x64>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4413      	add	r3, r2
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	429a      	cmp	r2, r3
 800313a:	d207      	bcs.n	800314c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800313c:	f004 f956 	bl	80073ec <__errno>
 8003140:	4603      	mov	r3, r0
 8003142:	220c      	movs	r2, #12
 8003144:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003146:	f04f 33ff 	mov.w	r3, #4294967295
 800314a:	e009      	b.n	8003160 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800314c:	4b08      	ldr	r3, [pc, #32]	@ (8003170 <_sbrk+0x64>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003152:	4b07      	ldr	r3, [pc, #28]	@ (8003170 <_sbrk+0x64>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4413      	add	r3, r2
 800315a:	4a05      	ldr	r2, [pc, #20]	@ (8003170 <_sbrk+0x64>)
 800315c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800315e:	68fb      	ldr	r3, [r7, #12]
}
 8003160:	4618      	mov	r0, r3
 8003162:	3718      	adds	r7, #24
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	20005000 	.word	0x20005000
 800316c:	00000400 	.word	0x00000400
 8003170:	200006f0 	.word	0x200006f0
 8003174:	20000890 	.word	0x20000890

08003178 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr

08003184 <TIM3_Init>:

static TIM_HandleTypeDef htim3;

// 
void TIM3_Init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800318a:	f107 0310 	add.w	r3, r7, #16
 800318e:	2200      	movs	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	605a      	str	r2, [r3, #4]
 8003194:	609a      	str	r2, [r3, #8]
 8003196:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003198:	f107 0308 	add.w	r3, r7, #8
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	605a      	str	r2, [r3, #4]

    // 
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031a2:	4b27      	ldr	r3, [pc, #156]	@ (8003240 <TIM3_Init+0xbc>)
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	4a26      	ldr	r2, [pc, #152]	@ (8003240 <TIM3_Init+0xbc>)
 80031a8:	f043 0302 	orr.w	r3, r3, #2
 80031ac:	61d3      	str	r3, [r2, #28]
 80031ae:	4b24      	ldr	r3, [pc, #144]	@ (8003240 <TIM3_Init+0xbc>)
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	607b      	str	r3, [r7, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]

    // 
    htim3.Instance = TIM3;
 80031ba:	4b22      	ldr	r3, [pc, #136]	@ (8003244 <TIM3_Init+0xc0>)
 80031bc:	4a22      	ldr	r2, [pc, #136]	@ (8003248 <TIM3_Init+0xc4>)
 80031be:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = HAL_RCC_GetHCLKFreq() / 1000000 - 1;  // 1
 80031c0:	f001 fa72 	bl	80046a8 <HAL_RCC_GetHCLKFreq>
 80031c4:	4603      	mov	r3, r0
 80031c6:	4a21      	ldr	r2, [pc, #132]	@ (800324c <TIM3_Init+0xc8>)
 80031c8:	fba2 2303 	umull	r2, r3, r2, r3
 80031cc:	0c9b      	lsrs	r3, r3, #18
 80031ce:	3b01      	subs	r3, #1
 80031d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003244 <TIM3_Init+0xc0>)
 80031d2:	6053      	str	r3, [r2, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003244 <TIM3_Init+0xc0>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 0xFFFF;
 80031da:	4b1a      	ldr	r3, [pc, #104]	@ (8003244 <TIM3_Init+0xc0>)
 80031dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031e0:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e2:	4b18      	ldr	r3, [pc, #96]	@ (8003244 <TIM3_Init+0xc0>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031e8:	4b16      	ldr	r3, [pc, #88]	@ (8003244 <TIM3_Init+0xc0>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031ee:	4815      	ldr	r0, [pc, #84]	@ (8003244 <TIM3_Init+0xc0>)
 80031f0:	f001 ff59 	bl	80050a6 <HAL_TIM_Base_Init>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <TIM3_Init+0x7a>
    {
        Error_Handler();
 80031fa:	f7ff fa09 	bl	8002610 <Error_Handler>
    }

    // 
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003202:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003204:	f107 0310 	add.w	r3, r7, #16
 8003208:	4619      	mov	r1, r3
 800320a:	480e      	ldr	r0, [pc, #56]	@ (8003244 <TIM3_Init+0xc0>)
 800320c:	f002 f94c 	bl	80054a8 <HAL_TIM_ConfigClockSource>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <TIM3_Init+0x96>
    {
        Error_Handler();
 8003216:	f7ff f9fb 	bl	8002610 <Error_Handler>
    }

    // 
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800321a:	2300      	movs	r3, #0
 800321c:	60bb      	str	r3, [r7, #8]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800321e:	2300      	movs	r3, #0
 8003220:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003222:	f107 0308 	add.w	r3, r7, #8
 8003226:	4619      	mov	r1, r3
 8003228:	4806      	ldr	r0, [pc, #24]	@ (8003244 <TIM3_Init+0xc0>)
 800322a:	f002 fb2d 	bl	8005888 <HAL_TIMEx_MasterConfigSynchronization>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <TIM3_Init+0xb4>
    {
        Error_Handler();
 8003234:	f7ff f9ec 	bl	8002610 <Error_Handler>
    }
}
 8003238:	bf00      	nop
 800323a:	3720      	adds	r7, #32
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40021000 	.word	0x40021000
 8003244:	200006f4 	.word	0x200006f4
 8003248:	40000400 	.word	0x40000400
 800324c:	431bde83 	.word	0x431bde83

08003250 <delay_us>:

// 
void delay_us(uint32_t us)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8003258:	b672      	cpsid	i
}
 800325a:	bf00      	nop
    __disable_irq();  // 
    __HAL_TIM_SET_COUNTER(&htim3, 0);  // 
 800325c:	4b0b      	ldr	r3, [pc, #44]	@ (800328c <delay_us+0x3c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2200      	movs	r2, #0
 8003262:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim3);        // 
 8003264:	4809      	ldr	r0, [pc, #36]	@ (800328c <delay_us+0x3c>)
 8003266:	f001 ff6d 	bl	8005144 <HAL_TIM_Base_Start>

    while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // 
 800326a:	bf00      	nop
 800326c:	4b07      	ldr	r3, [pc, #28]	@ (800328c <delay_us+0x3c>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	429a      	cmp	r2, r3
 8003276:	d8f9      	bhi.n	800326c <delay_us+0x1c>

    HAL_TIM_Base_Stop(&htim3);         // 
 8003278:	4804      	ldr	r0, [pc, #16]	@ (800328c <delay_us+0x3c>)
 800327a:	f001 ffad 	bl	80051d8 <HAL_TIM_Base_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 800327e:	b662      	cpsie	i
}
 8003280:	bf00      	nop
    __enable_irq();  // 
}
 8003282:	bf00      	nop
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	200006f4 	.word	0x200006f4

08003290 <StartTimer3>:

void StartTimer3()
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim3, 0);  // 
 8003294:	4b04      	ldr	r3, [pc, #16]	@ (80032a8 <StartTimer3+0x18>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2200      	movs	r2, #0
 800329a:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim3);        // 
 800329c:	4802      	ldr	r0, [pc, #8]	@ (80032a8 <StartTimer3+0x18>)
 800329e:	f001 ff51 	bl	8005144 <HAL_TIM_Base_Start>
}
 80032a2:	bf00      	nop
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	200006f4 	.word	0x200006f4

080032ac <StopTimer3>:

void StopTimer3()
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim3);         // 
 80032b0:	4802      	ldr	r0, [pc, #8]	@ (80032bc <StopTimer3+0x10>)
 80032b2:	f001 ff91 	bl	80051d8 <HAL_TIM_Base_Stop>
}
 80032b6:	bf00      	nop
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	200006f4 	.word	0x200006f4

080032c0 <Timer3Count>:

uint32_t Timer3Count()
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim3);
 80032c4:	4b03      	ldr	r3, [pc, #12]	@ (80032d4 <Timer3Count+0x14>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	200006f4 	.word	0x200006f4

080032d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80032d8:	f7ff ff4e 	bl	8003178 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032dc:	480b      	ldr	r0, [pc, #44]	@ (800330c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80032de:	490c      	ldr	r1, [pc, #48]	@ (8003310 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80032e0:	4a0c      	ldr	r2, [pc, #48]	@ (8003314 <LoopFillZerobss+0x16>)
  movs r3, #0
 80032e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032e4:	e002      	b.n	80032ec <LoopCopyDataInit>

080032e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032ea:	3304      	adds	r3, #4

080032ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032f0:	d3f9      	bcc.n	80032e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032f2:	4a09      	ldr	r2, [pc, #36]	@ (8003318 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80032f4:	4c09      	ldr	r4, [pc, #36]	@ (800331c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032f8:	e001      	b.n	80032fe <LoopFillZerobss>

080032fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032fc:	3204      	adds	r2, #4

080032fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003300:	d3fb      	bcc.n	80032fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003302:	f004 f879 	bl	80073f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003306:	f7fe ff5b 	bl	80021c0 <main>
  bx lr
 800330a:	4770      	bx	lr
  ldr r0, =_sdata
 800330c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003310:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8003314:	0800e2b8 	.word	0x0800e2b8
  ldr r2, =_sbss
 8003318:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 800331c:	2000088c 	.word	0x2000088c

08003320 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003320:	e7fe      	b.n	8003320 <ADC1_2_IRQHandler>
	...

08003324 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003328:	4b08      	ldr	r3, [pc, #32]	@ (800334c <HAL_Init+0x28>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a07      	ldr	r2, [pc, #28]	@ (800334c <HAL_Init+0x28>)
 800332e:	f043 0310 	orr.w	r3, r3, #16
 8003332:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003334:	2003      	movs	r0, #3
 8003336:	f000 f947 	bl	80035c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800333a:	200f      	movs	r0, #15
 800333c:	f000 f808 	bl	8003350 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003340:	f7ff fc34 	bl	8002bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40022000 	.word	0x40022000

08003350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003358:	4b12      	ldr	r3, [pc, #72]	@ (80033a4 <HAL_InitTick+0x54>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	4b12      	ldr	r3, [pc, #72]	@ (80033a8 <HAL_InitTick+0x58>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	4619      	mov	r1, r3
 8003362:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003366:	fbb3 f3f1 	udiv	r3, r3, r1
 800336a:	fbb2 f3f3 	udiv	r3, r2, r3
 800336e:	4618      	mov	r0, r3
 8003370:	f000 f95f 	bl	8003632 <HAL_SYSTICK_Config>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e00e      	b.n	800339c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b0f      	cmp	r3, #15
 8003382:	d80a      	bhi.n	800339a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003384:	2200      	movs	r2, #0
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	f04f 30ff 	mov.w	r0, #4294967295
 800338c:	f000 f927 	bl	80035de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003390:	4a06      	ldr	r2, [pc, #24]	@ (80033ac <HAL_InitTick+0x5c>)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003396:	2300      	movs	r3, #0
 8003398:	e000      	b.n	800339c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
}
 800339c:	4618      	mov	r0, r3
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	2000008c 	.word	0x2000008c
 80033a8:	20000094 	.word	0x20000094
 80033ac:	20000090 	.word	0x20000090

080033b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033b4:	4b05      	ldr	r3, [pc, #20]	@ (80033cc <HAL_IncTick+0x1c>)
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	461a      	mov	r2, r3
 80033ba:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <HAL_IncTick+0x20>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4413      	add	r3, r2
 80033c0:	4a03      	ldr	r2, [pc, #12]	@ (80033d0 <HAL_IncTick+0x20>)
 80033c2:	6013      	str	r3, [r2, #0]
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr
 80033cc:	20000094 	.word	0x20000094
 80033d0:	2000073c 	.word	0x2000073c

080033d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  return uwTick;
 80033d8:	4b02      	ldr	r3, [pc, #8]	@ (80033e4 <HAL_GetTick+0x10>)
 80033da:	681b      	ldr	r3, [r3, #0]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr
 80033e4:	2000073c 	.word	0x2000073c

080033e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033f0:	f7ff fff0 	bl	80033d4 <HAL_GetTick>
 80033f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003400:	d005      	beq.n	800340e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003402:	4b0a      	ldr	r3, [pc, #40]	@ (800342c <HAL_Delay+0x44>)
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	461a      	mov	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4413      	add	r3, r2
 800340c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800340e:	bf00      	nop
 8003410:	f7ff ffe0 	bl	80033d4 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	429a      	cmp	r2, r3
 800341e:	d8f7      	bhi.n	8003410 <HAL_Delay+0x28>
  {
  }
}
 8003420:	bf00      	nop
 8003422:	bf00      	nop
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000094 	.word	0x20000094

08003430 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003440:	4b0c      	ldr	r3, [pc, #48]	@ (8003474 <__NVIC_SetPriorityGrouping+0x44>)
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800344c:	4013      	ands	r3, r2
 800344e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003458:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800345c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003462:	4a04      	ldr	r2, [pc, #16]	@ (8003474 <__NVIC_SetPriorityGrouping+0x44>)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	60d3      	str	r3, [r2, #12]
}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	bc80      	pop	{r7}
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800347c:	4b04      	ldr	r3, [pc, #16]	@ (8003490 <__NVIC_GetPriorityGrouping+0x18>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	0a1b      	lsrs	r3, r3, #8
 8003482:	f003 0307 	and.w	r3, r3, #7
}
 8003486:	4618      	mov	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	bc80      	pop	{r7}
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800349e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	db0b      	blt.n	80034be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034a6:	79fb      	ldrb	r3, [r7, #7]
 80034a8:	f003 021f 	and.w	r2, r3, #31
 80034ac:	4906      	ldr	r1, [pc, #24]	@ (80034c8 <__NVIC_EnableIRQ+0x34>)
 80034ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b2:	095b      	lsrs	r3, r3, #5
 80034b4:	2001      	movs	r0, #1
 80034b6:	fa00 f202 	lsl.w	r2, r0, r2
 80034ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr
 80034c8:	e000e100 	.word	0xe000e100

080034cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	6039      	str	r1, [r7, #0]
 80034d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	db0a      	blt.n	80034f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	490c      	ldr	r1, [pc, #48]	@ (8003518 <__NVIC_SetPriority+0x4c>)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	0112      	lsls	r2, r2, #4
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	440b      	add	r3, r1
 80034f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034f4:	e00a      	b.n	800350c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	4908      	ldr	r1, [pc, #32]	@ (800351c <__NVIC_SetPriority+0x50>)
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	3b04      	subs	r3, #4
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	440b      	add	r3, r1
 800350a:	761a      	strb	r2, [r3, #24]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	bc80      	pop	{r7}
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	e000e100 	.word	0xe000e100
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	@ 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f1c3 0307 	rsb	r3, r3, #7
 800353a:	2b04      	cmp	r3, #4
 800353c:	bf28      	it	cs
 800353e:	2304      	movcs	r3, #4
 8003540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	3304      	adds	r3, #4
 8003546:	2b06      	cmp	r3, #6
 8003548:	d902      	bls.n	8003550 <NVIC_EncodePriority+0x30>
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3b03      	subs	r3, #3
 800354e:	e000      	b.n	8003552 <NVIC_EncodePriority+0x32>
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003554:	f04f 32ff 	mov.w	r2, #4294967295
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43da      	mvns	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	401a      	ands	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003568:	f04f 31ff 	mov.w	r1, #4294967295
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	43d9      	mvns	r1, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003578:	4313      	orrs	r3, r2
         );
}
 800357a:	4618      	mov	r0, r3
 800357c:	3724      	adds	r7, #36	@ 0x24
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr

08003584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3b01      	subs	r3, #1
 8003590:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003594:	d301      	bcc.n	800359a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003596:	2301      	movs	r3, #1
 8003598:	e00f      	b.n	80035ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800359a:	4a0a      	ldr	r2, [pc, #40]	@ (80035c4 <SysTick_Config+0x40>)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3b01      	subs	r3, #1
 80035a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035a2:	210f      	movs	r1, #15
 80035a4:	f04f 30ff 	mov.w	r0, #4294967295
 80035a8:	f7ff ff90 	bl	80034cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035ac:	4b05      	ldr	r3, [pc, #20]	@ (80035c4 <SysTick_Config+0x40>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035b2:	4b04      	ldr	r3, [pc, #16]	@ (80035c4 <SysTick_Config+0x40>)
 80035b4:	2207      	movs	r2, #7
 80035b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	e000e010 	.word	0xe000e010

080035c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f7ff ff2d 	bl	8003430 <__NVIC_SetPriorityGrouping>
}
 80035d6:	bf00      	nop
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035de:	b580      	push	{r7, lr}
 80035e0:	b086      	sub	sp, #24
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	4603      	mov	r3, r0
 80035e6:	60b9      	str	r1, [r7, #8]
 80035e8:	607a      	str	r2, [r7, #4]
 80035ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035f0:	f7ff ff42 	bl	8003478 <__NVIC_GetPriorityGrouping>
 80035f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	68b9      	ldr	r1, [r7, #8]
 80035fa:	6978      	ldr	r0, [r7, #20]
 80035fc:	f7ff ff90 	bl	8003520 <NVIC_EncodePriority>
 8003600:	4602      	mov	r2, r0
 8003602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003606:	4611      	mov	r1, r2
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff ff5f 	bl	80034cc <__NVIC_SetPriority>
}
 800360e:	bf00      	nop
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	4603      	mov	r3, r0
 800361e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003624:	4618      	mov	r0, r3
 8003626:	f7ff ff35 	bl	8003494 <__NVIC_EnableIRQ>
}
 800362a:	bf00      	nop
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b082      	sub	sp, #8
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff ffa2 	bl	8003584 <SysTick_Config>
 8003640:	4603      	mov	r3, r0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e043      	b.n	80036ea <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	461a      	mov	r2, r3
 8003668:	4b22      	ldr	r3, [pc, #136]	@ (80036f4 <HAL_DMA_Init+0xa8>)
 800366a:	4413      	add	r3, r2
 800366c:	4a22      	ldr	r2, [pc, #136]	@ (80036f8 <HAL_DMA_Init+0xac>)
 800366e:	fba2 2303 	umull	r2, r3, r2, r3
 8003672:	091b      	lsrs	r3, r3, #4
 8003674:	009a      	lsls	r2, r3, #2
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a1f      	ldr	r2, [pc, #124]	@ (80036fc <HAL_DMA_Init+0xb0>)
 800367e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2202      	movs	r2, #2
 8003684:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003696:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800369a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80036a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr
 80036f4:	bffdfff8 	.word	0xbffdfff8
 80036f8:	cccccccd 	.word	0xcccccccd
 80036fc:	40020000 	.word	0x40020000

08003700 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d101      	bne.n	8003720 <HAL_DMA_Start_IT+0x20>
 800371c:	2302      	movs	r3, #2
 800371e:	e04b      	b.n	80037b8 <HAL_DMA_Start_IT+0xb8>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b01      	cmp	r3, #1
 8003732:	d13a      	bne.n	80037aa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2202      	movs	r2, #2
 8003738:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0201 	bic.w	r2, r2, #1
 8003750:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	68b9      	ldr	r1, [r7, #8]
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f000 f9eb 	bl	8003b34 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003762:	2b00      	cmp	r3, #0
 8003764:	d008      	beq.n	8003778 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f042 020e 	orr.w	r2, r2, #14
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	e00f      	b.n	8003798 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0204 	bic.w	r2, r2, #4
 8003786:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 020a 	orr.w	r2, r2, #10
 8003796:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 0201 	orr.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	e005      	b.n	80037b6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80037b2:	2302      	movs	r3, #2
 80037b4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80037b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037c8:	2300      	movs	r3, #0
 80037ca:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d008      	beq.n	80037ea <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2204      	movs	r2, #4
 80037dc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e020      	b.n	800382c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 020e 	bic.w	r2, r2, #14
 80037f8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 0201 	bic.w	r2, r2, #1
 8003808:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003812:	2101      	movs	r1, #1
 8003814:	fa01 f202 	lsl.w	r2, r1, r2
 8003818:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800382a:	7bfb      	ldrb	r3, [r7, #15]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr
	...

08003838 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003840:	2300      	movs	r3, #0
 8003842:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d005      	beq.n	800385c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2204      	movs	r2, #4
 8003854:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	73fb      	strb	r3, [r7, #15]
 800385a:	e051      	b.n	8003900 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 020e 	bic.w	r2, r2, #14
 800386a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0201 	bic.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a22      	ldr	r2, [pc, #136]	@ (800390c <HAL_DMA_Abort_IT+0xd4>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d029      	beq.n	80038da <HAL_DMA_Abort_IT+0xa2>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a21      	ldr	r2, [pc, #132]	@ (8003910 <HAL_DMA_Abort_IT+0xd8>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d022      	beq.n	80038d6 <HAL_DMA_Abort_IT+0x9e>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a1f      	ldr	r2, [pc, #124]	@ (8003914 <HAL_DMA_Abort_IT+0xdc>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d01a      	beq.n	80038d0 <HAL_DMA_Abort_IT+0x98>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a1e      	ldr	r2, [pc, #120]	@ (8003918 <HAL_DMA_Abort_IT+0xe0>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d012      	beq.n	80038ca <HAL_DMA_Abort_IT+0x92>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a1c      	ldr	r2, [pc, #112]	@ (800391c <HAL_DMA_Abort_IT+0xe4>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d00a      	beq.n	80038c4 <HAL_DMA_Abort_IT+0x8c>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003920 <HAL_DMA_Abort_IT+0xe8>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d102      	bne.n	80038be <HAL_DMA_Abort_IT+0x86>
 80038b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80038bc:	e00e      	b.n	80038dc <HAL_DMA_Abort_IT+0xa4>
 80038be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038c2:	e00b      	b.n	80038dc <HAL_DMA_Abort_IT+0xa4>
 80038c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038c8:	e008      	b.n	80038dc <HAL_DMA_Abort_IT+0xa4>
 80038ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038ce:	e005      	b.n	80038dc <HAL_DMA_Abort_IT+0xa4>
 80038d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038d4:	e002      	b.n	80038dc <HAL_DMA_Abort_IT+0xa4>
 80038d6:	2310      	movs	r3, #16
 80038d8:	e000      	b.n	80038dc <HAL_DMA_Abort_IT+0xa4>
 80038da:	2301      	movs	r3, #1
 80038dc:	4a11      	ldr	r2, [pc, #68]	@ (8003924 <HAL_DMA_Abort_IT+0xec>)
 80038de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	4798      	blx	r3
    } 
  }
  return status;
 8003900:	7bfb      	ldrb	r3, [r7, #15]
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	40020008 	.word	0x40020008
 8003910:	4002001c 	.word	0x4002001c
 8003914:	40020030 	.word	0x40020030
 8003918:	40020044 	.word	0x40020044
 800391c:	40020058 	.word	0x40020058
 8003920:	4002006c 	.word	0x4002006c
 8003924:	40020000 	.word	0x40020000

08003928 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003944:	2204      	movs	r2, #4
 8003946:	409a      	lsls	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4013      	ands	r3, r2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d04f      	beq.n	80039f0 <HAL_DMA_IRQHandler+0xc8>
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f003 0304 	and.w	r3, r3, #4
 8003956:	2b00      	cmp	r3, #0
 8003958:	d04a      	beq.n	80039f0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0320 	and.w	r3, r3, #32
 8003964:	2b00      	cmp	r3, #0
 8003966:	d107      	bne.n	8003978 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0204 	bic.w	r2, r2, #4
 8003976:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a66      	ldr	r2, [pc, #408]	@ (8003b18 <HAL_DMA_IRQHandler+0x1f0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d029      	beq.n	80039d6 <HAL_DMA_IRQHandler+0xae>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a65      	ldr	r2, [pc, #404]	@ (8003b1c <HAL_DMA_IRQHandler+0x1f4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d022      	beq.n	80039d2 <HAL_DMA_IRQHandler+0xaa>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a63      	ldr	r2, [pc, #396]	@ (8003b20 <HAL_DMA_IRQHandler+0x1f8>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d01a      	beq.n	80039cc <HAL_DMA_IRQHandler+0xa4>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a62      	ldr	r2, [pc, #392]	@ (8003b24 <HAL_DMA_IRQHandler+0x1fc>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d012      	beq.n	80039c6 <HAL_DMA_IRQHandler+0x9e>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a60      	ldr	r2, [pc, #384]	@ (8003b28 <HAL_DMA_IRQHandler+0x200>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d00a      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x98>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a5f      	ldr	r2, [pc, #380]	@ (8003b2c <HAL_DMA_IRQHandler+0x204>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d102      	bne.n	80039ba <HAL_DMA_IRQHandler+0x92>
 80039b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80039b8:	e00e      	b.n	80039d8 <HAL_DMA_IRQHandler+0xb0>
 80039ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80039be:	e00b      	b.n	80039d8 <HAL_DMA_IRQHandler+0xb0>
 80039c0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80039c4:	e008      	b.n	80039d8 <HAL_DMA_IRQHandler+0xb0>
 80039c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80039ca:	e005      	b.n	80039d8 <HAL_DMA_IRQHandler+0xb0>
 80039cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80039d0:	e002      	b.n	80039d8 <HAL_DMA_IRQHandler+0xb0>
 80039d2:	2340      	movs	r3, #64	@ 0x40
 80039d4:	e000      	b.n	80039d8 <HAL_DMA_IRQHandler+0xb0>
 80039d6:	2304      	movs	r3, #4
 80039d8:	4a55      	ldr	r2, [pc, #340]	@ (8003b30 <HAL_DMA_IRQHandler+0x208>)
 80039da:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8094 	beq.w	8003b0e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80039ee:	e08e      	b.n	8003b0e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	2202      	movs	r2, #2
 80039f6:	409a      	lsls	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	4013      	ands	r3, r2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d056      	beq.n	8003aae <HAL_DMA_IRQHandler+0x186>
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d051      	beq.n	8003aae <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10b      	bne.n	8003a30 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 020a 	bic.w	r2, r2, #10
 8003a26:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a38      	ldr	r2, [pc, #224]	@ (8003b18 <HAL_DMA_IRQHandler+0x1f0>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d029      	beq.n	8003a8e <HAL_DMA_IRQHandler+0x166>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a37      	ldr	r2, [pc, #220]	@ (8003b1c <HAL_DMA_IRQHandler+0x1f4>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d022      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x162>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a35      	ldr	r2, [pc, #212]	@ (8003b20 <HAL_DMA_IRQHandler+0x1f8>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d01a      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x15c>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a34      	ldr	r2, [pc, #208]	@ (8003b24 <HAL_DMA_IRQHandler+0x1fc>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d012      	beq.n	8003a7e <HAL_DMA_IRQHandler+0x156>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a32      	ldr	r2, [pc, #200]	@ (8003b28 <HAL_DMA_IRQHandler+0x200>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d00a      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x150>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a31      	ldr	r2, [pc, #196]	@ (8003b2c <HAL_DMA_IRQHandler+0x204>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d102      	bne.n	8003a72 <HAL_DMA_IRQHandler+0x14a>
 8003a6c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003a70:	e00e      	b.n	8003a90 <HAL_DMA_IRQHandler+0x168>
 8003a72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a76:	e00b      	b.n	8003a90 <HAL_DMA_IRQHandler+0x168>
 8003a78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a7c:	e008      	b.n	8003a90 <HAL_DMA_IRQHandler+0x168>
 8003a7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a82:	e005      	b.n	8003a90 <HAL_DMA_IRQHandler+0x168>
 8003a84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a88:	e002      	b.n	8003a90 <HAL_DMA_IRQHandler+0x168>
 8003a8a:	2320      	movs	r3, #32
 8003a8c:	e000      	b.n	8003a90 <HAL_DMA_IRQHandler+0x168>
 8003a8e:	2302      	movs	r3, #2
 8003a90:	4a27      	ldr	r2, [pc, #156]	@ (8003b30 <HAL_DMA_IRQHandler+0x208>)
 8003a92:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d034      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003aac:	e02f      	b.n	8003b0e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	2208      	movs	r2, #8
 8003ab4:	409a      	lsls	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d028      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x1e8>
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f003 0308 	and.w	r3, r3, #8
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d023      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 020e 	bic.w	r2, r2, #14
 8003ad6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ae6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d004      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	4798      	blx	r3
    }
  }
  return;
 8003b0e:	bf00      	nop
 8003b10:	bf00      	nop
}
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40020008 	.word	0x40020008
 8003b1c:	4002001c 	.word	0x4002001c
 8003b20:	40020030 	.word	0x40020030
 8003b24:	40020044 	.word	0x40020044
 8003b28:	40020058 	.word	0x40020058
 8003b2c:	4002006c 	.word	0x4002006c
 8003b30:	40020000 	.word	0x40020000

08003b34 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
 8003b40:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b4a:	2101      	movs	r1, #1
 8003b4c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b50:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	683a      	ldr	r2, [r7, #0]
 8003b58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b10      	cmp	r3, #16
 8003b60:	d108      	bne.n	8003b74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b72:	e007      	b.n	8003b84 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	60da      	str	r2, [r3, #12]
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bc80      	pop	{r7}
 8003b8c:	4770      	bx	lr
	...

08003b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b08b      	sub	sp, #44	@ 0x2c
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ba2:	e169      	b.n	8003e78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	69fa      	ldr	r2, [r7, #28]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	f040 8158 	bne.w	8003e72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	4a9a      	ldr	r2, [pc, #616]	@ (8003e30 <HAL_GPIO_Init+0x2a0>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d05e      	beq.n	8003c8a <HAL_GPIO_Init+0xfa>
 8003bcc:	4a98      	ldr	r2, [pc, #608]	@ (8003e30 <HAL_GPIO_Init+0x2a0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d875      	bhi.n	8003cbe <HAL_GPIO_Init+0x12e>
 8003bd2:	4a98      	ldr	r2, [pc, #608]	@ (8003e34 <HAL_GPIO_Init+0x2a4>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d058      	beq.n	8003c8a <HAL_GPIO_Init+0xfa>
 8003bd8:	4a96      	ldr	r2, [pc, #600]	@ (8003e34 <HAL_GPIO_Init+0x2a4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d86f      	bhi.n	8003cbe <HAL_GPIO_Init+0x12e>
 8003bde:	4a96      	ldr	r2, [pc, #600]	@ (8003e38 <HAL_GPIO_Init+0x2a8>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d052      	beq.n	8003c8a <HAL_GPIO_Init+0xfa>
 8003be4:	4a94      	ldr	r2, [pc, #592]	@ (8003e38 <HAL_GPIO_Init+0x2a8>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d869      	bhi.n	8003cbe <HAL_GPIO_Init+0x12e>
 8003bea:	4a94      	ldr	r2, [pc, #592]	@ (8003e3c <HAL_GPIO_Init+0x2ac>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d04c      	beq.n	8003c8a <HAL_GPIO_Init+0xfa>
 8003bf0:	4a92      	ldr	r2, [pc, #584]	@ (8003e3c <HAL_GPIO_Init+0x2ac>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d863      	bhi.n	8003cbe <HAL_GPIO_Init+0x12e>
 8003bf6:	4a92      	ldr	r2, [pc, #584]	@ (8003e40 <HAL_GPIO_Init+0x2b0>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d046      	beq.n	8003c8a <HAL_GPIO_Init+0xfa>
 8003bfc:	4a90      	ldr	r2, [pc, #576]	@ (8003e40 <HAL_GPIO_Init+0x2b0>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d85d      	bhi.n	8003cbe <HAL_GPIO_Init+0x12e>
 8003c02:	2b12      	cmp	r3, #18
 8003c04:	d82a      	bhi.n	8003c5c <HAL_GPIO_Init+0xcc>
 8003c06:	2b12      	cmp	r3, #18
 8003c08:	d859      	bhi.n	8003cbe <HAL_GPIO_Init+0x12e>
 8003c0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003c10 <HAL_GPIO_Init+0x80>)
 8003c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c10:	08003c8b 	.word	0x08003c8b
 8003c14:	08003c65 	.word	0x08003c65
 8003c18:	08003c77 	.word	0x08003c77
 8003c1c:	08003cb9 	.word	0x08003cb9
 8003c20:	08003cbf 	.word	0x08003cbf
 8003c24:	08003cbf 	.word	0x08003cbf
 8003c28:	08003cbf 	.word	0x08003cbf
 8003c2c:	08003cbf 	.word	0x08003cbf
 8003c30:	08003cbf 	.word	0x08003cbf
 8003c34:	08003cbf 	.word	0x08003cbf
 8003c38:	08003cbf 	.word	0x08003cbf
 8003c3c:	08003cbf 	.word	0x08003cbf
 8003c40:	08003cbf 	.word	0x08003cbf
 8003c44:	08003cbf 	.word	0x08003cbf
 8003c48:	08003cbf 	.word	0x08003cbf
 8003c4c:	08003cbf 	.word	0x08003cbf
 8003c50:	08003cbf 	.word	0x08003cbf
 8003c54:	08003c6d 	.word	0x08003c6d
 8003c58:	08003c81 	.word	0x08003c81
 8003c5c:	4a79      	ldr	r2, [pc, #484]	@ (8003e44 <HAL_GPIO_Init+0x2b4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d013      	beq.n	8003c8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003c62:	e02c      	b.n	8003cbe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	623b      	str	r3, [r7, #32]
          break;
 8003c6a:	e029      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	3304      	adds	r3, #4
 8003c72:	623b      	str	r3, [r7, #32]
          break;
 8003c74:	e024      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	3308      	adds	r3, #8
 8003c7c:	623b      	str	r3, [r7, #32]
          break;
 8003c7e:	e01f      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	330c      	adds	r3, #12
 8003c86:	623b      	str	r3, [r7, #32]
          break;
 8003c88:	e01a      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d102      	bne.n	8003c98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003c92:	2304      	movs	r3, #4
 8003c94:	623b      	str	r3, [r7, #32]
          break;
 8003c96:	e013      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d105      	bne.n	8003cac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ca0:	2308      	movs	r3, #8
 8003ca2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	69fa      	ldr	r2, [r7, #28]
 8003ca8:	611a      	str	r2, [r3, #16]
          break;
 8003caa:	e009      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cac:	2308      	movs	r3, #8
 8003cae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	69fa      	ldr	r2, [r7, #28]
 8003cb4:	615a      	str	r2, [r3, #20]
          break;
 8003cb6:	e003      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	623b      	str	r3, [r7, #32]
          break;
 8003cbc:	e000      	b.n	8003cc0 <HAL_GPIO_Init+0x130>
          break;
 8003cbe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	2bff      	cmp	r3, #255	@ 0xff
 8003cc4:	d801      	bhi.n	8003cca <HAL_GPIO_Init+0x13a>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	e001      	b.n	8003cce <HAL_GPIO_Init+0x13e>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	2bff      	cmp	r3, #255	@ 0xff
 8003cd4:	d802      	bhi.n	8003cdc <HAL_GPIO_Init+0x14c>
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	e002      	b.n	8003ce2 <HAL_GPIO_Init+0x152>
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cde:	3b08      	subs	r3, #8
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	210f      	movs	r1, #15
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	fa01 f303 	lsl.w	r3, r1, r3
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	401a      	ands	r2, r3
 8003cf4:	6a39      	ldr	r1, [r7, #32]
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfc:	431a      	orrs	r2, r3
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 80b1 	beq.w	8003e72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d10:	4b4d      	ldr	r3, [pc, #308]	@ (8003e48 <HAL_GPIO_Init+0x2b8>)
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	4a4c      	ldr	r2, [pc, #304]	@ (8003e48 <HAL_GPIO_Init+0x2b8>)
 8003d16:	f043 0301 	orr.w	r3, r3, #1
 8003d1a:	6193      	str	r3, [r2, #24]
 8003d1c:	4b4a      	ldr	r3, [pc, #296]	@ (8003e48 <HAL_GPIO_Init+0x2b8>)
 8003d1e:	699b      	ldr	r3, [r3, #24]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	60bb      	str	r3, [r7, #8]
 8003d26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d28:	4a48      	ldr	r2, [pc, #288]	@ (8003e4c <HAL_GPIO_Init+0x2bc>)
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2c:	089b      	lsrs	r3, r3, #2
 8003d2e:	3302      	adds	r3, #2
 8003d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	220f      	movs	r2, #15
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	43db      	mvns	r3, r3
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a40      	ldr	r2, [pc, #256]	@ (8003e50 <HAL_GPIO_Init+0x2c0>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d013      	beq.n	8003d7c <HAL_GPIO_Init+0x1ec>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a3f      	ldr	r2, [pc, #252]	@ (8003e54 <HAL_GPIO_Init+0x2c4>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d00d      	beq.n	8003d78 <HAL_GPIO_Init+0x1e8>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a3e      	ldr	r2, [pc, #248]	@ (8003e58 <HAL_GPIO_Init+0x2c8>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d007      	beq.n	8003d74 <HAL_GPIO_Init+0x1e4>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a3d      	ldr	r2, [pc, #244]	@ (8003e5c <HAL_GPIO_Init+0x2cc>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d101      	bne.n	8003d70 <HAL_GPIO_Init+0x1e0>
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e006      	b.n	8003d7e <HAL_GPIO_Init+0x1ee>
 8003d70:	2304      	movs	r3, #4
 8003d72:	e004      	b.n	8003d7e <HAL_GPIO_Init+0x1ee>
 8003d74:	2302      	movs	r3, #2
 8003d76:	e002      	b.n	8003d7e <HAL_GPIO_Init+0x1ee>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_GPIO_Init+0x1ee>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d80:	f002 0203 	and.w	r2, r2, #3
 8003d84:	0092      	lsls	r2, r2, #2
 8003d86:	4093      	lsls	r3, r2
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003d8e:	492f      	ldr	r1, [pc, #188]	@ (8003e4c <HAL_GPIO_Init+0x2bc>)
 8003d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d92:	089b      	lsrs	r3, r3, #2
 8003d94:	3302      	adds	r3, #2
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d006      	beq.n	8003db6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003da8:	4b2d      	ldr	r3, [pc, #180]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	492c      	ldr	r1, [pc, #176]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	608b      	str	r3, [r1, #8]
 8003db4:	e006      	b.n	8003dc4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003db6:	4b2a      	ldr	r3, [pc, #168]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	4928      	ldr	r1, [pc, #160]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d006      	beq.n	8003dde <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003dd0:	4b23      	ldr	r3, [pc, #140]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	4922      	ldr	r1, [pc, #136]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	60cb      	str	r3, [r1, #12]
 8003ddc:	e006      	b.n	8003dec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003dde:	4b20      	ldr	r3, [pc, #128]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	43db      	mvns	r3, r3
 8003de6:	491e      	ldr	r1, [pc, #120]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d006      	beq.n	8003e06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003df8:	4b19      	ldr	r3, [pc, #100]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	4918      	ldr	r1, [pc, #96]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	604b      	str	r3, [r1, #4]
 8003e04:	e006      	b.n	8003e14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e06:	4b16      	ldr	r3, [pc, #88]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	43db      	mvns	r3, r3
 8003e0e:	4914      	ldr	r1, [pc, #80]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d021      	beq.n	8003e64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e20:	4b0f      	ldr	r3, [pc, #60]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	490e      	ldr	r1, [pc, #56]	@ (8003e60 <HAL_GPIO_Init+0x2d0>)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	600b      	str	r3, [r1, #0]
 8003e2c:	e021      	b.n	8003e72 <HAL_GPIO_Init+0x2e2>
 8003e2e:	bf00      	nop
 8003e30:	10320000 	.word	0x10320000
 8003e34:	10310000 	.word	0x10310000
 8003e38:	10220000 	.word	0x10220000
 8003e3c:	10210000 	.word	0x10210000
 8003e40:	10120000 	.word	0x10120000
 8003e44:	10110000 	.word	0x10110000
 8003e48:	40021000 	.word	0x40021000
 8003e4c:	40010000 	.word	0x40010000
 8003e50:	40010800 	.word	0x40010800
 8003e54:	40010c00 	.word	0x40010c00
 8003e58:	40011000 	.word	0x40011000
 8003e5c:	40011400 	.word	0x40011400
 8003e60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e64:	4b0b      	ldr	r3, [pc, #44]	@ (8003e94 <HAL_GPIO_Init+0x304>)
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	4909      	ldr	r1, [pc, #36]	@ (8003e94 <HAL_GPIO_Init+0x304>)
 8003e6e:	4013      	ands	r3, r2
 8003e70:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e74:	3301      	adds	r3, #1
 8003e76:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f47f ae8e 	bne.w	8003ba4 <HAL_GPIO_Init+0x14>
  }
}
 8003e88:	bf00      	nop
 8003e8a:	bf00      	nop
 8003e8c:	372c      	adds	r7, #44	@ 0x2c
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bc80      	pop	{r7}
 8003e92:	4770      	bx	lr
 8003e94:	40010400 	.word	0x40010400

08003e98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	887b      	ldrh	r3, [r7, #2]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d002      	beq.n	8003eb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	73fb      	strb	r3, [r7, #15]
 8003eb4:	e001      	b.n	8003eba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bc80      	pop	{r7}
 8003ec4:	4770      	bx	lr

08003ec6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	807b      	strh	r3, [r7, #2]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ed6:	787b      	ldrb	r3, [r7, #1]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003edc:	887a      	ldrh	r2, [r7, #2]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003ee2:	e003      	b.n	8003eec <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003ee4:	887b      	ldrh	r3, [r7, #2]
 8003ee6:	041a      	lsls	r2, r3, #16
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	611a      	str	r2, [r3, #16]
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b085      	sub	sp, #20
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	460b      	mov	r3, r1
 8003f00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f08:	887a      	ldrh	r2, [r7, #2]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	041a      	lsls	r2, r3, #16
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	43d9      	mvns	r1, r3
 8003f14:	887b      	ldrh	r3, [r7, #2]
 8003f16:	400b      	ands	r3, r1
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	611a      	str	r2, [r3, #16]
}
 8003f1e:	bf00      	nop
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr

08003f28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e272      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 8087 	beq.w	8004056 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f48:	4b92      	ldr	r3, [pc, #584]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f003 030c 	and.w	r3, r3, #12
 8003f50:	2b04      	cmp	r3, #4
 8003f52:	d00c      	beq.n	8003f6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f54:	4b8f      	ldr	r3, [pc, #572]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 030c 	and.w	r3, r3, #12
 8003f5c:	2b08      	cmp	r3, #8
 8003f5e:	d112      	bne.n	8003f86 <HAL_RCC_OscConfig+0x5e>
 8003f60:	4b8c      	ldr	r3, [pc, #560]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f6c:	d10b      	bne.n	8003f86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f6e:	4b89      	ldr	r3, [pc, #548]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d06c      	beq.n	8004054 <HAL_RCC_OscConfig+0x12c>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d168      	bne.n	8004054 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e24c      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f8e:	d106      	bne.n	8003f9e <HAL_RCC_OscConfig+0x76>
 8003f90:	4b80      	ldr	r3, [pc, #512]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a7f      	ldr	r2, [pc, #508]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003f96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f9a:	6013      	str	r3, [r2, #0]
 8003f9c:	e02e      	b.n	8003ffc <HAL_RCC_OscConfig+0xd4>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10c      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x98>
 8003fa6:	4b7b      	ldr	r3, [pc, #492]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a7a      	ldr	r2, [pc, #488]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb0:	6013      	str	r3, [r2, #0]
 8003fb2:	4b78      	ldr	r3, [pc, #480]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a77      	ldr	r2, [pc, #476]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fb8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	e01d      	b.n	8003ffc <HAL_RCC_OscConfig+0xd4>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fc8:	d10c      	bne.n	8003fe4 <HAL_RCC_OscConfig+0xbc>
 8003fca:	4b72      	ldr	r3, [pc, #456]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a71      	ldr	r2, [pc, #452]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fd4:	6013      	str	r3, [r2, #0]
 8003fd6:	4b6f      	ldr	r3, [pc, #444]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a6e      	ldr	r2, [pc, #440]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe0:	6013      	str	r3, [r2, #0]
 8003fe2:	e00b      	b.n	8003ffc <HAL_RCC_OscConfig+0xd4>
 8003fe4:	4b6b      	ldr	r3, [pc, #428]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a6a      	ldr	r2, [pc, #424]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003fea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fee:	6013      	str	r3, [r2, #0]
 8003ff0:	4b68      	ldr	r3, [pc, #416]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a67      	ldr	r2, [pc, #412]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8003ff6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ffa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d013      	beq.n	800402c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7ff f9e6 	bl	80033d4 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800400c:	f7ff f9e2 	bl	80033d4 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b64      	cmp	r3, #100	@ 0x64
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e200      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800401e:	4b5d      	ldr	r3, [pc, #372]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0f0      	beq.n	800400c <HAL_RCC_OscConfig+0xe4>
 800402a:	e014      	b.n	8004056 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7ff f9d2 	bl	80033d4 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004034:	f7ff f9ce 	bl	80033d4 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b64      	cmp	r3, #100	@ 0x64
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e1ec      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004046:	4b53      	ldr	r3, [pc, #332]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f0      	bne.n	8004034 <HAL_RCC_OscConfig+0x10c>
 8004052:	e000      	b.n	8004056 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004054:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d063      	beq.n	800412a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004062:	4b4c      	ldr	r3, [pc, #304]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00b      	beq.n	8004086 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800406e:	4b49      	ldr	r3, [pc, #292]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f003 030c 	and.w	r3, r3, #12
 8004076:	2b08      	cmp	r3, #8
 8004078:	d11c      	bne.n	80040b4 <HAL_RCC_OscConfig+0x18c>
 800407a:	4b46      	ldr	r3, [pc, #280]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d116      	bne.n	80040b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004086:	4b43      	ldr	r3, [pc, #268]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d005      	beq.n	800409e <HAL_RCC_OscConfig+0x176>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d001      	beq.n	800409e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e1c0      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800409e:	4b3d      	ldr	r3, [pc, #244]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	4939      	ldr	r1, [pc, #228]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040b2:	e03a      	b.n	800412a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d020      	beq.n	80040fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040bc:	4b36      	ldr	r3, [pc, #216]	@ (8004198 <HAL_RCC_OscConfig+0x270>)
 80040be:	2201      	movs	r2, #1
 80040c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c2:	f7ff f987 	bl	80033d4 <HAL_GetTick>
 80040c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ca:	f7ff f983 	bl	80033d4 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e1a1      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0302 	and.w	r3, r3, #2
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0f0      	beq.n	80040ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	4927      	ldr	r1, [pc, #156]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	600b      	str	r3, [r1, #0]
 80040fc:	e015      	b.n	800412a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040fe:	4b26      	ldr	r3, [pc, #152]	@ (8004198 <HAL_RCC_OscConfig+0x270>)
 8004100:	2200      	movs	r2, #0
 8004102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004104:	f7ff f966 	bl	80033d4 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800410c:	f7ff f962 	bl	80033d4 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e180      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800411e:	4b1d      	ldr	r3, [pc, #116]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d03a      	beq.n	80041ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d019      	beq.n	8004172 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800413e:	4b17      	ldr	r3, [pc, #92]	@ (800419c <HAL_RCC_OscConfig+0x274>)
 8004140:	2201      	movs	r2, #1
 8004142:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004144:	f7ff f946 	bl	80033d4 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800414c:	f7ff f942 	bl	80033d4 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e160      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800415e:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <HAL_RCC_OscConfig+0x26c>)
 8004160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800416a:	2001      	movs	r0, #1
 800416c:	f000 face 	bl	800470c <RCC_Delay>
 8004170:	e01c      	b.n	80041ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004172:	4b0a      	ldr	r3, [pc, #40]	@ (800419c <HAL_RCC_OscConfig+0x274>)
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004178:	f7ff f92c 	bl	80033d4 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800417e:	e00f      	b.n	80041a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004180:	f7ff f928 	bl	80033d4 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d908      	bls.n	80041a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e146      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
 8004192:	bf00      	nop
 8004194:	40021000 	.word	0x40021000
 8004198:	42420000 	.word	0x42420000
 800419c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a0:	4b92      	ldr	r3, [pc, #584]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1e9      	bne.n	8004180 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 80a6 	beq.w	8004306 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ba:	2300      	movs	r3, #0
 80041bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041be:	4b8b      	ldr	r3, [pc, #556]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10d      	bne.n	80041e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ca:	4b88      	ldr	r3, [pc, #544]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80041cc:	69db      	ldr	r3, [r3, #28]
 80041ce:	4a87      	ldr	r2, [pc, #540]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80041d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041d4:	61d3      	str	r3, [r2, #28]
 80041d6:	4b85      	ldr	r3, [pc, #532]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e2:	2301      	movs	r3, #1
 80041e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e6:	4b82      	ldr	r3, [pc, #520]	@ (80043f0 <HAL_RCC_OscConfig+0x4c8>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d118      	bne.n	8004224 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f2:	4b7f      	ldr	r3, [pc, #508]	@ (80043f0 <HAL_RCC_OscConfig+0x4c8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a7e      	ldr	r2, [pc, #504]	@ (80043f0 <HAL_RCC_OscConfig+0x4c8>)
 80041f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041fe:	f7ff f8e9 	bl	80033d4 <HAL_GetTick>
 8004202:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004204:	e008      	b.n	8004218 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004206:	f7ff f8e5 	bl	80033d4 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b64      	cmp	r3, #100	@ 0x64
 8004212:	d901      	bls.n	8004218 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e103      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004218:	4b75      	ldr	r3, [pc, #468]	@ (80043f0 <HAL_RCC_OscConfig+0x4c8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004220:	2b00      	cmp	r3, #0
 8004222:	d0f0      	beq.n	8004206 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d106      	bne.n	800423a <HAL_RCC_OscConfig+0x312>
 800422c:	4b6f      	ldr	r3, [pc, #444]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	4a6e      	ldr	r2, [pc, #440]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004232:	f043 0301 	orr.w	r3, r3, #1
 8004236:	6213      	str	r3, [r2, #32]
 8004238:	e02d      	b.n	8004296 <HAL_RCC_OscConfig+0x36e>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10c      	bne.n	800425c <HAL_RCC_OscConfig+0x334>
 8004242:	4b6a      	ldr	r3, [pc, #424]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	4a69      	ldr	r2, [pc, #420]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004248:	f023 0301 	bic.w	r3, r3, #1
 800424c:	6213      	str	r3, [r2, #32]
 800424e:	4b67      	ldr	r3, [pc, #412]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	4a66      	ldr	r2, [pc, #408]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004254:	f023 0304 	bic.w	r3, r3, #4
 8004258:	6213      	str	r3, [r2, #32]
 800425a:	e01c      	b.n	8004296 <HAL_RCC_OscConfig+0x36e>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	2b05      	cmp	r3, #5
 8004262:	d10c      	bne.n	800427e <HAL_RCC_OscConfig+0x356>
 8004264:	4b61      	ldr	r3, [pc, #388]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004266:	6a1b      	ldr	r3, [r3, #32]
 8004268:	4a60      	ldr	r2, [pc, #384]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 800426a:	f043 0304 	orr.w	r3, r3, #4
 800426e:	6213      	str	r3, [r2, #32]
 8004270:	4b5e      	ldr	r3, [pc, #376]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004272:	6a1b      	ldr	r3, [r3, #32]
 8004274:	4a5d      	ldr	r2, [pc, #372]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004276:	f043 0301 	orr.w	r3, r3, #1
 800427a:	6213      	str	r3, [r2, #32]
 800427c:	e00b      	b.n	8004296 <HAL_RCC_OscConfig+0x36e>
 800427e:	4b5b      	ldr	r3, [pc, #364]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	4a5a      	ldr	r2, [pc, #360]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004284:	f023 0301 	bic.w	r3, r3, #1
 8004288:	6213      	str	r3, [r2, #32]
 800428a:	4b58      	ldr	r3, [pc, #352]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	4a57      	ldr	r2, [pc, #348]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004290:	f023 0304 	bic.w	r3, r3, #4
 8004294:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d015      	beq.n	80042ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800429e:	f7ff f899 	bl	80033d4 <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a4:	e00a      	b.n	80042bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a6:	f7ff f895 	bl	80033d4 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d901      	bls.n	80042bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e0b1      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042bc:	4b4b      	ldr	r3, [pc, #300]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f003 0302 	and.w	r3, r3, #2
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0ee      	beq.n	80042a6 <HAL_RCC_OscConfig+0x37e>
 80042c8:	e014      	b.n	80042f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ca:	f7ff f883 	bl	80033d4 <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042d0:	e00a      	b.n	80042e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d2:	f7ff f87f 	bl	80033d4 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e09b      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042e8:	4b40      	ldr	r3, [pc, #256]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1ee      	bne.n	80042d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042f4:	7dfb      	ldrb	r3, [r7, #23]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d105      	bne.n	8004306 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042fa:	4b3c      	ldr	r3, [pc, #240]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	4a3b      	ldr	r2, [pc, #236]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004300:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004304:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	2b00      	cmp	r3, #0
 800430c:	f000 8087 	beq.w	800441e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004310:	4b36      	ldr	r3, [pc, #216]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 030c 	and.w	r3, r3, #12
 8004318:	2b08      	cmp	r3, #8
 800431a:	d061      	beq.n	80043e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	69db      	ldr	r3, [r3, #28]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d146      	bne.n	80043b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004324:	4b33      	ldr	r3, [pc, #204]	@ (80043f4 <HAL_RCC_OscConfig+0x4cc>)
 8004326:	2200      	movs	r2, #0
 8004328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800432a:	f7ff f853 	bl	80033d4 <HAL_GetTick>
 800432e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004330:	e008      	b.n	8004344 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004332:	f7ff f84f 	bl	80033d4 <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e06d      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004344:	4b29      	ldr	r3, [pc, #164]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1f0      	bne.n	8004332 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004358:	d108      	bne.n	800436c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800435a:	4b24      	ldr	r3, [pc, #144]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	4921      	ldr	r1, [pc, #132]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004368:	4313      	orrs	r3, r2
 800436a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800436c:	4b1f      	ldr	r3, [pc, #124]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a19      	ldr	r1, [r3, #32]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	430b      	orrs	r3, r1
 800437e:	491b      	ldr	r1, [pc, #108]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 8004380:	4313      	orrs	r3, r2
 8004382:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004384:	4b1b      	ldr	r3, [pc, #108]	@ (80043f4 <HAL_RCC_OscConfig+0x4cc>)
 8004386:	2201      	movs	r2, #1
 8004388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800438a:	f7ff f823 	bl	80033d4 <HAL_GetTick>
 800438e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004392:	f7ff f81f 	bl	80033d4 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e03d      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043a4:	4b11      	ldr	r3, [pc, #68]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0f0      	beq.n	8004392 <HAL_RCC_OscConfig+0x46a>
 80043b0:	e035      	b.n	800441e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043b2:	4b10      	ldr	r3, [pc, #64]	@ (80043f4 <HAL_RCC_OscConfig+0x4cc>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b8:	f7ff f80c 	bl	80033d4 <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043be:	e008      	b.n	80043d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043c0:	f7ff f808 	bl	80033d4 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d901      	bls.n	80043d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e026      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043d2:	4b06      	ldr	r3, [pc, #24]	@ (80043ec <HAL_RCC_OscConfig+0x4c4>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1f0      	bne.n	80043c0 <HAL_RCC_OscConfig+0x498>
 80043de:	e01e      	b.n	800441e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d107      	bne.n	80043f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e019      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
 80043ec:	40021000 	.word	0x40021000
 80043f0:	40007000 	.word	0x40007000
 80043f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004428 <HAL_RCC_OscConfig+0x500>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a1b      	ldr	r3, [r3, #32]
 8004408:	429a      	cmp	r2, r3
 800440a:	d106      	bne.n	800441a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004416:	429a      	cmp	r2, r3
 8004418:	d001      	beq.n	800441e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40021000 	.word	0x40021000

0800442c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e0d0      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004440:	4b6a      	ldr	r3, [pc, #424]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0307 	and.w	r3, r3, #7
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d910      	bls.n	8004470 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444e:	4b67      	ldr	r3, [pc, #412]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f023 0207 	bic.w	r2, r3, #7
 8004456:	4965      	ldr	r1, [pc, #404]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800445e:	4b63      	ldr	r3, [pc, #396]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	429a      	cmp	r2, r3
 800446a:	d001      	beq.n	8004470 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e0b8      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0302 	and.w	r3, r3, #2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d020      	beq.n	80044be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004488:	4b59      	ldr	r3, [pc, #356]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	4a58      	ldr	r2, [pc, #352]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 800448e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004492:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044a0:	4b53      	ldr	r3, [pc, #332]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	4a52      	ldr	r2, [pc, #328]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044a6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80044aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ac:	4b50      	ldr	r3, [pc, #320]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	494d      	ldr	r1, [pc, #308]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d040      	beq.n	800454c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d107      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d2:	4b47      	ldr	r3, [pc, #284]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d115      	bne.n	800450a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e07f      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d107      	bne.n	80044fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ea:	4b41      	ldr	r3, [pc, #260]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d109      	bne.n	800450a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e073      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044fa:	4b3d      	ldr	r3, [pc, #244]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e06b      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800450a:	4b39      	ldr	r3, [pc, #228]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f023 0203 	bic.w	r2, r3, #3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	4936      	ldr	r1, [pc, #216]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004518:	4313      	orrs	r3, r2
 800451a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800451c:	f7fe ff5a 	bl	80033d4 <HAL_GetTick>
 8004520:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004522:	e00a      	b.n	800453a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004524:	f7fe ff56 	bl	80033d4 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004532:	4293      	cmp	r3, r2
 8004534:	d901      	bls.n	800453a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e053      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800453a:	4b2d      	ldr	r3, [pc, #180]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f003 020c 	and.w	r2, r3, #12
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	429a      	cmp	r2, r3
 800454a:	d1eb      	bne.n	8004524 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800454c:	4b27      	ldr	r3, [pc, #156]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0307 	and.w	r3, r3, #7
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d210      	bcs.n	800457c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800455a:	4b24      	ldr	r3, [pc, #144]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f023 0207 	bic.w	r2, r3, #7
 8004562:	4922      	ldr	r1, [pc, #136]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	4313      	orrs	r3, r2
 8004568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800456a:	4b20      	ldr	r3, [pc, #128]	@ (80045ec <HAL_RCC_ClockConfig+0x1c0>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e032      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0304 	and.w	r3, r3, #4
 8004584:	2b00      	cmp	r3, #0
 8004586:	d008      	beq.n	800459a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004588:	4b19      	ldr	r3, [pc, #100]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4916      	ldr	r1, [pc, #88]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004596:	4313      	orrs	r3, r2
 8004598:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0308 	and.w	r3, r3, #8
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d009      	beq.n	80045ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045a6:	4b12      	ldr	r3, [pc, #72]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	490e      	ldr	r1, [pc, #56]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045ba:	f000 f821 	bl	8004600 <HAL_RCC_GetSysClockFreq>
 80045be:	4602      	mov	r2, r0
 80045c0:	4b0b      	ldr	r3, [pc, #44]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	091b      	lsrs	r3, r3, #4
 80045c6:	f003 030f 	and.w	r3, r3, #15
 80045ca:	490a      	ldr	r1, [pc, #40]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80045cc:	5ccb      	ldrb	r3, [r1, r3]
 80045ce:	fa22 f303 	lsr.w	r3, r2, r3
 80045d2:	4a09      	ldr	r2, [pc, #36]	@ (80045f8 <HAL_RCC_ClockConfig+0x1cc>)
 80045d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045d6:	4b09      	ldr	r3, [pc, #36]	@ (80045fc <HAL_RCC_ClockConfig+0x1d0>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fe feb8 	bl	8003350 <HAL_InitTick>

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	40022000 	.word	0x40022000
 80045f0:	40021000 	.word	0x40021000
 80045f4:	0800de50 	.word	0x0800de50
 80045f8:	2000008c 	.word	0x2000008c
 80045fc:	20000090 	.word	0x20000090

08004600 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004600:	b480      	push	{r7}
 8004602:	b087      	sub	sp, #28
 8004604:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	60fb      	str	r3, [r7, #12]
 800460a:	2300      	movs	r3, #0
 800460c:	60bb      	str	r3, [r7, #8]
 800460e:	2300      	movs	r3, #0
 8004610:	617b      	str	r3, [r7, #20]
 8004612:	2300      	movs	r3, #0
 8004614:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004616:	2300      	movs	r3, #0
 8004618:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800461a:	4b1e      	ldr	r3, [pc, #120]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x94>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f003 030c 	and.w	r3, r3, #12
 8004626:	2b04      	cmp	r3, #4
 8004628:	d002      	beq.n	8004630 <HAL_RCC_GetSysClockFreq+0x30>
 800462a:	2b08      	cmp	r3, #8
 800462c:	d003      	beq.n	8004636 <HAL_RCC_GetSysClockFreq+0x36>
 800462e:	e027      	b.n	8004680 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004630:	4b19      	ldr	r3, [pc, #100]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x98>)
 8004632:	613b      	str	r3, [r7, #16]
      break;
 8004634:	e027      	b.n	8004686 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	0c9b      	lsrs	r3, r3, #18
 800463a:	f003 030f 	and.w	r3, r3, #15
 800463e:	4a17      	ldr	r2, [pc, #92]	@ (800469c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004640:	5cd3      	ldrb	r3, [r2, r3]
 8004642:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d010      	beq.n	8004670 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800464e:	4b11      	ldr	r3, [pc, #68]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x94>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	0c5b      	lsrs	r3, r3, #17
 8004654:	f003 0301 	and.w	r3, r3, #1
 8004658:	4a11      	ldr	r2, [pc, #68]	@ (80046a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800465a:	5cd3      	ldrb	r3, [r2, r3]
 800465c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a0d      	ldr	r2, [pc, #52]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x98>)
 8004662:	fb03 f202 	mul.w	r2, r3, r2
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	fbb2 f3f3 	udiv	r3, r2, r3
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	e004      	b.n	800467a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a0c      	ldr	r2, [pc, #48]	@ (80046a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004674:	fb02 f303 	mul.w	r3, r2, r3
 8004678:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	613b      	str	r3, [r7, #16]
      break;
 800467e:	e002      	b.n	8004686 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004680:	4b05      	ldr	r3, [pc, #20]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x98>)
 8004682:	613b      	str	r3, [r7, #16]
      break;
 8004684:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004686:	693b      	ldr	r3, [r7, #16]
}
 8004688:	4618      	mov	r0, r3
 800468a:	371c      	adds	r7, #28
 800468c:	46bd      	mov	sp, r7
 800468e:	bc80      	pop	{r7}
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	40021000 	.word	0x40021000
 8004698:	007a1200 	.word	0x007a1200
 800469c:	0800de68 	.word	0x0800de68
 80046a0:	0800de78 	.word	0x0800de78
 80046a4:	003d0900 	.word	0x003d0900

080046a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046ac:	4b02      	ldr	r3, [pc, #8]	@ (80046b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80046ae:	681b      	ldr	r3, [r3, #0]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	2000008c 	.word	0x2000008c

080046bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046c0:	f7ff fff2 	bl	80046a8 <HAL_RCC_GetHCLKFreq>
 80046c4:	4602      	mov	r2, r0
 80046c6:	4b05      	ldr	r3, [pc, #20]	@ (80046dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	0a1b      	lsrs	r3, r3, #8
 80046cc:	f003 0307 	and.w	r3, r3, #7
 80046d0:	4903      	ldr	r1, [pc, #12]	@ (80046e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046d2:	5ccb      	ldrb	r3, [r1, r3]
 80046d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d8:	4618      	mov	r0, r3
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	40021000 	.word	0x40021000
 80046e0:	0800de60 	.word	0x0800de60

080046e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046e8:	f7ff ffde 	bl	80046a8 <HAL_RCC_GetHCLKFreq>
 80046ec:	4602      	mov	r2, r0
 80046ee:	4b05      	ldr	r3, [pc, #20]	@ (8004704 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	0adb      	lsrs	r3, r3, #11
 80046f4:	f003 0307 	and.w	r3, r3, #7
 80046f8:	4903      	ldr	r1, [pc, #12]	@ (8004708 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046fa:	5ccb      	ldrb	r3, [r1, r3]
 80046fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004700:	4618      	mov	r0, r3
 8004702:	bd80      	pop	{r7, pc}
 8004704:	40021000 	.word	0x40021000
 8004708:	0800de60 	.word	0x0800de60

0800470c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004714:	4b0a      	ldr	r3, [pc, #40]	@ (8004740 <RCC_Delay+0x34>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a0a      	ldr	r2, [pc, #40]	@ (8004744 <RCC_Delay+0x38>)
 800471a:	fba2 2303 	umull	r2, r3, r2, r3
 800471e:	0a5b      	lsrs	r3, r3, #9
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	fb02 f303 	mul.w	r3, r2, r3
 8004726:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004728:	bf00      	nop
  }
  while (Delay --);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	1e5a      	subs	r2, r3, #1
 800472e:	60fa      	str	r2, [r7, #12]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1f9      	bne.n	8004728 <RCC_Delay+0x1c>
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	bc80      	pop	{r7}
 800473e:	4770      	bx	lr
 8004740:	2000008c 	.word	0x2000008c
 8004744:	10624dd3 	.word	0x10624dd3

08004748 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e076      	b.n	8004848 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475e:	2b00      	cmp	r3, #0
 8004760:	d108      	bne.n	8004774 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800476a:	d009      	beq.n	8004780 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	61da      	str	r2, [r3, #28]
 8004772:	e005      	b.n	8004780 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d106      	bne.n	80047a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7fe fa38 	bl	8002c10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2202      	movs	r2, #2
 80047a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80047c8:	431a      	orrs	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	431a      	orrs	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047f0:	431a      	orrs	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004804:	ea42 0103 	orr.w	r1, r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	0c1a      	lsrs	r2, r3, #16
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f002 0204 	and.w	r2, r2, #4
 8004826:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	69da      	ldr	r2, [r3, #28]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004836:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	3708      	adds	r7, #8
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	603b      	str	r3, [r7, #0]
 800485c:	4613      	mov	r3, r2
 800485e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004860:	f7fe fdb8 	bl	80033d4 <HAL_GetTick>
 8004864:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004866:	88fb      	ldrh	r3, [r7, #6]
 8004868:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b01      	cmp	r3, #1
 8004874:	d001      	beq.n	800487a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004876:	2302      	movs	r3, #2
 8004878:	e12a      	b.n	8004ad0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d002      	beq.n	8004886 <HAL_SPI_Transmit+0x36>
 8004880:	88fb      	ldrh	r3, [r7, #6]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e122      	b.n	8004ad0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_SPI_Transmit+0x48>
 8004894:	2302      	movs	r3, #2
 8004896:	e11b      	b.n	8004ad0 <HAL_SPI_Transmit+0x280>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2203      	movs	r2, #3
 80048a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	88fa      	ldrh	r2, [r7, #6]
 80048b8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	88fa      	ldrh	r2, [r7, #6]
 80048be:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048e6:	d10f      	bne.n	8004908 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004906:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004912:	2b40      	cmp	r3, #64	@ 0x40
 8004914:	d007      	beq.n	8004926 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004924:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800492e:	d152      	bne.n	80049d6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <HAL_SPI_Transmit+0xee>
 8004938:	8b7b      	ldrh	r3, [r7, #26]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d145      	bne.n	80049ca <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004942:	881a      	ldrh	r2, [r3, #0]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494e:	1c9a      	adds	r2, r3, #2
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004962:	e032      	b.n	80049ca <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b02      	cmp	r3, #2
 8004970:	d112      	bne.n	8004998 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004976:	881a      	ldrh	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004982:	1c9a      	adds	r2, r3, #2
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800498c:	b29b      	uxth	r3, r3
 800498e:	3b01      	subs	r3, #1
 8004990:	b29a      	uxth	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004996:	e018      	b.n	80049ca <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004998:	f7fe fd1c 	bl	80033d4 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d803      	bhi.n	80049b0 <HAL_SPI_Transmit+0x160>
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ae:	d102      	bne.n	80049b6 <HAL_SPI_Transmit+0x166>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d109      	bne.n	80049ca <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e082      	b.n	8004ad0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1c7      	bne.n	8004964 <HAL_SPI_Transmit+0x114>
 80049d4:	e053      	b.n	8004a7e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <HAL_SPI_Transmit+0x194>
 80049de:	8b7b      	ldrh	r3, [r7, #26]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d147      	bne.n	8004a74 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	330c      	adds	r3, #12
 80049ee:	7812      	ldrb	r2, [r2, #0]
 80049f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a0a:	e033      	b.n	8004a74 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d113      	bne.n	8004a42 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	330c      	adds	r3, #12
 8004a24:	7812      	ldrb	r2, [r2, #0]
 8004a26:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a40:	e018      	b.n	8004a74 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a42:	f7fe fcc7 	bl	80033d4 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d803      	bhi.n	8004a5a <HAL_SPI_Transmit+0x20a>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a58:	d102      	bne.n	8004a60 <HAL_SPI_Transmit+0x210>
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d109      	bne.n	8004a74 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e02d      	b.n	8004ad0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1c6      	bne.n	8004a0c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a7e:	69fa      	ldr	r2, [r7, #28]
 8004a80:	6839      	ldr	r1, [r7, #0]
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 fade 	bl	8005044 <SPI_EndRxTxTransaction>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d002      	beq.n	8004a94 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2220      	movs	r2, #32
 8004a92:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d10a      	bne.n	8004ab2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	617b      	str	r3, [r7, #20]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	617b      	str	r3, [r7, #20]
 8004ab0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e000      	b.n	8004ad0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004ace:	2300      	movs	r3, #0
  }
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3720      	adds	r7, #32
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d001      	beq.n	8004af6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004af2:	2302      	movs	r3, #2
 8004af4:	e097      	b.n	8004c26 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d002      	beq.n	8004b02 <HAL_SPI_Transmit_DMA+0x2a>
 8004afc:	88fb      	ldrh	r3, [r7, #6]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e08f      	b.n	8004c26 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d101      	bne.n	8004b14 <HAL_SPI_Transmit_DMA+0x3c>
 8004b10:	2302      	movs	r3, #2
 8004b12:	e088      	b.n	8004c26 <HAL_SPI_Transmit_DMA+0x14e>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2203      	movs	r2, #3
 8004b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	88fa      	ldrh	r2, [r7, #6]
 8004b34:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	88fa      	ldrh	r2, [r7, #6]
 8004b3a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b62:	d10f      	bne.n	8004b84 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b82:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b88:	4a29      	ldr	r2, [pc, #164]	@ (8004c30 <HAL_SPI_Transmit_DMA+0x158>)
 8004b8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b90:	4a28      	ldr	r2, [pc, #160]	@ (8004c34 <HAL_SPI_Transmit_DMA+0x15c>)
 8004b92:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b98:	4a27      	ldr	r2, [pc, #156]	@ (8004c38 <HAL_SPI_Transmit_DMA+0x160>)
 8004b9a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bac:	4619      	mov	r1, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	330c      	adds	r3, #12
 8004bb4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004bbc:	f7fe fda0 	bl	8003700 <HAL_DMA_Start_IT>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00b      	beq.n	8004bde <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bca:	f043 0210 	orr.w	r2, r3, #16
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e023      	b.n	8004c26 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be8:	2b40      	cmp	r3, #64	@ 0x40
 8004bea:	d007      	beq.n	8004bfc <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bfa:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0220 	orr.w	r2, r2, #32
 8004c12:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 0202 	orr.w	r2, r2, #2
 8004c22:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	08004eb1 	.word	0x08004eb1
 8004c34:	08004e0b 	.word	0x08004e0b
 8004c38:	08004ecd 	.word	0x08004ecd

08004c3c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b088      	sub	sp, #32
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10e      	bne.n	8004c7c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d009      	beq.n	8004c7c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d004      	beq.n	8004c7c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	4798      	blx	r3
    return;
 8004c7a:	e0b7      	b.n	8004dec <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d009      	beq.n	8004c9a <HAL_SPI_IRQHandler+0x5e>
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d004      	beq.n	8004c9a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	4798      	blx	r3
    return;
 8004c98:	e0a8      	b.n	8004dec <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	f003 0320 	and.w	r3, r3, #32
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d105      	bne.n	8004cb0 <HAL_SPI_IRQHandler+0x74>
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 809e 	beq.w	8004dec <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	f003 0320 	and.w	r3, r3, #32
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f000 8098 	beq.w	8004dec <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d023      	beq.n	8004d0e <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d011      	beq.n	8004cf6 <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd6:	f043 0204 	orr.w	r2, r3, #4
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cde:	2300      	movs	r3, #0
 8004ce0:	617b      	str	r3, [r7, #20]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	617b      	str	r3, [r7, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	e00b      	b.n	8004d0e <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	613b      	str	r3, [r7, #16]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	613b      	str	r3, [r7, #16]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	613b      	str	r3, [r7, #16]
 8004d0a:	693b      	ldr	r3, [r7, #16]
        return;
 8004d0c:	e06e      	b.n	8004dec <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	f003 0320 	and.w	r3, r3, #32
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d014      	beq.n	8004d42 <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1c:	f043 0201 	orr.w	r2, r3, #1
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004d24:	2300      	movs	r3, #0
 8004d26:	60fb      	str	r3, [r7, #12]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d04f      	beq.n	8004dea <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685a      	ldr	r2, [r3, #4]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d58:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d104      	bne.n	8004d76 <HAL_SPI_IRQHandler+0x13a>
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d034      	beq.n	8004de0 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0203 	bic.w	r2, r2, #3
 8004d84:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d011      	beq.n	8004db2 <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d92:	4a18      	ldr	r2, [pc, #96]	@ (8004df4 <HAL_SPI_IRQHandler+0x1b8>)
 8004d94:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fe fd4c 	bl	8003838 <HAL_DMA_Abort_IT>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d005      	beq.n	8004db2 <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004daa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d016      	beq.n	8004de8 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dbe:	4a0d      	ldr	r2, [pc, #52]	@ (8004df4 <HAL_SPI_IRQHandler+0x1b8>)
 8004dc0:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7fe fd36 	bl	8003838 <HAL_DMA_Abort_IT>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00a      	beq.n	8004de8 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8004dde:	e003      	b.n	8004de8 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f7fd fc99 	bl	8002718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004de6:	e000      	b.n	8004dea <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8004de8:	bf00      	nop
    return;
 8004dea:	bf00      	nop
  }
}
 8004dec:	3720      	adds	r7, #32
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	08004f0d 	.word	0x08004f0d

08004df8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bc80      	pop	{r7}
 8004e08:	4770      	bx	lr

08004e0a <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b086      	sub	sp, #24
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e18:	f7fe fadc 	bl	80033d4 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0320 	and.w	r3, r3, #32
 8004e28:	2b20      	cmp	r3, #32
 8004e2a:	d03b      	beq.n	8004ea4 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0220 	bic.w	r2, r2, #32
 8004e3a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 0202 	bic.w	r2, r2, #2
 8004e4a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	2164      	movs	r1, #100	@ 0x64
 8004e50:	6978      	ldr	r0, [r7, #20]
 8004e52:	f000 f8f7 	bl	8005044 <SPI_EndRxTxTransaction>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e60:	f043 0220 	orr.w	r2, r3, #32
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10a      	bne.n	8004e86 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e70:	2300      	movs	r3, #0
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004e9c:	6978      	ldr	r0, [r7, #20]
 8004e9e:	f7fd fc3b 	bl	8002718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004ea2:	e002      	b.n	8004eaa <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004ea4:	6978      	ldr	r0, [r7, #20]
 8004ea6:	f7fd fc1b 	bl	80026e0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f7ff ff9a 	bl	8004df8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ec4:	bf00      	nop
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f022 0203 	bic.w	r2, r2, #3
 8004ee8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eee:	f043 0210 	orr.w	r2, r3, #16
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f7fd fc0a 	bl	8002718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f04:	bf00      	nop
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f18:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f7fd fbf6 	bl	8002718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f2c:	bf00      	nop
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b088      	sub	sp, #32
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f44:	f7fe fa46 	bl	80033d4 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4c:	1a9b      	subs	r3, r3, r2
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	4413      	add	r3, r2
 8004f52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f54:	f7fe fa3e 	bl	80033d4 <HAL_GetTick>
 8004f58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f5a:	4b39      	ldr	r3, [pc, #228]	@ (8005040 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	015b      	lsls	r3, r3, #5
 8004f60:	0d1b      	lsrs	r3, r3, #20
 8004f62:	69fa      	ldr	r2, [r7, #28]
 8004f64:	fb02 f303 	mul.w	r3, r2, r3
 8004f68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f6a:	e054      	b.n	8005016 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f72:	d050      	beq.n	8005016 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f74:	f7fe fa2e 	bl	80033d4 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	69fa      	ldr	r2, [r7, #28]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d902      	bls.n	8004f8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d13d      	bne.n	8005006 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fa2:	d111      	bne.n	8004fc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fac:	d004      	beq.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fb6:	d107      	bne.n	8004fc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fd0:	d10f      	bne.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ff0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e017      	b.n	8005036 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	3b01      	subs	r3, #1
 8005014:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	689a      	ldr	r2, [r3, #8]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	4013      	ands	r3, r2
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	429a      	cmp	r2, r3
 8005024:	bf0c      	ite	eq
 8005026:	2301      	moveq	r3, #1
 8005028:	2300      	movne	r3, #0
 800502a:	b2db      	uxtb	r3, r3
 800502c:	461a      	mov	r2, r3
 800502e:	79fb      	ldrb	r3, [r7, #7]
 8005030:	429a      	cmp	r2, r3
 8005032:	d19b      	bne.n	8004f6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3720      	adds	r7, #32
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	2000008c 	.word	0x2000008c

08005044 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af02      	add	r7, sp, #8
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2201      	movs	r2, #1
 8005058:	2102      	movs	r1, #2
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f7ff ff6a 	bl	8004f34 <SPI_WaitFlagStateUntilTimeout>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506a:	f043 0220 	orr.w	r2, r3, #32
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e013      	b.n	800509e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	9300      	str	r3, [sp, #0]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	2200      	movs	r2, #0
 800507e:	2180      	movs	r1, #128	@ 0x80
 8005080:	68f8      	ldr	r0, [r7, #12]
 8005082:	f7ff ff57 	bl	8004f34 <SPI_WaitFlagStateUntilTimeout>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005090:	f043 0220 	orr.w	r2, r3, #32
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e000      	b.n	800509e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d101      	bne.n	80050b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e041      	b.n	800513c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d106      	bne.n	80050d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f7fd fea7 	bl	8002e20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2202      	movs	r2, #2
 80050d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	3304      	adds	r3, #4
 80050e2:	4619      	mov	r1, r3
 80050e4:	4610      	mov	r0, r2
 80050e6:	f000 facb 	bl	8005680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005152:	b2db      	uxtb	r3, r3
 8005154:	2b01      	cmp	r3, #1
 8005156:	d001      	beq.n	800515c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e032      	b.n	80051c2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a18      	ldr	r2, [pc, #96]	@ (80051cc <HAL_TIM_Base_Start+0x88>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d00e      	beq.n	800518c <HAL_TIM_Base_Start+0x48>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005176:	d009      	beq.n	800518c <HAL_TIM_Base_Start+0x48>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a14      	ldr	r2, [pc, #80]	@ (80051d0 <HAL_TIM_Base_Start+0x8c>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d004      	beq.n	800518c <HAL_TIM_Base_Start+0x48>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a13      	ldr	r2, [pc, #76]	@ (80051d4 <HAL_TIM_Base_Start+0x90>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d111      	bne.n	80051b0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2b06      	cmp	r3, #6
 800519c:	d010      	beq.n	80051c0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f042 0201 	orr.w	r2, r2, #1
 80051ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ae:	e007      	b.n	80051c0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr
 80051cc:	40012c00 	.word	0x40012c00
 80051d0:	40000400 	.word	0x40000400
 80051d4:	40000800 	.word	0x40000800

080051d8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	6a1a      	ldr	r2, [r3, #32]
 80051e6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80051ea:	4013      	ands	r3, r2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10f      	bne.n	8005210 <HAL_TIM_Base_Stop+0x38>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6a1a      	ldr	r2, [r3, #32]
 80051f6:	f240 4344 	movw	r3, #1092	@ 0x444
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d107      	bne.n	8005210 <HAL_TIM_Base_Stop+0x38>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0201 	bic.w	r2, r2, #1
 800520e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	bc80      	pop	{r7}
 8005222:	4770      	bx	lr

08005224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b01      	cmp	r3, #1
 8005236:	d001      	beq.n	800523c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e03a      	b.n	80052b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2202      	movs	r2, #2
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68da      	ldr	r2, [r3, #12]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f042 0201 	orr.w	r2, r2, #1
 8005252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a18      	ldr	r2, [pc, #96]	@ (80052bc <HAL_TIM_Base_Start_IT+0x98>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d00e      	beq.n	800527c <HAL_TIM_Base_Start_IT+0x58>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005266:	d009      	beq.n	800527c <HAL_TIM_Base_Start_IT+0x58>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a14      	ldr	r2, [pc, #80]	@ (80052c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d004      	beq.n	800527c <HAL_TIM_Base_Start_IT+0x58>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a13      	ldr	r2, [pc, #76]	@ (80052c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d111      	bne.n	80052a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 0307 	and.w	r3, r3, #7
 8005286:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2b06      	cmp	r3, #6
 800528c:	d010      	beq.n	80052b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f042 0201 	orr.w	r2, r2, #1
 800529c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800529e:	e007      	b.n	80052b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0201 	orr.w	r2, r2, #1
 80052ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bc80      	pop	{r7}
 80052ba:	4770      	bx	lr
 80052bc:	40012c00 	.word	0x40012c00
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800

080052c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d020      	beq.n	800532c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d01b      	beq.n	800532c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f06f 0202 	mvn.w	r2, #2
 80052fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 f998 	bl	8005648 <HAL_TIM_IC_CaptureCallback>
 8005318:	e005      	b.n	8005326 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f98b 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 f99a 	bl	800565a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f003 0304 	and.w	r3, r3, #4
 8005332:	2b00      	cmp	r3, #0
 8005334:	d020      	beq.n	8005378 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b00      	cmp	r3, #0
 800533e:	d01b      	beq.n	8005378 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0204 	mvn.w	r2, #4
 8005348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2202      	movs	r2, #2
 800534e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f972 	bl	8005648 <HAL_TIM_IC_CaptureCallback>
 8005364:	e005      	b.n	8005372 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f965 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f974 	bl	800565a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f003 0308 	and.w	r3, r3, #8
 800537e:	2b00      	cmp	r3, #0
 8005380:	d020      	beq.n	80053c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f003 0308 	and.w	r3, r3, #8
 8005388:	2b00      	cmp	r3, #0
 800538a:	d01b      	beq.n	80053c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f06f 0208 	mvn.w	r2, #8
 8005394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2204      	movs	r2, #4
 800539a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	69db      	ldr	r3, [r3, #28]
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f94c 	bl	8005648 <HAL_TIM_IC_CaptureCallback>
 80053b0:	e005      	b.n	80053be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f93f 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f94e 	bl	800565a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	f003 0310 	and.w	r3, r3, #16
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d020      	beq.n	8005410 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f003 0310 	and.w	r3, r3, #16
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d01b      	beq.n	8005410 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f06f 0210 	mvn.w	r2, #16
 80053e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2208      	movs	r2, #8
 80053e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f926 	bl	8005648 <HAL_TIM_IC_CaptureCallback>
 80053fc:	e005      	b.n	800540a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f919 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f928 	bl	800565a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00c      	beq.n	8005434 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	2b00      	cmp	r3, #0
 8005422:	d007      	beq.n	8005434 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f06f 0201 	mvn.w	r2, #1
 800542c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7fc fdbe 	bl	8001fb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00c      	beq.n	8005458 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005444:	2b00      	cmp	r3, #0
 8005446:	d007      	beq.n	8005458 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 fa7f 	bl	8005956 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00c      	beq.n	800547c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005468:	2b00      	cmp	r3, #0
 800546a:	d007      	beq.n	800547c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 f8f8 	bl	800566c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f003 0320 	and.w	r3, r3, #32
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00c      	beq.n	80054a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f003 0320 	and.w	r3, r3, #32
 800548c:	2b00      	cmp	r3, #0
 800548e:	d007      	beq.n	80054a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f06f 0220 	mvn.w	r2, #32
 8005498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fa52 	bl	8005944 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054a0:	bf00      	nop
 80054a2:	3710      	adds	r7, #16
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054b2:	2300      	movs	r3, #0
 80054b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_TIM_ConfigClockSource+0x1c>
 80054c0:	2302      	movs	r3, #2
 80054c2:	e0b4      	b.n	800562e <HAL_TIM_ConfigClockSource+0x186>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80054e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054fc:	d03e      	beq.n	800557c <HAL_TIM_ConfigClockSource+0xd4>
 80054fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005502:	f200 8087 	bhi.w	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 8005506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800550a:	f000 8086 	beq.w	800561a <HAL_TIM_ConfigClockSource+0x172>
 800550e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005512:	d87f      	bhi.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 8005514:	2b70      	cmp	r3, #112	@ 0x70
 8005516:	d01a      	beq.n	800554e <HAL_TIM_ConfigClockSource+0xa6>
 8005518:	2b70      	cmp	r3, #112	@ 0x70
 800551a:	d87b      	bhi.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 800551c:	2b60      	cmp	r3, #96	@ 0x60
 800551e:	d050      	beq.n	80055c2 <HAL_TIM_ConfigClockSource+0x11a>
 8005520:	2b60      	cmp	r3, #96	@ 0x60
 8005522:	d877      	bhi.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 8005524:	2b50      	cmp	r3, #80	@ 0x50
 8005526:	d03c      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0xfa>
 8005528:	2b50      	cmp	r3, #80	@ 0x50
 800552a:	d873      	bhi.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 800552c:	2b40      	cmp	r3, #64	@ 0x40
 800552e:	d058      	beq.n	80055e2 <HAL_TIM_ConfigClockSource+0x13a>
 8005530:	2b40      	cmp	r3, #64	@ 0x40
 8005532:	d86f      	bhi.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 8005534:	2b30      	cmp	r3, #48	@ 0x30
 8005536:	d064      	beq.n	8005602 <HAL_TIM_ConfigClockSource+0x15a>
 8005538:	2b30      	cmp	r3, #48	@ 0x30
 800553a:	d86b      	bhi.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 800553c:	2b20      	cmp	r3, #32
 800553e:	d060      	beq.n	8005602 <HAL_TIM_ConfigClockSource+0x15a>
 8005540:	2b20      	cmp	r3, #32
 8005542:	d867      	bhi.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
 8005544:	2b00      	cmp	r3, #0
 8005546:	d05c      	beq.n	8005602 <HAL_TIM_ConfigClockSource+0x15a>
 8005548:	2b10      	cmp	r3, #16
 800554a:	d05a      	beq.n	8005602 <HAL_TIM_ConfigClockSource+0x15a>
 800554c:	e062      	b.n	8005614 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800555e:	f000 f974 	bl	800584a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005570:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	609a      	str	r2, [r3, #8]
      break;
 800557a:	e04f      	b.n	800561c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800558c:	f000 f95d 	bl	800584a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800559e:	609a      	str	r2, [r3, #8]
      break;
 80055a0:	e03c      	b.n	800561c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ae:	461a      	mov	r2, r3
 80055b0:	f000 f8d4 	bl	800575c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2150      	movs	r1, #80	@ 0x50
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 f92b 	bl	8005816 <TIM_ITRx_SetConfig>
      break;
 80055c0:	e02c      	b.n	800561c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055ce:	461a      	mov	r2, r3
 80055d0:	f000 f8f2 	bl	80057b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2160      	movs	r1, #96	@ 0x60
 80055da:	4618      	mov	r0, r3
 80055dc:	f000 f91b 	bl	8005816 <TIM_ITRx_SetConfig>
      break;
 80055e0:	e01c      	b.n	800561c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ee:	461a      	mov	r2, r3
 80055f0:	f000 f8b4 	bl	800575c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2140      	movs	r1, #64	@ 0x40
 80055fa:	4618      	mov	r0, r3
 80055fc:	f000 f90b 	bl	8005816 <TIM_ITRx_SetConfig>
      break;
 8005600:	e00c      	b.n	800561c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4619      	mov	r1, r3
 800560c:	4610      	mov	r0, r2
 800560e:	f000 f902 	bl	8005816 <TIM_ITRx_SetConfig>
      break;
 8005612:	e003      	b.n	800561c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	73fb      	strb	r3, [r7, #15]
      break;
 8005618:	e000      	b.n	800561c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800561a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800562c:	7bfb      	ldrb	r3, [r7, #15]
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	bc80      	pop	{r7}
 8005646:	4770      	bx	lr

08005648 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr

0800565a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005662:	bf00      	nop
 8005664:	370c      	adds	r7, #12
 8005666:	46bd      	mov	sp, r7
 8005668:	bc80      	pop	{r7}
 800566a:	4770      	bx	lr

0800566c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr
	...

08005680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a2f      	ldr	r2, [pc, #188]	@ (8005750 <TIM_Base_SetConfig+0xd0>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d00b      	beq.n	80056b0 <TIM_Base_SetConfig+0x30>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800569e:	d007      	beq.n	80056b0 <TIM_Base_SetConfig+0x30>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005754 <TIM_Base_SetConfig+0xd4>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d003      	beq.n	80056b0 <TIM_Base_SetConfig+0x30>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a2b      	ldr	r2, [pc, #172]	@ (8005758 <TIM_Base_SetConfig+0xd8>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d108      	bne.n	80056c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	4313      	orrs	r3, r2
 80056c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a22      	ldr	r2, [pc, #136]	@ (8005750 <TIM_Base_SetConfig+0xd0>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00b      	beq.n	80056e2 <TIM_Base_SetConfig+0x62>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d0:	d007      	beq.n	80056e2 <TIM_Base_SetConfig+0x62>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005754 <TIM_Base_SetConfig+0xd4>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d003      	beq.n	80056e2 <TIM_Base_SetConfig+0x62>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005758 <TIM_Base_SetConfig+0xd8>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d108      	bne.n	80056f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a0d      	ldr	r2, [pc, #52]	@ (8005750 <TIM_Base_SetConfig+0xd0>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d103      	bne.n	8005728 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	691a      	ldr	r2, [r3, #16]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d005      	beq.n	8005746 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	f023 0201 	bic.w	r2, r3, #1
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	611a      	str	r2, [r3, #16]
  }
}
 8005746:	bf00      	nop
 8005748:	3714      	adds	r7, #20
 800574a:	46bd      	mov	sp, r7
 800574c:	bc80      	pop	{r7}
 800574e:	4770      	bx	lr
 8005750:	40012c00 	.word	0x40012c00
 8005754:	40000400 	.word	0x40000400
 8005758:	40000800 	.word	0x40000800

0800575c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6a1b      	ldr	r3, [r3, #32]
 800576c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	f023 0201 	bic.w	r2, r3, #1
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	4313      	orrs	r3, r2
 8005790:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f023 030a 	bic.w	r3, r3, #10
 8005798:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	4313      	orrs	r3, r2
 80057a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	621a      	str	r2, [r3, #32]
}
 80057ae:	bf00      	nop
 80057b0:	371c      	adds	r7, #28
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bc80      	pop	{r7}
 80057b6:	4770      	bx	lr

080057b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b087      	sub	sp, #28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	f023 0210 	bic.w	r2, r3, #16
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80057e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	031b      	lsls	r3, r3, #12
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80057f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	011b      	lsls	r3, r3, #4
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	693a      	ldr	r2, [r7, #16]
 8005804:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	621a      	str	r2, [r3, #32]
}
 800580c:	bf00      	nop
 800580e:	371c      	adds	r7, #28
 8005810:	46bd      	mov	sp, r7
 8005812:	bc80      	pop	{r7}
 8005814:	4770      	bx	lr

08005816 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005816:	b480      	push	{r7}
 8005818:	b085      	sub	sp, #20
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800582c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	4313      	orrs	r3, r2
 8005834:	f043 0307 	orr.w	r3, r3, #7
 8005838:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	609a      	str	r2, [r3, #8]
}
 8005840:	bf00      	nop
 8005842:	3714      	adds	r7, #20
 8005844:	46bd      	mov	sp, r7
 8005846:	bc80      	pop	{r7}
 8005848:	4770      	bx	lr

0800584a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800584a:	b480      	push	{r7}
 800584c:	b087      	sub	sp, #28
 800584e:	af00      	add	r7, sp, #0
 8005850:	60f8      	str	r0, [r7, #12]
 8005852:	60b9      	str	r1, [r7, #8]
 8005854:	607a      	str	r2, [r7, #4]
 8005856:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005864:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	021a      	lsls	r2, r3, #8
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	431a      	orrs	r2, r3
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	4313      	orrs	r3, r2
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4313      	orrs	r3, r2
 8005876:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	609a      	str	r2, [r3, #8]
}
 800587e:	bf00      	nop
 8005880:	371c      	adds	r7, #28
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr

08005888 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800589c:	2302      	movs	r3, #2
 800589e:	e046      	b.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2202      	movs	r2, #2
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a16      	ldr	r2, [pc, #88]	@ (8005938 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00e      	beq.n	8005902 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ec:	d009      	beq.n	8005902 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a12      	ldr	r2, [pc, #72]	@ (800593c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d004      	beq.n	8005902 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a10      	ldr	r2, [pc, #64]	@ (8005940 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d10c      	bne.n	800591c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005908:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	4313      	orrs	r3, r2
 8005912:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68ba      	ldr	r2, [r7, #8]
 800591a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3714      	adds	r7, #20
 8005932:	46bd      	mov	sp, r7
 8005934:	bc80      	pop	{r7}
 8005936:	4770      	bx	lr
 8005938:	40012c00 	.word	0x40012c00
 800593c:	40000400 	.word	0x40000400
 8005940:	40000800 	.word	0x40000800

08005944 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	bc80      	pop	{r7}
 8005954:	4770      	bx	lr

08005956 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005956:	b480      	push	{r7}
 8005958:	b083      	sub	sp, #12
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	bc80      	pop	{r7}
 8005966:	4770      	bx	lr

08005968 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d101      	bne.n	800597a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e042      	b.n	8005a00 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005980:	b2db      	uxtb	r3, r3
 8005982:	2b00      	cmp	r3, #0
 8005984:	d106      	bne.n	8005994 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f7fd fa6c 	bl	8002e6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2224      	movs	r2, #36	@ 0x24
 8005998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68da      	ldr	r2, [r3, #12]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fcab 	bl	8006308 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	691a      	ldr	r2, [r3, #16]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80059c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	695a      	ldr	r2, [r3, #20]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80059d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3708      	adds	r7, #8
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	4613      	mov	r3, r2
 8005a14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	2b20      	cmp	r3, #32
 8005a20:	d121      	bne.n	8005a66 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d002      	beq.n	8005a2e <HAL_UART_Transmit_IT+0x26>
 8005a28:	88fb      	ldrh	r3, [r7, #6]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d101      	bne.n	8005a32 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e01a      	b.n	8005a68 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	88fa      	ldrh	r2, [r7, #6]
 8005a3c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	88fa      	ldrh	r2, [r7, #6]
 8005a42:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2221      	movs	r2, #33	@ 0x21
 8005a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68da      	ldr	r2, [r3, #12]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a60:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005a62:	2300      	movs	r3, #0
 8005a64:	e000      	b.n	8005a68 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005a66:	2302      	movs	r3, #2
  }
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bc80      	pop	{r7}
 8005a70:	4770      	bx	lr
	...

08005a74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b0ba      	sub	sp, #232	@ 0xe8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aaa:	f003 030f 	and.w	r3, r3, #15
 8005aae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005ab2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10f      	bne.n	8005ada <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005abe:	f003 0320 	and.w	r3, r3, #32
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d009      	beq.n	8005ada <HAL_UART_IRQHandler+0x66>
 8005ac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aca:	f003 0320 	and.w	r3, r3, #32
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 fb5a 	bl	800618c <UART_Receive_IT>
      return;
 8005ad8:	e25b      	b.n	8005f92 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 80de 	beq.w	8005ca0 <HAL_UART_IRQHandler+0x22c>
 8005ae4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ae8:	f003 0301 	and.w	r3, r3, #1
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d106      	bne.n	8005afe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005af4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 80d1 	beq.w	8005ca0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_UART_IRQHandler+0xae>
 8005b0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b1a:	f043 0201 	orr.w	r2, r3, #1
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b26:	f003 0304 	and.w	r3, r3, #4
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <HAL_UART_IRQHandler+0xd2>
 8005b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d005      	beq.n	8005b46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3e:	f043 0202 	orr.w	r2, r3, #2
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00b      	beq.n	8005b6a <HAL_UART_IRQHandler+0xf6>
 8005b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d005      	beq.n	8005b6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b62:	f043 0204 	orr.w	r2, r3, #4
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b6e:	f003 0308 	and.w	r3, r3, #8
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d011      	beq.n	8005b9a <HAL_UART_IRQHandler+0x126>
 8005b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b7a:	f003 0320 	and.w	r3, r3, #32
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d105      	bne.n	8005b8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d005      	beq.n	8005b9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b92:	f043 0208 	orr.w	r2, r3, #8
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 81f2 	beq.w	8005f88 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ba8:	f003 0320 	and.w	r3, r3, #32
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d008      	beq.n	8005bc2 <HAL_UART_IRQHandler+0x14e>
 8005bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bb4:	f003 0320 	and.w	r3, r3, #32
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 fae5 	bl	800618c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	bf14      	ite	ne
 8005bd0:	2301      	movne	r3, #1
 8005bd2:	2300      	moveq	r3, #0
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bde:	f003 0308 	and.w	r3, r3, #8
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d103      	bne.n	8005bee <HAL_UART_IRQHandler+0x17a>
 8005be6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d04f      	beq.n	8005c8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f9ef 	bl	8005fd2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d041      	beq.n	8005c86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	3314      	adds	r3, #20
 8005c08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c10:	e853 3f00 	ldrex	r3, [r3]
 8005c14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	3314      	adds	r3, #20
 8005c2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c3e:	e841 2300 	strex	r3, r2, [r1]
 8005c42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1d9      	bne.n	8005c02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d013      	beq.n	8005c7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c5a:	4a7e      	ldr	r2, [pc, #504]	@ (8005e54 <HAL_UART_IRQHandler+0x3e0>)
 8005c5c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fd fde8 	bl	8003838 <HAL_DMA_Abort_IT>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d016      	beq.n	8005c9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c78:	4610      	mov	r0, r2
 8005c7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c7c:	e00e      	b.n	8005c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f993 	bl	8005faa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c84:	e00a      	b.n	8005c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f98f 	bl	8005faa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c8c:	e006      	b.n	8005c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f98b 	bl	8005faa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005c9a:	e175      	b.n	8005f88 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c9c:	bf00      	nop
    return;
 8005c9e:	e173      	b.n	8005f88 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	f040 814f 	bne.w	8005f48 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cae:	f003 0310 	and.w	r3, r3, #16
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 8148 	beq.w	8005f48 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cbc:	f003 0310 	and.w	r3, r3, #16
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 8141 	beq.w	8005f48 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60bb      	str	r3, [r7, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	60bb      	str	r3, [r7, #8]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	60bb      	str	r3, [r7, #8]
 8005cda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f000 80b6 	beq.w	8005e58 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005cf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	f000 8145 	beq.w	8005f8c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	f080 813e 	bcs.w	8005f8c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d16:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	2b20      	cmp	r3, #32
 8005d20:	f000 8088 	beq.w	8005e34 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	330c      	adds	r3, #12
 8005d2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d32:	e853 3f00 	ldrex	r3, [r3]
 8005d36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	330c      	adds	r3, #12
 8005d4c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005d50:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d58:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005d5c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d60:	e841 2300 	strex	r3, r2, [r1]
 8005d64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005d68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1d9      	bne.n	8005d24 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	3314      	adds	r3, #20
 8005d76:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d7a:	e853 3f00 	ldrex	r3, [r3]
 8005d7e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005d80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d82:	f023 0301 	bic.w	r3, r3, #1
 8005d86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3314      	adds	r3, #20
 8005d90:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d94:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005d98:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005d9c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005da0:	e841 2300 	strex	r3, r2, [r1]
 8005da4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005da6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1e1      	bne.n	8005d70 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	3314      	adds	r3, #20
 8005db2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005db6:	e853 3f00 	ldrex	r3, [r3]
 8005dba:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005dbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005dbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	3314      	adds	r3, #20
 8005dcc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005dd0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005dd2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005dd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005dd8:	e841 2300 	strex	r3, r2, [r1]
 8005ddc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005dde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1e3      	bne.n	8005dac <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2220      	movs	r2, #32
 8005de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	330c      	adds	r3, #12
 8005df8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dfc:	e853 3f00 	ldrex	r3, [r3]
 8005e00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e04:	f023 0310 	bic.w	r3, r3, #16
 8005e08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	330c      	adds	r3, #12
 8005e12:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005e16:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005e18:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e1e:	e841 2300 	strex	r3, r2, [r1]
 8005e22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1e3      	bne.n	8005df2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7fd fcc6 	bl	80037c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2202      	movs	r2, #2
 8005e38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	4619      	mov	r1, r3
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f8b6 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e50:	e09c      	b.n	8005f8c <HAL_UART_IRQHandler+0x518>
 8005e52:	bf00      	nop
 8005e54:	08006097 	.word	0x08006097
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	f000 808e 	beq.w	8005f90 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005e74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f000 8089 	beq.w	8005f90 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	330c      	adds	r3, #12
 8005e84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e88:	e853 3f00 	ldrex	r3, [r3]
 8005e8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	330c      	adds	r3, #12
 8005e9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ea2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ea4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ea8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005eaa:	e841 2300 	strex	r3, r2, [r1]
 8005eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1e3      	bne.n	8005e7e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	3314      	adds	r3, #20
 8005ebc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec0:	e853 3f00 	ldrex	r3, [r3]
 8005ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
 8005ec8:	f023 0301 	bic.w	r3, r3, #1
 8005ecc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	3314      	adds	r3, #20
 8005ed6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005eda:	633a      	str	r2, [r7, #48]	@ 0x30
 8005edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ede:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ee0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ee2:	e841 2300 	strex	r3, r2, [r1]
 8005ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1e3      	bne.n	8005eb6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2220      	movs	r2, #32
 8005ef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	330c      	adds	r3, #12
 8005f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	e853 3f00 	ldrex	r3, [r3]
 8005f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f023 0310 	bic.w	r3, r3, #16
 8005f12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	330c      	adds	r3, #12
 8005f1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005f20:	61fa      	str	r2, [r7, #28]
 8005f22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f24:	69b9      	ldr	r1, [r7, #24]
 8005f26:	69fa      	ldr	r2, [r7, #28]
 8005f28:	e841 2300 	strex	r3, r2, [r1]
 8005f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1e3      	bne.n	8005efc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f3e:	4619      	mov	r1, r3
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 f83b 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f46:	e023      	b.n	8005f90 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d009      	beq.n	8005f68 <HAL_UART_IRQHandler+0x4f4>
 8005f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d003      	beq.n	8005f68 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 f8ac 	bl	80060be <UART_Transmit_IT>
    return;
 8005f66:	e014      	b.n	8005f92 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00e      	beq.n	8005f92 <HAL_UART_IRQHandler+0x51e>
 8005f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d008      	beq.n	8005f92 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 f8eb 	bl	800615c <UART_EndTransmit_IT>
    return;
 8005f86:	e004      	b.n	8005f92 <HAL_UART_IRQHandler+0x51e>
    return;
 8005f88:	bf00      	nop
 8005f8a:	e002      	b.n	8005f92 <HAL_UART_IRQHandler+0x51e>
      return;
 8005f8c:	bf00      	nop
 8005f8e:	e000      	b.n	8005f92 <HAL_UART_IRQHandler+0x51e>
      return;
 8005f90:	bf00      	nop
  }
}
 8005f92:	37e8      	adds	r7, #232	@ 0xe8
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bc80      	pop	{r7}
 8005fa8:	4770      	bx	lr

08005faa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b083      	sub	sp, #12
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bc80      	pop	{r7}
 8005fba:	4770      	bx	lr

08005fbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bc80      	pop	{r7}
 8005fd0:	4770      	bx	lr

08005fd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b095      	sub	sp, #84	@ 0x54
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	330c      	adds	r3, #12
 8005fe0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fe4:	e853 3f00 	ldrex	r3, [r3]
 8005fe8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	330c      	adds	r3, #12
 8005ff8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ffa:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006000:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006002:	e841 2300 	strex	r3, r2, [r1]
 8006006:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1e5      	bne.n	8005fda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3314      	adds	r3, #20
 8006014:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	6a3b      	ldr	r3, [r7, #32]
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	61fb      	str	r3, [r7, #28]
   return(result);
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	f023 0301 	bic.w	r3, r3, #1
 8006024:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	3314      	adds	r3, #20
 800602c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800602e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006030:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006032:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006034:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006036:	e841 2300 	strex	r3, r2, [r1]
 800603a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800603c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1e5      	bne.n	800600e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006046:	2b01      	cmp	r3, #1
 8006048:	d119      	bne.n	800607e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	330c      	adds	r3, #12
 8006050:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	e853 3f00 	ldrex	r3, [r3]
 8006058:	60bb      	str	r3, [r7, #8]
   return(result);
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	f023 0310 	bic.w	r3, r3, #16
 8006060:	647b      	str	r3, [r7, #68]	@ 0x44
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	330c      	adds	r3, #12
 8006068:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800606a:	61ba      	str	r2, [r7, #24]
 800606c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606e:	6979      	ldr	r1, [r7, #20]
 8006070:	69ba      	ldr	r2, [r7, #24]
 8006072:	e841 2300 	strex	r3, r2, [r1]
 8006076:	613b      	str	r3, [r7, #16]
   return(result);
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e5      	bne.n	800604a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2220      	movs	r2, #32
 8006082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800608c:	bf00      	nop
 800608e:	3754      	adds	r7, #84	@ 0x54
 8006090:	46bd      	mov	sp, r7
 8006092:	bc80      	pop	{r7}
 8006094:	4770      	bx	lr

08006096 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b084      	sub	sp, #16
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f7ff ff7a 	bl	8005faa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060b6:	bf00      	nop
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}

080060be <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060be:	b480      	push	{r7}
 80060c0:	b085      	sub	sp, #20
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	2b21      	cmp	r3, #33	@ 0x21
 80060d0:	d13e      	bne.n	8006150 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060da:	d114      	bne.n	8006106 <UART_Transmit_IT+0x48>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d110      	bne.n	8006106 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	881b      	ldrh	r3, [r3, #0]
 80060ee:	461a      	mov	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060f8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	1c9a      	adds	r2, r3, #2
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	621a      	str	r2, [r3, #32]
 8006104:	e008      	b.n	8006118 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	1c59      	adds	r1, r3, #1
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	6211      	str	r1, [r2, #32]
 8006110:	781a      	ldrb	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800611c:	b29b      	uxth	r3, r3
 800611e:	3b01      	subs	r3, #1
 8006120:	b29b      	uxth	r3, r3
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	4619      	mov	r1, r3
 8006126:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10f      	bne.n	800614c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800613a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68da      	ldr	r2, [r3, #12]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800614a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800614c:	2300      	movs	r3, #0
 800614e:	e000      	b.n	8006152 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006150:	2302      	movs	r3, #2
  }
}
 8006152:	4618      	mov	r0, r3
 8006154:	3714      	adds	r7, #20
 8006156:	46bd      	mov	sp, r7
 8006158:	bc80      	pop	{r7}
 800615a:	4770      	bx	lr

0800615c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68da      	ldr	r2, [r3, #12]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006172:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2220      	movs	r2, #32
 8006178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f7fb fee5 	bl	8001f4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3708      	adds	r7, #8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b08c      	sub	sp, #48	@ 0x30
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b22      	cmp	r3, #34	@ 0x22
 800619e:	f040 80ae 	bne.w	80062fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061aa:	d117      	bne.n	80061dc <UART_Receive_IT+0x50>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d113      	bne.n	80061dc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80061b4:	2300      	movs	r3, #0
 80061b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d4:	1c9a      	adds	r2, r3, #2
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80061da:	e026      	b.n	800622a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80061e2:	2300      	movs	r3, #0
 80061e4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ee:	d007      	beq.n	8006200 <UART_Receive_IT+0x74>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10a      	bne.n	800620e <UART_Receive_IT+0x82>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d106      	bne.n	800620e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	b2da      	uxtb	r2, r3
 8006208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800620a:	701a      	strb	r2, [r3, #0]
 800620c:	e008      	b.n	8006220 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	b2db      	uxtb	r3, r3
 8006216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800621a:	b2da      	uxtb	r2, r3
 800621c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800621e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006224:	1c5a      	adds	r2, r3, #1
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800622e:	b29b      	uxth	r3, r3
 8006230:	3b01      	subs	r3, #1
 8006232:	b29b      	uxth	r3, r3
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	4619      	mov	r1, r3
 8006238:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800623a:	2b00      	cmp	r3, #0
 800623c:	d15d      	bne.n	80062fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0220 	bic.w	r2, r2, #32
 800624c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800625c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695a      	ldr	r2, [r3, #20]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 0201 	bic.w	r2, r2, #1
 800626c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2220      	movs	r2, #32
 8006272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006280:	2b01      	cmp	r3, #1
 8006282:	d135      	bne.n	80062f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	330c      	adds	r3, #12
 8006290:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	e853 3f00 	ldrex	r3, [r3]
 8006298:	613b      	str	r3, [r7, #16]
   return(result);
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f023 0310 	bic.w	r3, r3, #16
 80062a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	330c      	adds	r3, #12
 80062a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062aa:	623a      	str	r2, [r7, #32]
 80062ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ae:	69f9      	ldr	r1, [r7, #28]
 80062b0:	6a3a      	ldr	r2, [r7, #32]
 80062b2:	e841 2300 	strex	r3, r2, [r1]
 80062b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1e5      	bne.n	800628a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0310 	and.w	r3, r3, #16
 80062c8:	2b10      	cmp	r3, #16
 80062ca:	d10a      	bne.n	80062e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062cc:	2300      	movs	r3, #0
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	60fb      	str	r3, [r7, #12]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	60fb      	str	r3, [r7, #12]
 80062e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062e6:	4619      	mov	r1, r3
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7ff fe67 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
 80062ee:	e002      	b.n	80062f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f7ff fe51 	bl	8005f98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80062f6:	2300      	movs	r3, #0
 80062f8:	e002      	b.n	8006300 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80062fa:	2300      	movs	r3, #0
 80062fc:	e000      	b.n	8006300 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80062fe:	2302      	movs	r3, #2
  }
}
 8006300:	4618      	mov	r0, r3
 8006302:	3730      	adds	r7, #48	@ 0x30
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68da      	ldr	r2, [r3, #12]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	430a      	orrs	r2, r1
 8006324:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	4313      	orrs	r3, r2
 8006336:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006342:	f023 030c 	bic.w	r3, r3, #12
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6812      	ldr	r2, [r2, #0]
 800634a:	68b9      	ldr	r1, [r7, #8]
 800634c:	430b      	orrs	r3, r1
 800634e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	699a      	ldr	r2, [r3, #24]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	430a      	orrs	r2, r1
 8006364:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a2c      	ldr	r2, [pc, #176]	@ (800641c <UART_SetConfig+0x114>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d103      	bne.n	8006378 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006370:	f7fe f9b8 	bl	80046e4 <HAL_RCC_GetPCLK2Freq>
 8006374:	60f8      	str	r0, [r7, #12]
 8006376:	e002      	b.n	800637e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006378:	f7fe f9a0 	bl	80046bc <HAL_RCC_GetPCLK1Freq>
 800637c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	009a      	lsls	r2, r3, #2
 8006388:	441a      	add	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	fbb2 f3f3 	udiv	r3, r2, r3
 8006394:	4a22      	ldr	r2, [pc, #136]	@ (8006420 <UART_SetConfig+0x118>)
 8006396:	fba2 2303 	umull	r2, r3, r2, r3
 800639a:	095b      	lsrs	r3, r3, #5
 800639c:	0119      	lsls	r1, r3, #4
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	4613      	mov	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4413      	add	r3, r2
 80063a6:	009a      	lsls	r2, r3, #2
 80063a8:	441a      	add	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80063b4:	4b1a      	ldr	r3, [pc, #104]	@ (8006420 <UART_SetConfig+0x118>)
 80063b6:	fba3 0302 	umull	r0, r3, r3, r2
 80063ba:	095b      	lsrs	r3, r3, #5
 80063bc:	2064      	movs	r0, #100	@ 0x64
 80063be:	fb00 f303 	mul.w	r3, r0, r3
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	011b      	lsls	r3, r3, #4
 80063c6:	3332      	adds	r3, #50	@ 0x32
 80063c8:	4a15      	ldr	r2, [pc, #84]	@ (8006420 <UART_SetConfig+0x118>)
 80063ca:	fba2 2303 	umull	r2, r3, r2, r3
 80063ce:	095b      	lsrs	r3, r3, #5
 80063d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063d4:	4419      	add	r1, r3
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	4613      	mov	r3, r2
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	4413      	add	r3, r2
 80063de:	009a      	lsls	r2, r3, #2
 80063e0:	441a      	add	r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80063ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006420 <UART_SetConfig+0x118>)
 80063ee:	fba3 0302 	umull	r0, r3, r3, r2
 80063f2:	095b      	lsrs	r3, r3, #5
 80063f4:	2064      	movs	r0, #100	@ 0x64
 80063f6:	fb00 f303 	mul.w	r3, r0, r3
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	011b      	lsls	r3, r3, #4
 80063fe:	3332      	adds	r3, #50	@ 0x32
 8006400:	4a07      	ldr	r2, [pc, #28]	@ (8006420 <UART_SetConfig+0x118>)
 8006402:	fba2 2303 	umull	r2, r3, r2, r3
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	f003 020f 	and.w	r2, r3, #15
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	440a      	add	r2, r1
 8006412:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006414:	bf00      	nop
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}
 800641c:	40013800 	.word	0x40013800
 8006420:	51eb851f 	.word	0x51eb851f

08006424 <__cvt>:
 8006424:	2b00      	cmp	r3, #0
 8006426:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800642a:	461d      	mov	r5, r3
 800642c:	bfbb      	ittet	lt
 800642e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006432:	461d      	movlt	r5, r3
 8006434:	2300      	movge	r3, #0
 8006436:	232d      	movlt	r3, #45	@ 0x2d
 8006438:	b088      	sub	sp, #32
 800643a:	4614      	mov	r4, r2
 800643c:	bfb8      	it	lt
 800643e:	4614      	movlt	r4, r2
 8006440:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006442:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006444:	7013      	strb	r3, [r2, #0]
 8006446:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006448:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800644c:	f023 0820 	bic.w	r8, r3, #32
 8006450:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006454:	d005      	beq.n	8006462 <__cvt+0x3e>
 8006456:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800645a:	d100      	bne.n	800645e <__cvt+0x3a>
 800645c:	3601      	adds	r6, #1
 800645e:	2302      	movs	r3, #2
 8006460:	e000      	b.n	8006464 <__cvt+0x40>
 8006462:	2303      	movs	r3, #3
 8006464:	aa07      	add	r2, sp, #28
 8006466:	9204      	str	r2, [sp, #16]
 8006468:	aa06      	add	r2, sp, #24
 800646a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800646e:	e9cd 3600 	strd	r3, r6, [sp]
 8006472:	4622      	mov	r2, r4
 8006474:	462b      	mov	r3, r5
 8006476:	f001 f883 	bl	8007580 <_dtoa_r>
 800647a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800647e:	4607      	mov	r7, r0
 8006480:	d119      	bne.n	80064b6 <__cvt+0x92>
 8006482:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006484:	07db      	lsls	r3, r3, #31
 8006486:	d50e      	bpl.n	80064a6 <__cvt+0x82>
 8006488:	eb00 0906 	add.w	r9, r0, r6
 800648c:	2200      	movs	r2, #0
 800648e:	2300      	movs	r3, #0
 8006490:	4620      	mov	r0, r4
 8006492:	4629      	mov	r1, r5
 8006494:	f7fa fa88 	bl	80009a8 <__aeabi_dcmpeq>
 8006498:	b108      	cbz	r0, 800649e <__cvt+0x7a>
 800649a:	f8cd 901c 	str.w	r9, [sp, #28]
 800649e:	2230      	movs	r2, #48	@ 0x30
 80064a0:	9b07      	ldr	r3, [sp, #28]
 80064a2:	454b      	cmp	r3, r9
 80064a4:	d31e      	bcc.n	80064e4 <__cvt+0xc0>
 80064a6:	4638      	mov	r0, r7
 80064a8:	9b07      	ldr	r3, [sp, #28]
 80064aa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80064ac:	1bdb      	subs	r3, r3, r7
 80064ae:	6013      	str	r3, [r2, #0]
 80064b0:	b008      	add	sp, #32
 80064b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80064ba:	eb00 0906 	add.w	r9, r0, r6
 80064be:	d1e5      	bne.n	800648c <__cvt+0x68>
 80064c0:	7803      	ldrb	r3, [r0, #0]
 80064c2:	2b30      	cmp	r3, #48	@ 0x30
 80064c4:	d10a      	bne.n	80064dc <__cvt+0xb8>
 80064c6:	2200      	movs	r2, #0
 80064c8:	2300      	movs	r3, #0
 80064ca:	4620      	mov	r0, r4
 80064cc:	4629      	mov	r1, r5
 80064ce:	f7fa fa6b 	bl	80009a8 <__aeabi_dcmpeq>
 80064d2:	b918      	cbnz	r0, 80064dc <__cvt+0xb8>
 80064d4:	f1c6 0601 	rsb	r6, r6, #1
 80064d8:	f8ca 6000 	str.w	r6, [sl]
 80064dc:	f8da 3000 	ldr.w	r3, [sl]
 80064e0:	4499      	add	r9, r3
 80064e2:	e7d3      	b.n	800648c <__cvt+0x68>
 80064e4:	1c59      	adds	r1, r3, #1
 80064e6:	9107      	str	r1, [sp, #28]
 80064e8:	701a      	strb	r2, [r3, #0]
 80064ea:	e7d9      	b.n	80064a0 <__cvt+0x7c>

080064ec <__exponent>:
 80064ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064ee:	2900      	cmp	r1, #0
 80064f0:	bfb6      	itet	lt
 80064f2:	232d      	movlt	r3, #45	@ 0x2d
 80064f4:	232b      	movge	r3, #43	@ 0x2b
 80064f6:	4249      	neglt	r1, r1
 80064f8:	2909      	cmp	r1, #9
 80064fa:	7002      	strb	r2, [r0, #0]
 80064fc:	7043      	strb	r3, [r0, #1]
 80064fe:	dd29      	ble.n	8006554 <__exponent+0x68>
 8006500:	f10d 0307 	add.w	r3, sp, #7
 8006504:	461d      	mov	r5, r3
 8006506:	270a      	movs	r7, #10
 8006508:	fbb1 f6f7 	udiv	r6, r1, r7
 800650c:	461a      	mov	r2, r3
 800650e:	fb07 1416 	mls	r4, r7, r6, r1
 8006512:	3430      	adds	r4, #48	@ 0x30
 8006514:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006518:	460c      	mov	r4, r1
 800651a:	2c63      	cmp	r4, #99	@ 0x63
 800651c:	4631      	mov	r1, r6
 800651e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006522:	dcf1      	bgt.n	8006508 <__exponent+0x1c>
 8006524:	3130      	adds	r1, #48	@ 0x30
 8006526:	1e94      	subs	r4, r2, #2
 8006528:	f803 1c01 	strb.w	r1, [r3, #-1]
 800652c:	4623      	mov	r3, r4
 800652e:	1c41      	adds	r1, r0, #1
 8006530:	42ab      	cmp	r3, r5
 8006532:	d30a      	bcc.n	800654a <__exponent+0x5e>
 8006534:	f10d 0309 	add.w	r3, sp, #9
 8006538:	1a9b      	subs	r3, r3, r2
 800653a:	42ac      	cmp	r4, r5
 800653c:	bf88      	it	hi
 800653e:	2300      	movhi	r3, #0
 8006540:	3302      	adds	r3, #2
 8006542:	4403      	add	r3, r0
 8006544:	1a18      	subs	r0, r3, r0
 8006546:	b003      	add	sp, #12
 8006548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800654a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800654e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006552:	e7ed      	b.n	8006530 <__exponent+0x44>
 8006554:	2330      	movs	r3, #48	@ 0x30
 8006556:	3130      	adds	r1, #48	@ 0x30
 8006558:	7083      	strb	r3, [r0, #2]
 800655a:	70c1      	strb	r1, [r0, #3]
 800655c:	1d03      	adds	r3, r0, #4
 800655e:	e7f1      	b.n	8006544 <__exponent+0x58>

08006560 <_printf_float>:
 8006560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006564:	b091      	sub	sp, #68	@ 0x44
 8006566:	460c      	mov	r4, r1
 8006568:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800656c:	4616      	mov	r6, r2
 800656e:	461f      	mov	r7, r3
 8006570:	4605      	mov	r5, r0
 8006572:	f000 fef1 	bl	8007358 <_localeconv_r>
 8006576:	6803      	ldr	r3, [r0, #0]
 8006578:	4618      	mov	r0, r3
 800657a:	9308      	str	r3, [sp, #32]
 800657c:	f7f9 fde8 	bl	8000150 <strlen>
 8006580:	2300      	movs	r3, #0
 8006582:	930e      	str	r3, [sp, #56]	@ 0x38
 8006584:	f8d8 3000 	ldr.w	r3, [r8]
 8006588:	9009      	str	r0, [sp, #36]	@ 0x24
 800658a:	3307      	adds	r3, #7
 800658c:	f023 0307 	bic.w	r3, r3, #7
 8006590:	f103 0208 	add.w	r2, r3, #8
 8006594:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006598:	f8d4 b000 	ldr.w	fp, [r4]
 800659c:	f8c8 2000 	str.w	r2, [r8]
 80065a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80065a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80065a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065aa:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80065ae:	f04f 32ff 	mov.w	r2, #4294967295
 80065b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80065ba:	4b9c      	ldr	r3, [pc, #624]	@ (800682c <_printf_float+0x2cc>)
 80065bc:	f7fa fa26 	bl	8000a0c <__aeabi_dcmpun>
 80065c0:	bb70      	cbnz	r0, 8006620 <_printf_float+0xc0>
 80065c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065c6:	f04f 32ff 	mov.w	r2, #4294967295
 80065ca:	4b98      	ldr	r3, [pc, #608]	@ (800682c <_printf_float+0x2cc>)
 80065cc:	f7fa fa00 	bl	80009d0 <__aeabi_dcmple>
 80065d0:	bb30      	cbnz	r0, 8006620 <_printf_float+0xc0>
 80065d2:	2200      	movs	r2, #0
 80065d4:	2300      	movs	r3, #0
 80065d6:	4640      	mov	r0, r8
 80065d8:	4649      	mov	r1, r9
 80065da:	f7fa f9ef 	bl	80009bc <__aeabi_dcmplt>
 80065de:	b110      	cbz	r0, 80065e6 <_printf_float+0x86>
 80065e0:	232d      	movs	r3, #45	@ 0x2d
 80065e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065e6:	4a92      	ldr	r2, [pc, #584]	@ (8006830 <_printf_float+0x2d0>)
 80065e8:	4b92      	ldr	r3, [pc, #584]	@ (8006834 <_printf_float+0x2d4>)
 80065ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80065ee:	bf94      	ite	ls
 80065f0:	4690      	movls	r8, r2
 80065f2:	4698      	movhi	r8, r3
 80065f4:	2303      	movs	r3, #3
 80065f6:	f04f 0900 	mov.w	r9, #0
 80065fa:	6123      	str	r3, [r4, #16]
 80065fc:	f02b 0304 	bic.w	r3, fp, #4
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	4633      	mov	r3, r6
 8006604:	4621      	mov	r1, r4
 8006606:	4628      	mov	r0, r5
 8006608:	9700      	str	r7, [sp, #0]
 800660a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800660c:	f000 f9d4 	bl	80069b8 <_printf_common>
 8006610:	3001      	adds	r0, #1
 8006612:	f040 8090 	bne.w	8006736 <_printf_float+0x1d6>
 8006616:	f04f 30ff 	mov.w	r0, #4294967295
 800661a:	b011      	add	sp, #68	@ 0x44
 800661c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006620:	4642      	mov	r2, r8
 8006622:	464b      	mov	r3, r9
 8006624:	4640      	mov	r0, r8
 8006626:	4649      	mov	r1, r9
 8006628:	f7fa f9f0 	bl	8000a0c <__aeabi_dcmpun>
 800662c:	b148      	cbz	r0, 8006642 <_printf_float+0xe2>
 800662e:	464b      	mov	r3, r9
 8006630:	2b00      	cmp	r3, #0
 8006632:	bfb8      	it	lt
 8006634:	232d      	movlt	r3, #45	@ 0x2d
 8006636:	4a80      	ldr	r2, [pc, #512]	@ (8006838 <_printf_float+0x2d8>)
 8006638:	bfb8      	it	lt
 800663a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800663e:	4b7f      	ldr	r3, [pc, #508]	@ (800683c <_printf_float+0x2dc>)
 8006640:	e7d3      	b.n	80065ea <_printf_float+0x8a>
 8006642:	6863      	ldr	r3, [r4, #4]
 8006644:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006648:	1c5a      	adds	r2, r3, #1
 800664a:	d13f      	bne.n	80066cc <_printf_float+0x16c>
 800664c:	2306      	movs	r3, #6
 800664e:	6063      	str	r3, [r4, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006656:	6023      	str	r3, [r4, #0]
 8006658:	9206      	str	r2, [sp, #24]
 800665a:	aa0e      	add	r2, sp, #56	@ 0x38
 800665c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006660:	aa0d      	add	r2, sp, #52	@ 0x34
 8006662:	9203      	str	r2, [sp, #12]
 8006664:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006668:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800666c:	6863      	ldr	r3, [r4, #4]
 800666e:	4642      	mov	r2, r8
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	4628      	mov	r0, r5
 8006674:	464b      	mov	r3, r9
 8006676:	910a      	str	r1, [sp, #40]	@ 0x28
 8006678:	f7ff fed4 	bl	8006424 <__cvt>
 800667c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800667e:	4680      	mov	r8, r0
 8006680:	2947      	cmp	r1, #71	@ 0x47
 8006682:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006684:	d128      	bne.n	80066d8 <_printf_float+0x178>
 8006686:	1cc8      	adds	r0, r1, #3
 8006688:	db02      	blt.n	8006690 <_printf_float+0x130>
 800668a:	6863      	ldr	r3, [r4, #4]
 800668c:	4299      	cmp	r1, r3
 800668e:	dd40      	ble.n	8006712 <_printf_float+0x1b2>
 8006690:	f1aa 0a02 	sub.w	sl, sl, #2
 8006694:	fa5f fa8a 	uxtb.w	sl, sl
 8006698:	4652      	mov	r2, sl
 800669a:	3901      	subs	r1, #1
 800669c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80066a0:	910d      	str	r1, [sp, #52]	@ 0x34
 80066a2:	f7ff ff23 	bl	80064ec <__exponent>
 80066a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066a8:	4681      	mov	r9, r0
 80066aa:	1813      	adds	r3, r2, r0
 80066ac:	2a01      	cmp	r2, #1
 80066ae:	6123      	str	r3, [r4, #16]
 80066b0:	dc02      	bgt.n	80066b8 <_printf_float+0x158>
 80066b2:	6822      	ldr	r2, [r4, #0]
 80066b4:	07d2      	lsls	r2, r2, #31
 80066b6:	d501      	bpl.n	80066bc <_printf_float+0x15c>
 80066b8:	3301      	adds	r3, #1
 80066ba:	6123      	str	r3, [r4, #16]
 80066bc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d09e      	beq.n	8006602 <_printf_float+0xa2>
 80066c4:	232d      	movs	r3, #45	@ 0x2d
 80066c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066ca:	e79a      	b.n	8006602 <_printf_float+0xa2>
 80066cc:	2947      	cmp	r1, #71	@ 0x47
 80066ce:	d1bf      	bne.n	8006650 <_printf_float+0xf0>
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1bd      	bne.n	8006650 <_printf_float+0xf0>
 80066d4:	2301      	movs	r3, #1
 80066d6:	e7ba      	b.n	800664e <_printf_float+0xee>
 80066d8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066dc:	d9dc      	bls.n	8006698 <_printf_float+0x138>
 80066de:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80066e2:	d118      	bne.n	8006716 <_printf_float+0x1b6>
 80066e4:	2900      	cmp	r1, #0
 80066e6:	6863      	ldr	r3, [r4, #4]
 80066e8:	dd0b      	ble.n	8006702 <_printf_float+0x1a2>
 80066ea:	6121      	str	r1, [r4, #16]
 80066ec:	b913      	cbnz	r3, 80066f4 <_printf_float+0x194>
 80066ee:	6822      	ldr	r2, [r4, #0]
 80066f0:	07d0      	lsls	r0, r2, #31
 80066f2:	d502      	bpl.n	80066fa <_printf_float+0x19a>
 80066f4:	3301      	adds	r3, #1
 80066f6:	440b      	add	r3, r1
 80066f8:	6123      	str	r3, [r4, #16]
 80066fa:	f04f 0900 	mov.w	r9, #0
 80066fe:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006700:	e7dc      	b.n	80066bc <_printf_float+0x15c>
 8006702:	b913      	cbnz	r3, 800670a <_printf_float+0x1aa>
 8006704:	6822      	ldr	r2, [r4, #0]
 8006706:	07d2      	lsls	r2, r2, #31
 8006708:	d501      	bpl.n	800670e <_printf_float+0x1ae>
 800670a:	3302      	adds	r3, #2
 800670c:	e7f4      	b.n	80066f8 <_printf_float+0x198>
 800670e:	2301      	movs	r3, #1
 8006710:	e7f2      	b.n	80066f8 <_printf_float+0x198>
 8006712:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006716:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006718:	4299      	cmp	r1, r3
 800671a:	db05      	blt.n	8006728 <_printf_float+0x1c8>
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	6121      	str	r1, [r4, #16]
 8006720:	07d8      	lsls	r0, r3, #31
 8006722:	d5ea      	bpl.n	80066fa <_printf_float+0x19a>
 8006724:	1c4b      	adds	r3, r1, #1
 8006726:	e7e7      	b.n	80066f8 <_printf_float+0x198>
 8006728:	2900      	cmp	r1, #0
 800672a:	bfcc      	ite	gt
 800672c:	2201      	movgt	r2, #1
 800672e:	f1c1 0202 	rsble	r2, r1, #2
 8006732:	4413      	add	r3, r2
 8006734:	e7e0      	b.n	80066f8 <_printf_float+0x198>
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	055a      	lsls	r2, r3, #21
 800673a:	d407      	bmi.n	800674c <_printf_float+0x1ec>
 800673c:	6923      	ldr	r3, [r4, #16]
 800673e:	4642      	mov	r2, r8
 8006740:	4631      	mov	r1, r6
 8006742:	4628      	mov	r0, r5
 8006744:	47b8      	blx	r7
 8006746:	3001      	adds	r0, #1
 8006748:	d12b      	bne.n	80067a2 <_printf_float+0x242>
 800674a:	e764      	b.n	8006616 <_printf_float+0xb6>
 800674c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006750:	f240 80dc 	bls.w	800690c <_printf_float+0x3ac>
 8006754:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006758:	2200      	movs	r2, #0
 800675a:	2300      	movs	r3, #0
 800675c:	f7fa f924 	bl	80009a8 <__aeabi_dcmpeq>
 8006760:	2800      	cmp	r0, #0
 8006762:	d033      	beq.n	80067cc <_printf_float+0x26c>
 8006764:	2301      	movs	r3, #1
 8006766:	4631      	mov	r1, r6
 8006768:	4628      	mov	r0, r5
 800676a:	4a35      	ldr	r2, [pc, #212]	@ (8006840 <_printf_float+0x2e0>)
 800676c:	47b8      	blx	r7
 800676e:	3001      	adds	r0, #1
 8006770:	f43f af51 	beq.w	8006616 <_printf_float+0xb6>
 8006774:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006778:	4543      	cmp	r3, r8
 800677a:	db02      	blt.n	8006782 <_printf_float+0x222>
 800677c:	6823      	ldr	r3, [r4, #0]
 800677e:	07d8      	lsls	r0, r3, #31
 8006780:	d50f      	bpl.n	80067a2 <_printf_float+0x242>
 8006782:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	f43f af42 	beq.w	8006616 <_printf_float+0xb6>
 8006792:	f04f 0900 	mov.w	r9, #0
 8006796:	f108 38ff 	add.w	r8, r8, #4294967295
 800679a:	f104 0a1a 	add.w	sl, r4, #26
 800679e:	45c8      	cmp	r8, r9
 80067a0:	dc09      	bgt.n	80067b6 <_printf_float+0x256>
 80067a2:	6823      	ldr	r3, [r4, #0]
 80067a4:	079b      	lsls	r3, r3, #30
 80067a6:	f100 8102 	bmi.w	80069ae <_printf_float+0x44e>
 80067aa:	68e0      	ldr	r0, [r4, #12]
 80067ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067ae:	4298      	cmp	r0, r3
 80067b0:	bfb8      	it	lt
 80067b2:	4618      	movlt	r0, r3
 80067b4:	e731      	b.n	800661a <_printf_float+0xba>
 80067b6:	2301      	movs	r3, #1
 80067b8:	4652      	mov	r2, sl
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	f43f af28 	beq.w	8006616 <_printf_float+0xb6>
 80067c6:	f109 0901 	add.w	r9, r9, #1
 80067ca:	e7e8      	b.n	800679e <_printf_float+0x23e>
 80067cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	dc38      	bgt.n	8006844 <_printf_float+0x2e4>
 80067d2:	2301      	movs	r3, #1
 80067d4:	4631      	mov	r1, r6
 80067d6:	4628      	mov	r0, r5
 80067d8:	4a19      	ldr	r2, [pc, #100]	@ (8006840 <_printf_float+0x2e0>)
 80067da:	47b8      	blx	r7
 80067dc:	3001      	adds	r0, #1
 80067de:	f43f af1a 	beq.w	8006616 <_printf_float+0xb6>
 80067e2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80067e6:	ea59 0303 	orrs.w	r3, r9, r3
 80067ea:	d102      	bne.n	80067f2 <_printf_float+0x292>
 80067ec:	6823      	ldr	r3, [r4, #0]
 80067ee:	07d9      	lsls	r1, r3, #31
 80067f0:	d5d7      	bpl.n	80067a2 <_printf_float+0x242>
 80067f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067f6:	4631      	mov	r1, r6
 80067f8:	4628      	mov	r0, r5
 80067fa:	47b8      	blx	r7
 80067fc:	3001      	adds	r0, #1
 80067fe:	f43f af0a 	beq.w	8006616 <_printf_float+0xb6>
 8006802:	f04f 0a00 	mov.w	sl, #0
 8006806:	f104 0b1a 	add.w	fp, r4, #26
 800680a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800680c:	425b      	negs	r3, r3
 800680e:	4553      	cmp	r3, sl
 8006810:	dc01      	bgt.n	8006816 <_printf_float+0x2b6>
 8006812:	464b      	mov	r3, r9
 8006814:	e793      	b.n	800673e <_printf_float+0x1de>
 8006816:	2301      	movs	r3, #1
 8006818:	465a      	mov	r2, fp
 800681a:	4631      	mov	r1, r6
 800681c:	4628      	mov	r0, r5
 800681e:	47b8      	blx	r7
 8006820:	3001      	adds	r0, #1
 8006822:	f43f aef8 	beq.w	8006616 <_printf_float+0xb6>
 8006826:	f10a 0a01 	add.w	sl, sl, #1
 800682a:	e7ee      	b.n	800680a <_printf_float+0x2aa>
 800682c:	7fefffff 	.word	0x7fefffff
 8006830:	0800de7a 	.word	0x0800de7a
 8006834:	0800de7e 	.word	0x0800de7e
 8006838:	0800de82 	.word	0x0800de82
 800683c:	0800de86 	.word	0x0800de86
 8006840:	0800de8a 	.word	0x0800de8a
 8006844:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006846:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800684a:	4553      	cmp	r3, sl
 800684c:	bfa8      	it	ge
 800684e:	4653      	movge	r3, sl
 8006850:	2b00      	cmp	r3, #0
 8006852:	4699      	mov	r9, r3
 8006854:	dc36      	bgt.n	80068c4 <_printf_float+0x364>
 8006856:	f04f 0b00 	mov.w	fp, #0
 800685a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800685e:	f104 021a 	add.w	r2, r4, #26
 8006862:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006864:	930a      	str	r3, [sp, #40]	@ 0x28
 8006866:	eba3 0309 	sub.w	r3, r3, r9
 800686a:	455b      	cmp	r3, fp
 800686c:	dc31      	bgt.n	80068d2 <_printf_float+0x372>
 800686e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006870:	459a      	cmp	sl, r3
 8006872:	dc3a      	bgt.n	80068ea <_printf_float+0x38a>
 8006874:	6823      	ldr	r3, [r4, #0]
 8006876:	07da      	lsls	r2, r3, #31
 8006878:	d437      	bmi.n	80068ea <_printf_float+0x38a>
 800687a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800687c:	ebaa 0903 	sub.w	r9, sl, r3
 8006880:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006882:	ebaa 0303 	sub.w	r3, sl, r3
 8006886:	4599      	cmp	r9, r3
 8006888:	bfa8      	it	ge
 800688a:	4699      	movge	r9, r3
 800688c:	f1b9 0f00 	cmp.w	r9, #0
 8006890:	dc33      	bgt.n	80068fa <_printf_float+0x39a>
 8006892:	f04f 0800 	mov.w	r8, #0
 8006896:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800689a:	f104 0b1a 	add.w	fp, r4, #26
 800689e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068a0:	ebaa 0303 	sub.w	r3, sl, r3
 80068a4:	eba3 0309 	sub.w	r3, r3, r9
 80068a8:	4543      	cmp	r3, r8
 80068aa:	f77f af7a 	ble.w	80067a2 <_printf_float+0x242>
 80068ae:	2301      	movs	r3, #1
 80068b0:	465a      	mov	r2, fp
 80068b2:	4631      	mov	r1, r6
 80068b4:	4628      	mov	r0, r5
 80068b6:	47b8      	blx	r7
 80068b8:	3001      	adds	r0, #1
 80068ba:	f43f aeac 	beq.w	8006616 <_printf_float+0xb6>
 80068be:	f108 0801 	add.w	r8, r8, #1
 80068c2:	e7ec      	b.n	800689e <_printf_float+0x33e>
 80068c4:	4642      	mov	r2, r8
 80068c6:	4631      	mov	r1, r6
 80068c8:	4628      	mov	r0, r5
 80068ca:	47b8      	blx	r7
 80068cc:	3001      	adds	r0, #1
 80068ce:	d1c2      	bne.n	8006856 <_printf_float+0x2f6>
 80068d0:	e6a1      	b.n	8006616 <_printf_float+0xb6>
 80068d2:	2301      	movs	r3, #1
 80068d4:	4631      	mov	r1, r6
 80068d6:	4628      	mov	r0, r5
 80068d8:	920a      	str	r2, [sp, #40]	@ 0x28
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	f43f ae9a 	beq.w	8006616 <_printf_float+0xb6>
 80068e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068e4:	f10b 0b01 	add.w	fp, fp, #1
 80068e8:	e7bb      	b.n	8006862 <_printf_float+0x302>
 80068ea:	4631      	mov	r1, r6
 80068ec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80068f0:	4628      	mov	r0, r5
 80068f2:	47b8      	blx	r7
 80068f4:	3001      	adds	r0, #1
 80068f6:	d1c0      	bne.n	800687a <_printf_float+0x31a>
 80068f8:	e68d      	b.n	8006616 <_printf_float+0xb6>
 80068fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068fc:	464b      	mov	r3, r9
 80068fe:	4631      	mov	r1, r6
 8006900:	4628      	mov	r0, r5
 8006902:	4442      	add	r2, r8
 8006904:	47b8      	blx	r7
 8006906:	3001      	adds	r0, #1
 8006908:	d1c3      	bne.n	8006892 <_printf_float+0x332>
 800690a:	e684      	b.n	8006616 <_printf_float+0xb6>
 800690c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006910:	f1ba 0f01 	cmp.w	sl, #1
 8006914:	dc01      	bgt.n	800691a <_printf_float+0x3ba>
 8006916:	07db      	lsls	r3, r3, #31
 8006918:	d536      	bpl.n	8006988 <_printf_float+0x428>
 800691a:	2301      	movs	r3, #1
 800691c:	4642      	mov	r2, r8
 800691e:	4631      	mov	r1, r6
 8006920:	4628      	mov	r0, r5
 8006922:	47b8      	blx	r7
 8006924:	3001      	adds	r0, #1
 8006926:	f43f ae76 	beq.w	8006616 <_printf_float+0xb6>
 800692a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800692e:	4631      	mov	r1, r6
 8006930:	4628      	mov	r0, r5
 8006932:	47b8      	blx	r7
 8006934:	3001      	adds	r0, #1
 8006936:	f43f ae6e 	beq.w	8006616 <_printf_float+0xb6>
 800693a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800693e:	2200      	movs	r2, #0
 8006940:	2300      	movs	r3, #0
 8006942:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006946:	f7fa f82f 	bl	80009a8 <__aeabi_dcmpeq>
 800694a:	b9c0      	cbnz	r0, 800697e <_printf_float+0x41e>
 800694c:	4653      	mov	r3, sl
 800694e:	f108 0201 	add.w	r2, r8, #1
 8006952:	4631      	mov	r1, r6
 8006954:	4628      	mov	r0, r5
 8006956:	47b8      	blx	r7
 8006958:	3001      	adds	r0, #1
 800695a:	d10c      	bne.n	8006976 <_printf_float+0x416>
 800695c:	e65b      	b.n	8006616 <_printf_float+0xb6>
 800695e:	2301      	movs	r3, #1
 8006960:	465a      	mov	r2, fp
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f ae54 	beq.w	8006616 <_printf_float+0xb6>
 800696e:	f108 0801 	add.w	r8, r8, #1
 8006972:	45d0      	cmp	r8, sl
 8006974:	dbf3      	blt.n	800695e <_printf_float+0x3fe>
 8006976:	464b      	mov	r3, r9
 8006978:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800697c:	e6e0      	b.n	8006740 <_printf_float+0x1e0>
 800697e:	f04f 0800 	mov.w	r8, #0
 8006982:	f104 0b1a 	add.w	fp, r4, #26
 8006986:	e7f4      	b.n	8006972 <_printf_float+0x412>
 8006988:	2301      	movs	r3, #1
 800698a:	4642      	mov	r2, r8
 800698c:	e7e1      	b.n	8006952 <_printf_float+0x3f2>
 800698e:	2301      	movs	r3, #1
 8006990:	464a      	mov	r2, r9
 8006992:	4631      	mov	r1, r6
 8006994:	4628      	mov	r0, r5
 8006996:	47b8      	blx	r7
 8006998:	3001      	adds	r0, #1
 800699a:	f43f ae3c 	beq.w	8006616 <_printf_float+0xb6>
 800699e:	f108 0801 	add.w	r8, r8, #1
 80069a2:	68e3      	ldr	r3, [r4, #12]
 80069a4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80069a6:	1a5b      	subs	r3, r3, r1
 80069a8:	4543      	cmp	r3, r8
 80069aa:	dcf0      	bgt.n	800698e <_printf_float+0x42e>
 80069ac:	e6fd      	b.n	80067aa <_printf_float+0x24a>
 80069ae:	f04f 0800 	mov.w	r8, #0
 80069b2:	f104 0919 	add.w	r9, r4, #25
 80069b6:	e7f4      	b.n	80069a2 <_printf_float+0x442>

080069b8 <_printf_common>:
 80069b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069bc:	4616      	mov	r6, r2
 80069be:	4698      	mov	r8, r3
 80069c0:	688a      	ldr	r2, [r1, #8]
 80069c2:	690b      	ldr	r3, [r1, #16]
 80069c4:	4607      	mov	r7, r0
 80069c6:	4293      	cmp	r3, r2
 80069c8:	bfb8      	it	lt
 80069ca:	4613      	movlt	r3, r2
 80069cc:	6033      	str	r3, [r6, #0]
 80069ce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80069d2:	460c      	mov	r4, r1
 80069d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069d8:	b10a      	cbz	r2, 80069de <_printf_common+0x26>
 80069da:	3301      	adds	r3, #1
 80069dc:	6033      	str	r3, [r6, #0]
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	0699      	lsls	r1, r3, #26
 80069e2:	bf42      	ittt	mi
 80069e4:	6833      	ldrmi	r3, [r6, #0]
 80069e6:	3302      	addmi	r3, #2
 80069e8:	6033      	strmi	r3, [r6, #0]
 80069ea:	6825      	ldr	r5, [r4, #0]
 80069ec:	f015 0506 	ands.w	r5, r5, #6
 80069f0:	d106      	bne.n	8006a00 <_printf_common+0x48>
 80069f2:	f104 0a19 	add.w	sl, r4, #25
 80069f6:	68e3      	ldr	r3, [r4, #12]
 80069f8:	6832      	ldr	r2, [r6, #0]
 80069fa:	1a9b      	subs	r3, r3, r2
 80069fc:	42ab      	cmp	r3, r5
 80069fe:	dc2b      	bgt.n	8006a58 <_printf_common+0xa0>
 8006a00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a04:	6822      	ldr	r2, [r4, #0]
 8006a06:	3b00      	subs	r3, #0
 8006a08:	bf18      	it	ne
 8006a0a:	2301      	movne	r3, #1
 8006a0c:	0692      	lsls	r2, r2, #26
 8006a0e:	d430      	bmi.n	8006a72 <_printf_common+0xba>
 8006a10:	4641      	mov	r1, r8
 8006a12:	4638      	mov	r0, r7
 8006a14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a18:	47c8      	blx	r9
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	d023      	beq.n	8006a66 <_printf_common+0xae>
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	6922      	ldr	r2, [r4, #16]
 8006a22:	f003 0306 	and.w	r3, r3, #6
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	bf14      	ite	ne
 8006a2a:	2500      	movne	r5, #0
 8006a2c:	6833      	ldreq	r3, [r6, #0]
 8006a2e:	f04f 0600 	mov.w	r6, #0
 8006a32:	bf08      	it	eq
 8006a34:	68e5      	ldreq	r5, [r4, #12]
 8006a36:	f104 041a 	add.w	r4, r4, #26
 8006a3a:	bf08      	it	eq
 8006a3c:	1aed      	subeq	r5, r5, r3
 8006a3e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006a42:	bf08      	it	eq
 8006a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	bfc4      	itt	gt
 8006a4c:	1a9b      	subgt	r3, r3, r2
 8006a4e:	18ed      	addgt	r5, r5, r3
 8006a50:	42b5      	cmp	r5, r6
 8006a52:	d11a      	bne.n	8006a8a <_printf_common+0xd2>
 8006a54:	2000      	movs	r0, #0
 8006a56:	e008      	b.n	8006a6a <_printf_common+0xb2>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	4652      	mov	r2, sl
 8006a5c:	4641      	mov	r1, r8
 8006a5e:	4638      	mov	r0, r7
 8006a60:	47c8      	blx	r9
 8006a62:	3001      	adds	r0, #1
 8006a64:	d103      	bne.n	8006a6e <_printf_common+0xb6>
 8006a66:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a6e:	3501      	adds	r5, #1
 8006a70:	e7c1      	b.n	80069f6 <_printf_common+0x3e>
 8006a72:	2030      	movs	r0, #48	@ 0x30
 8006a74:	18e1      	adds	r1, r4, r3
 8006a76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a80:	4422      	add	r2, r4
 8006a82:	3302      	adds	r3, #2
 8006a84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a88:	e7c2      	b.n	8006a10 <_printf_common+0x58>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4641      	mov	r1, r8
 8006a90:	4638      	mov	r0, r7
 8006a92:	47c8      	blx	r9
 8006a94:	3001      	adds	r0, #1
 8006a96:	d0e6      	beq.n	8006a66 <_printf_common+0xae>
 8006a98:	3601      	adds	r6, #1
 8006a9a:	e7d9      	b.n	8006a50 <_printf_common+0x98>

08006a9c <_printf_i>:
 8006a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa0:	7e0f      	ldrb	r7, [r1, #24]
 8006aa2:	4691      	mov	r9, r2
 8006aa4:	2f78      	cmp	r7, #120	@ 0x78
 8006aa6:	4680      	mov	r8, r0
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	469a      	mov	sl, r3
 8006aac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006aae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ab2:	d807      	bhi.n	8006ac4 <_printf_i+0x28>
 8006ab4:	2f62      	cmp	r7, #98	@ 0x62
 8006ab6:	d80a      	bhi.n	8006ace <_printf_i+0x32>
 8006ab8:	2f00      	cmp	r7, #0
 8006aba:	f000 80d3 	beq.w	8006c64 <_printf_i+0x1c8>
 8006abe:	2f58      	cmp	r7, #88	@ 0x58
 8006ac0:	f000 80ba 	beq.w	8006c38 <_printf_i+0x19c>
 8006ac4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ac8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006acc:	e03a      	b.n	8006b44 <_printf_i+0xa8>
 8006ace:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ad2:	2b15      	cmp	r3, #21
 8006ad4:	d8f6      	bhi.n	8006ac4 <_printf_i+0x28>
 8006ad6:	a101      	add	r1, pc, #4	@ (adr r1, 8006adc <_printf_i+0x40>)
 8006ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006adc:	08006b35 	.word	0x08006b35
 8006ae0:	08006b49 	.word	0x08006b49
 8006ae4:	08006ac5 	.word	0x08006ac5
 8006ae8:	08006ac5 	.word	0x08006ac5
 8006aec:	08006ac5 	.word	0x08006ac5
 8006af0:	08006ac5 	.word	0x08006ac5
 8006af4:	08006b49 	.word	0x08006b49
 8006af8:	08006ac5 	.word	0x08006ac5
 8006afc:	08006ac5 	.word	0x08006ac5
 8006b00:	08006ac5 	.word	0x08006ac5
 8006b04:	08006ac5 	.word	0x08006ac5
 8006b08:	08006c4b 	.word	0x08006c4b
 8006b0c:	08006b73 	.word	0x08006b73
 8006b10:	08006c05 	.word	0x08006c05
 8006b14:	08006ac5 	.word	0x08006ac5
 8006b18:	08006ac5 	.word	0x08006ac5
 8006b1c:	08006c6d 	.word	0x08006c6d
 8006b20:	08006ac5 	.word	0x08006ac5
 8006b24:	08006b73 	.word	0x08006b73
 8006b28:	08006ac5 	.word	0x08006ac5
 8006b2c:	08006ac5 	.word	0x08006ac5
 8006b30:	08006c0d 	.word	0x08006c0d
 8006b34:	6833      	ldr	r3, [r6, #0]
 8006b36:	1d1a      	adds	r2, r3, #4
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6032      	str	r2, [r6, #0]
 8006b3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b44:	2301      	movs	r3, #1
 8006b46:	e09e      	b.n	8006c86 <_printf_i+0x1ea>
 8006b48:	6833      	ldr	r3, [r6, #0]
 8006b4a:	6820      	ldr	r0, [r4, #0]
 8006b4c:	1d19      	adds	r1, r3, #4
 8006b4e:	6031      	str	r1, [r6, #0]
 8006b50:	0606      	lsls	r6, r0, #24
 8006b52:	d501      	bpl.n	8006b58 <_printf_i+0xbc>
 8006b54:	681d      	ldr	r5, [r3, #0]
 8006b56:	e003      	b.n	8006b60 <_printf_i+0xc4>
 8006b58:	0645      	lsls	r5, r0, #25
 8006b5a:	d5fb      	bpl.n	8006b54 <_printf_i+0xb8>
 8006b5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b60:	2d00      	cmp	r5, #0
 8006b62:	da03      	bge.n	8006b6c <_printf_i+0xd0>
 8006b64:	232d      	movs	r3, #45	@ 0x2d
 8006b66:	426d      	negs	r5, r5
 8006b68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b6c:	230a      	movs	r3, #10
 8006b6e:	4859      	ldr	r0, [pc, #356]	@ (8006cd4 <_printf_i+0x238>)
 8006b70:	e011      	b.n	8006b96 <_printf_i+0xfa>
 8006b72:	6821      	ldr	r1, [r4, #0]
 8006b74:	6833      	ldr	r3, [r6, #0]
 8006b76:	0608      	lsls	r0, r1, #24
 8006b78:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b7c:	d402      	bmi.n	8006b84 <_printf_i+0xe8>
 8006b7e:	0649      	lsls	r1, r1, #25
 8006b80:	bf48      	it	mi
 8006b82:	b2ad      	uxthmi	r5, r5
 8006b84:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b86:	6033      	str	r3, [r6, #0]
 8006b88:	bf14      	ite	ne
 8006b8a:	230a      	movne	r3, #10
 8006b8c:	2308      	moveq	r3, #8
 8006b8e:	4851      	ldr	r0, [pc, #324]	@ (8006cd4 <_printf_i+0x238>)
 8006b90:	2100      	movs	r1, #0
 8006b92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b96:	6866      	ldr	r6, [r4, #4]
 8006b98:	2e00      	cmp	r6, #0
 8006b9a:	bfa8      	it	ge
 8006b9c:	6821      	ldrge	r1, [r4, #0]
 8006b9e:	60a6      	str	r6, [r4, #8]
 8006ba0:	bfa4      	itt	ge
 8006ba2:	f021 0104 	bicge.w	r1, r1, #4
 8006ba6:	6021      	strge	r1, [r4, #0]
 8006ba8:	b90d      	cbnz	r5, 8006bae <_printf_i+0x112>
 8006baa:	2e00      	cmp	r6, #0
 8006bac:	d04b      	beq.n	8006c46 <_printf_i+0x1aa>
 8006bae:	4616      	mov	r6, r2
 8006bb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bb4:	fb03 5711 	mls	r7, r3, r1, r5
 8006bb8:	5dc7      	ldrb	r7, [r0, r7]
 8006bba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bbe:	462f      	mov	r7, r5
 8006bc0:	42bb      	cmp	r3, r7
 8006bc2:	460d      	mov	r5, r1
 8006bc4:	d9f4      	bls.n	8006bb0 <_printf_i+0x114>
 8006bc6:	2b08      	cmp	r3, #8
 8006bc8:	d10b      	bne.n	8006be2 <_printf_i+0x146>
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	07df      	lsls	r7, r3, #31
 8006bce:	d508      	bpl.n	8006be2 <_printf_i+0x146>
 8006bd0:	6923      	ldr	r3, [r4, #16]
 8006bd2:	6861      	ldr	r1, [r4, #4]
 8006bd4:	4299      	cmp	r1, r3
 8006bd6:	bfde      	ittt	le
 8006bd8:	2330      	movle	r3, #48	@ 0x30
 8006bda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006be2:	1b92      	subs	r2, r2, r6
 8006be4:	6122      	str	r2, [r4, #16]
 8006be6:	464b      	mov	r3, r9
 8006be8:	4621      	mov	r1, r4
 8006bea:	4640      	mov	r0, r8
 8006bec:	f8cd a000 	str.w	sl, [sp]
 8006bf0:	aa03      	add	r2, sp, #12
 8006bf2:	f7ff fee1 	bl	80069b8 <_printf_common>
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	d14a      	bne.n	8006c90 <_printf_i+0x1f4>
 8006bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfe:	b004      	add	sp, #16
 8006c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	f043 0320 	orr.w	r3, r3, #32
 8006c0a:	6023      	str	r3, [r4, #0]
 8006c0c:	2778      	movs	r7, #120	@ 0x78
 8006c0e:	4832      	ldr	r0, [pc, #200]	@ (8006cd8 <_printf_i+0x23c>)
 8006c10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	6831      	ldr	r1, [r6, #0]
 8006c18:	061f      	lsls	r7, r3, #24
 8006c1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c1e:	d402      	bmi.n	8006c26 <_printf_i+0x18a>
 8006c20:	065f      	lsls	r7, r3, #25
 8006c22:	bf48      	it	mi
 8006c24:	b2ad      	uxthmi	r5, r5
 8006c26:	6031      	str	r1, [r6, #0]
 8006c28:	07d9      	lsls	r1, r3, #31
 8006c2a:	bf44      	itt	mi
 8006c2c:	f043 0320 	orrmi.w	r3, r3, #32
 8006c30:	6023      	strmi	r3, [r4, #0]
 8006c32:	b11d      	cbz	r5, 8006c3c <_printf_i+0x1a0>
 8006c34:	2310      	movs	r3, #16
 8006c36:	e7ab      	b.n	8006b90 <_printf_i+0xf4>
 8006c38:	4826      	ldr	r0, [pc, #152]	@ (8006cd4 <_printf_i+0x238>)
 8006c3a:	e7e9      	b.n	8006c10 <_printf_i+0x174>
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	f023 0320 	bic.w	r3, r3, #32
 8006c42:	6023      	str	r3, [r4, #0]
 8006c44:	e7f6      	b.n	8006c34 <_printf_i+0x198>
 8006c46:	4616      	mov	r6, r2
 8006c48:	e7bd      	b.n	8006bc6 <_printf_i+0x12a>
 8006c4a:	6833      	ldr	r3, [r6, #0]
 8006c4c:	6825      	ldr	r5, [r4, #0]
 8006c4e:	1d18      	adds	r0, r3, #4
 8006c50:	6961      	ldr	r1, [r4, #20]
 8006c52:	6030      	str	r0, [r6, #0]
 8006c54:	062e      	lsls	r6, r5, #24
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	d501      	bpl.n	8006c5e <_printf_i+0x1c2>
 8006c5a:	6019      	str	r1, [r3, #0]
 8006c5c:	e002      	b.n	8006c64 <_printf_i+0x1c8>
 8006c5e:	0668      	lsls	r0, r5, #25
 8006c60:	d5fb      	bpl.n	8006c5a <_printf_i+0x1be>
 8006c62:	8019      	strh	r1, [r3, #0]
 8006c64:	2300      	movs	r3, #0
 8006c66:	4616      	mov	r6, r2
 8006c68:	6123      	str	r3, [r4, #16]
 8006c6a:	e7bc      	b.n	8006be6 <_printf_i+0x14a>
 8006c6c:	6833      	ldr	r3, [r6, #0]
 8006c6e:	2100      	movs	r1, #0
 8006c70:	1d1a      	adds	r2, r3, #4
 8006c72:	6032      	str	r2, [r6, #0]
 8006c74:	681e      	ldr	r6, [r3, #0]
 8006c76:	6862      	ldr	r2, [r4, #4]
 8006c78:	4630      	mov	r0, r6
 8006c7a:	f000 fbe4 	bl	8007446 <memchr>
 8006c7e:	b108      	cbz	r0, 8006c84 <_printf_i+0x1e8>
 8006c80:	1b80      	subs	r0, r0, r6
 8006c82:	6060      	str	r0, [r4, #4]
 8006c84:	6863      	ldr	r3, [r4, #4]
 8006c86:	6123      	str	r3, [r4, #16]
 8006c88:	2300      	movs	r3, #0
 8006c8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c8e:	e7aa      	b.n	8006be6 <_printf_i+0x14a>
 8006c90:	4632      	mov	r2, r6
 8006c92:	4649      	mov	r1, r9
 8006c94:	4640      	mov	r0, r8
 8006c96:	6923      	ldr	r3, [r4, #16]
 8006c98:	47d0      	blx	sl
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	d0ad      	beq.n	8006bfa <_printf_i+0x15e>
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	079b      	lsls	r3, r3, #30
 8006ca2:	d413      	bmi.n	8006ccc <_printf_i+0x230>
 8006ca4:	68e0      	ldr	r0, [r4, #12]
 8006ca6:	9b03      	ldr	r3, [sp, #12]
 8006ca8:	4298      	cmp	r0, r3
 8006caa:	bfb8      	it	lt
 8006cac:	4618      	movlt	r0, r3
 8006cae:	e7a6      	b.n	8006bfe <_printf_i+0x162>
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	4632      	mov	r2, r6
 8006cb4:	4649      	mov	r1, r9
 8006cb6:	4640      	mov	r0, r8
 8006cb8:	47d0      	blx	sl
 8006cba:	3001      	adds	r0, #1
 8006cbc:	d09d      	beq.n	8006bfa <_printf_i+0x15e>
 8006cbe:	3501      	adds	r5, #1
 8006cc0:	68e3      	ldr	r3, [r4, #12]
 8006cc2:	9903      	ldr	r1, [sp, #12]
 8006cc4:	1a5b      	subs	r3, r3, r1
 8006cc6:	42ab      	cmp	r3, r5
 8006cc8:	dcf2      	bgt.n	8006cb0 <_printf_i+0x214>
 8006cca:	e7eb      	b.n	8006ca4 <_printf_i+0x208>
 8006ccc:	2500      	movs	r5, #0
 8006cce:	f104 0619 	add.w	r6, r4, #25
 8006cd2:	e7f5      	b.n	8006cc0 <_printf_i+0x224>
 8006cd4:	0800de8c 	.word	0x0800de8c
 8006cd8:	0800de9d 	.word	0x0800de9d

08006cdc <_scanf_float>:
 8006cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce0:	b087      	sub	sp, #28
 8006ce2:	9303      	str	r3, [sp, #12]
 8006ce4:	688b      	ldr	r3, [r1, #8]
 8006ce6:	4617      	mov	r7, r2
 8006ce8:	1e5a      	subs	r2, r3, #1
 8006cea:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006cee:	bf82      	ittt	hi
 8006cf0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006cf4:	eb03 0b05 	addhi.w	fp, r3, r5
 8006cf8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006cfc:	460a      	mov	r2, r1
 8006cfe:	f04f 0500 	mov.w	r5, #0
 8006d02:	bf88      	it	hi
 8006d04:	608b      	strhi	r3, [r1, #8]
 8006d06:	680b      	ldr	r3, [r1, #0]
 8006d08:	4680      	mov	r8, r0
 8006d0a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006d0e:	f842 3b1c 	str.w	r3, [r2], #28
 8006d12:	460c      	mov	r4, r1
 8006d14:	bf98      	it	ls
 8006d16:	f04f 0b00 	movls.w	fp, #0
 8006d1a:	4616      	mov	r6, r2
 8006d1c:	46aa      	mov	sl, r5
 8006d1e:	46a9      	mov	r9, r5
 8006d20:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006d24:	9201      	str	r2, [sp, #4]
 8006d26:	9502      	str	r5, [sp, #8]
 8006d28:	68a2      	ldr	r2, [r4, #8]
 8006d2a:	b152      	cbz	r2, 8006d42 <_scanf_float+0x66>
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	2b4e      	cmp	r3, #78	@ 0x4e
 8006d32:	d865      	bhi.n	8006e00 <_scanf_float+0x124>
 8006d34:	2b40      	cmp	r3, #64	@ 0x40
 8006d36:	d83d      	bhi.n	8006db4 <_scanf_float+0xd8>
 8006d38:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006d3c:	b2c8      	uxtb	r0, r1
 8006d3e:	280e      	cmp	r0, #14
 8006d40:	d93b      	bls.n	8006dba <_scanf_float+0xde>
 8006d42:	f1b9 0f00 	cmp.w	r9, #0
 8006d46:	d003      	beq.n	8006d50 <_scanf_float+0x74>
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d4e:	6023      	str	r3, [r4, #0]
 8006d50:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d54:	f1ba 0f01 	cmp.w	sl, #1
 8006d58:	f200 8118 	bhi.w	8006f8c <_scanf_float+0x2b0>
 8006d5c:	9b01      	ldr	r3, [sp, #4]
 8006d5e:	429e      	cmp	r6, r3
 8006d60:	f200 8109 	bhi.w	8006f76 <_scanf_float+0x29a>
 8006d64:	2001      	movs	r0, #1
 8006d66:	b007      	add	sp, #28
 8006d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006d70:	2a0d      	cmp	r2, #13
 8006d72:	d8e6      	bhi.n	8006d42 <_scanf_float+0x66>
 8006d74:	a101      	add	r1, pc, #4	@ (adr r1, 8006d7c <_scanf_float+0xa0>)
 8006d76:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006d7a:	bf00      	nop
 8006d7c:	08006ec3 	.word	0x08006ec3
 8006d80:	08006d43 	.word	0x08006d43
 8006d84:	08006d43 	.word	0x08006d43
 8006d88:	08006d43 	.word	0x08006d43
 8006d8c:	08006f23 	.word	0x08006f23
 8006d90:	08006efb 	.word	0x08006efb
 8006d94:	08006d43 	.word	0x08006d43
 8006d98:	08006d43 	.word	0x08006d43
 8006d9c:	08006ed1 	.word	0x08006ed1
 8006da0:	08006d43 	.word	0x08006d43
 8006da4:	08006d43 	.word	0x08006d43
 8006da8:	08006d43 	.word	0x08006d43
 8006dac:	08006d43 	.word	0x08006d43
 8006db0:	08006e89 	.word	0x08006e89
 8006db4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006db8:	e7da      	b.n	8006d70 <_scanf_float+0x94>
 8006dba:	290e      	cmp	r1, #14
 8006dbc:	d8c1      	bhi.n	8006d42 <_scanf_float+0x66>
 8006dbe:	a001      	add	r0, pc, #4	@ (adr r0, 8006dc4 <_scanf_float+0xe8>)
 8006dc0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006dc4:	08006e79 	.word	0x08006e79
 8006dc8:	08006d43 	.word	0x08006d43
 8006dcc:	08006e79 	.word	0x08006e79
 8006dd0:	08006f0f 	.word	0x08006f0f
 8006dd4:	08006d43 	.word	0x08006d43
 8006dd8:	08006e21 	.word	0x08006e21
 8006ddc:	08006e5f 	.word	0x08006e5f
 8006de0:	08006e5f 	.word	0x08006e5f
 8006de4:	08006e5f 	.word	0x08006e5f
 8006de8:	08006e5f 	.word	0x08006e5f
 8006dec:	08006e5f 	.word	0x08006e5f
 8006df0:	08006e5f 	.word	0x08006e5f
 8006df4:	08006e5f 	.word	0x08006e5f
 8006df8:	08006e5f 	.word	0x08006e5f
 8006dfc:	08006e5f 	.word	0x08006e5f
 8006e00:	2b6e      	cmp	r3, #110	@ 0x6e
 8006e02:	d809      	bhi.n	8006e18 <_scanf_float+0x13c>
 8006e04:	2b60      	cmp	r3, #96	@ 0x60
 8006e06:	d8b1      	bhi.n	8006d6c <_scanf_float+0x90>
 8006e08:	2b54      	cmp	r3, #84	@ 0x54
 8006e0a:	d07b      	beq.n	8006f04 <_scanf_float+0x228>
 8006e0c:	2b59      	cmp	r3, #89	@ 0x59
 8006e0e:	d198      	bne.n	8006d42 <_scanf_float+0x66>
 8006e10:	2d07      	cmp	r5, #7
 8006e12:	d196      	bne.n	8006d42 <_scanf_float+0x66>
 8006e14:	2508      	movs	r5, #8
 8006e16:	e02c      	b.n	8006e72 <_scanf_float+0x196>
 8006e18:	2b74      	cmp	r3, #116	@ 0x74
 8006e1a:	d073      	beq.n	8006f04 <_scanf_float+0x228>
 8006e1c:	2b79      	cmp	r3, #121	@ 0x79
 8006e1e:	e7f6      	b.n	8006e0e <_scanf_float+0x132>
 8006e20:	6821      	ldr	r1, [r4, #0]
 8006e22:	05c8      	lsls	r0, r1, #23
 8006e24:	d51b      	bpl.n	8006e5e <_scanf_float+0x182>
 8006e26:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006e2a:	6021      	str	r1, [r4, #0]
 8006e2c:	f109 0901 	add.w	r9, r9, #1
 8006e30:	f1bb 0f00 	cmp.w	fp, #0
 8006e34:	d003      	beq.n	8006e3e <_scanf_float+0x162>
 8006e36:	3201      	adds	r2, #1
 8006e38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e3c:	60a2      	str	r2, [r4, #8]
 8006e3e:	68a3      	ldr	r3, [r4, #8]
 8006e40:	3b01      	subs	r3, #1
 8006e42:	60a3      	str	r3, [r4, #8]
 8006e44:	6923      	ldr	r3, [r4, #16]
 8006e46:	3301      	adds	r3, #1
 8006e48:	6123      	str	r3, [r4, #16]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	607b      	str	r3, [r7, #4]
 8006e52:	f340 8087 	ble.w	8006f64 <_scanf_float+0x288>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	3301      	adds	r3, #1
 8006e5a:	603b      	str	r3, [r7, #0]
 8006e5c:	e764      	b.n	8006d28 <_scanf_float+0x4c>
 8006e5e:	eb1a 0105 	adds.w	r1, sl, r5
 8006e62:	f47f af6e 	bne.w	8006d42 <_scanf_float+0x66>
 8006e66:	460d      	mov	r5, r1
 8006e68:	468a      	mov	sl, r1
 8006e6a:	6822      	ldr	r2, [r4, #0]
 8006e6c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006e70:	6022      	str	r2, [r4, #0]
 8006e72:	f806 3b01 	strb.w	r3, [r6], #1
 8006e76:	e7e2      	b.n	8006e3e <_scanf_float+0x162>
 8006e78:	6822      	ldr	r2, [r4, #0]
 8006e7a:	0610      	lsls	r0, r2, #24
 8006e7c:	f57f af61 	bpl.w	8006d42 <_scanf_float+0x66>
 8006e80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e84:	6022      	str	r2, [r4, #0]
 8006e86:	e7f4      	b.n	8006e72 <_scanf_float+0x196>
 8006e88:	f1ba 0f00 	cmp.w	sl, #0
 8006e8c:	d10e      	bne.n	8006eac <_scanf_float+0x1d0>
 8006e8e:	f1b9 0f00 	cmp.w	r9, #0
 8006e92:	d10e      	bne.n	8006eb2 <_scanf_float+0x1d6>
 8006e94:	6822      	ldr	r2, [r4, #0]
 8006e96:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006e9a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006e9e:	d108      	bne.n	8006eb2 <_scanf_float+0x1d6>
 8006ea0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006ea4:	f04f 0a01 	mov.w	sl, #1
 8006ea8:	6022      	str	r2, [r4, #0]
 8006eaa:	e7e2      	b.n	8006e72 <_scanf_float+0x196>
 8006eac:	f1ba 0f02 	cmp.w	sl, #2
 8006eb0:	d055      	beq.n	8006f5e <_scanf_float+0x282>
 8006eb2:	2d01      	cmp	r5, #1
 8006eb4:	d002      	beq.n	8006ebc <_scanf_float+0x1e0>
 8006eb6:	2d04      	cmp	r5, #4
 8006eb8:	f47f af43 	bne.w	8006d42 <_scanf_float+0x66>
 8006ebc:	3501      	adds	r5, #1
 8006ebe:	b2ed      	uxtb	r5, r5
 8006ec0:	e7d7      	b.n	8006e72 <_scanf_float+0x196>
 8006ec2:	f1ba 0f01 	cmp.w	sl, #1
 8006ec6:	f47f af3c 	bne.w	8006d42 <_scanf_float+0x66>
 8006eca:	f04f 0a02 	mov.w	sl, #2
 8006ece:	e7d0      	b.n	8006e72 <_scanf_float+0x196>
 8006ed0:	b97d      	cbnz	r5, 8006ef2 <_scanf_float+0x216>
 8006ed2:	f1b9 0f00 	cmp.w	r9, #0
 8006ed6:	f47f af37 	bne.w	8006d48 <_scanf_float+0x6c>
 8006eda:	6822      	ldr	r2, [r4, #0]
 8006edc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006ee0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006ee4:	f040 8103 	bne.w	80070ee <_scanf_float+0x412>
 8006ee8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006eec:	2501      	movs	r5, #1
 8006eee:	6022      	str	r2, [r4, #0]
 8006ef0:	e7bf      	b.n	8006e72 <_scanf_float+0x196>
 8006ef2:	2d03      	cmp	r5, #3
 8006ef4:	d0e2      	beq.n	8006ebc <_scanf_float+0x1e0>
 8006ef6:	2d05      	cmp	r5, #5
 8006ef8:	e7de      	b.n	8006eb8 <_scanf_float+0x1dc>
 8006efa:	2d02      	cmp	r5, #2
 8006efc:	f47f af21 	bne.w	8006d42 <_scanf_float+0x66>
 8006f00:	2503      	movs	r5, #3
 8006f02:	e7b6      	b.n	8006e72 <_scanf_float+0x196>
 8006f04:	2d06      	cmp	r5, #6
 8006f06:	f47f af1c 	bne.w	8006d42 <_scanf_float+0x66>
 8006f0a:	2507      	movs	r5, #7
 8006f0c:	e7b1      	b.n	8006e72 <_scanf_float+0x196>
 8006f0e:	6822      	ldr	r2, [r4, #0]
 8006f10:	0591      	lsls	r1, r2, #22
 8006f12:	f57f af16 	bpl.w	8006d42 <_scanf_float+0x66>
 8006f16:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006f1a:	6022      	str	r2, [r4, #0]
 8006f1c:	f8cd 9008 	str.w	r9, [sp, #8]
 8006f20:	e7a7      	b.n	8006e72 <_scanf_float+0x196>
 8006f22:	6822      	ldr	r2, [r4, #0]
 8006f24:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006f28:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006f2c:	d006      	beq.n	8006f3c <_scanf_float+0x260>
 8006f2e:	0550      	lsls	r0, r2, #21
 8006f30:	f57f af07 	bpl.w	8006d42 <_scanf_float+0x66>
 8006f34:	f1b9 0f00 	cmp.w	r9, #0
 8006f38:	f000 80d9 	beq.w	80070ee <_scanf_float+0x412>
 8006f3c:	0591      	lsls	r1, r2, #22
 8006f3e:	bf58      	it	pl
 8006f40:	9902      	ldrpl	r1, [sp, #8]
 8006f42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006f46:	bf58      	it	pl
 8006f48:	eba9 0101 	subpl.w	r1, r9, r1
 8006f4c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006f50:	f04f 0900 	mov.w	r9, #0
 8006f54:	bf58      	it	pl
 8006f56:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f5a:	6022      	str	r2, [r4, #0]
 8006f5c:	e789      	b.n	8006e72 <_scanf_float+0x196>
 8006f5e:	f04f 0a03 	mov.w	sl, #3
 8006f62:	e786      	b.n	8006e72 <_scanf_float+0x196>
 8006f64:	4639      	mov	r1, r7
 8006f66:	4640      	mov	r0, r8
 8006f68:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006f6c:	4798      	blx	r3
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	f43f aeda 	beq.w	8006d28 <_scanf_float+0x4c>
 8006f74:	e6e5      	b.n	8006d42 <_scanf_float+0x66>
 8006f76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f7a:	463a      	mov	r2, r7
 8006f7c:	4640      	mov	r0, r8
 8006f7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f82:	4798      	blx	r3
 8006f84:	6923      	ldr	r3, [r4, #16]
 8006f86:	3b01      	subs	r3, #1
 8006f88:	6123      	str	r3, [r4, #16]
 8006f8a:	e6e7      	b.n	8006d5c <_scanf_float+0x80>
 8006f8c:	1e6b      	subs	r3, r5, #1
 8006f8e:	2b06      	cmp	r3, #6
 8006f90:	d824      	bhi.n	8006fdc <_scanf_float+0x300>
 8006f92:	2d02      	cmp	r5, #2
 8006f94:	d836      	bhi.n	8007004 <_scanf_float+0x328>
 8006f96:	9b01      	ldr	r3, [sp, #4]
 8006f98:	429e      	cmp	r6, r3
 8006f9a:	f67f aee3 	bls.w	8006d64 <_scanf_float+0x88>
 8006f9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fa2:	463a      	mov	r2, r7
 8006fa4:	4640      	mov	r0, r8
 8006fa6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006faa:	4798      	blx	r3
 8006fac:	6923      	ldr	r3, [r4, #16]
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	6123      	str	r3, [r4, #16]
 8006fb2:	e7f0      	b.n	8006f96 <_scanf_float+0x2ba>
 8006fb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fb8:	463a      	mov	r2, r7
 8006fba:	4640      	mov	r0, r8
 8006fbc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006fc0:	4798      	blx	r3
 8006fc2:	6923      	ldr	r3, [r4, #16]
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	6123      	str	r3, [r4, #16]
 8006fc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fcc:	fa5f fa8a 	uxtb.w	sl, sl
 8006fd0:	f1ba 0f02 	cmp.w	sl, #2
 8006fd4:	d1ee      	bne.n	8006fb4 <_scanf_float+0x2d8>
 8006fd6:	3d03      	subs	r5, #3
 8006fd8:	b2ed      	uxtb	r5, r5
 8006fda:	1b76      	subs	r6, r6, r5
 8006fdc:	6823      	ldr	r3, [r4, #0]
 8006fde:	05da      	lsls	r2, r3, #23
 8006fe0:	d530      	bpl.n	8007044 <_scanf_float+0x368>
 8006fe2:	055b      	lsls	r3, r3, #21
 8006fe4:	d511      	bpl.n	800700a <_scanf_float+0x32e>
 8006fe6:	9b01      	ldr	r3, [sp, #4]
 8006fe8:	429e      	cmp	r6, r3
 8006fea:	f67f aebb 	bls.w	8006d64 <_scanf_float+0x88>
 8006fee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ff2:	463a      	mov	r2, r7
 8006ff4:	4640      	mov	r0, r8
 8006ff6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ffa:	4798      	blx	r3
 8006ffc:	6923      	ldr	r3, [r4, #16]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	6123      	str	r3, [r4, #16]
 8007002:	e7f0      	b.n	8006fe6 <_scanf_float+0x30a>
 8007004:	46aa      	mov	sl, r5
 8007006:	46b3      	mov	fp, r6
 8007008:	e7de      	b.n	8006fc8 <_scanf_float+0x2ec>
 800700a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800700e:	6923      	ldr	r3, [r4, #16]
 8007010:	2965      	cmp	r1, #101	@ 0x65
 8007012:	f103 33ff 	add.w	r3, r3, #4294967295
 8007016:	f106 35ff 	add.w	r5, r6, #4294967295
 800701a:	6123      	str	r3, [r4, #16]
 800701c:	d00c      	beq.n	8007038 <_scanf_float+0x35c>
 800701e:	2945      	cmp	r1, #69	@ 0x45
 8007020:	d00a      	beq.n	8007038 <_scanf_float+0x35c>
 8007022:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007026:	463a      	mov	r2, r7
 8007028:	4640      	mov	r0, r8
 800702a:	4798      	blx	r3
 800702c:	6923      	ldr	r3, [r4, #16]
 800702e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007032:	3b01      	subs	r3, #1
 8007034:	1eb5      	subs	r5, r6, #2
 8007036:	6123      	str	r3, [r4, #16]
 8007038:	463a      	mov	r2, r7
 800703a:	4640      	mov	r0, r8
 800703c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007040:	4798      	blx	r3
 8007042:	462e      	mov	r6, r5
 8007044:	6822      	ldr	r2, [r4, #0]
 8007046:	f012 0210 	ands.w	r2, r2, #16
 800704a:	d001      	beq.n	8007050 <_scanf_float+0x374>
 800704c:	2000      	movs	r0, #0
 800704e:	e68a      	b.n	8006d66 <_scanf_float+0x8a>
 8007050:	7032      	strb	r2, [r6, #0]
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800705c:	d11c      	bne.n	8007098 <_scanf_float+0x3bc>
 800705e:	9b02      	ldr	r3, [sp, #8]
 8007060:	454b      	cmp	r3, r9
 8007062:	eba3 0209 	sub.w	r2, r3, r9
 8007066:	d123      	bne.n	80070b0 <_scanf_float+0x3d4>
 8007068:	2200      	movs	r2, #0
 800706a:	4640      	mov	r0, r8
 800706c:	9901      	ldr	r1, [sp, #4]
 800706e:	f002 fbef 	bl	8009850 <_strtod_r>
 8007072:	9b03      	ldr	r3, [sp, #12]
 8007074:	6825      	ldr	r5, [r4, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f015 0f02 	tst.w	r5, #2
 800707c:	4606      	mov	r6, r0
 800707e:	460f      	mov	r7, r1
 8007080:	f103 0204 	add.w	r2, r3, #4
 8007084:	d01f      	beq.n	80070c6 <_scanf_float+0x3ea>
 8007086:	9903      	ldr	r1, [sp, #12]
 8007088:	600a      	str	r2, [r1, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	e9c3 6700 	strd	r6, r7, [r3]
 8007090:	68e3      	ldr	r3, [r4, #12]
 8007092:	3301      	adds	r3, #1
 8007094:	60e3      	str	r3, [r4, #12]
 8007096:	e7d9      	b.n	800704c <_scanf_float+0x370>
 8007098:	9b04      	ldr	r3, [sp, #16]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0e4      	beq.n	8007068 <_scanf_float+0x38c>
 800709e:	9905      	ldr	r1, [sp, #20]
 80070a0:	230a      	movs	r3, #10
 80070a2:	4640      	mov	r0, r8
 80070a4:	3101      	adds	r1, #1
 80070a6:	f002 fc53 	bl	8009950 <_strtol_r>
 80070aa:	9b04      	ldr	r3, [sp, #16]
 80070ac:	9e05      	ldr	r6, [sp, #20]
 80070ae:	1ac2      	subs	r2, r0, r3
 80070b0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80070b4:	429e      	cmp	r6, r3
 80070b6:	bf28      	it	cs
 80070b8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80070bc:	4630      	mov	r0, r6
 80070be:	490d      	ldr	r1, [pc, #52]	@ (80070f4 <_scanf_float+0x418>)
 80070c0:	f000 f8de 	bl	8007280 <siprintf>
 80070c4:	e7d0      	b.n	8007068 <_scanf_float+0x38c>
 80070c6:	076d      	lsls	r5, r5, #29
 80070c8:	d4dd      	bmi.n	8007086 <_scanf_float+0x3aa>
 80070ca:	9d03      	ldr	r5, [sp, #12]
 80070cc:	602a      	str	r2, [r5, #0]
 80070ce:	681d      	ldr	r5, [r3, #0]
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	f7f9 fc9a 	bl	8000a0c <__aeabi_dcmpun>
 80070d8:	b120      	cbz	r0, 80070e4 <_scanf_float+0x408>
 80070da:	4807      	ldr	r0, [pc, #28]	@ (80070f8 <_scanf_float+0x41c>)
 80070dc:	f000 f9c2 	bl	8007464 <nanf>
 80070e0:	6028      	str	r0, [r5, #0]
 80070e2:	e7d5      	b.n	8007090 <_scanf_float+0x3b4>
 80070e4:	4630      	mov	r0, r6
 80070e6:	4639      	mov	r1, r7
 80070e8:	f7f9 fcee 	bl	8000ac8 <__aeabi_d2f>
 80070ec:	e7f8      	b.n	80070e0 <_scanf_float+0x404>
 80070ee:	f04f 0900 	mov.w	r9, #0
 80070f2:	e62d      	b.n	8006d50 <_scanf_float+0x74>
 80070f4:	0800deae 	.word	0x0800deae
 80070f8:	0800e245 	.word	0x0800e245

080070fc <std>:
 80070fc:	2300      	movs	r3, #0
 80070fe:	b510      	push	{r4, lr}
 8007100:	4604      	mov	r4, r0
 8007102:	e9c0 3300 	strd	r3, r3, [r0]
 8007106:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800710a:	6083      	str	r3, [r0, #8]
 800710c:	8181      	strh	r1, [r0, #12]
 800710e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007110:	81c2      	strh	r2, [r0, #14]
 8007112:	6183      	str	r3, [r0, #24]
 8007114:	4619      	mov	r1, r3
 8007116:	2208      	movs	r2, #8
 8007118:	305c      	adds	r0, #92	@ 0x5c
 800711a:	f000 f914 	bl	8007346 <memset>
 800711e:	4b0d      	ldr	r3, [pc, #52]	@ (8007154 <std+0x58>)
 8007120:	6224      	str	r4, [r4, #32]
 8007122:	6263      	str	r3, [r4, #36]	@ 0x24
 8007124:	4b0c      	ldr	r3, [pc, #48]	@ (8007158 <std+0x5c>)
 8007126:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007128:	4b0c      	ldr	r3, [pc, #48]	@ (800715c <std+0x60>)
 800712a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800712c:	4b0c      	ldr	r3, [pc, #48]	@ (8007160 <std+0x64>)
 800712e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007130:	4b0c      	ldr	r3, [pc, #48]	@ (8007164 <std+0x68>)
 8007132:	429c      	cmp	r4, r3
 8007134:	d006      	beq.n	8007144 <std+0x48>
 8007136:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800713a:	4294      	cmp	r4, r2
 800713c:	d002      	beq.n	8007144 <std+0x48>
 800713e:	33d0      	adds	r3, #208	@ 0xd0
 8007140:	429c      	cmp	r4, r3
 8007142:	d105      	bne.n	8007150 <std+0x54>
 8007144:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800714c:	f000 b978 	b.w	8007440 <__retarget_lock_init_recursive>
 8007150:	bd10      	pop	{r4, pc}
 8007152:	bf00      	nop
 8007154:	080072c1 	.word	0x080072c1
 8007158:	080072e3 	.word	0x080072e3
 800715c:	0800731b 	.word	0x0800731b
 8007160:	0800733f 	.word	0x0800733f
 8007164:	20000740 	.word	0x20000740

08007168 <stdio_exit_handler>:
 8007168:	4a02      	ldr	r2, [pc, #8]	@ (8007174 <stdio_exit_handler+0xc>)
 800716a:	4903      	ldr	r1, [pc, #12]	@ (8007178 <stdio_exit_handler+0x10>)
 800716c:	4803      	ldr	r0, [pc, #12]	@ (800717c <stdio_exit_handler+0x14>)
 800716e:	f000 b869 	b.w	8007244 <_fwalk_sglue>
 8007172:	bf00      	nop
 8007174:	20000098 	.word	0x20000098
 8007178:	08009d05 	.word	0x08009d05
 800717c:	200000a8 	.word	0x200000a8

08007180 <cleanup_stdio>:
 8007180:	6841      	ldr	r1, [r0, #4]
 8007182:	4b0c      	ldr	r3, [pc, #48]	@ (80071b4 <cleanup_stdio+0x34>)
 8007184:	b510      	push	{r4, lr}
 8007186:	4299      	cmp	r1, r3
 8007188:	4604      	mov	r4, r0
 800718a:	d001      	beq.n	8007190 <cleanup_stdio+0x10>
 800718c:	f002 fdba 	bl	8009d04 <_fflush_r>
 8007190:	68a1      	ldr	r1, [r4, #8]
 8007192:	4b09      	ldr	r3, [pc, #36]	@ (80071b8 <cleanup_stdio+0x38>)
 8007194:	4299      	cmp	r1, r3
 8007196:	d002      	beq.n	800719e <cleanup_stdio+0x1e>
 8007198:	4620      	mov	r0, r4
 800719a:	f002 fdb3 	bl	8009d04 <_fflush_r>
 800719e:	68e1      	ldr	r1, [r4, #12]
 80071a0:	4b06      	ldr	r3, [pc, #24]	@ (80071bc <cleanup_stdio+0x3c>)
 80071a2:	4299      	cmp	r1, r3
 80071a4:	d004      	beq.n	80071b0 <cleanup_stdio+0x30>
 80071a6:	4620      	mov	r0, r4
 80071a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071ac:	f002 bdaa 	b.w	8009d04 <_fflush_r>
 80071b0:	bd10      	pop	{r4, pc}
 80071b2:	bf00      	nop
 80071b4:	20000740 	.word	0x20000740
 80071b8:	200007a8 	.word	0x200007a8
 80071bc:	20000810 	.word	0x20000810

080071c0 <global_stdio_init.part.0>:
 80071c0:	b510      	push	{r4, lr}
 80071c2:	4b0b      	ldr	r3, [pc, #44]	@ (80071f0 <global_stdio_init.part.0+0x30>)
 80071c4:	4c0b      	ldr	r4, [pc, #44]	@ (80071f4 <global_stdio_init.part.0+0x34>)
 80071c6:	4a0c      	ldr	r2, [pc, #48]	@ (80071f8 <global_stdio_init.part.0+0x38>)
 80071c8:	4620      	mov	r0, r4
 80071ca:	601a      	str	r2, [r3, #0]
 80071cc:	2104      	movs	r1, #4
 80071ce:	2200      	movs	r2, #0
 80071d0:	f7ff ff94 	bl	80070fc <std>
 80071d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80071d8:	2201      	movs	r2, #1
 80071da:	2109      	movs	r1, #9
 80071dc:	f7ff ff8e 	bl	80070fc <std>
 80071e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071e4:	2202      	movs	r2, #2
 80071e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071ea:	2112      	movs	r1, #18
 80071ec:	f7ff bf86 	b.w	80070fc <std>
 80071f0:	20000878 	.word	0x20000878
 80071f4:	20000740 	.word	0x20000740
 80071f8:	08007169 	.word	0x08007169

080071fc <__sfp_lock_acquire>:
 80071fc:	4801      	ldr	r0, [pc, #4]	@ (8007204 <__sfp_lock_acquire+0x8>)
 80071fe:	f000 b920 	b.w	8007442 <__retarget_lock_acquire_recursive>
 8007202:	bf00      	nop
 8007204:	20000881 	.word	0x20000881

08007208 <__sfp_lock_release>:
 8007208:	4801      	ldr	r0, [pc, #4]	@ (8007210 <__sfp_lock_release+0x8>)
 800720a:	f000 b91b 	b.w	8007444 <__retarget_lock_release_recursive>
 800720e:	bf00      	nop
 8007210:	20000881 	.word	0x20000881

08007214 <__sinit>:
 8007214:	b510      	push	{r4, lr}
 8007216:	4604      	mov	r4, r0
 8007218:	f7ff fff0 	bl	80071fc <__sfp_lock_acquire>
 800721c:	6a23      	ldr	r3, [r4, #32]
 800721e:	b11b      	cbz	r3, 8007228 <__sinit+0x14>
 8007220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007224:	f7ff bff0 	b.w	8007208 <__sfp_lock_release>
 8007228:	4b04      	ldr	r3, [pc, #16]	@ (800723c <__sinit+0x28>)
 800722a:	6223      	str	r3, [r4, #32]
 800722c:	4b04      	ldr	r3, [pc, #16]	@ (8007240 <__sinit+0x2c>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1f5      	bne.n	8007220 <__sinit+0xc>
 8007234:	f7ff ffc4 	bl	80071c0 <global_stdio_init.part.0>
 8007238:	e7f2      	b.n	8007220 <__sinit+0xc>
 800723a:	bf00      	nop
 800723c:	08007181 	.word	0x08007181
 8007240:	20000878 	.word	0x20000878

08007244 <_fwalk_sglue>:
 8007244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007248:	4607      	mov	r7, r0
 800724a:	4688      	mov	r8, r1
 800724c:	4614      	mov	r4, r2
 800724e:	2600      	movs	r6, #0
 8007250:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007254:	f1b9 0901 	subs.w	r9, r9, #1
 8007258:	d505      	bpl.n	8007266 <_fwalk_sglue+0x22>
 800725a:	6824      	ldr	r4, [r4, #0]
 800725c:	2c00      	cmp	r4, #0
 800725e:	d1f7      	bne.n	8007250 <_fwalk_sglue+0xc>
 8007260:	4630      	mov	r0, r6
 8007262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007266:	89ab      	ldrh	r3, [r5, #12]
 8007268:	2b01      	cmp	r3, #1
 800726a:	d907      	bls.n	800727c <_fwalk_sglue+0x38>
 800726c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007270:	3301      	adds	r3, #1
 8007272:	d003      	beq.n	800727c <_fwalk_sglue+0x38>
 8007274:	4629      	mov	r1, r5
 8007276:	4638      	mov	r0, r7
 8007278:	47c0      	blx	r8
 800727a:	4306      	orrs	r6, r0
 800727c:	3568      	adds	r5, #104	@ 0x68
 800727e:	e7e9      	b.n	8007254 <_fwalk_sglue+0x10>

08007280 <siprintf>:
 8007280:	b40e      	push	{r1, r2, r3}
 8007282:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007286:	b500      	push	{lr}
 8007288:	b09c      	sub	sp, #112	@ 0x70
 800728a:	ab1d      	add	r3, sp, #116	@ 0x74
 800728c:	9002      	str	r0, [sp, #8]
 800728e:	9006      	str	r0, [sp, #24]
 8007290:	9107      	str	r1, [sp, #28]
 8007292:	9104      	str	r1, [sp, #16]
 8007294:	4808      	ldr	r0, [pc, #32]	@ (80072b8 <siprintf+0x38>)
 8007296:	4909      	ldr	r1, [pc, #36]	@ (80072bc <siprintf+0x3c>)
 8007298:	f853 2b04 	ldr.w	r2, [r3], #4
 800729c:	9105      	str	r1, [sp, #20]
 800729e:	6800      	ldr	r0, [r0, #0]
 80072a0:	a902      	add	r1, sp, #8
 80072a2:	9301      	str	r3, [sp, #4]
 80072a4:	f002 fbb2 	bl	8009a0c <_svfiprintf_r>
 80072a8:	2200      	movs	r2, #0
 80072aa:	9b02      	ldr	r3, [sp, #8]
 80072ac:	701a      	strb	r2, [r3, #0]
 80072ae:	b01c      	add	sp, #112	@ 0x70
 80072b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072b4:	b003      	add	sp, #12
 80072b6:	4770      	bx	lr
 80072b8:	200000a4 	.word	0x200000a4
 80072bc:	ffff0208 	.word	0xffff0208

080072c0 <__sread>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	460c      	mov	r4, r1
 80072c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c8:	f000 f86c 	bl	80073a4 <_read_r>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	bfab      	itete	ge
 80072d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80072d2:	89a3      	ldrhlt	r3, [r4, #12]
 80072d4:	181b      	addge	r3, r3, r0
 80072d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072da:	bfac      	ite	ge
 80072dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80072de:	81a3      	strhlt	r3, [r4, #12]
 80072e0:	bd10      	pop	{r4, pc}

080072e2 <__swrite>:
 80072e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e6:	461f      	mov	r7, r3
 80072e8:	898b      	ldrh	r3, [r1, #12]
 80072ea:	4605      	mov	r5, r0
 80072ec:	05db      	lsls	r3, r3, #23
 80072ee:	460c      	mov	r4, r1
 80072f0:	4616      	mov	r6, r2
 80072f2:	d505      	bpl.n	8007300 <__swrite+0x1e>
 80072f4:	2302      	movs	r3, #2
 80072f6:	2200      	movs	r2, #0
 80072f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072fc:	f000 f840 	bl	8007380 <_lseek_r>
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	4632      	mov	r2, r6
 8007304:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007308:	81a3      	strh	r3, [r4, #12]
 800730a:	4628      	mov	r0, r5
 800730c:	463b      	mov	r3, r7
 800730e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007316:	f000 b857 	b.w	80073c8 <_write_r>

0800731a <__sseek>:
 800731a:	b510      	push	{r4, lr}
 800731c:	460c      	mov	r4, r1
 800731e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007322:	f000 f82d 	bl	8007380 <_lseek_r>
 8007326:	1c43      	adds	r3, r0, #1
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	bf15      	itete	ne
 800732c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800732e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007332:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007336:	81a3      	strheq	r3, [r4, #12]
 8007338:	bf18      	it	ne
 800733a:	81a3      	strhne	r3, [r4, #12]
 800733c:	bd10      	pop	{r4, pc}

0800733e <__sclose>:
 800733e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007342:	f000 b80d 	b.w	8007360 <_close_r>

08007346 <memset>:
 8007346:	4603      	mov	r3, r0
 8007348:	4402      	add	r2, r0
 800734a:	4293      	cmp	r3, r2
 800734c:	d100      	bne.n	8007350 <memset+0xa>
 800734e:	4770      	bx	lr
 8007350:	f803 1b01 	strb.w	r1, [r3], #1
 8007354:	e7f9      	b.n	800734a <memset+0x4>
	...

08007358 <_localeconv_r>:
 8007358:	4800      	ldr	r0, [pc, #0]	@ (800735c <_localeconv_r+0x4>)
 800735a:	4770      	bx	lr
 800735c:	200001e4 	.word	0x200001e4

08007360 <_close_r>:
 8007360:	b538      	push	{r3, r4, r5, lr}
 8007362:	2300      	movs	r3, #0
 8007364:	4d05      	ldr	r5, [pc, #20]	@ (800737c <_close_r+0x1c>)
 8007366:	4604      	mov	r4, r0
 8007368:	4608      	mov	r0, r1
 800736a:	602b      	str	r3, [r5, #0]
 800736c:	f7fb fe9d 	bl	80030aa <_close>
 8007370:	1c43      	adds	r3, r0, #1
 8007372:	d102      	bne.n	800737a <_close_r+0x1a>
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	b103      	cbz	r3, 800737a <_close_r+0x1a>
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	bd38      	pop	{r3, r4, r5, pc}
 800737c:	2000087c 	.word	0x2000087c

08007380 <_lseek_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4604      	mov	r4, r0
 8007384:	4608      	mov	r0, r1
 8007386:	4611      	mov	r1, r2
 8007388:	2200      	movs	r2, #0
 800738a:	4d05      	ldr	r5, [pc, #20]	@ (80073a0 <_lseek_r+0x20>)
 800738c:	602a      	str	r2, [r5, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	f7fb feaf 	bl	80030f2 <_lseek>
 8007394:	1c43      	adds	r3, r0, #1
 8007396:	d102      	bne.n	800739e <_lseek_r+0x1e>
 8007398:	682b      	ldr	r3, [r5, #0]
 800739a:	b103      	cbz	r3, 800739e <_lseek_r+0x1e>
 800739c:	6023      	str	r3, [r4, #0]
 800739e:	bd38      	pop	{r3, r4, r5, pc}
 80073a0:	2000087c 	.word	0x2000087c

080073a4 <_read_r>:
 80073a4:	b538      	push	{r3, r4, r5, lr}
 80073a6:	4604      	mov	r4, r0
 80073a8:	4608      	mov	r0, r1
 80073aa:	4611      	mov	r1, r2
 80073ac:	2200      	movs	r2, #0
 80073ae:	4d05      	ldr	r5, [pc, #20]	@ (80073c4 <_read_r+0x20>)
 80073b0:	602a      	str	r2, [r5, #0]
 80073b2:	461a      	mov	r2, r3
 80073b4:	f7fb fe40 	bl	8003038 <_read>
 80073b8:	1c43      	adds	r3, r0, #1
 80073ba:	d102      	bne.n	80073c2 <_read_r+0x1e>
 80073bc:	682b      	ldr	r3, [r5, #0]
 80073be:	b103      	cbz	r3, 80073c2 <_read_r+0x1e>
 80073c0:	6023      	str	r3, [r4, #0]
 80073c2:	bd38      	pop	{r3, r4, r5, pc}
 80073c4:	2000087c 	.word	0x2000087c

080073c8 <_write_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	4604      	mov	r4, r0
 80073cc:	4608      	mov	r0, r1
 80073ce:	4611      	mov	r1, r2
 80073d0:	2200      	movs	r2, #0
 80073d2:	4d05      	ldr	r5, [pc, #20]	@ (80073e8 <_write_r+0x20>)
 80073d4:	602a      	str	r2, [r5, #0]
 80073d6:	461a      	mov	r2, r3
 80073d8:	f7fb fe4b 	bl	8003072 <_write>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	d102      	bne.n	80073e6 <_write_r+0x1e>
 80073e0:	682b      	ldr	r3, [r5, #0]
 80073e2:	b103      	cbz	r3, 80073e6 <_write_r+0x1e>
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	bd38      	pop	{r3, r4, r5, pc}
 80073e8:	2000087c 	.word	0x2000087c

080073ec <__errno>:
 80073ec:	4b01      	ldr	r3, [pc, #4]	@ (80073f4 <__errno+0x8>)
 80073ee:	6818      	ldr	r0, [r3, #0]
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	200000a4 	.word	0x200000a4

080073f8 <__libc_init_array>:
 80073f8:	b570      	push	{r4, r5, r6, lr}
 80073fa:	2600      	movs	r6, #0
 80073fc:	4d0c      	ldr	r5, [pc, #48]	@ (8007430 <__libc_init_array+0x38>)
 80073fe:	4c0d      	ldr	r4, [pc, #52]	@ (8007434 <__libc_init_array+0x3c>)
 8007400:	1b64      	subs	r4, r4, r5
 8007402:	10a4      	asrs	r4, r4, #2
 8007404:	42a6      	cmp	r6, r4
 8007406:	d109      	bne.n	800741c <__libc_init_array+0x24>
 8007408:	f003 fb68 	bl	800aadc <_init>
 800740c:	2600      	movs	r6, #0
 800740e:	4d0a      	ldr	r5, [pc, #40]	@ (8007438 <__libc_init_array+0x40>)
 8007410:	4c0a      	ldr	r4, [pc, #40]	@ (800743c <__libc_init_array+0x44>)
 8007412:	1b64      	subs	r4, r4, r5
 8007414:	10a4      	asrs	r4, r4, #2
 8007416:	42a6      	cmp	r6, r4
 8007418:	d105      	bne.n	8007426 <__libc_init_array+0x2e>
 800741a:	bd70      	pop	{r4, r5, r6, pc}
 800741c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007420:	4798      	blx	r3
 8007422:	3601      	adds	r6, #1
 8007424:	e7ee      	b.n	8007404 <__libc_init_array+0xc>
 8007426:	f855 3b04 	ldr.w	r3, [r5], #4
 800742a:	4798      	blx	r3
 800742c:	3601      	adds	r6, #1
 800742e:	e7f2      	b.n	8007416 <__libc_init_array+0x1e>
 8007430:	0800e2b0 	.word	0x0800e2b0
 8007434:	0800e2b0 	.word	0x0800e2b0
 8007438:	0800e2b0 	.word	0x0800e2b0
 800743c:	0800e2b4 	.word	0x0800e2b4

08007440 <__retarget_lock_init_recursive>:
 8007440:	4770      	bx	lr

08007442 <__retarget_lock_acquire_recursive>:
 8007442:	4770      	bx	lr

08007444 <__retarget_lock_release_recursive>:
 8007444:	4770      	bx	lr

08007446 <memchr>:
 8007446:	4603      	mov	r3, r0
 8007448:	b510      	push	{r4, lr}
 800744a:	b2c9      	uxtb	r1, r1
 800744c:	4402      	add	r2, r0
 800744e:	4293      	cmp	r3, r2
 8007450:	4618      	mov	r0, r3
 8007452:	d101      	bne.n	8007458 <memchr+0x12>
 8007454:	2000      	movs	r0, #0
 8007456:	e003      	b.n	8007460 <memchr+0x1a>
 8007458:	7804      	ldrb	r4, [r0, #0]
 800745a:	3301      	adds	r3, #1
 800745c:	428c      	cmp	r4, r1
 800745e:	d1f6      	bne.n	800744e <memchr+0x8>
 8007460:	bd10      	pop	{r4, pc}
	...

08007464 <nanf>:
 8007464:	4800      	ldr	r0, [pc, #0]	@ (8007468 <nanf+0x4>)
 8007466:	4770      	bx	lr
 8007468:	7fc00000 	.word	0x7fc00000

0800746c <quorem>:
 800746c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007470:	6903      	ldr	r3, [r0, #16]
 8007472:	690c      	ldr	r4, [r1, #16]
 8007474:	4607      	mov	r7, r0
 8007476:	42a3      	cmp	r3, r4
 8007478:	db7e      	blt.n	8007578 <quorem+0x10c>
 800747a:	3c01      	subs	r4, #1
 800747c:	00a3      	lsls	r3, r4, #2
 800747e:	f100 0514 	add.w	r5, r0, #20
 8007482:	f101 0814 	add.w	r8, r1, #20
 8007486:	9300      	str	r3, [sp, #0]
 8007488:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800748c:	9301      	str	r3, [sp, #4]
 800748e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007492:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007496:	3301      	adds	r3, #1
 8007498:	429a      	cmp	r2, r3
 800749a:	fbb2 f6f3 	udiv	r6, r2, r3
 800749e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074a2:	d32e      	bcc.n	8007502 <quorem+0x96>
 80074a4:	f04f 0a00 	mov.w	sl, #0
 80074a8:	46c4      	mov	ip, r8
 80074aa:	46ae      	mov	lr, r5
 80074ac:	46d3      	mov	fp, sl
 80074ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 80074b2:	b298      	uxth	r0, r3
 80074b4:	fb06 a000 	mla	r0, r6, r0, sl
 80074b8:	0c1b      	lsrs	r3, r3, #16
 80074ba:	0c02      	lsrs	r2, r0, #16
 80074bc:	fb06 2303 	mla	r3, r6, r3, r2
 80074c0:	f8de 2000 	ldr.w	r2, [lr]
 80074c4:	b280      	uxth	r0, r0
 80074c6:	b292      	uxth	r2, r2
 80074c8:	1a12      	subs	r2, r2, r0
 80074ca:	445a      	add	r2, fp
 80074cc:	f8de 0000 	ldr.w	r0, [lr]
 80074d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80074da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80074de:	b292      	uxth	r2, r2
 80074e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80074e4:	45e1      	cmp	r9, ip
 80074e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80074ea:	f84e 2b04 	str.w	r2, [lr], #4
 80074ee:	d2de      	bcs.n	80074ae <quorem+0x42>
 80074f0:	9b00      	ldr	r3, [sp, #0]
 80074f2:	58eb      	ldr	r3, [r5, r3]
 80074f4:	b92b      	cbnz	r3, 8007502 <quorem+0x96>
 80074f6:	9b01      	ldr	r3, [sp, #4]
 80074f8:	3b04      	subs	r3, #4
 80074fa:	429d      	cmp	r5, r3
 80074fc:	461a      	mov	r2, r3
 80074fe:	d32f      	bcc.n	8007560 <quorem+0xf4>
 8007500:	613c      	str	r4, [r7, #16]
 8007502:	4638      	mov	r0, r7
 8007504:	f001 f9c4 	bl	8008890 <__mcmp>
 8007508:	2800      	cmp	r0, #0
 800750a:	db25      	blt.n	8007558 <quorem+0xec>
 800750c:	4629      	mov	r1, r5
 800750e:	2000      	movs	r0, #0
 8007510:	f858 2b04 	ldr.w	r2, [r8], #4
 8007514:	f8d1 c000 	ldr.w	ip, [r1]
 8007518:	fa1f fe82 	uxth.w	lr, r2
 800751c:	fa1f f38c 	uxth.w	r3, ip
 8007520:	eba3 030e 	sub.w	r3, r3, lr
 8007524:	4403      	add	r3, r0
 8007526:	0c12      	lsrs	r2, r2, #16
 8007528:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800752c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007530:	b29b      	uxth	r3, r3
 8007532:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007536:	45c1      	cmp	r9, r8
 8007538:	ea4f 4022 	mov.w	r0, r2, asr #16
 800753c:	f841 3b04 	str.w	r3, [r1], #4
 8007540:	d2e6      	bcs.n	8007510 <quorem+0xa4>
 8007542:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007546:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800754a:	b922      	cbnz	r2, 8007556 <quorem+0xea>
 800754c:	3b04      	subs	r3, #4
 800754e:	429d      	cmp	r5, r3
 8007550:	461a      	mov	r2, r3
 8007552:	d30b      	bcc.n	800756c <quorem+0x100>
 8007554:	613c      	str	r4, [r7, #16]
 8007556:	3601      	adds	r6, #1
 8007558:	4630      	mov	r0, r6
 800755a:	b003      	add	sp, #12
 800755c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007560:	6812      	ldr	r2, [r2, #0]
 8007562:	3b04      	subs	r3, #4
 8007564:	2a00      	cmp	r2, #0
 8007566:	d1cb      	bne.n	8007500 <quorem+0x94>
 8007568:	3c01      	subs	r4, #1
 800756a:	e7c6      	b.n	80074fa <quorem+0x8e>
 800756c:	6812      	ldr	r2, [r2, #0]
 800756e:	3b04      	subs	r3, #4
 8007570:	2a00      	cmp	r2, #0
 8007572:	d1ef      	bne.n	8007554 <quorem+0xe8>
 8007574:	3c01      	subs	r4, #1
 8007576:	e7ea      	b.n	800754e <quorem+0xe2>
 8007578:	2000      	movs	r0, #0
 800757a:	e7ee      	b.n	800755a <quorem+0xee>
 800757c:	0000      	movs	r0, r0
	...

08007580 <_dtoa_r>:
 8007580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007584:	4614      	mov	r4, r2
 8007586:	461d      	mov	r5, r3
 8007588:	69c7      	ldr	r7, [r0, #28]
 800758a:	b097      	sub	sp, #92	@ 0x5c
 800758c:	4683      	mov	fp, r0
 800758e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007592:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007594:	b97f      	cbnz	r7, 80075b6 <_dtoa_r+0x36>
 8007596:	2010      	movs	r0, #16
 8007598:	f000 fe02 	bl	80081a0 <malloc>
 800759c:	4602      	mov	r2, r0
 800759e:	f8cb 001c 	str.w	r0, [fp, #28]
 80075a2:	b920      	cbnz	r0, 80075ae <_dtoa_r+0x2e>
 80075a4:	21ef      	movs	r1, #239	@ 0xef
 80075a6:	4ba8      	ldr	r3, [pc, #672]	@ (8007848 <_dtoa_r+0x2c8>)
 80075a8:	48a8      	ldr	r0, [pc, #672]	@ (800784c <_dtoa_r+0x2cc>)
 80075aa:	f002 fc23 	bl	8009df4 <__assert_func>
 80075ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80075b2:	6007      	str	r7, [r0, #0]
 80075b4:	60c7      	str	r7, [r0, #12]
 80075b6:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075ba:	6819      	ldr	r1, [r3, #0]
 80075bc:	b159      	cbz	r1, 80075d6 <_dtoa_r+0x56>
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	2301      	movs	r3, #1
 80075c2:	4093      	lsls	r3, r2
 80075c4:	604a      	str	r2, [r1, #4]
 80075c6:	608b      	str	r3, [r1, #8]
 80075c8:	4658      	mov	r0, fp
 80075ca:	f000 fedf 	bl	800838c <_Bfree>
 80075ce:	2200      	movs	r2, #0
 80075d0:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075d4:	601a      	str	r2, [r3, #0]
 80075d6:	1e2b      	subs	r3, r5, #0
 80075d8:	bfaf      	iteee	ge
 80075da:	2300      	movge	r3, #0
 80075dc:	2201      	movlt	r2, #1
 80075de:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80075e2:	9303      	strlt	r3, [sp, #12]
 80075e4:	bfa8      	it	ge
 80075e6:	6033      	strge	r3, [r6, #0]
 80075e8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80075ec:	4b98      	ldr	r3, [pc, #608]	@ (8007850 <_dtoa_r+0x2d0>)
 80075ee:	bfb8      	it	lt
 80075f0:	6032      	strlt	r2, [r6, #0]
 80075f2:	ea33 0308 	bics.w	r3, r3, r8
 80075f6:	d112      	bne.n	800761e <_dtoa_r+0x9e>
 80075f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80075fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007604:	4323      	orrs	r3, r4
 8007606:	f000 8550 	beq.w	80080aa <_dtoa_r+0xb2a>
 800760a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800760c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007854 <_dtoa_r+0x2d4>
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 8552 	beq.w	80080ba <_dtoa_r+0xb3a>
 8007616:	f10a 0303 	add.w	r3, sl, #3
 800761a:	f000 bd4c 	b.w	80080b6 <_dtoa_r+0xb36>
 800761e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007622:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800762a:	2200      	movs	r2, #0
 800762c:	2300      	movs	r3, #0
 800762e:	f7f9 f9bb 	bl	80009a8 <__aeabi_dcmpeq>
 8007632:	4607      	mov	r7, r0
 8007634:	b158      	cbz	r0, 800764e <_dtoa_r+0xce>
 8007636:	2301      	movs	r3, #1
 8007638:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800763a:	6013      	str	r3, [r2, #0]
 800763c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800763e:	b113      	cbz	r3, 8007646 <_dtoa_r+0xc6>
 8007640:	4b85      	ldr	r3, [pc, #532]	@ (8007858 <_dtoa_r+0x2d8>)
 8007642:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007644:	6013      	str	r3, [r2, #0]
 8007646:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800785c <_dtoa_r+0x2dc>
 800764a:	f000 bd36 	b.w	80080ba <_dtoa_r+0xb3a>
 800764e:	ab14      	add	r3, sp, #80	@ 0x50
 8007650:	9301      	str	r3, [sp, #4]
 8007652:	ab15      	add	r3, sp, #84	@ 0x54
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	4658      	mov	r0, fp
 8007658:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800765c:	f001 fa30 	bl	8008ac0 <__d2b>
 8007660:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007664:	4681      	mov	r9, r0
 8007666:	2e00      	cmp	r6, #0
 8007668:	d077      	beq.n	800775a <_dtoa_r+0x1da>
 800766a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800766e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007670:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007678:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800767c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007680:	9712      	str	r7, [sp, #72]	@ 0x48
 8007682:	4619      	mov	r1, r3
 8007684:	2200      	movs	r2, #0
 8007686:	4b76      	ldr	r3, [pc, #472]	@ (8007860 <_dtoa_r+0x2e0>)
 8007688:	f7f8 fd6e 	bl	8000168 <__aeabi_dsub>
 800768c:	a368      	add	r3, pc, #416	@ (adr r3, 8007830 <_dtoa_r+0x2b0>)
 800768e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007692:	f7f8 ff21 	bl	80004d8 <__aeabi_dmul>
 8007696:	a368      	add	r3, pc, #416	@ (adr r3, 8007838 <_dtoa_r+0x2b8>)
 8007698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769c:	f7f8 fd66 	bl	800016c <__adddf3>
 80076a0:	4604      	mov	r4, r0
 80076a2:	4630      	mov	r0, r6
 80076a4:	460d      	mov	r5, r1
 80076a6:	f7f8 fead 	bl	8000404 <__aeabi_i2d>
 80076aa:	a365      	add	r3, pc, #404	@ (adr r3, 8007840 <_dtoa_r+0x2c0>)
 80076ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b0:	f7f8 ff12 	bl	80004d8 <__aeabi_dmul>
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	4620      	mov	r0, r4
 80076ba:	4629      	mov	r1, r5
 80076bc:	f7f8 fd56 	bl	800016c <__adddf3>
 80076c0:	4604      	mov	r4, r0
 80076c2:	460d      	mov	r5, r1
 80076c4:	f7f9 f9b8 	bl	8000a38 <__aeabi_d2iz>
 80076c8:	2200      	movs	r2, #0
 80076ca:	4607      	mov	r7, r0
 80076cc:	2300      	movs	r3, #0
 80076ce:	4620      	mov	r0, r4
 80076d0:	4629      	mov	r1, r5
 80076d2:	f7f9 f973 	bl	80009bc <__aeabi_dcmplt>
 80076d6:	b140      	cbz	r0, 80076ea <_dtoa_r+0x16a>
 80076d8:	4638      	mov	r0, r7
 80076da:	f7f8 fe93 	bl	8000404 <__aeabi_i2d>
 80076de:	4622      	mov	r2, r4
 80076e0:	462b      	mov	r3, r5
 80076e2:	f7f9 f961 	bl	80009a8 <__aeabi_dcmpeq>
 80076e6:	b900      	cbnz	r0, 80076ea <_dtoa_r+0x16a>
 80076e8:	3f01      	subs	r7, #1
 80076ea:	2f16      	cmp	r7, #22
 80076ec:	d853      	bhi.n	8007796 <_dtoa_r+0x216>
 80076ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076f2:	4b5c      	ldr	r3, [pc, #368]	@ (8007864 <_dtoa_r+0x2e4>)
 80076f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80076f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fc:	f7f9 f95e 	bl	80009bc <__aeabi_dcmplt>
 8007700:	2800      	cmp	r0, #0
 8007702:	d04a      	beq.n	800779a <_dtoa_r+0x21a>
 8007704:	2300      	movs	r3, #0
 8007706:	3f01      	subs	r7, #1
 8007708:	930f      	str	r3, [sp, #60]	@ 0x3c
 800770a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800770c:	1b9b      	subs	r3, r3, r6
 800770e:	1e5a      	subs	r2, r3, #1
 8007710:	bf46      	itte	mi
 8007712:	f1c3 0801 	rsbmi	r8, r3, #1
 8007716:	2300      	movmi	r3, #0
 8007718:	f04f 0800 	movpl.w	r8, #0
 800771c:	9209      	str	r2, [sp, #36]	@ 0x24
 800771e:	bf48      	it	mi
 8007720:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007722:	2f00      	cmp	r7, #0
 8007724:	db3b      	blt.n	800779e <_dtoa_r+0x21e>
 8007726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007728:	970e      	str	r7, [sp, #56]	@ 0x38
 800772a:	443b      	add	r3, r7
 800772c:	9309      	str	r3, [sp, #36]	@ 0x24
 800772e:	2300      	movs	r3, #0
 8007730:	930a      	str	r3, [sp, #40]	@ 0x28
 8007732:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007734:	2b09      	cmp	r3, #9
 8007736:	d866      	bhi.n	8007806 <_dtoa_r+0x286>
 8007738:	2b05      	cmp	r3, #5
 800773a:	bfc4      	itt	gt
 800773c:	3b04      	subgt	r3, #4
 800773e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007740:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007742:	bfc8      	it	gt
 8007744:	2400      	movgt	r4, #0
 8007746:	f1a3 0302 	sub.w	r3, r3, #2
 800774a:	bfd8      	it	le
 800774c:	2401      	movle	r4, #1
 800774e:	2b03      	cmp	r3, #3
 8007750:	d864      	bhi.n	800781c <_dtoa_r+0x29c>
 8007752:	e8df f003 	tbb	[pc, r3]
 8007756:	382b      	.short	0x382b
 8007758:	5636      	.short	0x5636
 800775a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800775e:	441e      	add	r6, r3
 8007760:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007764:	2b20      	cmp	r3, #32
 8007766:	bfc1      	itttt	gt
 8007768:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800776c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007770:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007774:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007778:	bfd6      	itet	le
 800777a:	f1c3 0320 	rsble	r3, r3, #32
 800777e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007782:	fa04 f003 	lslle.w	r0, r4, r3
 8007786:	f7f8 fe2d 	bl	80003e4 <__aeabi_ui2d>
 800778a:	2201      	movs	r2, #1
 800778c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007790:	3e01      	subs	r6, #1
 8007792:	9212      	str	r2, [sp, #72]	@ 0x48
 8007794:	e775      	b.n	8007682 <_dtoa_r+0x102>
 8007796:	2301      	movs	r3, #1
 8007798:	e7b6      	b.n	8007708 <_dtoa_r+0x188>
 800779a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800779c:	e7b5      	b.n	800770a <_dtoa_r+0x18a>
 800779e:	427b      	negs	r3, r7
 80077a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80077a2:	2300      	movs	r3, #0
 80077a4:	eba8 0807 	sub.w	r8, r8, r7
 80077a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80077aa:	e7c2      	b.n	8007732 <_dtoa_r+0x1b2>
 80077ac:	2300      	movs	r3, #0
 80077ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	dc35      	bgt.n	8007822 <_dtoa_r+0x2a2>
 80077b6:	2301      	movs	r3, #1
 80077b8:	461a      	mov	r2, r3
 80077ba:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80077be:	9221      	str	r2, [sp, #132]	@ 0x84
 80077c0:	e00b      	b.n	80077da <_dtoa_r+0x25a>
 80077c2:	2301      	movs	r3, #1
 80077c4:	e7f3      	b.n	80077ae <_dtoa_r+0x22e>
 80077c6:	2300      	movs	r3, #0
 80077c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077cc:	18fb      	adds	r3, r7, r3
 80077ce:	9308      	str	r3, [sp, #32]
 80077d0:	3301      	adds	r3, #1
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	9307      	str	r3, [sp, #28]
 80077d6:	bfb8      	it	lt
 80077d8:	2301      	movlt	r3, #1
 80077da:	2100      	movs	r1, #0
 80077dc:	2204      	movs	r2, #4
 80077de:	f8db 001c 	ldr.w	r0, [fp, #28]
 80077e2:	f102 0514 	add.w	r5, r2, #20
 80077e6:	429d      	cmp	r5, r3
 80077e8:	d91f      	bls.n	800782a <_dtoa_r+0x2aa>
 80077ea:	6041      	str	r1, [r0, #4]
 80077ec:	4658      	mov	r0, fp
 80077ee:	f000 fd8d 	bl	800830c <_Balloc>
 80077f2:	4682      	mov	sl, r0
 80077f4:	2800      	cmp	r0, #0
 80077f6:	d139      	bne.n	800786c <_dtoa_r+0x2ec>
 80077f8:	4602      	mov	r2, r0
 80077fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80077fe:	4b1a      	ldr	r3, [pc, #104]	@ (8007868 <_dtoa_r+0x2e8>)
 8007800:	e6d2      	b.n	80075a8 <_dtoa_r+0x28>
 8007802:	2301      	movs	r3, #1
 8007804:	e7e0      	b.n	80077c8 <_dtoa_r+0x248>
 8007806:	2401      	movs	r4, #1
 8007808:	2300      	movs	r3, #0
 800780a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800780c:	9320      	str	r3, [sp, #128]	@ 0x80
 800780e:	f04f 33ff 	mov.w	r3, #4294967295
 8007812:	2200      	movs	r2, #0
 8007814:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007818:	2312      	movs	r3, #18
 800781a:	e7d0      	b.n	80077be <_dtoa_r+0x23e>
 800781c:	2301      	movs	r3, #1
 800781e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007820:	e7f5      	b.n	800780e <_dtoa_r+0x28e>
 8007822:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007824:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007828:	e7d7      	b.n	80077da <_dtoa_r+0x25a>
 800782a:	3101      	adds	r1, #1
 800782c:	0052      	lsls	r2, r2, #1
 800782e:	e7d8      	b.n	80077e2 <_dtoa_r+0x262>
 8007830:	636f4361 	.word	0x636f4361
 8007834:	3fd287a7 	.word	0x3fd287a7
 8007838:	8b60c8b3 	.word	0x8b60c8b3
 800783c:	3fc68a28 	.word	0x3fc68a28
 8007840:	509f79fb 	.word	0x509f79fb
 8007844:	3fd34413 	.word	0x3fd34413
 8007848:	0800dec0 	.word	0x0800dec0
 800784c:	0800ded7 	.word	0x0800ded7
 8007850:	7ff00000 	.word	0x7ff00000
 8007854:	0800debc 	.word	0x0800debc
 8007858:	0800de8b 	.word	0x0800de8b
 800785c:	0800de8a 	.word	0x0800de8a
 8007860:	3ff80000 	.word	0x3ff80000
 8007864:	0800dfd0 	.word	0x0800dfd0
 8007868:	0800df2f 	.word	0x0800df2f
 800786c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007870:	6018      	str	r0, [r3, #0]
 8007872:	9b07      	ldr	r3, [sp, #28]
 8007874:	2b0e      	cmp	r3, #14
 8007876:	f200 80a4 	bhi.w	80079c2 <_dtoa_r+0x442>
 800787a:	2c00      	cmp	r4, #0
 800787c:	f000 80a1 	beq.w	80079c2 <_dtoa_r+0x442>
 8007880:	2f00      	cmp	r7, #0
 8007882:	dd33      	ble.n	80078ec <_dtoa_r+0x36c>
 8007884:	4b86      	ldr	r3, [pc, #536]	@ (8007aa0 <_dtoa_r+0x520>)
 8007886:	f007 020f 	and.w	r2, r7, #15
 800788a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800788e:	05f8      	lsls	r0, r7, #23
 8007890:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007894:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007898:	ea4f 1427 	mov.w	r4, r7, asr #4
 800789c:	d516      	bpl.n	80078cc <_dtoa_r+0x34c>
 800789e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078a2:	4b80      	ldr	r3, [pc, #512]	@ (8007aa4 <_dtoa_r+0x524>)
 80078a4:	2603      	movs	r6, #3
 80078a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078aa:	f7f8 ff3f 	bl	800072c <__aeabi_ddiv>
 80078ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078b2:	f004 040f 	and.w	r4, r4, #15
 80078b6:	4d7b      	ldr	r5, [pc, #492]	@ (8007aa4 <_dtoa_r+0x524>)
 80078b8:	b954      	cbnz	r4, 80078d0 <_dtoa_r+0x350>
 80078ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078c2:	f7f8 ff33 	bl	800072c <__aeabi_ddiv>
 80078c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078ca:	e028      	b.n	800791e <_dtoa_r+0x39e>
 80078cc:	2602      	movs	r6, #2
 80078ce:	e7f2      	b.n	80078b6 <_dtoa_r+0x336>
 80078d0:	07e1      	lsls	r1, r4, #31
 80078d2:	d508      	bpl.n	80078e6 <_dtoa_r+0x366>
 80078d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078dc:	f7f8 fdfc 	bl	80004d8 <__aeabi_dmul>
 80078e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078e4:	3601      	adds	r6, #1
 80078e6:	1064      	asrs	r4, r4, #1
 80078e8:	3508      	adds	r5, #8
 80078ea:	e7e5      	b.n	80078b8 <_dtoa_r+0x338>
 80078ec:	f000 80d2 	beq.w	8007a94 <_dtoa_r+0x514>
 80078f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078f4:	427c      	negs	r4, r7
 80078f6:	4b6a      	ldr	r3, [pc, #424]	@ (8007aa0 <_dtoa_r+0x520>)
 80078f8:	f004 020f 	and.w	r2, r4, #15
 80078fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007904:	f7f8 fde8 	bl	80004d8 <__aeabi_dmul>
 8007908:	2602      	movs	r6, #2
 800790a:	2300      	movs	r3, #0
 800790c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007910:	4d64      	ldr	r5, [pc, #400]	@ (8007aa4 <_dtoa_r+0x524>)
 8007912:	1124      	asrs	r4, r4, #4
 8007914:	2c00      	cmp	r4, #0
 8007916:	f040 80b2 	bne.w	8007a7e <_dtoa_r+0x4fe>
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1d3      	bne.n	80078c6 <_dtoa_r+0x346>
 800791e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007922:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007924:	2b00      	cmp	r3, #0
 8007926:	f000 80b7 	beq.w	8007a98 <_dtoa_r+0x518>
 800792a:	2200      	movs	r2, #0
 800792c:	4620      	mov	r0, r4
 800792e:	4629      	mov	r1, r5
 8007930:	4b5d      	ldr	r3, [pc, #372]	@ (8007aa8 <_dtoa_r+0x528>)
 8007932:	f7f9 f843 	bl	80009bc <__aeabi_dcmplt>
 8007936:	2800      	cmp	r0, #0
 8007938:	f000 80ae 	beq.w	8007a98 <_dtoa_r+0x518>
 800793c:	9b07      	ldr	r3, [sp, #28]
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 80aa 	beq.w	8007a98 <_dtoa_r+0x518>
 8007944:	9b08      	ldr	r3, [sp, #32]
 8007946:	2b00      	cmp	r3, #0
 8007948:	dd37      	ble.n	80079ba <_dtoa_r+0x43a>
 800794a:	1e7b      	subs	r3, r7, #1
 800794c:	4620      	mov	r0, r4
 800794e:	9304      	str	r3, [sp, #16]
 8007950:	2200      	movs	r2, #0
 8007952:	4629      	mov	r1, r5
 8007954:	4b55      	ldr	r3, [pc, #340]	@ (8007aac <_dtoa_r+0x52c>)
 8007956:	f7f8 fdbf 	bl	80004d8 <__aeabi_dmul>
 800795a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800795e:	9c08      	ldr	r4, [sp, #32]
 8007960:	3601      	adds	r6, #1
 8007962:	4630      	mov	r0, r6
 8007964:	f7f8 fd4e 	bl	8000404 <__aeabi_i2d>
 8007968:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800796c:	f7f8 fdb4 	bl	80004d8 <__aeabi_dmul>
 8007970:	2200      	movs	r2, #0
 8007972:	4b4f      	ldr	r3, [pc, #316]	@ (8007ab0 <_dtoa_r+0x530>)
 8007974:	f7f8 fbfa 	bl	800016c <__adddf3>
 8007978:	4605      	mov	r5, r0
 800797a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800797e:	2c00      	cmp	r4, #0
 8007980:	f040 809a 	bne.w	8007ab8 <_dtoa_r+0x538>
 8007984:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007988:	2200      	movs	r2, #0
 800798a:	4b4a      	ldr	r3, [pc, #296]	@ (8007ab4 <_dtoa_r+0x534>)
 800798c:	f7f8 fbec 	bl	8000168 <__aeabi_dsub>
 8007990:	4602      	mov	r2, r0
 8007992:	460b      	mov	r3, r1
 8007994:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007998:	462a      	mov	r2, r5
 800799a:	4633      	mov	r3, r6
 800799c:	f7f9 f82c 	bl	80009f8 <__aeabi_dcmpgt>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	f040 828e 	bne.w	8007ec2 <_dtoa_r+0x942>
 80079a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079aa:	462a      	mov	r2, r5
 80079ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80079b0:	f7f9 f804 	bl	80009bc <__aeabi_dcmplt>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	f040 8127 	bne.w	8007c08 <_dtoa_r+0x688>
 80079ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80079be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80079c2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f2c0 8163 	blt.w	8007c90 <_dtoa_r+0x710>
 80079ca:	2f0e      	cmp	r7, #14
 80079cc:	f300 8160 	bgt.w	8007c90 <_dtoa_r+0x710>
 80079d0:	4b33      	ldr	r3, [pc, #204]	@ (8007aa0 <_dtoa_r+0x520>)
 80079d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079d6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80079da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80079de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	da03      	bge.n	80079ec <_dtoa_r+0x46c>
 80079e4:	9b07      	ldr	r3, [sp, #28]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f340 8100 	ble.w	8007bec <_dtoa_r+0x66c>
 80079ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80079f0:	4656      	mov	r6, sl
 80079f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079f6:	4620      	mov	r0, r4
 80079f8:	4629      	mov	r1, r5
 80079fa:	f7f8 fe97 	bl	800072c <__aeabi_ddiv>
 80079fe:	f7f9 f81b 	bl	8000a38 <__aeabi_d2iz>
 8007a02:	4680      	mov	r8, r0
 8007a04:	f7f8 fcfe 	bl	8000404 <__aeabi_i2d>
 8007a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a0c:	f7f8 fd64 	bl	80004d8 <__aeabi_dmul>
 8007a10:	4602      	mov	r2, r0
 8007a12:	460b      	mov	r3, r1
 8007a14:	4620      	mov	r0, r4
 8007a16:	4629      	mov	r1, r5
 8007a18:	f7f8 fba6 	bl	8000168 <__aeabi_dsub>
 8007a1c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a20:	9d07      	ldr	r5, [sp, #28]
 8007a22:	f806 4b01 	strb.w	r4, [r6], #1
 8007a26:	eba6 040a 	sub.w	r4, r6, sl
 8007a2a:	42a5      	cmp	r5, r4
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	460b      	mov	r3, r1
 8007a30:	f040 8116 	bne.w	8007c60 <_dtoa_r+0x6e0>
 8007a34:	f7f8 fb9a 	bl	800016c <__adddf3>
 8007a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	460d      	mov	r5, r1
 8007a40:	f7f8 ffda 	bl	80009f8 <__aeabi_dcmpgt>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	f040 80f8 	bne.w	8007c3a <_dtoa_r+0x6ba>
 8007a4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a4e:	4620      	mov	r0, r4
 8007a50:	4629      	mov	r1, r5
 8007a52:	f7f8 ffa9 	bl	80009a8 <__aeabi_dcmpeq>
 8007a56:	b118      	cbz	r0, 8007a60 <_dtoa_r+0x4e0>
 8007a58:	f018 0f01 	tst.w	r8, #1
 8007a5c:	f040 80ed 	bne.w	8007c3a <_dtoa_r+0x6ba>
 8007a60:	4649      	mov	r1, r9
 8007a62:	4658      	mov	r0, fp
 8007a64:	f000 fc92 	bl	800838c <_Bfree>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	7033      	strb	r3, [r6, #0]
 8007a6c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007a6e:	3701      	adds	r7, #1
 8007a70:	601f      	str	r7, [r3, #0]
 8007a72:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f000 8320 	beq.w	80080ba <_dtoa_r+0xb3a>
 8007a7a:	601e      	str	r6, [r3, #0]
 8007a7c:	e31d      	b.n	80080ba <_dtoa_r+0xb3a>
 8007a7e:	07e2      	lsls	r2, r4, #31
 8007a80:	d505      	bpl.n	8007a8e <_dtoa_r+0x50e>
 8007a82:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a86:	f7f8 fd27 	bl	80004d8 <__aeabi_dmul>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	3601      	adds	r6, #1
 8007a8e:	1064      	asrs	r4, r4, #1
 8007a90:	3508      	adds	r5, #8
 8007a92:	e73f      	b.n	8007914 <_dtoa_r+0x394>
 8007a94:	2602      	movs	r6, #2
 8007a96:	e742      	b.n	800791e <_dtoa_r+0x39e>
 8007a98:	9c07      	ldr	r4, [sp, #28]
 8007a9a:	9704      	str	r7, [sp, #16]
 8007a9c:	e761      	b.n	8007962 <_dtoa_r+0x3e2>
 8007a9e:	bf00      	nop
 8007aa0:	0800dfd0 	.word	0x0800dfd0
 8007aa4:	0800dfa8 	.word	0x0800dfa8
 8007aa8:	3ff00000 	.word	0x3ff00000
 8007aac:	40240000 	.word	0x40240000
 8007ab0:	401c0000 	.word	0x401c0000
 8007ab4:	40140000 	.word	0x40140000
 8007ab8:	4b70      	ldr	r3, [pc, #448]	@ (8007c7c <_dtoa_r+0x6fc>)
 8007aba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007abc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ac0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ac4:	4454      	add	r4, sl
 8007ac6:	2900      	cmp	r1, #0
 8007ac8:	d045      	beq.n	8007b56 <_dtoa_r+0x5d6>
 8007aca:	2000      	movs	r0, #0
 8007acc:	496c      	ldr	r1, [pc, #432]	@ (8007c80 <_dtoa_r+0x700>)
 8007ace:	f7f8 fe2d 	bl	800072c <__aeabi_ddiv>
 8007ad2:	4633      	mov	r3, r6
 8007ad4:	462a      	mov	r2, r5
 8007ad6:	f7f8 fb47 	bl	8000168 <__aeabi_dsub>
 8007ada:	4656      	mov	r6, sl
 8007adc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ae4:	f7f8 ffa8 	bl	8000a38 <__aeabi_d2iz>
 8007ae8:	4605      	mov	r5, r0
 8007aea:	f7f8 fc8b 	bl	8000404 <__aeabi_i2d>
 8007aee:	4602      	mov	r2, r0
 8007af0:	460b      	mov	r3, r1
 8007af2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007af6:	f7f8 fb37 	bl	8000168 <__aeabi_dsub>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	3530      	adds	r5, #48	@ 0x30
 8007b00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b08:	f806 5b01 	strb.w	r5, [r6], #1
 8007b0c:	f7f8 ff56 	bl	80009bc <__aeabi_dcmplt>
 8007b10:	2800      	cmp	r0, #0
 8007b12:	d163      	bne.n	8007bdc <_dtoa_r+0x65c>
 8007b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b18:	2000      	movs	r0, #0
 8007b1a:	495a      	ldr	r1, [pc, #360]	@ (8007c84 <_dtoa_r+0x704>)
 8007b1c:	f7f8 fb24 	bl	8000168 <__aeabi_dsub>
 8007b20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b24:	f7f8 ff4a 	bl	80009bc <__aeabi_dcmplt>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	f040 8087 	bne.w	8007c3c <_dtoa_r+0x6bc>
 8007b2e:	42a6      	cmp	r6, r4
 8007b30:	f43f af43 	beq.w	80079ba <_dtoa_r+0x43a>
 8007b34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b38:	2200      	movs	r2, #0
 8007b3a:	4b53      	ldr	r3, [pc, #332]	@ (8007c88 <_dtoa_r+0x708>)
 8007b3c:	f7f8 fccc 	bl	80004d8 <__aeabi_dmul>
 8007b40:	2200      	movs	r2, #0
 8007b42:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8007c88 <_dtoa_r+0x708>)
 8007b4c:	f7f8 fcc4 	bl	80004d8 <__aeabi_dmul>
 8007b50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b54:	e7c4      	b.n	8007ae0 <_dtoa_r+0x560>
 8007b56:	4631      	mov	r1, r6
 8007b58:	4628      	mov	r0, r5
 8007b5a:	f7f8 fcbd 	bl	80004d8 <__aeabi_dmul>
 8007b5e:	4656      	mov	r6, sl
 8007b60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b64:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b6a:	f7f8 ff65 	bl	8000a38 <__aeabi_d2iz>
 8007b6e:	4605      	mov	r5, r0
 8007b70:	f7f8 fc48 	bl	8000404 <__aeabi_i2d>
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b7c:	f7f8 faf4 	bl	8000168 <__aeabi_dsub>
 8007b80:	4602      	mov	r2, r0
 8007b82:	460b      	mov	r3, r1
 8007b84:	3530      	adds	r5, #48	@ 0x30
 8007b86:	f806 5b01 	strb.w	r5, [r6], #1
 8007b8a:	42a6      	cmp	r6, r4
 8007b8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b90:	f04f 0200 	mov.w	r2, #0
 8007b94:	d124      	bne.n	8007be0 <_dtoa_r+0x660>
 8007b96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b9a:	4b39      	ldr	r3, [pc, #228]	@ (8007c80 <_dtoa_r+0x700>)
 8007b9c:	f7f8 fae6 	bl	800016c <__adddf3>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ba8:	f7f8 ff26 	bl	80009f8 <__aeabi_dcmpgt>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	d145      	bne.n	8007c3c <_dtoa_r+0x6bc>
 8007bb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	4932      	ldr	r1, [pc, #200]	@ (8007c80 <_dtoa_r+0x700>)
 8007bb8:	f7f8 fad6 	bl	8000168 <__aeabi_dsub>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bc4:	f7f8 fefa 	bl	80009bc <__aeabi_dcmplt>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	f43f aef6 	beq.w	80079ba <_dtoa_r+0x43a>
 8007bce:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007bd0:	1e73      	subs	r3, r6, #1
 8007bd2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007bd4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007bd8:	2b30      	cmp	r3, #48	@ 0x30
 8007bda:	d0f8      	beq.n	8007bce <_dtoa_r+0x64e>
 8007bdc:	9f04      	ldr	r7, [sp, #16]
 8007bde:	e73f      	b.n	8007a60 <_dtoa_r+0x4e0>
 8007be0:	4b29      	ldr	r3, [pc, #164]	@ (8007c88 <_dtoa_r+0x708>)
 8007be2:	f7f8 fc79 	bl	80004d8 <__aeabi_dmul>
 8007be6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bea:	e7bc      	b.n	8007b66 <_dtoa_r+0x5e6>
 8007bec:	d10c      	bne.n	8007c08 <_dtoa_r+0x688>
 8007bee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	4b25      	ldr	r3, [pc, #148]	@ (8007c8c <_dtoa_r+0x70c>)
 8007bf6:	f7f8 fc6f 	bl	80004d8 <__aeabi_dmul>
 8007bfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bfe:	f7f8 fef1 	bl	80009e4 <__aeabi_dcmpge>
 8007c02:	2800      	cmp	r0, #0
 8007c04:	f000 815b 	beq.w	8007ebe <_dtoa_r+0x93e>
 8007c08:	2400      	movs	r4, #0
 8007c0a:	4625      	mov	r5, r4
 8007c0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c0e:	4656      	mov	r6, sl
 8007c10:	43db      	mvns	r3, r3
 8007c12:	9304      	str	r3, [sp, #16]
 8007c14:	2700      	movs	r7, #0
 8007c16:	4621      	mov	r1, r4
 8007c18:	4658      	mov	r0, fp
 8007c1a:	f000 fbb7 	bl	800838c <_Bfree>
 8007c1e:	2d00      	cmp	r5, #0
 8007c20:	d0dc      	beq.n	8007bdc <_dtoa_r+0x65c>
 8007c22:	b12f      	cbz	r7, 8007c30 <_dtoa_r+0x6b0>
 8007c24:	42af      	cmp	r7, r5
 8007c26:	d003      	beq.n	8007c30 <_dtoa_r+0x6b0>
 8007c28:	4639      	mov	r1, r7
 8007c2a:	4658      	mov	r0, fp
 8007c2c:	f000 fbae 	bl	800838c <_Bfree>
 8007c30:	4629      	mov	r1, r5
 8007c32:	4658      	mov	r0, fp
 8007c34:	f000 fbaa 	bl	800838c <_Bfree>
 8007c38:	e7d0      	b.n	8007bdc <_dtoa_r+0x65c>
 8007c3a:	9704      	str	r7, [sp, #16]
 8007c3c:	4633      	mov	r3, r6
 8007c3e:	461e      	mov	r6, r3
 8007c40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c44:	2a39      	cmp	r2, #57	@ 0x39
 8007c46:	d107      	bne.n	8007c58 <_dtoa_r+0x6d8>
 8007c48:	459a      	cmp	sl, r3
 8007c4a:	d1f8      	bne.n	8007c3e <_dtoa_r+0x6be>
 8007c4c:	9a04      	ldr	r2, [sp, #16]
 8007c4e:	3201      	adds	r2, #1
 8007c50:	9204      	str	r2, [sp, #16]
 8007c52:	2230      	movs	r2, #48	@ 0x30
 8007c54:	f88a 2000 	strb.w	r2, [sl]
 8007c58:	781a      	ldrb	r2, [r3, #0]
 8007c5a:	3201      	adds	r2, #1
 8007c5c:	701a      	strb	r2, [r3, #0]
 8007c5e:	e7bd      	b.n	8007bdc <_dtoa_r+0x65c>
 8007c60:	2200      	movs	r2, #0
 8007c62:	4b09      	ldr	r3, [pc, #36]	@ (8007c88 <_dtoa_r+0x708>)
 8007c64:	f7f8 fc38 	bl	80004d8 <__aeabi_dmul>
 8007c68:	2200      	movs	r2, #0
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	460d      	mov	r5, r1
 8007c70:	f7f8 fe9a 	bl	80009a8 <__aeabi_dcmpeq>
 8007c74:	2800      	cmp	r0, #0
 8007c76:	f43f aebc 	beq.w	80079f2 <_dtoa_r+0x472>
 8007c7a:	e6f1      	b.n	8007a60 <_dtoa_r+0x4e0>
 8007c7c:	0800dfd0 	.word	0x0800dfd0
 8007c80:	3fe00000 	.word	0x3fe00000
 8007c84:	3ff00000 	.word	0x3ff00000
 8007c88:	40240000 	.word	0x40240000
 8007c8c:	40140000 	.word	0x40140000
 8007c90:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c92:	2a00      	cmp	r2, #0
 8007c94:	f000 80db 	beq.w	8007e4e <_dtoa_r+0x8ce>
 8007c98:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007c9a:	2a01      	cmp	r2, #1
 8007c9c:	f300 80bf 	bgt.w	8007e1e <_dtoa_r+0x89e>
 8007ca0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007ca2:	2a00      	cmp	r2, #0
 8007ca4:	f000 80b7 	beq.w	8007e16 <_dtoa_r+0x896>
 8007ca8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007cac:	4646      	mov	r6, r8
 8007cae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007cb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cb2:	2101      	movs	r1, #1
 8007cb4:	441a      	add	r2, r3
 8007cb6:	4658      	mov	r0, fp
 8007cb8:	4498      	add	r8, r3
 8007cba:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cbc:	f000 fc64 	bl	8008588 <__i2b>
 8007cc0:	4605      	mov	r5, r0
 8007cc2:	b15e      	cbz	r6, 8007cdc <_dtoa_r+0x75c>
 8007cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	dd08      	ble.n	8007cdc <_dtoa_r+0x75c>
 8007cca:	42b3      	cmp	r3, r6
 8007ccc:	bfa8      	it	ge
 8007cce:	4633      	movge	r3, r6
 8007cd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cd2:	eba8 0803 	sub.w	r8, r8, r3
 8007cd6:	1af6      	subs	r6, r6, r3
 8007cd8:	1ad3      	subs	r3, r2, r3
 8007cda:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cde:	b1f3      	cbz	r3, 8007d1e <_dtoa_r+0x79e>
 8007ce0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f000 80b7 	beq.w	8007e56 <_dtoa_r+0x8d6>
 8007ce8:	b18c      	cbz	r4, 8007d0e <_dtoa_r+0x78e>
 8007cea:	4629      	mov	r1, r5
 8007cec:	4622      	mov	r2, r4
 8007cee:	4658      	mov	r0, fp
 8007cf0:	f000 fd08 	bl	8008704 <__pow5mult>
 8007cf4:	464a      	mov	r2, r9
 8007cf6:	4601      	mov	r1, r0
 8007cf8:	4605      	mov	r5, r0
 8007cfa:	4658      	mov	r0, fp
 8007cfc:	f000 fc5a 	bl	80085b4 <__multiply>
 8007d00:	4649      	mov	r1, r9
 8007d02:	9004      	str	r0, [sp, #16]
 8007d04:	4658      	mov	r0, fp
 8007d06:	f000 fb41 	bl	800838c <_Bfree>
 8007d0a:	9b04      	ldr	r3, [sp, #16]
 8007d0c:	4699      	mov	r9, r3
 8007d0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d10:	1b1a      	subs	r2, r3, r4
 8007d12:	d004      	beq.n	8007d1e <_dtoa_r+0x79e>
 8007d14:	4649      	mov	r1, r9
 8007d16:	4658      	mov	r0, fp
 8007d18:	f000 fcf4 	bl	8008704 <__pow5mult>
 8007d1c:	4681      	mov	r9, r0
 8007d1e:	2101      	movs	r1, #1
 8007d20:	4658      	mov	r0, fp
 8007d22:	f000 fc31 	bl	8008588 <__i2b>
 8007d26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d28:	4604      	mov	r4, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 81c9 	beq.w	80080c2 <_dtoa_r+0xb42>
 8007d30:	461a      	mov	r2, r3
 8007d32:	4601      	mov	r1, r0
 8007d34:	4658      	mov	r0, fp
 8007d36:	f000 fce5 	bl	8008704 <__pow5mult>
 8007d3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	f300 808f 	bgt.w	8007e62 <_dtoa_r+0x8e2>
 8007d44:	9b02      	ldr	r3, [sp, #8]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f040 8087 	bne.w	8007e5a <_dtoa_r+0x8da>
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	f040 8083 	bne.w	8007e5e <_dtoa_r+0x8de>
 8007d58:	9b03      	ldr	r3, [sp, #12]
 8007d5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d5e:	0d1b      	lsrs	r3, r3, #20
 8007d60:	051b      	lsls	r3, r3, #20
 8007d62:	b12b      	cbz	r3, 8007d70 <_dtoa_r+0x7f0>
 8007d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d66:	f108 0801 	add.w	r8, r8, #1
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d6e:	2301      	movs	r3, #1
 8007d70:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f000 81aa 	beq.w	80080ce <_dtoa_r+0xb4e>
 8007d7a:	6923      	ldr	r3, [r4, #16]
 8007d7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d80:	6918      	ldr	r0, [r3, #16]
 8007d82:	f000 fbb5 	bl	80084f0 <__hi0bits>
 8007d86:	f1c0 0020 	rsb	r0, r0, #32
 8007d8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d8c:	4418      	add	r0, r3
 8007d8e:	f010 001f 	ands.w	r0, r0, #31
 8007d92:	d071      	beq.n	8007e78 <_dtoa_r+0x8f8>
 8007d94:	f1c0 0320 	rsb	r3, r0, #32
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	dd65      	ble.n	8007e68 <_dtoa_r+0x8e8>
 8007d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d9e:	f1c0 001c 	rsb	r0, r0, #28
 8007da2:	4403      	add	r3, r0
 8007da4:	4480      	add	r8, r0
 8007da6:	4406      	add	r6, r0
 8007da8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007daa:	f1b8 0f00 	cmp.w	r8, #0
 8007dae:	dd05      	ble.n	8007dbc <_dtoa_r+0x83c>
 8007db0:	4649      	mov	r1, r9
 8007db2:	4642      	mov	r2, r8
 8007db4:	4658      	mov	r0, fp
 8007db6:	f000 fcff 	bl	80087b8 <__lshift>
 8007dba:	4681      	mov	r9, r0
 8007dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	dd05      	ble.n	8007dce <_dtoa_r+0x84e>
 8007dc2:	4621      	mov	r1, r4
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	4658      	mov	r0, fp
 8007dc8:	f000 fcf6 	bl	80087b8 <__lshift>
 8007dcc:	4604      	mov	r4, r0
 8007dce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d053      	beq.n	8007e7c <_dtoa_r+0x8fc>
 8007dd4:	4621      	mov	r1, r4
 8007dd6:	4648      	mov	r0, r9
 8007dd8:	f000 fd5a 	bl	8008890 <__mcmp>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	da4d      	bge.n	8007e7c <_dtoa_r+0x8fc>
 8007de0:	1e7b      	subs	r3, r7, #1
 8007de2:	4649      	mov	r1, r9
 8007de4:	9304      	str	r3, [sp, #16]
 8007de6:	220a      	movs	r2, #10
 8007de8:	2300      	movs	r3, #0
 8007dea:	4658      	mov	r0, fp
 8007dec:	f000 faf0 	bl	80083d0 <__multadd>
 8007df0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007df2:	4681      	mov	r9, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f000 816c 	beq.w	80080d2 <_dtoa_r+0xb52>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	220a      	movs	r2, #10
 8007e00:	4658      	mov	r0, fp
 8007e02:	f000 fae5 	bl	80083d0 <__multadd>
 8007e06:	9b08      	ldr	r3, [sp, #32]
 8007e08:	4605      	mov	r5, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	dc61      	bgt.n	8007ed2 <_dtoa_r+0x952>
 8007e0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	dc3b      	bgt.n	8007e8c <_dtoa_r+0x90c>
 8007e14:	e05d      	b.n	8007ed2 <_dtoa_r+0x952>
 8007e16:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e18:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e1c:	e746      	b.n	8007cac <_dtoa_r+0x72c>
 8007e1e:	9b07      	ldr	r3, [sp, #28]
 8007e20:	1e5c      	subs	r4, r3, #1
 8007e22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e24:	42a3      	cmp	r3, r4
 8007e26:	bfbf      	itttt	lt
 8007e28:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007e2a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007e2c:	1ae3      	sublt	r3, r4, r3
 8007e2e:	18d2      	addlt	r2, r2, r3
 8007e30:	bfa8      	it	ge
 8007e32:	1b1c      	subge	r4, r3, r4
 8007e34:	9b07      	ldr	r3, [sp, #28]
 8007e36:	bfbe      	ittt	lt
 8007e38:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007e3a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007e3c:	2400      	movlt	r4, #0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	bfb5      	itete	lt
 8007e42:	eba8 0603 	sublt.w	r6, r8, r3
 8007e46:	4646      	movge	r6, r8
 8007e48:	2300      	movlt	r3, #0
 8007e4a:	9b07      	ldrge	r3, [sp, #28]
 8007e4c:	e730      	b.n	8007cb0 <_dtoa_r+0x730>
 8007e4e:	4646      	mov	r6, r8
 8007e50:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e52:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007e54:	e735      	b.n	8007cc2 <_dtoa_r+0x742>
 8007e56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e58:	e75c      	b.n	8007d14 <_dtoa_r+0x794>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	e788      	b.n	8007d70 <_dtoa_r+0x7f0>
 8007e5e:	9b02      	ldr	r3, [sp, #8]
 8007e60:	e786      	b.n	8007d70 <_dtoa_r+0x7f0>
 8007e62:	2300      	movs	r3, #0
 8007e64:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e66:	e788      	b.n	8007d7a <_dtoa_r+0x7fa>
 8007e68:	d09f      	beq.n	8007daa <_dtoa_r+0x82a>
 8007e6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e6c:	331c      	adds	r3, #28
 8007e6e:	441a      	add	r2, r3
 8007e70:	4498      	add	r8, r3
 8007e72:	441e      	add	r6, r3
 8007e74:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e76:	e798      	b.n	8007daa <_dtoa_r+0x82a>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	e7f6      	b.n	8007e6a <_dtoa_r+0x8ea>
 8007e7c:	9b07      	ldr	r3, [sp, #28]
 8007e7e:	9704      	str	r7, [sp, #16]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	dc20      	bgt.n	8007ec6 <_dtoa_r+0x946>
 8007e84:	9308      	str	r3, [sp, #32]
 8007e86:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	dd1e      	ble.n	8007eca <_dtoa_r+0x94a>
 8007e8c:	9b08      	ldr	r3, [sp, #32]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f47f aebc 	bne.w	8007c0c <_dtoa_r+0x68c>
 8007e94:	4621      	mov	r1, r4
 8007e96:	2205      	movs	r2, #5
 8007e98:	4658      	mov	r0, fp
 8007e9a:	f000 fa99 	bl	80083d0 <__multadd>
 8007e9e:	4601      	mov	r1, r0
 8007ea0:	4604      	mov	r4, r0
 8007ea2:	4648      	mov	r0, r9
 8007ea4:	f000 fcf4 	bl	8008890 <__mcmp>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	f77f aeaf 	ble.w	8007c0c <_dtoa_r+0x68c>
 8007eae:	2331      	movs	r3, #49	@ 0x31
 8007eb0:	4656      	mov	r6, sl
 8007eb2:	f806 3b01 	strb.w	r3, [r6], #1
 8007eb6:	9b04      	ldr	r3, [sp, #16]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	9304      	str	r3, [sp, #16]
 8007ebc:	e6aa      	b.n	8007c14 <_dtoa_r+0x694>
 8007ebe:	9c07      	ldr	r4, [sp, #28]
 8007ec0:	9704      	str	r7, [sp, #16]
 8007ec2:	4625      	mov	r5, r4
 8007ec4:	e7f3      	b.n	8007eae <_dtoa_r+0x92e>
 8007ec6:	9b07      	ldr	r3, [sp, #28]
 8007ec8:	9308      	str	r3, [sp, #32]
 8007eca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f000 8104 	beq.w	80080da <_dtoa_r+0xb5a>
 8007ed2:	2e00      	cmp	r6, #0
 8007ed4:	dd05      	ble.n	8007ee2 <_dtoa_r+0x962>
 8007ed6:	4629      	mov	r1, r5
 8007ed8:	4632      	mov	r2, r6
 8007eda:	4658      	mov	r0, fp
 8007edc:	f000 fc6c 	bl	80087b8 <__lshift>
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d05a      	beq.n	8007f9e <_dtoa_r+0xa1e>
 8007ee8:	4658      	mov	r0, fp
 8007eea:	6869      	ldr	r1, [r5, #4]
 8007eec:	f000 fa0e 	bl	800830c <_Balloc>
 8007ef0:	4606      	mov	r6, r0
 8007ef2:	b928      	cbnz	r0, 8007f00 <_dtoa_r+0x980>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007efa:	4b83      	ldr	r3, [pc, #524]	@ (8008108 <_dtoa_r+0xb88>)
 8007efc:	f7ff bb54 	b.w	80075a8 <_dtoa_r+0x28>
 8007f00:	692a      	ldr	r2, [r5, #16]
 8007f02:	f105 010c 	add.w	r1, r5, #12
 8007f06:	3202      	adds	r2, #2
 8007f08:	0092      	lsls	r2, r2, #2
 8007f0a:	300c      	adds	r0, #12
 8007f0c:	f001 ff5e 	bl	8009dcc <memcpy>
 8007f10:	2201      	movs	r2, #1
 8007f12:	4631      	mov	r1, r6
 8007f14:	4658      	mov	r0, fp
 8007f16:	f000 fc4f 	bl	80087b8 <__lshift>
 8007f1a:	462f      	mov	r7, r5
 8007f1c:	4605      	mov	r5, r0
 8007f1e:	f10a 0301 	add.w	r3, sl, #1
 8007f22:	9307      	str	r3, [sp, #28]
 8007f24:	9b08      	ldr	r3, [sp, #32]
 8007f26:	4453      	add	r3, sl
 8007f28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f2a:	9b02      	ldr	r3, [sp, #8]
 8007f2c:	f003 0301 	and.w	r3, r3, #1
 8007f30:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f32:	9b07      	ldr	r3, [sp, #28]
 8007f34:	4621      	mov	r1, r4
 8007f36:	3b01      	subs	r3, #1
 8007f38:	4648      	mov	r0, r9
 8007f3a:	9302      	str	r3, [sp, #8]
 8007f3c:	f7ff fa96 	bl	800746c <quorem>
 8007f40:	4639      	mov	r1, r7
 8007f42:	9008      	str	r0, [sp, #32]
 8007f44:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007f48:	4648      	mov	r0, r9
 8007f4a:	f000 fca1 	bl	8008890 <__mcmp>
 8007f4e:	462a      	mov	r2, r5
 8007f50:	9009      	str	r0, [sp, #36]	@ 0x24
 8007f52:	4621      	mov	r1, r4
 8007f54:	4658      	mov	r0, fp
 8007f56:	f000 fcb7 	bl	80088c8 <__mdiff>
 8007f5a:	68c2      	ldr	r2, [r0, #12]
 8007f5c:	4606      	mov	r6, r0
 8007f5e:	bb02      	cbnz	r2, 8007fa2 <_dtoa_r+0xa22>
 8007f60:	4601      	mov	r1, r0
 8007f62:	4648      	mov	r0, r9
 8007f64:	f000 fc94 	bl	8008890 <__mcmp>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	4631      	mov	r1, r6
 8007f6c:	4658      	mov	r0, fp
 8007f6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f70:	f000 fa0c 	bl	800838c <_Bfree>
 8007f74:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f76:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007f78:	9e07      	ldr	r6, [sp, #28]
 8007f7a:	ea43 0102 	orr.w	r1, r3, r2
 8007f7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f80:	4319      	orrs	r1, r3
 8007f82:	d110      	bne.n	8007fa6 <_dtoa_r+0xa26>
 8007f84:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f88:	d029      	beq.n	8007fde <_dtoa_r+0xa5e>
 8007f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	dd02      	ble.n	8007f96 <_dtoa_r+0xa16>
 8007f90:	9b08      	ldr	r3, [sp, #32]
 8007f92:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007f96:	9b02      	ldr	r3, [sp, #8]
 8007f98:	f883 8000 	strb.w	r8, [r3]
 8007f9c:	e63b      	b.n	8007c16 <_dtoa_r+0x696>
 8007f9e:	4628      	mov	r0, r5
 8007fa0:	e7bb      	b.n	8007f1a <_dtoa_r+0x99a>
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	e7e1      	b.n	8007f6a <_dtoa_r+0x9ea>
 8007fa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	db04      	blt.n	8007fb6 <_dtoa_r+0xa36>
 8007fac:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007fae:	430b      	orrs	r3, r1
 8007fb0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007fb2:	430b      	orrs	r3, r1
 8007fb4:	d120      	bne.n	8007ff8 <_dtoa_r+0xa78>
 8007fb6:	2a00      	cmp	r2, #0
 8007fb8:	dded      	ble.n	8007f96 <_dtoa_r+0xa16>
 8007fba:	4649      	mov	r1, r9
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	4658      	mov	r0, fp
 8007fc0:	f000 fbfa 	bl	80087b8 <__lshift>
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	4681      	mov	r9, r0
 8007fc8:	f000 fc62 	bl	8008890 <__mcmp>
 8007fcc:	2800      	cmp	r0, #0
 8007fce:	dc03      	bgt.n	8007fd8 <_dtoa_r+0xa58>
 8007fd0:	d1e1      	bne.n	8007f96 <_dtoa_r+0xa16>
 8007fd2:	f018 0f01 	tst.w	r8, #1
 8007fd6:	d0de      	beq.n	8007f96 <_dtoa_r+0xa16>
 8007fd8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007fdc:	d1d8      	bne.n	8007f90 <_dtoa_r+0xa10>
 8007fde:	2339      	movs	r3, #57	@ 0x39
 8007fe0:	9a02      	ldr	r2, [sp, #8]
 8007fe2:	7013      	strb	r3, [r2, #0]
 8007fe4:	4633      	mov	r3, r6
 8007fe6:	461e      	mov	r6, r3
 8007fe8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007fec:	3b01      	subs	r3, #1
 8007fee:	2a39      	cmp	r2, #57	@ 0x39
 8007ff0:	d052      	beq.n	8008098 <_dtoa_r+0xb18>
 8007ff2:	3201      	adds	r2, #1
 8007ff4:	701a      	strb	r2, [r3, #0]
 8007ff6:	e60e      	b.n	8007c16 <_dtoa_r+0x696>
 8007ff8:	2a00      	cmp	r2, #0
 8007ffa:	dd07      	ble.n	800800c <_dtoa_r+0xa8c>
 8007ffc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008000:	d0ed      	beq.n	8007fde <_dtoa_r+0xa5e>
 8008002:	9a02      	ldr	r2, [sp, #8]
 8008004:	f108 0301 	add.w	r3, r8, #1
 8008008:	7013      	strb	r3, [r2, #0]
 800800a:	e604      	b.n	8007c16 <_dtoa_r+0x696>
 800800c:	9b07      	ldr	r3, [sp, #28]
 800800e:	9a07      	ldr	r2, [sp, #28]
 8008010:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008014:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008016:	4293      	cmp	r3, r2
 8008018:	d028      	beq.n	800806c <_dtoa_r+0xaec>
 800801a:	4649      	mov	r1, r9
 800801c:	2300      	movs	r3, #0
 800801e:	220a      	movs	r2, #10
 8008020:	4658      	mov	r0, fp
 8008022:	f000 f9d5 	bl	80083d0 <__multadd>
 8008026:	42af      	cmp	r7, r5
 8008028:	4681      	mov	r9, r0
 800802a:	f04f 0300 	mov.w	r3, #0
 800802e:	f04f 020a 	mov.w	r2, #10
 8008032:	4639      	mov	r1, r7
 8008034:	4658      	mov	r0, fp
 8008036:	d107      	bne.n	8008048 <_dtoa_r+0xac8>
 8008038:	f000 f9ca 	bl	80083d0 <__multadd>
 800803c:	4607      	mov	r7, r0
 800803e:	4605      	mov	r5, r0
 8008040:	9b07      	ldr	r3, [sp, #28]
 8008042:	3301      	adds	r3, #1
 8008044:	9307      	str	r3, [sp, #28]
 8008046:	e774      	b.n	8007f32 <_dtoa_r+0x9b2>
 8008048:	f000 f9c2 	bl	80083d0 <__multadd>
 800804c:	4629      	mov	r1, r5
 800804e:	4607      	mov	r7, r0
 8008050:	2300      	movs	r3, #0
 8008052:	220a      	movs	r2, #10
 8008054:	4658      	mov	r0, fp
 8008056:	f000 f9bb 	bl	80083d0 <__multadd>
 800805a:	4605      	mov	r5, r0
 800805c:	e7f0      	b.n	8008040 <_dtoa_r+0xac0>
 800805e:	9b08      	ldr	r3, [sp, #32]
 8008060:	2700      	movs	r7, #0
 8008062:	2b00      	cmp	r3, #0
 8008064:	bfcc      	ite	gt
 8008066:	461e      	movgt	r6, r3
 8008068:	2601      	movle	r6, #1
 800806a:	4456      	add	r6, sl
 800806c:	4649      	mov	r1, r9
 800806e:	2201      	movs	r2, #1
 8008070:	4658      	mov	r0, fp
 8008072:	f000 fba1 	bl	80087b8 <__lshift>
 8008076:	4621      	mov	r1, r4
 8008078:	4681      	mov	r9, r0
 800807a:	f000 fc09 	bl	8008890 <__mcmp>
 800807e:	2800      	cmp	r0, #0
 8008080:	dcb0      	bgt.n	8007fe4 <_dtoa_r+0xa64>
 8008082:	d102      	bne.n	800808a <_dtoa_r+0xb0a>
 8008084:	f018 0f01 	tst.w	r8, #1
 8008088:	d1ac      	bne.n	8007fe4 <_dtoa_r+0xa64>
 800808a:	4633      	mov	r3, r6
 800808c:	461e      	mov	r6, r3
 800808e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008092:	2a30      	cmp	r2, #48	@ 0x30
 8008094:	d0fa      	beq.n	800808c <_dtoa_r+0xb0c>
 8008096:	e5be      	b.n	8007c16 <_dtoa_r+0x696>
 8008098:	459a      	cmp	sl, r3
 800809a:	d1a4      	bne.n	8007fe6 <_dtoa_r+0xa66>
 800809c:	9b04      	ldr	r3, [sp, #16]
 800809e:	3301      	adds	r3, #1
 80080a0:	9304      	str	r3, [sp, #16]
 80080a2:	2331      	movs	r3, #49	@ 0x31
 80080a4:	f88a 3000 	strb.w	r3, [sl]
 80080a8:	e5b5      	b.n	8007c16 <_dtoa_r+0x696>
 80080aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80080ac:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800810c <_dtoa_r+0xb8c>
 80080b0:	b11b      	cbz	r3, 80080ba <_dtoa_r+0xb3a>
 80080b2:	f10a 0308 	add.w	r3, sl, #8
 80080b6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80080b8:	6013      	str	r3, [r2, #0]
 80080ba:	4650      	mov	r0, sl
 80080bc:	b017      	add	sp, #92	@ 0x5c
 80080be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	f77f ae3d 	ble.w	8007d44 <_dtoa_r+0x7c4>
 80080ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80080ce:	2001      	movs	r0, #1
 80080d0:	e65b      	b.n	8007d8a <_dtoa_r+0x80a>
 80080d2:	9b08      	ldr	r3, [sp, #32]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f77f aed6 	ble.w	8007e86 <_dtoa_r+0x906>
 80080da:	4656      	mov	r6, sl
 80080dc:	4621      	mov	r1, r4
 80080de:	4648      	mov	r0, r9
 80080e0:	f7ff f9c4 	bl	800746c <quorem>
 80080e4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80080e8:	9b08      	ldr	r3, [sp, #32]
 80080ea:	f806 8b01 	strb.w	r8, [r6], #1
 80080ee:	eba6 020a 	sub.w	r2, r6, sl
 80080f2:	4293      	cmp	r3, r2
 80080f4:	ddb3      	ble.n	800805e <_dtoa_r+0xade>
 80080f6:	4649      	mov	r1, r9
 80080f8:	2300      	movs	r3, #0
 80080fa:	220a      	movs	r2, #10
 80080fc:	4658      	mov	r0, fp
 80080fe:	f000 f967 	bl	80083d0 <__multadd>
 8008102:	4681      	mov	r9, r0
 8008104:	e7ea      	b.n	80080dc <_dtoa_r+0xb5c>
 8008106:	bf00      	nop
 8008108:	0800df2f 	.word	0x0800df2f
 800810c:	0800deb3 	.word	0x0800deb3

08008110 <_free_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4605      	mov	r5, r0
 8008114:	2900      	cmp	r1, #0
 8008116:	d040      	beq.n	800819a <_free_r+0x8a>
 8008118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800811c:	1f0c      	subs	r4, r1, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	bfb8      	it	lt
 8008122:	18e4      	addlt	r4, r4, r3
 8008124:	f000 f8e6 	bl	80082f4 <__malloc_lock>
 8008128:	4a1c      	ldr	r2, [pc, #112]	@ (800819c <_free_r+0x8c>)
 800812a:	6813      	ldr	r3, [r2, #0]
 800812c:	b933      	cbnz	r3, 800813c <_free_r+0x2c>
 800812e:	6063      	str	r3, [r4, #4]
 8008130:	6014      	str	r4, [r2, #0]
 8008132:	4628      	mov	r0, r5
 8008134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008138:	f000 b8e2 	b.w	8008300 <__malloc_unlock>
 800813c:	42a3      	cmp	r3, r4
 800813e:	d908      	bls.n	8008152 <_free_r+0x42>
 8008140:	6820      	ldr	r0, [r4, #0]
 8008142:	1821      	adds	r1, r4, r0
 8008144:	428b      	cmp	r3, r1
 8008146:	bf01      	itttt	eq
 8008148:	6819      	ldreq	r1, [r3, #0]
 800814a:	685b      	ldreq	r3, [r3, #4]
 800814c:	1809      	addeq	r1, r1, r0
 800814e:	6021      	streq	r1, [r4, #0]
 8008150:	e7ed      	b.n	800812e <_free_r+0x1e>
 8008152:	461a      	mov	r2, r3
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	b10b      	cbz	r3, 800815c <_free_r+0x4c>
 8008158:	42a3      	cmp	r3, r4
 800815a:	d9fa      	bls.n	8008152 <_free_r+0x42>
 800815c:	6811      	ldr	r1, [r2, #0]
 800815e:	1850      	adds	r0, r2, r1
 8008160:	42a0      	cmp	r0, r4
 8008162:	d10b      	bne.n	800817c <_free_r+0x6c>
 8008164:	6820      	ldr	r0, [r4, #0]
 8008166:	4401      	add	r1, r0
 8008168:	1850      	adds	r0, r2, r1
 800816a:	4283      	cmp	r3, r0
 800816c:	6011      	str	r1, [r2, #0]
 800816e:	d1e0      	bne.n	8008132 <_free_r+0x22>
 8008170:	6818      	ldr	r0, [r3, #0]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	4408      	add	r0, r1
 8008176:	6010      	str	r0, [r2, #0]
 8008178:	6053      	str	r3, [r2, #4]
 800817a:	e7da      	b.n	8008132 <_free_r+0x22>
 800817c:	d902      	bls.n	8008184 <_free_r+0x74>
 800817e:	230c      	movs	r3, #12
 8008180:	602b      	str	r3, [r5, #0]
 8008182:	e7d6      	b.n	8008132 <_free_r+0x22>
 8008184:	6820      	ldr	r0, [r4, #0]
 8008186:	1821      	adds	r1, r4, r0
 8008188:	428b      	cmp	r3, r1
 800818a:	bf01      	itttt	eq
 800818c:	6819      	ldreq	r1, [r3, #0]
 800818e:	685b      	ldreq	r3, [r3, #4]
 8008190:	1809      	addeq	r1, r1, r0
 8008192:	6021      	streq	r1, [r4, #0]
 8008194:	6063      	str	r3, [r4, #4]
 8008196:	6054      	str	r4, [r2, #4]
 8008198:	e7cb      	b.n	8008132 <_free_r+0x22>
 800819a:	bd38      	pop	{r3, r4, r5, pc}
 800819c:	20000888 	.word	0x20000888

080081a0 <malloc>:
 80081a0:	4b02      	ldr	r3, [pc, #8]	@ (80081ac <malloc+0xc>)
 80081a2:	4601      	mov	r1, r0
 80081a4:	6818      	ldr	r0, [r3, #0]
 80081a6:	f000 b825 	b.w	80081f4 <_malloc_r>
 80081aa:	bf00      	nop
 80081ac:	200000a4 	.word	0x200000a4

080081b0 <sbrk_aligned>:
 80081b0:	b570      	push	{r4, r5, r6, lr}
 80081b2:	4e0f      	ldr	r6, [pc, #60]	@ (80081f0 <sbrk_aligned+0x40>)
 80081b4:	460c      	mov	r4, r1
 80081b6:	6831      	ldr	r1, [r6, #0]
 80081b8:	4605      	mov	r5, r0
 80081ba:	b911      	cbnz	r1, 80081c2 <sbrk_aligned+0x12>
 80081bc:	f001 fdf6 	bl	8009dac <_sbrk_r>
 80081c0:	6030      	str	r0, [r6, #0]
 80081c2:	4621      	mov	r1, r4
 80081c4:	4628      	mov	r0, r5
 80081c6:	f001 fdf1 	bl	8009dac <_sbrk_r>
 80081ca:	1c43      	adds	r3, r0, #1
 80081cc:	d103      	bne.n	80081d6 <sbrk_aligned+0x26>
 80081ce:	f04f 34ff 	mov.w	r4, #4294967295
 80081d2:	4620      	mov	r0, r4
 80081d4:	bd70      	pop	{r4, r5, r6, pc}
 80081d6:	1cc4      	adds	r4, r0, #3
 80081d8:	f024 0403 	bic.w	r4, r4, #3
 80081dc:	42a0      	cmp	r0, r4
 80081de:	d0f8      	beq.n	80081d2 <sbrk_aligned+0x22>
 80081e0:	1a21      	subs	r1, r4, r0
 80081e2:	4628      	mov	r0, r5
 80081e4:	f001 fde2 	bl	8009dac <_sbrk_r>
 80081e8:	3001      	adds	r0, #1
 80081ea:	d1f2      	bne.n	80081d2 <sbrk_aligned+0x22>
 80081ec:	e7ef      	b.n	80081ce <sbrk_aligned+0x1e>
 80081ee:	bf00      	nop
 80081f0:	20000884 	.word	0x20000884

080081f4 <_malloc_r>:
 80081f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081f8:	1ccd      	adds	r5, r1, #3
 80081fa:	f025 0503 	bic.w	r5, r5, #3
 80081fe:	3508      	adds	r5, #8
 8008200:	2d0c      	cmp	r5, #12
 8008202:	bf38      	it	cc
 8008204:	250c      	movcc	r5, #12
 8008206:	2d00      	cmp	r5, #0
 8008208:	4606      	mov	r6, r0
 800820a:	db01      	blt.n	8008210 <_malloc_r+0x1c>
 800820c:	42a9      	cmp	r1, r5
 800820e:	d904      	bls.n	800821a <_malloc_r+0x26>
 8008210:	230c      	movs	r3, #12
 8008212:	6033      	str	r3, [r6, #0]
 8008214:	2000      	movs	r0, #0
 8008216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800821a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082f0 <_malloc_r+0xfc>
 800821e:	f000 f869 	bl	80082f4 <__malloc_lock>
 8008222:	f8d8 3000 	ldr.w	r3, [r8]
 8008226:	461c      	mov	r4, r3
 8008228:	bb44      	cbnz	r4, 800827c <_malloc_r+0x88>
 800822a:	4629      	mov	r1, r5
 800822c:	4630      	mov	r0, r6
 800822e:	f7ff ffbf 	bl	80081b0 <sbrk_aligned>
 8008232:	1c43      	adds	r3, r0, #1
 8008234:	4604      	mov	r4, r0
 8008236:	d158      	bne.n	80082ea <_malloc_r+0xf6>
 8008238:	f8d8 4000 	ldr.w	r4, [r8]
 800823c:	4627      	mov	r7, r4
 800823e:	2f00      	cmp	r7, #0
 8008240:	d143      	bne.n	80082ca <_malloc_r+0xd6>
 8008242:	2c00      	cmp	r4, #0
 8008244:	d04b      	beq.n	80082de <_malloc_r+0xea>
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	4639      	mov	r1, r7
 800824a:	4630      	mov	r0, r6
 800824c:	eb04 0903 	add.w	r9, r4, r3
 8008250:	f001 fdac 	bl	8009dac <_sbrk_r>
 8008254:	4581      	cmp	r9, r0
 8008256:	d142      	bne.n	80082de <_malloc_r+0xea>
 8008258:	6821      	ldr	r1, [r4, #0]
 800825a:	4630      	mov	r0, r6
 800825c:	1a6d      	subs	r5, r5, r1
 800825e:	4629      	mov	r1, r5
 8008260:	f7ff ffa6 	bl	80081b0 <sbrk_aligned>
 8008264:	3001      	adds	r0, #1
 8008266:	d03a      	beq.n	80082de <_malloc_r+0xea>
 8008268:	6823      	ldr	r3, [r4, #0]
 800826a:	442b      	add	r3, r5
 800826c:	6023      	str	r3, [r4, #0]
 800826e:	f8d8 3000 	ldr.w	r3, [r8]
 8008272:	685a      	ldr	r2, [r3, #4]
 8008274:	bb62      	cbnz	r2, 80082d0 <_malloc_r+0xdc>
 8008276:	f8c8 7000 	str.w	r7, [r8]
 800827a:	e00f      	b.n	800829c <_malloc_r+0xa8>
 800827c:	6822      	ldr	r2, [r4, #0]
 800827e:	1b52      	subs	r2, r2, r5
 8008280:	d420      	bmi.n	80082c4 <_malloc_r+0xd0>
 8008282:	2a0b      	cmp	r2, #11
 8008284:	d917      	bls.n	80082b6 <_malloc_r+0xc2>
 8008286:	1961      	adds	r1, r4, r5
 8008288:	42a3      	cmp	r3, r4
 800828a:	6025      	str	r5, [r4, #0]
 800828c:	bf18      	it	ne
 800828e:	6059      	strne	r1, [r3, #4]
 8008290:	6863      	ldr	r3, [r4, #4]
 8008292:	bf08      	it	eq
 8008294:	f8c8 1000 	streq.w	r1, [r8]
 8008298:	5162      	str	r2, [r4, r5]
 800829a:	604b      	str	r3, [r1, #4]
 800829c:	4630      	mov	r0, r6
 800829e:	f000 f82f 	bl	8008300 <__malloc_unlock>
 80082a2:	f104 000b 	add.w	r0, r4, #11
 80082a6:	1d23      	adds	r3, r4, #4
 80082a8:	f020 0007 	bic.w	r0, r0, #7
 80082ac:	1ac2      	subs	r2, r0, r3
 80082ae:	bf1c      	itt	ne
 80082b0:	1a1b      	subne	r3, r3, r0
 80082b2:	50a3      	strne	r3, [r4, r2]
 80082b4:	e7af      	b.n	8008216 <_malloc_r+0x22>
 80082b6:	6862      	ldr	r2, [r4, #4]
 80082b8:	42a3      	cmp	r3, r4
 80082ba:	bf0c      	ite	eq
 80082bc:	f8c8 2000 	streq.w	r2, [r8]
 80082c0:	605a      	strne	r2, [r3, #4]
 80082c2:	e7eb      	b.n	800829c <_malloc_r+0xa8>
 80082c4:	4623      	mov	r3, r4
 80082c6:	6864      	ldr	r4, [r4, #4]
 80082c8:	e7ae      	b.n	8008228 <_malloc_r+0x34>
 80082ca:	463c      	mov	r4, r7
 80082cc:	687f      	ldr	r7, [r7, #4]
 80082ce:	e7b6      	b.n	800823e <_malloc_r+0x4a>
 80082d0:	461a      	mov	r2, r3
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	42a3      	cmp	r3, r4
 80082d6:	d1fb      	bne.n	80082d0 <_malloc_r+0xdc>
 80082d8:	2300      	movs	r3, #0
 80082da:	6053      	str	r3, [r2, #4]
 80082dc:	e7de      	b.n	800829c <_malloc_r+0xa8>
 80082de:	230c      	movs	r3, #12
 80082e0:	4630      	mov	r0, r6
 80082e2:	6033      	str	r3, [r6, #0]
 80082e4:	f000 f80c 	bl	8008300 <__malloc_unlock>
 80082e8:	e794      	b.n	8008214 <_malloc_r+0x20>
 80082ea:	6005      	str	r5, [r0, #0]
 80082ec:	e7d6      	b.n	800829c <_malloc_r+0xa8>
 80082ee:	bf00      	nop
 80082f0:	20000888 	.word	0x20000888

080082f4 <__malloc_lock>:
 80082f4:	4801      	ldr	r0, [pc, #4]	@ (80082fc <__malloc_lock+0x8>)
 80082f6:	f7ff b8a4 	b.w	8007442 <__retarget_lock_acquire_recursive>
 80082fa:	bf00      	nop
 80082fc:	20000880 	.word	0x20000880

08008300 <__malloc_unlock>:
 8008300:	4801      	ldr	r0, [pc, #4]	@ (8008308 <__malloc_unlock+0x8>)
 8008302:	f7ff b89f 	b.w	8007444 <__retarget_lock_release_recursive>
 8008306:	bf00      	nop
 8008308:	20000880 	.word	0x20000880

0800830c <_Balloc>:
 800830c:	b570      	push	{r4, r5, r6, lr}
 800830e:	69c6      	ldr	r6, [r0, #28]
 8008310:	4604      	mov	r4, r0
 8008312:	460d      	mov	r5, r1
 8008314:	b976      	cbnz	r6, 8008334 <_Balloc+0x28>
 8008316:	2010      	movs	r0, #16
 8008318:	f7ff ff42 	bl	80081a0 <malloc>
 800831c:	4602      	mov	r2, r0
 800831e:	61e0      	str	r0, [r4, #28]
 8008320:	b920      	cbnz	r0, 800832c <_Balloc+0x20>
 8008322:	216b      	movs	r1, #107	@ 0x6b
 8008324:	4b17      	ldr	r3, [pc, #92]	@ (8008384 <_Balloc+0x78>)
 8008326:	4818      	ldr	r0, [pc, #96]	@ (8008388 <_Balloc+0x7c>)
 8008328:	f001 fd64 	bl	8009df4 <__assert_func>
 800832c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008330:	6006      	str	r6, [r0, #0]
 8008332:	60c6      	str	r6, [r0, #12]
 8008334:	69e6      	ldr	r6, [r4, #28]
 8008336:	68f3      	ldr	r3, [r6, #12]
 8008338:	b183      	cbz	r3, 800835c <_Balloc+0x50>
 800833a:	69e3      	ldr	r3, [r4, #28]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008342:	b9b8      	cbnz	r0, 8008374 <_Balloc+0x68>
 8008344:	2101      	movs	r1, #1
 8008346:	fa01 f605 	lsl.w	r6, r1, r5
 800834a:	1d72      	adds	r2, r6, #5
 800834c:	4620      	mov	r0, r4
 800834e:	0092      	lsls	r2, r2, #2
 8008350:	f001 fd6e 	bl	8009e30 <_calloc_r>
 8008354:	b160      	cbz	r0, 8008370 <_Balloc+0x64>
 8008356:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800835a:	e00e      	b.n	800837a <_Balloc+0x6e>
 800835c:	2221      	movs	r2, #33	@ 0x21
 800835e:	2104      	movs	r1, #4
 8008360:	4620      	mov	r0, r4
 8008362:	f001 fd65 	bl	8009e30 <_calloc_r>
 8008366:	69e3      	ldr	r3, [r4, #28]
 8008368:	60f0      	str	r0, [r6, #12]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e4      	bne.n	800833a <_Balloc+0x2e>
 8008370:	2000      	movs	r0, #0
 8008372:	bd70      	pop	{r4, r5, r6, pc}
 8008374:	6802      	ldr	r2, [r0, #0]
 8008376:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800837a:	2300      	movs	r3, #0
 800837c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008380:	e7f7      	b.n	8008372 <_Balloc+0x66>
 8008382:	bf00      	nop
 8008384:	0800dec0 	.word	0x0800dec0
 8008388:	0800df40 	.word	0x0800df40

0800838c <_Bfree>:
 800838c:	b570      	push	{r4, r5, r6, lr}
 800838e:	69c6      	ldr	r6, [r0, #28]
 8008390:	4605      	mov	r5, r0
 8008392:	460c      	mov	r4, r1
 8008394:	b976      	cbnz	r6, 80083b4 <_Bfree+0x28>
 8008396:	2010      	movs	r0, #16
 8008398:	f7ff ff02 	bl	80081a0 <malloc>
 800839c:	4602      	mov	r2, r0
 800839e:	61e8      	str	r0, [r5, #28]
 80083a0:	b920      	cbnz	r0, 80083ac <_Bfree+0x20>
 80083a2:	218f      	movs	r1, #143	@ 0x8f
 80083a4:	4b08      	ldr	r3, [pc, #32]	@ (80083c8 <_Bfree+0x3c>)
 80083a6:	4809      	ldr	r0, [pc, #36]	@ (80083cc <_Bfree+0x40>)
 80083a8:	f001 fd24 	bl	8009df4 <__assert_func>
 80083ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083b0:	6006      	str	r6, [r0, #0]
 80083b2:	60c6      	str	r6, [r0, #12]
 80083b4:	b13c      	cbz	r4, 80083c6 <_Bfree+0x3a>
 80083b6:	69eb      	ldr	r3, [r5, #28]
 80083b8:	6862      	ldr	r2, [r4, #4]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083c0:	6021      	str	r1, [r4, #0]
 80083c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083c6:	bd70      	pop	{r4, r5, r6, pc}
 80083c8:	0800dec0 	.word	0x0800dec0
 80083cc:	0800df40 	.word	0x0800df40

080083d0 <__multadd>:
 80083d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083d4:	4607      	mov	r7, r0
 80083d6:	460c      	mov	r4, r1
 80083d8:	461e      	mov	r6, r3
 80083da:	2000      	movs	r0, #0
 80083dc:	690d      	ldr	r5, [r1, #16]
 80083de:	f101 0c14 	add.w	ip, r1, #20
 80083e2:	f8dc 3000 	ldr.w	r3, [ip]
 80083e6:	3001      	adds	r0, #1
 80083e8:	b299      	uxth	r1, r3
 80083ea:	fb02 6101 	mla	r1, r2, r1, r6
 80083ee:	0c1e      	lsrs	r6, r3, #16
 80083f0:	0c0b      	lsrs	r3, r1, #16
 80083f2:	fb02 3306 	mla	r3, r2, r6, r3
 80083f6:	b289      	uxth	r1, r1
 80083f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083fc:	4285      	cmp	r5, r0
 80083fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008402:	f84c 1b04 	str.w	r1, [ip], #4
 8008406:	dcec      	bgt.n	80083e2 <__multadd+0x12>
 8008408:	b30e      	cbz	r6, 800844e <__multadd+0x7e>
 800840a:	68a3      	ldr	r3, [r4, #8]
 800840c:	42ab      	cmp	r3, r5
 800840e:	dc19      	bgt.n	8008444 <__multadd+0x74>
 8008410:	6861      	ldr	r1, [r4, #4]
 8008412:	4638      	mov	r0, r7
 8008414:	3101      	adds	r1, #1
 8008416:	f7ff ff79 	bl	800830c <_Balloc>
 800841a:	4680      	mov	r8, r0
 800841c:	b928      	cbnz	r0, 800842a <__multadd+0x5a>
 800841e:	4602      	mov	r2, r0
 8008420:	21ba      	movs	r1, #186	@ 0xba
 8008422:	4b0c      	ldr	r3, [pc, #48]	@ (8008454 <__multadd+0x84>)
 8008424:	480c      	ldr	r0, [pc, #48]	@ (8008458 <__multadd+0x88>)
 8008426:	f001 fce5 	bl	8009df4 <__assert_func>
 800842a:	6922      	ldr	r2, [r4, #16]
 800842c:	f104 010c 	add.w	r1, r4, #12
 8008430:	3202      	adds	r2, #2
 8008432:	0092      	lsls	r2, r2, #2
 8008434:	300c      	adds	r0, #12
 8008436:	f001 fcc9 	bl	8009dcc <memcpy>
 800843a:	4621      	mov	r1, r4
 800843c:	4638      	mov	r0, r7
 800843e:	f7ff ffa5 	bl	800838c <_Bfree>
 8008442:	4644      	mov	r4, r8
 8008444:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008448:	3501      	adds	r5, #1
 800844a:	615e      	str	r6, [r3, #20]
 800844c:	6125      	str	r5, [r4, #16]
 800844e:	4620      	mov	r0, r4
 8008450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008454:	0800df2f 	.word	0x0800df2f
 8008458:	0800df40 	.word	0x0800df40

0800845c <__s2b>:
 800845c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008460:	4615      	mov	r5, r2
 8008462:	2209      	movs	r2, #9
 8008464:	461f      	mov	r7, r3
 8008466:	3308      	adds	r3, #8
 8008468:	460c      	mov	r4, r1
 800846a:	fb93 f3f2 	sdiv	r3, r3, r2
 800846e:	4606      	mov	r6, r0
 8008470:	2201      	movs	r2, #1
 8008472:	2100      	movs	r1, #0
 8008474:	429a      	cmp	r2, r3
 8008476:	db09      	blt.n	800848c <__s2b+0x30>
 8008478:	4630      	mov	r0, r6
 800847a:	f7ff ff47 	bl	800830c <_Balloc>
 800847e:	b940      	cbnz	r0, 8008492 <__s2b+0x36>
 8008480:	4602      	mov	r2, r0
 8008482:	21d3      	movs	r1, #211	@ 0xd3
 8008484:	4b18      	ldr	r3, [pc, #96]	@ (80084e8 <__s2b+0x8c>)
 8008486:	4819      	ldr	r0, [pc, #100]	@ (80084ec <__s2b+0x90>)
 8008488:	f001 fcb4 	bl	8009df4 <__assert_func>
 800848c:	0052      	lsls	r2, r2, #1
 800848e:	3101      	adds	r1, #1
 8008490:	e7f0      	b.n	8008474 <__s2b+0x18>
 8008492:	9b08      	ldr	r3, [sp, #32]
 8008494:	2d09      	cmp	r5, #9
 8008496:	6143      	str	r3, [r0, #20]
 8008498:	f04f 0301 	mov.w	r3, #1
 800849c:	6103      	str	r3, [r0, #16]
 800849e:	dd16      	ble.n	80084ce <__s2b+0x72>
 80084a0:	f104 0909 	add.w	r9, r4, #9
 80084a4:	46c8      	mov	r8, r9
 80084a6:	442c      	add	r4, r5
 80084a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80084ac:	4601      	mov	r1, r0
 80084ae:	220a      	movs	r2, #10
 80084b0:	4630      	mov	r0, r6
 80084b2:	3b30      	subs	r3, #48	@ 0x30
 80084b4:	f7ff ff8c 	bl	80083d0 <__multadd>
 80084b8:	45a0      	cmp	r8, r4
 80084ba:	d1f5      	bne.n	80084a8 <__s2b+0x4c>
 80084bc:	f1a5 0408 	sub.w	r4, r5, #8
 80084c0:	444c      	add	r4, r9
 80084c2:	1b2d      	subs	r5, r5, r4
 80084c4:	1963      	adds	r3, r4, r5
 80084c6:	42bb      	cmp	r3, r7
 80084c8:	db04      	blt.n	80084d4 <__s2b+0x78>
 80084ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ce:	2509      	movs	r5, #9
 80084d0:	340a      	adds	r4, #10
 80084d2:	e7f6      	b.n	80084c2 <__s2b+0x66>
 80084d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80084d8:	4601      	mov	r1, r0
 80084da:	220a      	movs	r2, #10
 80084dc:	4630      	mov	r0, r6
 80084de:	3b30      	subs	r3, #48	@ 0x30
 80084e0:	f7ff ff76 	bl	80083d0 <__multadd>
 80084e4:	e7ee      	b.n	80084c4 <__s2b+0x68>
 80084e6:	bf00      	nop
 80084e8:	0800df2f 	.word	0x0800df2f
 80084ec:	0800df40 	.word	0x0800df40

080084f0 <__hi0bits>:
 80084f0:	4603      	mov	r3, r0
 80084f2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80084f6:	bf3a      	itte	cc
 80084f8:	0403      	lslcc	r3, r0, #16
 80084fa:	2010      	movcc	r0, #16
 80084fc:	2000      	movcs	r0, #0
 80084fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008502:	bf3c      	itt	cc
 8008504:	021b      	lslcc	r3, r3, #8
 8008506:	3008      	addcc	r0, #8
 8008508:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800850c:	bf3c      	itt	cc
 800850e:	011b      	lslcc	r3, r3, #4
 8008510:	3004      	addcc	r0, #4
 8008512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008516:	bf3c      	itt	cc
 8008518:	009b      	lslcc	r3, r3, #2
 800851a:	3002      	addcc	r0, #2
 800851c:	2b00      	cmp	r3, #0
 800851e:	db05      	blt.n	800852c <__hi0bits+0x3c>
 8008520:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008524:	f100 0001 	add.w	r0, r0, #1
 8008528:	bf08      	it	eq
 800852a:	2020      	moveq	r0, #32
 800852c:	4770      	bx	lr

0800852e <__lo0bits>:
 800852e:	6803      	ldr	r3, [r0, #0]
 8008530:	4602      	mov	r2, r0
 8008532:	f013 0007 	ands.w	r0, r3, #7
 8008536:	d00b      	beq.n	8008550 <__lo0bits+0x22>
 8008538:	07d9      	lsls	r1, r3, #31
 800853a:	d421      	bmi.n	8008580 <__lo0bits+0x52>
 800853c:	0798      	lsls	r0, r3, #30
 800853e:	bf49      	itett	mi
 8008540:	085b      	lsrmi	r3, r3, #1
 8008542:	089b      	lsrpl	r3, r3, #2
 8008544:	2001      	movmi	r0, #1
 8008546:	6013      	strmi	r3, [r2, #0]
 8008548:	bf5c      	itt	pl
 800854a:	2002      	movpl	r0, #2
 800854c:	6013      	strpl	r3, [r2, #0]
 800854e:	4770      	bx	lr
 8008550:	b299      	uxth	r1, r3
 8008552:	b909      	cbnz	r1, 8008558 <__lo0bits+0x2a>
 8008554:	2010      	movs	r0, #16
 8008556:	0c1b      	lsrs	r3, r3, #16
 8008558:	b2d9      	uxtb	r1, r3
 800855a:	b909      	cbnz	r1, 8008560 <__lo0bits+0x32>
 800855c:	3008      	adds	r0, #8
 800855e:	0a1b      	lsrs	r3, r3, #8
 8008560:	0719      	lsls	r1, r3, #28
 8008562:	bf04      	itt	eq
 8008564:	091b      	lsreq	r3, r3, #4
 8008566:	3004      	addeq	r0, #4
 8008568:	0799      	lsls	r1, r3, #30
 800856a:	bf04      	itt	eq
 800856c:	089b      	lsreq	r3, r3, #2
 800856e:	3002      	addeq	r0, #2
 8008570:	07d9      	lsls	r1, r3, #31
 8008572:	d403      	bmi.n	800857c <__lo0bits+0x4e>
 8008574:	085b      	lsrs	r3, r3, #1
 8008576:	f100 0001 	add.w	r0, r0, #1
 800857a:	d003      	beq.n	8008584 <__lo0bits+0x56>
 800857c:	6013      	str	r3, [r2, #0]
 800857e:	4770      	bx	lr
 8008580:	2000      	movs	r0, #0
 8008582:	4770      	bx	lr
 8008584:	2020      	movs	r0, #32
 8008586:	4770      	bx	lr

08008588 <__i2b>:
 8008588:	b510      	push	{r4, lr}
 800858a:	460c      	mov	r4, r1
 800858c:	2101      	movs	r1, #1
 800858e:	f7ff febd 	bl	800830c <_Balloc>
 8008592:	4602      	mov	r2, r0
 8008594:	b928      	cbnz	r0, 80085a2 <__i2b+0x1a>
 8008596:	f240 1145 	movw	r1, #325	@ 0x145
 800859a:	4b04      	ldr	r3, [pc, #16]	@ (80085ac <__i2b+0x24>)
 800859c:	4804      	ldr	r0, [pc, #16]	@ (80085b0 <__i2b+0x28>)
 800859e:	f001 fc29 	bl	8009df4 <__assert_func>
 80085a2:	2301      	movs	r3, #1
 80085a4:	6144      	str	r4, [r0, #20]
 80085a6:	6103      	str	r3, [r0, #16]
 80085a8:	bd10      	pop	{r4, pc}
 80085aa:	bf00      	nop
 80085ac:	0800df2f 	.word	0x0800df2f
 80085b0:	0800df40 	.word	0x0800df40

080085b4 <__multiply>:
 80085b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b8:	4614      	mov	r4, r2
 80085ba:	690a      	ldr	r2, [r1, #16]
 80085bc:	6923      	ldr	r3, [r4, #16]
 80085be:	460f      	mov	r7, r1
 80085c0:	429a      	cmp	r2, r3
 80085c2:	bfa2      	ittt	ge
 80085c4:	4623      	movge	r3, r4
 80085c6:	460c      	movge	r4, r1
 80085c8:	461f      	movge	r7, r3
 80085ca:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80085ce:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80085d2:	68a3      	ldr	r3, [r4, #8]
 80085d4:	6861      	ldr	r1, [r4, #4]
 80085d6:	eb0a 0609 	add.w	r6, sl, r9
 80085da:	42b3      	cmp	r3, r6
 80085dc:	b085      	sub	sp, #20
 80085de:	bfb8      	it	lt
 80085e0:	3101      	addlt	r1, #1
 80085e2:	f7ff fe93 	bl	800830c <_Balloc>
 80085e6:	b930      	cbnz	r0, 80085f6 <__multiply+0x42>
 80085e8:	4602      	mov	r2, r0
 80085ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80085ee:	4b43      	ldr	r3, [pc, #268]	@ (80086fc <__multiply+0x148>)
 80085f0:	4843      	ldr	r0, [pc, #268]	@ (8008700 <__multiply+0x14c>)
 80085f2:	f001 fbff 	bl	8009df4 <__assert_func>
 80085f6:	f100 0514 	add.w	r5, r0, #20
 80085fa:	462b      	mov	r3, r5
 80085fc:	2200      	movs	r2, #0
 80085fe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008602:	4543      	cmp	r3, r8
 8008604:	d321      	bcc.n	800864a <__multiply+0x96>
 8008606:	f107 0114 	add.w	r1, r7, #20
 800860a:	f104 0214 	add.w	r2, r4, #20
 800860e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008612:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008616:	9302      	str	r3, [sp, #8]
 8008618:	1b13      	subs	r3, r2, r4
 800861a:	3b15      	subs	r3, #21
 800861c:	f023 0303 	bic.w	r3, r3, #3
 8008620:	3304      	adds	r3, #4
 8008622:	f104 0715 	add.w	r7, r4, #21
 8008626:	42ba      	cmp	r2, r7
 8008628:	bf38      	it	cc
 800862a:	2304      	movcc	r3, #4
 800862c:	9301      	str	r3, [sp, #4]
 800862e:	9b02      	ldr	r3, [sp, #8]
 8008630:	9103      	str	r1, [sp, #12]
 8008632:	428b      	cmp	r3, r1
 8008634:	d80c      	bhi.n	8008650 <__multiply+0x9c>
 8008636:	2e00      	cmp	r6, #0
 8008638:	dd03      	ble.n	8008642 <__multiply+0x8e>
 800863a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800863e:	2b00      	cmp	r3, #0
 8008640:	d05a      	beq.n	80086f8 <__multiply+0x144>
 8008642:	6106      	str	r6, [r0, #16]
 8008644:	b005      	add	sp, #20
 8008646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800864a:	f843 2b04 	str.w	r2, [r3], #4
 800864e:	e7d8      	b.n	8008602 <__multiply+0x4e>
 8008650:	f8b1 a000 	ldrh.w	sl, [r1]
 8008654:	f1ba 0f00 	cmp.w	sl, #0
 8008658:	d023      	beq.n	80086a2 <__multiply+0xee>
 800865a:	46a9      	mov	r9, r5
 800865c:	f04f 0c00 	mov.w	ip, #0
 8008660:	f104 0e14 	add.w	lr, r4, #20
 8008664:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008668:	f8d9 3000 	ldr.w	r3, [r9]
 800866c:	fa1f fb87 	uxth.w	fp, r7
 8008670:	b29b      	uxth	r3, r3
 8008672:	fb0a 330b 	mla	r3, sl, fp, r3
 8008676:	4463      	add	r3, ip
 8008678:	f8d9 c000 	ldr.w	ip, [r9]
 800867c:	0c3f      	lsrs	r7, r7, #16
 800867e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008682:	fb0a c707 	mla	r7, sl, r7, ip
 8008686:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800868a:	b29b      	uxth	r3, r3
 800868c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008690:	4572      	cmp	r2, lr
 8008692:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008696:	f849 3b04 	str.w	r3, [r9], #4
 800869a:	d8e3      	bhi.n	8008664 <__multiply+0xb0>
 800869c:	9b01      	ldr	r3, [sp, #4]
 800869e:	f845 c003 	str.w	ip, [r5, r3]
 80086a2:	9b03      	ldr	r3, [sp, #12]
 80086a4:	3104      	adds	r1, #4
 80086a6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80086aa:	f1b9 0f00 	cmp.w	r9, #0
 80086ae:	d021      	beq.n	80086f4 <__multiply+0x140>
 80086b0:	46ae      	mov	lr, r5
 80086b2:	f04f 0a00 	mov.w	sl, #0
 80086b6:	682b      	ldr	r3, [r5, #0]
 80086b8:	f104 0c14 	add.w	ip, r4, #20
 80086bc:	f8bc b000 	ldrh.w	fp, [ip]
 80086c0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	fb09 770b 	mla	r7, r9, fp, r7
 80086ca:	4457      	add	r7, sl
 80086cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80086d0:	f84e 3b04 	str.w	r3, [lr], #4
 80086d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80086d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086dc:	f8be 3000 	ldrh.w	r3, [lr]
 80086e0:	4562      	cmp	r2, ip
 80086e2:	fb09 330a 	mla	r3, r9, sl, r3
 80086e6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80086ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086ee:	d8e5      	bhi.n	80086bc <__multiply+0x108>
 80086f0:	9f01      	ldr	r7, [sp, #4]
 80086f2:	51eb      	str	r3, [r5, r7]
 80086f4:	3504      	adds	r5, #4
 80086f6:	e79a      	b.n	800862e <__multiply+0x7a>
 80086f8:	3e01      	subs	r6, #1
 80086fa:	e79c      	b.n	8008636 <__multiply+0x82>
 80086fc:	0800df2f 	.word	0x0800df2f
 8008700:	0800df40 	.word	0x0800df40

08008704 <__pow5mult>:
 8008704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008708:	4615      	mov	r5, r2
 800870a:	f012 0203 	ands.w	r2, r2, #3
 800870e:	4607      	mov	r7, r0
 8008710:	460e      	mov	r6, r1
 8008712:	d007      	beq.n	8008724 <__pow5mult+0x20>
 8008714:	4c25      	ldr	r4, [pc, #148]	@ (80087ac <__pow5mult+0xa8>)
 8008716:	3a01      	subs	r2, #1
 8008718:	2300      	movs	r3, #0
 800871a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800871e:	f7ff fe57 	bl	80083d0 <__multadd>
 8008722:	4606      	mov	r6, r0
 8008724:	10ad      	asrs	r5, r5, #2
 8008726:	d03d      	beq.n	80087a4 <__pow5mult+0xa0>
 8008728:	69fc      	ldr	r4, [r7, #28]
 800872a:	b97c      	cbnz	r4, 800874c <__pow5mult+0x48>
 800872c:	2010      	movs	r0, #16
 800872e:	f7ff fd37 	bl	80081a0 <malloc>
 8008732:	4602      	mov	r2, r0
 8008734:	61f8      	str	r0, [r7, #28]
 8008736:	b928      	cbnz	r0, 8008744 <__pow5mult+0x40>
 8008738:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800873c:	4b1c      	ldr	r3, [pc, #112]	@ (80087b0 <__pow5mult+0xac>)
 800873e:	481d      	ldr	r0, [pc, #116]	@ (80087b4 <__pow5mult+0xb0>)
 8008740:	f001 fb58 	bl	8009df4 <__assert_func>
 8008744:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008748:	6004      	str	r4, [r0, #0]
 800874a:	60c4      	str	r4, [r0, #12]
 800874c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008750:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008754:	b94c      	cbnz	r4, 800876a <__pow5mult+0x66>
 8008756:	f240 2171 	movw	r1, #625	@ 0x271
 800875a:	4638      	mov	r0, r7
 800875c:	f7ff ff14 	bl	8008588 <__i2b>
 8008760:	2300      	movs	r3, #0
 8008762:	4604      	mov	r4, r0
 8008764:	f8c8 0008 	str.w	r0, [r8, #8]
 8008768:	6003      	str	r3, [r0, #0]
 800876a:	f04f 0900 	mov.w	r9, #0
 800876e:	07eb      	lsls	r3, r5, #31
 8008770:	d50a      	bpl.n	8008788 <__pow5mult+0x84>
 8008772:	4631      	mov	r1, r6
 8008774:	4622      	mov	r2, r4
 8008776:	4638      	mov	r0, r7
 8008778:	f7ff ff1c 	bl	80085b4 <__multiply>
 800877c:	4680      	mov	r8, r0
 800877e:	4631      	mov	r1, r6
 8008780:	4638      	mov	r0, r7
 8008782:	f7ff fe03 	bl	800838c <_Bfree>
 8008786:	4646      	mov	r6, r8
 8008788:	106d      	asrs	r5, r5, #1
 800878a:	d00b      	beq.n	80087a4 <__pow5mult+0xa0>
 800878c:	6820      	ldr	r0, [r4, #0]
 800878e:	b938      	cbnz	r0, 80087a0 <__pow5mult+0x9c>
 8008790:	4622      	mov	r2, r4
 8008792:	4621      	mov	r1, r4
 8008794:	4638      	mov	r0, r7
 8008796:	f7ff ff0d 	bl	80085b4 <__multiply>
 800879a:	6020      	str	r0, [r4, #0]
 800879c:	f8c0 9000 	str.w	r9, [r0]
 80087a0:	4604      	mov	r4, r0
 80087a2:	e7e4      	b.n	800876e <__pow5mult+0x6a>
 80087a4:	4630      	mov	r0, r6
 80087a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087aa:	bf00      	nop
 80087ac:	0800df9c 	.word	0x0800df9c
 80087b0:	0800dec0 	.word	0x0800dec0
 80087b4:	0800df40 	.word	0x0800df40

080087b8 <__lshift>:
 80087b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087bc:	460c      	mov	r4, r1
 80087be:	4607      	mov	r7, r0
 80087c0:	4691      	mov	r9, r2
 80087c2:	6923      	ldr	r3, [r4, #16]
 80087c4:	6849      	ldr	r1, [r1, #4]
 80087c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087ca:	68a3      	ldr	r3, [r4, #8]
 80087cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087d0:	f108 0601 	add.w	r6, r8, #1
 80087d4:	42b3      	cmp	r3, r6
 80087d6:	db0b      	blt.n	80087f0 <__lshift+0x38>
 80087d8:	4638      	mov	r0, r7
 80087da:	f7ff fd97 	bl	800830c <_Balloc>
 80087de:	4605      	mov	r5, r0
 80087e0:	b948      	cbnz	r0, 80087f6 <__lshift+0x3e>
 80087e2:	4602      	mov	r2, r0
 80087e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80087e8:	4b27      	ldr	r3, [pc, #156]	@ (8008888 <__lshift+0xd0>)
 80087ea:	4828      	ldr	r0, [pc, #160]	@ (800888c <__lshift+0xd4>)
 80087ec:	f001 fb02 	bl	8009df4 <__assert_func>
 80087f0:	3101      	adds	r1, #1
 80087f2:	005b      	lsls	r3, r3, #1
 80087f4:	e7ee      	b.n	80087d4 <__lshift+0x1c>
 80087f6:	2300      	movs	r3, #0
 80087f8:	f100 0114 	add.w	r1, r0, #20
 80087fc:	f100 0210 	add.w	r2, r0, #16
 8008800:	4618      	mov	r0, r3
 8008802:	4553      	cmp	r3, sl
 8008804:	db33      	blt.n	800886e <__lshift+0xb6>
 8008806:	6920      	ldr	r0, [r4, #16]
 8008808:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800880c:	f104 0314 	add.w	r3, r4, #20
 8008810:	f019 091f 	ands.w	r9, r9, #31
 8008814:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008818:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800881c:	d02b      	beq.n	8008876 <__lshift+0xbe>
 800881e:	468a      	mov	sl, r1
 8008820:	2200      	movs	r2, #0
 8008822:	f1c9 0e20 	rsb	lr, r9, #32
 8008826:	6818      	ldr	r0, [r3, #0]
 8008828:	fa00 f009 	lsl.w	r0, r0, r9
 800882c:	4310      	orrs	r0, r2
 800882e:	f84a 0b04 	str.w	r0, [sl], #4
 8008832:	f853 2b04 	ldr.w	r2, [r3], #4
 8008836:	459c      	cmp	ip, r3
 8008838:	fa22 f20e 	lsr.w	r2, r2, lr
 800883c:	d8f3      	bhi.n	8008826 <__lshift+0x6e>
 800883e:	ebac 0304 	sub.w	r3, ip, r4
 8008842:	3b15      	subs	r3, #21
 8008844:	f023 0303 	bic.w	r3, r3, #3
 8008848:	3304      	adds	r3, #4
 800884a:	f104 0015 	add.w	r0, r4, #21
 800884e:	4584      	cmp	ip, r0
 8008850:	bf38      	it	cc
 8008852:	2304      	movcc	r3, #4
 8008854:	50ca      	str	r2, [r1, r3]
 8008856:	b10a      	cbz	r2, 800885c <__lshift+0xa4>
 8008858:	f108 0602 	add.w	r6, r8, #2
 800885c:	3e01      	subs	r6, #1
 800885e:	4638      	mov	r0, r7
 8008860:	4621      	mov	r1, r4
 8008862:	612e      	str	r6, [r5, #16]
 8008864:	f7ff fd92 	bl	800838c <_Bfree>
 8008868:	4628      	mov	r0, r5
 800886a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800886e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008872:	3301      	adds	r3, #1
 8008874:	e7c5      	b.n	8008802 <__lshift+0x4a>
 8008876:	3904      	subs	r1, #4
 8008878:	f853 2b04 	ldr.w	r2, [r3], #4
 800887c:	459c      	cmp	ip, r3
 800887e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008882:	d8f9      	bhi.n	8008878 <__lshift+0xc0>
 8008884:	e7ea      	b.n	800885c <__lshift+0xa4>
 8008886:	bf00      	nop
 8008888:	0800df2f 	.word	0x0800df2f
 800888c:	0800df40 	.word	0x0800df40

08008890 <__mcmp>:
 8008890:	4603      	mov	r3, r0
 8008892:	690a      	ldr	r2, [r1, #16]
 8008894:	6900      	ldr	r0, [r0, #16]
 8008896:	b530      	push	{r4, r5, lr}
 8008898:	1a80      	subs	r0, r0, r2
 800889a:	d10e      	bne.n	80088ba <__mcmp+0x2a>
 800889c:	3314      	adds	r3, #20
 800889e:	3114      	adds	r1, #20
 80088a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80088a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80088a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80088ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80088b0:	4295      	cmp	r5, r2
 80088b2:	d003      	beq.n	80088bc <__mcmp+0x2c>
 80088b4:	d205      	bcs.n	80088c2 <__mcmp+0x32>
 80088b6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ba:	bd30      	pop	{r4, r5, pc}
 80088bc:	42a3      	cmp	r3, r4
 80088be:	d3f3      	bcc.n	80088a8 <__mcmp+0x18>
 80088c0:	e7fb      	b.n	80088ba <__mcmp+0x2a>
 80088c2:	2001      	movs	r0, #1
 80088c4:	e7f9      	b.n	80088ba <__mcmp+0x2a>
	...

080088c8 <__mdiff>:
 80088c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088cc:	4689      	mov	r9, r1
 80088ce:	4606      	mov	r6, r0
 80088d0:	4611      	mov	r1, r2
 80088d2:	4648      	mov	r0, r9
 80088d4:	4614      	mov	r4, r2
 80088d6:	f7ff ffdb 	bl	8008890 <__mcmp>
 80088da:	1e05      	subs	r5, r0, #0
 80088dc:	d112      	bne.n	8008904 <__mdiff+0x3c>
 80088de:	4629      	mov	r1, r5
 80088e0:	4630      	mov	r0, r6
 80088e2:	f7ff fd13 	bl	800830c <_Balloc>
 80088e6:	4602      	mov	r2, r0
 80088e8:	b928      	cbnz	r0, 80088f6 <__mdiff+0x2e>
 80088ea:	f240 2137 	movw	r1, #567	@ 0x237
 80088ee:	4b3e      	ldr	r3, [pc, #248]	@ (80089e8 <__mdiff+0x120>)
 80088f0:	483e      	ldr	r0, [pc, #248]	@ (80089ec <__mdiff+0x124>)
 80088f2:	f001 fa7f 	bl	8009df4 <__assert_func>
 80088f6:	2301      	movs	r3, #1
 80088f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80088fc:	4610      	mov	r0, r2
 80088fe:	b003      	add	sp, #12
 8008900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008904:	bfbc      	itt	lt
 8008906:	464b      	movlt	r3, r9
 8008908:	46a1      	movlt	r9, r4
 800890a:	4630      	mov	r0, r6
 800890c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008910:	bfba      	itte	lt
 8008912:	461c      	movlt	r4, r3
 8008914:	2501      	movlt	r5, #1
 8008916:	2500      	movge	r5, #0
 8008918:	f7ff fcf8 	bl	800830c <_Balloc>
 800891c:	4602      	mov	r2, r0
 800891e:	b918      	cbnz	r0, 8008928 <__mdiff+0x60>
 8008920:	f240 2145 	movw	r1, #581	@ 0x245
 8008924:	4b30      	ldr	r3, [pc, #192]	@ (80089e8 <__mdiff+0x120>)
 8008926:	e7e3      	b.n	80088f0 <__mdiff+0x28>
 8008928:	f100 0b14 	add.w	fp, r0, #20
 800892c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008930:	f109 0310 	add.w	r3, r9, #16
 8008934:	60c5      	str	r5, [r0, #12]
 8008936:	f04f 0c00 	mov.w	ip, #0
 800893a:	f109 0514 	add.w	r5, r9, #20
 800893e:	46d9      	mov	r9, fp
 8008940:	6926      	ldr	r6, [r4, #16]
 8008942:	f104 0e14 	add.w	lr, r4, #20
 8008946:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800894a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800894e:	9301      	str	r3, [sp, #4]
 8008950:	9b01      	ldr	r3, [sp, #4]
 8008952:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008956:	f853 af04 	ldr.w	sl, [r3, #4]!
 800895a:	b281      	uxth	r1, r0
 800895c:	9301      	str	r3, [sp, #4]
 800895e:	fa1f f38a 	uxth.w	r3, sl
 8008962:	1a5b      	subs	r3, r3, r1
 8008964:	0c00      	lsrs	r0, r0, #16
 8008966:	4463      	add	r3, ip
 8008968:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800896c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008970:	b29b      	uxth	r3, r3
 8008972:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008976:	4576      	cmp	r6, lr
 8008978:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800897c:	f849 3b04 	str.w	r3, [r9], #4
 8008980:	d8e6      	bhi.n	8008950 <__mdiff+0x88>
 8008982:	1b33      	subs	r3, r6, r4
 8008984:	3b15      	subs	r3, #21
 8008986:	f023 0303 	bic.w	r3, r3, #3
 800898a:	3415      	adds	r4, #21
 800898c:	3304      	adds	r3, #4
 800898e:	42a6      	cmp	r6, r4
 8008990:	bf38      	it	cc
 8008992:	2304      	movcc	r3, #4
 8008994:	441d      	add	r5, r3
 8008996:	445b      	add	r3, fp
 8008998:	461e      	mov	r6, r3
 800899a:	462c      	mov	r4, r5
 800899c:	4544      	cmp	r4, r8
 800899e:	d30e      	bcc.n	80089be <__mdiff+0xf6>
 80089a0:	f108 0103 	add.w	r1, r8, #3
 80089a4:	1b49      	subs	r1, r1, r5
 80089a6:	f021 0103 	bic.w	r1, r1, #3
 80089aa:	3d03      	subs	r5, #3
 80089ac:	45a8      	cmp	r8, r5
 80089ae:	bf38      	it	cc
 80089b0:	2100      	movcc	r1, #0
 80089b2:	440b      	add	r3, r1
 80089b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80089b8:	b199      	cbz	r1, 80089e2 <__mdiff+0x11a>
 80089ba:	6117      	str	r7, [r2, #16]
 80089bc:	e79e      	b.n	80088fc <__mdiff+0x34>
 80089be:	46e6      	mov	lr, ip
 80089c0:	f854 1b04 	ldr.w	r1, [r4], #4
 80089c4:	fa1f fc81 	uxth.w	ip, r1
 80089c8:	44f4      	add	ip, lr
 80089ca:	0c08      	lsrs	r0, r1, #16
 80089cc:	4471      	add	r1, lr
 80089ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80089d2:	b289      	uxth	r1, r1
 80089d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80089d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089dc:	f846 1b04 	str.w	r1, [r6], #4
 80089e0:	e7dc      	b.n	800899c <__mdiff+0xd4>
 80089e2:	3f01      	subs	r7, #1
 80089e4:	e7e6      	b.n	80089b4 <__mdiff+0xec>
 80089e6:	bf00      	nop
 80089e8:	0800df2f 	.word	0x0800df2f
 80089ec:	0800df40 	.word	0x0800df40

080089f0 <__ulp>:
 80089f0:	4b0e      	ldr	r3, [pc, #56]	@ (8008a2c <__ulp+0x3c>)
 80089f2:	400b      	ands	r3, r1
 80089f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	dc08      	bgt.n	8008a0e <__ulp+0x1e>
 80089fc:	425b      	negs	r3, r3
 80089fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008a02:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008a06:	da04      	bge.n	8008a12 <__ulp+0x22>
 8008a08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008a0c:	4113      	asrs	r3, r2
 8008a0e:	2200      	movs	r2, #0
 8008a10:	e008      	b.n	8008a24 <__ulp+0x34>
 8008a12:	f1a2 0314 	sub.w	r3, r2, #20
 8008a16:	2b1e      	cmp	r3, #30
 8008a18:	bfd6      	itet	le
 8008a1a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008a1e:	2201      	movgt	r2, #1
 8008a20:	40da      	lsrle	r2, r3
 8008a22:	2300      	movs	r3, #0
 8008a24:	4619      	mov	r1, r3
 8008a26:	4610      	mov	r0, r2
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop
 8008a2c:	7ff00000 	.word	0x7ff00000

08008a30 <__b2d>:
 8008a30:	6902      	ldr	r2, [r0, #16]
 8008a32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a34:	f100 0614 	add.w	r6, r0, #20
 8008a38:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008a3c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008a40:	4f1e      	ldr	r7, [pc, #120]	@ (8008abc <__b2d+0x8c>)
 8008a42:	4620      	mov	r0, r4
 8008a44:	f7ff fd54 	bl	80084f0 <__hi0bits>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	f1c0 0020 	rsb	r0, r0, #32
 8008a4e:	2b0a      	cmp	r3, #10
 8008a50:	f1a2 0504 	sub.w	r5, r2, #4
 8008a54:	6008      	str	r0, [r1, #0]
 8008a56:	dc12      	bgt.n	8008a7e <__b2d+0x4e>
 8008a58:	42ae      	cmp	r6, r5
 8008a5a:	bf2c      	ite	cs
 8008a5c:	2200      	movcs	r2, #0
 8008a5e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008a62:	f1c3 0c0b 	rsb	ip, r3, #11
 8008a66:	3315      	adds	r3, #21
 8008a68:	fa24 fe0c 	lsr.w	lr, r4, ip
 8008a6c:	fa04 f303 	lsl.w	r3, r4, r3
 8008a70:	fa22 f20c 	lsr.w	r2, r2, ip
 8008a74:	ea4e 0107 	orr.w	r1, lr, r7
 8008a78:	431a      	orrs	r2, r3
 8008a7a:	4610      	mov	r0, r2
 8008a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a7e:	42ae      	cmp	r6, r5
 8008a80:	bf36      	itet	cc
 8008a82:	f1a2 0508 	subcc.w	r5, r2, #8
 8008a86:	2200      	movcs	r2, #0
 8008a88:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008a8c:	3b0b      	subs	r3, #11
 8008a8e:	d012      	beq.n	8008ab6 <__b2d+0x86>
 8008a90:	f1c3 0720 	rsb	r7, r3, #32
 8008a94:	fa22 f107 	lsr.w	r1, r2, r7
 8008a98:	409c      	lsls	r4, r3
 8008a9a:	430c      	orrs	r4, r1
 8008a9c:	42b5      	cmp	r5, r6
 8008a9e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8008aa2:	bf94      	ite	ls
 8008aa4:	2400      	movls	r4, #0
 8008aa6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008aaa:	409a      	lsls	r2, r3
 8008aac:	40fc      	lsrs	r4, r7
 8008aae:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008ab2:	4322      	orrs	r2, r4
 8008ab4:	e7e1      	b.n	8008a7a <__b2d+0x4a>
 8008ab6:	ea44 0107 	orr.w	r1, r4, r7
 8008aba:	e7de      	b.n	8008a7a <__b2d+0x4a>
 8008abc:	3ff00000 	.word	0x3ff00000

08008ac0 <__d2b>:
 8008ac0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	4690      	mov	r8, r2
 8008ac8:	4699      	mov	r9, r3
 8008aca:	9e08      	ldr	r6, [sp, #32]
 8008acc:	f7ff fc1e 	bl	800830c <_Balloc>
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	b930      	cbnz	r0, 8008ae2 <__d2b+0x22>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ada:	4b23      	ldr	r3, [pc, #140]	@ (8008b68 <__d2b+0xa8>)
 8008adc:	4823      	ldr	r0, [pc, #140]	@ (8008b6c <__d2b+0xac>)
 8008ade:	f001 f989 	bl	8009df4 <__assert_func>
 8008ae2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ae6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008aea:	b10d      	cbz	r5, 8008af0 <__d2b+0x30>
 8008aec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008af0:	9301      	str	r3, [sp, #4]
 8008af2:	f1b8 0300 	subs.w	r3, r8, #0
 8008af6:	d024      	beq.n	8008b42 <__d2b+0x82>
 8008af8:	4668      	mov	r0, sp
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	f7ff fd17 	bl	800852e <__lo0bits>
 8008b00:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b04:	b1d8      	cbz	r0, 8008b3e <__d2b+0x7e>
 8008b06:	f1c0 0320 	rsb	r3, r0, #32
 8008b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0e:	430b      	orrs	r3, r1
 8008b10:	40c2      	lsrs	r2, r0
 8008b12:	6163      	str	r3, [r4, #20]
 8008b14:	9201      	str	r2, [sp, #4]
 8008b16:	9b01      	ldr	r3, [sp, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	bf0c      	ite	eq
 8008b1c:	2201      	moveq	r2, #1
 8008b1e:	2202      	movne	r2, #2
 8008b20:	61a3      	str	r3, [r4, #24]
 8008b22:	6122      	str	r2, [r4, #16]
 8008b24:	b1ad      	cbz	r5, 8008b52 <__d2b+0x92>
 8008b26:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b2a:	4405      	add	r5, r0
 8008b2c:	6035      	str	r5, [r6, #0]
 8008b2e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b34:	6018      	str	r0, [r3, #0]
 8008b36:	4620      	mov	r0, r4
 8008b38:	b002      	add	sp, #8
 8008b3a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008b3e:	6161      	str	r1, [r4, #20]
 8008b40:	e7e9      	b.n	8008b16 <__d2b+0x56>
 8008b42:	a801      	add	r0, sp, #4
 8008b44:	f7ff fcf3 	bl	800852e <__lo0bits>
 8008b48:	9b01      	ldr	r3, [sp, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	6163      	str	r3, [r4, #20]
 8008b4e:	3020      	adds	r0, #32
 8008b50:	e7e7      	b.n	8008b22 <__d2b+0x62>
 8008b52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008b56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b5a:	6030      	str	r0, [r6, #0]
 8008b5c:	6918      	ldr	r0, [r3, #16]
 8008b5e:	f7ff fcc7 	bl	80084f0 <__hi0bits>
 8008b62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b66:	e7e4      	b.n	8008b32 <__d2b+0x72>
 8008b68:	0800df2f 	.word	0x0800df2f
 8008b6c:	0800df40 	.word	0x0800df40

08008b70 <__ratio>:
 8008b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b74:	b085      	sub	sp, #20
 8008b76:	e9cd 1000 	strd	r1, r0, [sp]
 8008b7a:	a902      	add	r1, sp, #8
 8008b7c:	f7ff ff58 	bl	8008a30 <__b2d>
 8008b80:	468b      	mov	fp, r1
 8008b82:	4606      	mov	r6, r0
 8008b84:	460f      	mov	r7, r1
 8008b86:	9800      	ldr	r0, [sp, #0]
 8008b88:	a903      	add	r1, sp, #12
 8008b8a:	f7ff ff51 	bl	8008a30 <__b2d>
 8008b8e:	460d      	mov	r5, r1
 8008b90:	9b01      	ldr	r3, [sp, #4]
 8008b92:	4689      	mov	r9, r1
 8008b94:	6919      	ldr	r1, [r3, #16]
 8008b96:	9b00      	ldr	r3, [sp, #0]
 8008b98:	4604      	mov	r4, r0
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	4630      	mov	r0, r6
 8008b9e:	1ac9      	subs	r1, r1, r3
 8008ba0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008ba4:	1a9b      	subs	r3, r3, r2
 8008ba6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	bfcd      	iteet	gt
 8008bae:	463a      	movgt	r2, r7
 8008bb0:	462a      	movle	r2, r5
 8008bb2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008bb6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008bba:	bfd8      	it	le
 8008bbc:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008bc0:	464b      	mov	r3, r9
 8008bc2:	4622      	mov	r2, r4
 8008bc4:	4659      	mov	r1, fp
 8008bc6:	f7f7 fdb1 	bl	800072c <__aeabi_ddiv>
 8008bca:	b005      	add	sp, #20
 8008bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008bd0 <__copybits>:
 8008bd0:	3901      	subs	r1, #1
 8008bd2:	b570      	push	{r4, r5, r6, lr}
 8008bd4:	1149      	asrs	r1, r1, #5
 8008bd6:	6914      	ldr	r4, [r2, #16]
 8008bd8:	3101      	adds	r1, #1
 8008bda:	f102 0314 	add.w	r3, r2, #20
 8008bde:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008be2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008be6:	1f05      	subs	r5, r0, #4
 8008be8:	42a3      	cmp	r3, r4
 8008bea:	d30c      	bcc.n	8008c06 <__copybits+0x36>
 8008bec:	1aa3      	subs	r3, r4, r2
 8008bee:	3b11      	subs	r3, #17
 8008bf0:	f023 0303 	bic.w	r3, r3, #3
 8008bf4:	3211      	adds	r2, #17
 8008bf6:	42a2      	cmp	r2, r4
 8008bf8:	bf88      	it	hi
 8008bfa:	2300      	movhi	r3, #0
 8008bfc:	4418      	add	r0, r3
 8008bfe:	2300      	movs	r3, #0
 8008c00:	4288      	cmp	r0, r1
 8008c02:	d305      	bcc.n	8008c10 <__copybits+0x40>
 8008c04:	bd70      	pop	{r4, r5, r6, pc}
 8008c06:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c0a:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c0e:	e7eb      	b.n	8008be8 <__copybits+0x18>
 8008c10:	f840 3b04 	str.w	r3, [r0], #4
 8008c14:	e7f4      	b.n	8008c00 <__copybits+0x30>

08008c16 <__any_on>:
 8008c16:	f100 0214 	add.w	r2, r0, #20
 8008c1a:	6900      	ldr	r0, [r0, #16]
 8008c1c:	114b      	asrs	r3, r1, #5
 8008c1e:	4298      	cmp	r0, r3
 8008c20:	b510      	push	{r4, lr}
 8008c22:	db11      	blt.n	8008c48 <__any_on+0x32>
 8008c24:	dd0a      	ble.n	8008c3c <__any_on+0x26>
 8008c26:	f011 011f 	ands.w	r1, r1, #31
 8008c2a:	d007      	beq.n	8008c3c <__any_on+0x26>
 8008c2c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008c30:	fa24 f001 	lsr.w	r0, r4, r1
 8008c34:	fa00 f101 	lsl.w	r1, r0, r1
 8008c38:	428c      	cmp	r4, r1
 8008c3a:	d10b      	bne.n	8008c54 <__any_on+0x3e>
 8008c3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d803      	bhi.n	8008c4c <__any_on+0x36>
 8008c44:	2000      	movs	r0, #0
 8008c46:	bd10      	pop	{r4, pc}
 8008c48:	4603      	mov	r3, r0
 8008c4a:	e7f7      	b.n	8008c3c <__any_on+0x26>
 8008c4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c50:	2900      	cmp	r1, #0
 8008c52:	d0f5      	beq.n	8008c40 <__any_on+0x2a>
 8008c54:	2001      	movs	r0, #1
 8008c56:	e7f6      	b.n	8008c46 <__any_on+0x30>

08008c58 <sulp>:
 8008c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c5c:	460f      	mov	r7, r1
 8008c5e:	4690      	mov	r8, r2
 8008c60:	f7ff fec6 	bl	80089f0 <__ulp>
 8008c64:	4604      	mov	r4, r0
 8008c66:	460d      	mov	r5, r1
 8008c68:	f1b8 0f00 	cmp.w	r8, #0
 8008c6c:	d011      	beq.n	8008c92 <sulp+0x3a>
 8008c6e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008c72:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	dd0b      	ble.n	8008c92 <sulp+0x3a>
 8008c7a:	2400      	movs	r4, #0
 8008c7c:	051b      	lsls	r3, r3, #20
 8008c7e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008c82:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008c86:	4622      	mov	r2, r4
 8008c88:	462b      	mov	r3, r5
 8008c8a:	f7f7 fc25 	bl	80004d8 <__aeabi_dmul>
 8008c8e:	4604      	mov	r4, r0
 8008c90:	460d      	mov	r5, r1
 8008c92:	4620      	mov	r0, r4
 8008c94:	4629      	mov	r1, r5
 8008c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c9a:	0000      	movs	r0, r0
 8008c9c:	0000      	movs	r0, r0
	...

08008ca0 <_strtod_l>:
 8008ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	b09f      	sub	sp, #124	@ 0x7c
 8008ca6:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008ca8:	2200      	movs	r2, #0
 8008caa:	460c      	mov	r4, r1
 8008cac:	921a      	str	r2, [sp, #104]	@ 0x68
 8008cae:	f04f 0a00 	mov.w	sl, #0
 8008cb2:	f04f 0b00 	mov.w	fp, #0
 8008cb6:	460a      	mov	r2, r1
 8008cb8:	9005      	str	r0, [sp, #20]
 8008cba:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cbc:	7811      	ldrb	r1, [r2, #0]
 8008cbe:	292b      	cmp	r1, #43	@ 0x2b
 8008cc0:	d048      	beq.n	8008d54 <_strtod_l+0xb4>
 8008cc2:	d836      	bhi.n	8008d32 <_strtod_l+0x92>
 8008cc4:	290d      	cmp	r1, #13
 8008cc6:	d830      	bhi.n	8008d2a <_strtod_l+0x8a>
 8008cc8:	2908      	cmp	r1, #8
 8008cca:	d830      	bhi.n	8008d2e <_strtod_l+0x8e>
 8008ccc:	2900      	cmp	r1, #0
 8008cce:	d039      	beq.n	8008d44 <_strtod_l+0xa4>
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008cd4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008cd6:	782a      	ldrb	r2, [r5, #0]
 8008cd8:	2a30      	cmp	r2, #48	@ 0x30
 8008cda:	f040 80b1 	bne.w	8008e40 <_strtod_l+0x1a0>
 8008cde:	786a      	ldrb	r2, [r5, #1]
 8008ce0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ce4:	2a58      	cmp	r2, #88	@ 0x58
 8008ce6:	d16c      	bne.n	8008dc2 <_strtod_l+0x122>
 8008ce8:	9302      	str	r3, [sp, #8]
 8008cea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cec:	4a8e      	ldr	r2, [pc, #568]	@ (8008f28 <_strtod_l+0x288>)
 8008cee:	9301      	str	r3, [sp, #4]
 8008cf0:	ab1a      	add	r3, sp, #104	@ 0x68
 8008cf2:	9300      	str	r3, [sp, #0]
 8008cf4:	9805      	ldr	r0, [sp, #20]
 8008cf6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008cf8:	a919      	add	r1, sp, #100	@ 0x64
 8008cfa:	f001 f915 	bl	8009f28 <__gethex>
 8008cfe:	f010 060f 	ands.w	r6, r0, #15
 8008d02:	4604      	mov	r4, r0
 8008d04:	d005      	beq.n	8008d12 <_strtod_l+0x72>
 8008d06:	2e06      	cmp	r6, #6
 8008d08:	d126      	bne.n	8008d58 <_strtod_l+0xb8>
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	3501      	adds	r5, #1
 8008d0e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008d10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f040 8584 	bne.w	8009822 <_strtod_l+0xb82>
 8008d1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d1c:	b1bb      	cbz	r3, 8008d4e <_strtod_l+0xae>
 8008d1e:	4650      	mov	r0, sl
 8008d20:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008d24:	b01f      	add	sp, #124	@ 0x7c
 8008d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2a:	2920      	cmp	r1, #32
 8008d2c:	d1d0      	bne.n	8008cd0 <_strtod_l+0x30>
 8008d2e:	3201      	adds	r2, #1
 8008d30:	e7c3      	b.n	8008cba <_strtod_l+0x1a>
 8008d32:	292d      	cmp	r1, #45	@ 0x2d
 8008d34:	d1cc      	bne.n	8008cd0 <_strtod_l+0x30>
 8008d36:	2101      	movs	r1, #1
 8008d38:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008d3a:	1c51      	adds	r1, r2, #1
 8008d3c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d3e:	7852      	ldrb	r2, [r2, #1]
 8008d40:	2a00      	cmp	r2, #0
 8008d42:	d1c7      	bne.n	8008cd4 <_strtod_l+0x34>
 8008d44:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d46:	9419      	str	r4, [sp, #100]	@ 0x64
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f040 8568 	bne.w	800981e <_strtod_l+0xb7e>
 8008d4e:	4650      	mov	r0, sl
 8008d50:	4659      	mov	r1, fp
 8008d52:	e7e7      	b.n	8008d24 <_strtod_l+0x84>
 8008d54:	2100      	movs	r1, #0
 8008d56:	e7ef      	b.n	8008d38 <_strtod_l+0x98>
 8008d58:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008d5a:	b13a      	cbz	r2, 8008d6c <_strtod_l+0xcc>
 8008d5c:	2135      	movs	r1, #53	@ 0x35
 8008d5e:	a81c      	add	r0, sp, #112	@ 0x70
 8008d60:	f7ff ff36 	bl	8008bd0 <__copybits>
 8008d64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d66:	9805      	ldr	r0, [sp, #20]
 8008d68:	f7ff fb10 	bl	800838c <_Bfree>
 8008d6c:	3e01      	subs	r6, #1
 8008d6e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008d70:	2e04      	cmp	r6, #4
 8008d72:	d806      	bhi.n	8008d82 <_strtod_l+0xe2>
 8008d74:	e8df f006 	tbb	[pc, r6]
 8008d78:	201d0314 	.word	0x201d0314
 8008d7c:	14          	.byte	0x14
 8008d7d:	00          	.byte	0x00
 8008d7e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008d82:	05e1      	lsls	r1, r4, #23
 8008d84:	bf48      	it	mi
 8008d86:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008d8a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d8e:	0d1b      	lsrs	r3, r3, #20
 8008d90:	051b      	lsls	r3, r3, #20
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1bd      	bne.n	8008d12 <_strtod_l+0x72>
 8008d96:	f7fe fb29 	bl	80073ec <__errno>
 8008d9a:	2322      	movs	r3, #34	@ 0x22
 8008d9c:	6003      	str	r3, [r0, #0]
 8008d9e:	e7b8      	b.n	8008d12 <_strtod_l+0x72>
 8008da0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008da4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008da8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008dac:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008db0:	e7e7      	b.n	8008d82 <_strtod_l+0xe2>
 8008db2:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008f2c <_strtod_l+0x28c>
 8008db6:	e7e4      	b.n	8008d82 <_strtod_l+0xe2>
 8008db8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008dbc:	f04f 3aff 	mov.w	sl, #4294967295
 8008dc0:	e7df      	b.n	8008d82 <_strtod_l+0xe2>
 8008dc2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dc4:	1c5a      	adds	r2, r3, #1
 8008dc6:	9219      	str	r2, [sp, #100]	@ 0x64
 8008dc8:	785b      	ldrb	r3, [r3, #1]
 8008dca:	2b30      	cmp	r3, #48	@ 0x30
 8008dcc:	d0f9      	beq.n	8008dc2 <_strtod_l+0x122>
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d09f      	beq.n	8008d12 <_strtod_l+0x72>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dd8:	220a      	movs	r2, #10
 8008dda:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ddc:	2300      	movs	r3, #0
 8008dde:	461f      	mov	r7, r3
 8008de0:	9308      	str	r3, [sp, #32]
 8008de2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008de4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008de6:	7805      	ldrb	r5, [r0, #0]
 8008de8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008dec:	b2d9      	uxtb	r1, r3
 8008dee:	2909      	cmp	r1, #9
 8008df0:	d928      	bls.n	8008e44 <_strtod_l+0x1a4>
 8008df2:	2201      	movs	r2, #1
 8008df4:	494e      	ldr	r1, [pc, #312]	@ (8008f30 <_strtod_l+0x290>)
 8008df6:	f000 ffc7 	bl	8009d88 <strncmp>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	d032      	beq.n	8008e64 <_strtod_l+0x1c4>
 8008dfe:	2000      	movs	r0, #0
 8008e00:	462a      	mov	r2, r5
 8008e02:	4681      	mov	r9, r0
 8008e04:	463d      	mov	r5, r7
 8008e06:	4603      	mov	r3, r0
 8008e08:	2a65      	cmp	r2, #101	@ 0x65
 8008e0a:	d001      	beq.n	8008e10 <_strtod_l+0x170>
 8008e0c:	2a45      	cmp	r2, #69	@ 0x45
 8008e0e:	d114      	bne.n	8008e3a <_strtod_l+0x19a>
 8008e10:	b91d      	cbnz	r5, 8008e1a <_strtod_l+0x17a>
 8008e12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e14:	4302      	orrs	r2, r0
 8008e16:	d095      	beq.n	8008d44 <_strtod_l+0xa4>
 8008e18:	2500      	movs	r5, #0
 8008e1a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008e1c:	1c62      	adds	r2, r4, #1
 8008e1e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e20:	7862      	ldrb	r2, [r4, #1]
 8008e22:	2a2b      	cmp	r2, #43	@ 0x2b
 8008e24:	d077      	beq.n	8008f16 <_strtod_l+0x276>
 8008e26:	2a2d      	cmp	r2, #45	@ 0x2d
 8008e28:	d07b      	beq.n	8008f22 <_strtod_l+0x282>
 8008e2a:	f04f 0c00 	mov.w	ip, #0
 8008e2e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008e32:	2909      	cmp	r1, #9
 8008e34:	f240 8082 	bls.w	8008f3c <_strtod_l+0x29c>
 8008e38:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e3a:	f04f 0800 	mov.w	r8, #0
 8008e3e:	e0a2      	b.n	8008f86 <_strtod_l+0x2e6>
 8008e40:	2300      	movs	r3, #0
 8008e42:	e7c7      	b.n	8008dd4 <_strtod_l+0x134>
 8008e44:	2f08      	cmp	r7, #8
 8008e46:	bfd5      	itete	le
 8008e48:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008e4a:	9908      	ldrgt	r1, [sp, #32]
 8008e4c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008e50:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008e54:	f100 0001 	add.w	r0, r0, #1
 8008e58:	bfd4      	ite	le
 8008e5a:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008e5c:	9308      	strgt	r3, [sp, #32]
 8008e5e:	3701      	adds	r7, #1
 8008e60:	9019      	str	r0, [sp, #100]	@ 0x64
 8008e62:	e7bf      	b.n	8008de4 <_strtod_l+0x144>
 8008e64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e66:	1c5a      	adds	r2, r3, #1
 8008e68:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e6a:	785a      	ldrb	r2, [r3, #1]
 8008e6c:	b37f      	cbz	r7, 8008ece <_strtod_l+0x22e>
 8008e6e:	4681      	mov	r9, r0
 8008e70:	463d      	mov	r5, r7
 8008e72:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008e76:	2b09      	cmp	r3, #9
 8008e78:	d912      	bls.n	8008ea0 <_strtod_l+0x200>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	e7c4      	b.n	8008e08 <_strtod_l+0x168>
 8008e7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e80:	3001      	adds	r0, #1
 8008e82:	1c5a      	adds	r2, r3, #1
 8008e84:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e86:	785a      	ldrb	r2, [r3, #1]
 8008e88:	2a30      	cmp	r2, #48	@ 0x30
 8008e8a:	d0f8      	beq.n	8008e7e <_strtod_l+0x1de>
 8008e8c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008e90:	2b08      	cmp	r3, #8
 8008e92:	f200 84cb 	bhi.w	800982c <_strtod_l+0xb8c>
 8008e96:	4681      	mov	r9, r0
 8008e98:	2000      	movs	r0, #0
 8008e9a:	4605      	mov	r5, r0
 8008e9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e9e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ea0:	3a30      	subs	r2, #48	@ 0x30
 8008ea2:	f100 0301 	add.w	r3, r0, #1
 8008ea6:	d02a      	beq.n	8008efe <_strtod_l+0x25e>
 8008ea8:	4499      	add	r9, r3
 8008eaa:	210a      	movs	r1, #10
 8008eac:	462b      	mov	r3, r5
 8008eae:	eb00 0c05 	add.w	ip, r0, r5
 8008eb2:	4563      	cmp	r3, ip
 8008eb4:	d10d      	bne.n	8008ed2 <_strtod_l+0x232>
 8008eb6:	1c69      	adds	r1, r5, #1
 8008eb8:	4401      	add	r1, r0
 8008eba:	4428      	add	r0, r5
 8008ebc:	2808      	cmp	r0, #8
 8008ebe:	dc16      	bgt.n	8008eee <_strtod_l+0x24e>
 8008ec0:	230a      	movs	r3, #10
 8008ec2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008ec4:	fb03 2300 	mla	r3, r3, r0, r2
 8008ec8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008eca:	2300      	movs	r3, #0
 8008ecc:	e018      	b.n	8008f00 <_strtod_l+0x260>
 8008ece:	4638      	mov	r0, r7
 8008ed0:	e7da      	b.n	8008e88 <_strtod_l+0x1e8>
 8008ed2:	2b08      	cmp	r3, #8
 8008ed4:	f103 0301 	add.w	r3, r3, #1
 8008ed8:	dc03      	bgt.n	8008ee2 <_strtod_l+0x242>
 8008eda:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008edc:	434e      	muls	r6, r1
 8008ede:	960a      	str	r6, [sp, #40]	@ 0x28
 8008ee0:	e7e7      	b.n	8008eb2 <_strtod_l+0x212>
 8008ee2:	2b10      	cmp	r3, #16
 8008ee4:	bfde      	ittt	le
 8008ee6:	9e08      	ldrle	r6, [sp, #32]
 8008ee8:	434e      	mulle	r6, r1
 8008eea:	9608      	strle	r6, [sp, #32]
 8008eec:	e7e1      	b.n	8008eb2 <_strtod_l+0x212>
 8008eee:	280f      	cmp	r0, #15
 8008ef0:	dceb      	bgt.n	8008eca <_strtod_l+0x22a>
 8008ef2:	230a      	movs	r3, #10
 8008ef4:	9808      	ldr	r0, [sp, #32]
 8008ef6:	fb03 2300 	mla	r3, r3, r0, r2
 8008efa:	9308      	str	r3, [sp, #32]
 8008efc:	e7e5      	b.n	8008eca <_strtod_l+0x22a>
 8008efe:	4629      	mov	r1, r5
 8008f00:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f02:	460d      	mov	r5, r1
 8008f04:	1c50      	adds	r0, r2, #1
 8008f06:	9019      	str	r0, [sp, #100]	@ 0x64
 8008f08:	7852      	ldrb	r2, [r2, #1]
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	e7b1      	b.n	8008e72 <_strtod_l+0x1d2>
 8008f0e:	f04f 0900 	mov.w	r9, #0
 8008f12:	2301      	movs	r3, #1
 8008f14:	e77d      	b.n	8008e12 <_strtod_l+0x172>
 8008f16:	f04f 0c00 	mov.w	ip, #0
 8008f1a:	1ca2      	adds	r2, r4, #2
 8008f1c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f1e:	78a2      	ldrb	r2, [r4, #2]
 8008f20:	e785      	b.n	8008e2e <_strtod_l+0x18e>
 8008f22:	f04f 0c01 	mov.w	ip, #1
 8008f26:	e7f8      	b.n	8008f1a <_strtod_l+0x27a>
 8008f28:	0800e0b0 	.word	0x0800e0b0
 8008f2c:	7ff00000 	.word	0x7ff00000
 8008f30:	0800e098 	.word	0x0800e098
 8008f34:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f36:	1c51      	adds	r1, r2, #1
 8008f38:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f3a:	7852      	ldrb	r2, [r2, #1]
 8008f3c:	2a30      	cmp	r2, #48	@ 0x30
 8008f3e:	d0f9      	beq.n	8008f34 <_strtod_l+0x294>
 8008f40:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008f44:	2908      	cmp	r1, #8
 8008f46:	f63f af78 	bhi.w	8008e3a <_strtod_l+0x19a>
 8008f4a:	f04f 080a 	mov.w	r8, #10
 8008f4e:	3a30      	subs	r2, #48	@ 0x30
 8008f50:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f52:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f54:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008f56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f58:	1c56      	adds	r6, r2, #1
 8008f5a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008f5c:	7852      	ldrb	r2, [r2, #1]
 8008f5e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008f62:	f1be 0f09 	cmp.w	lr, #9
 8008f66:	d939      	bls.n	8008fdc <_strtod_l+0x33c>
 8008f68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008f6a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008f6e:	1a76      	subs	r6, r6, r1
 8008f70:	2e08      	cmp	r6, #8
 8008f72:	dc03      	bgt.n	8008f7c <_strtod_l+0x2dc>
 8008f74:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008f76:	4588      	cmp	r8, r1
 8008f78:	bfa8      	it	ge
 8008f7a:	4688      	movge	r8, r1
 8008f7c:	f1bc 0f00 	cmp.w	ip, #0
 8008f80:	d001      	beq.n	8008f86 <_strtod_l+0x2e6>
 8008f82:	f1c8 0800 	rsb	r8, r8, #0
 8008f86:	2d00      	cmp	r5, #0
 8008f88:	d14e      	bne.n	8009028 <_strtod_l+0x388>
 8008f8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f8c:	4308      	orrs	r0, r1
 8008f8e:	f47f aec0 	bne.w	8008d12 <_strtod_l+0x72>
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	f47f aed6 	bne.w	8008d44 <_strtod_l+0xa4>
 8008f98:	2a69      	cmp	r2, #105	@ 0x69
 8008f9a:	d028      	beq.n	8008fee <_strtod_l+0x34e>
 8008f9c:	dc25      	bgt.n	8008fea <_strtod_l+0x34a>
 8008f9e:	2a49      	cmp	r2, #73	@ 0x49
 8008fa0:	d025      	beq.n	8008fee <_strtod_l+0x34e>
 8008fa2:	2a4e      	cmp	r2, #78	@ 0x4e
 8008fa4:	f47f aece 	bne.w	8008d44 <_strtod_l+0xa4>
 8008fa8:	499a      	ldr	r1, [pc, #616]	@ (8009214 <_strtod_l+0x574>)
 8008faa:	a819      	add	r0, sp, #100	@ 0x64
 8008fac:	f001 f9de 	bl	800a36c <__match>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	f43f aec7 	beq.w	8008d44 <_strtod_l+0xa4>
 8008fb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	2b28      	cmp	r3, #40	@ 0x28
 8008fbc:	d12e      	bne.n	800901c <_strtod_l+0x37c>
 8008fbe:	4996      	ldr	r1, [pc, #600]	@ (8009218 <_strtod_l+0x578>)
 8008fc0:	aa1c      	add	r2, sp, #112	@ 0x70
 8008fc2:	a819      	add	r0, sp, #100	@ 0x64
 8008fc4:	f001 f9e6 	bl	800a394 <__hexnan>
 8008fc8:	2805      	cmp	r0, #5
 8008fca:	d127      	bne.n	800901c <_strtod_l+0x37c>
 8008fcc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008fce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008fd2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008fd6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008fda:	e69a      	b.n	8008d12 <_strtod_l+0x72>
 8008fdc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008fde:	fb08 2101 	mla	r1, r8, r1, r2
 8008fe2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008fe6:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fe8:	e7b5      	b.n	8008f56 <_strtod_l+0x2b6>
 8008fea:	2a6e      	cmp	r2, #110	@ 0x6e
 8008fec:	e7da      	b.n	8008fa4 <_strtod_l+0x304>
 8008fee:	498b      	ldr	r1, [pc, #556]	@ (800921c <_strtod_l+0x57c>)
 8008ff0:	a819      	add	r0, sp, #100	@ 0x64
 8008ff2:	f001 f9bb 	bl	800a36c <__match>
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	f43f aea4 	beq.w	8008d44 <_strtod_l+0xa4>
 8008ffc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ffe:	4988      	ldr	r1, [pc, #544]	@ (8009220 <_strtod_l+0x580>)
 8009000:	3b01      	subs	r3, #1
 8009002:	a819      	add	r0, sp, #100	@ 0x64
 8009004:	9319      	str	r3, [sp, #100]	@ 0x64
 8009006:	f001 f9b1 	bl	800a36c <__match>
 800900a:	b910      	cbnz	r0, 8009012 <_strtod_l+0x372>
 800900c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800900e:	3301      	adds	r3, #1
 8009010:	9319      	str	r3, [sp, #100]	@ 0x64
 8009012:	f04f 0a00 	mov.w	sl, #0
 8009016:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8009224 <_strtod_l+0x584>
 800901a:	e67a      	b.n	8008d12 <_strtod_l+0x72>
 800901c:	4882      	ldr	r0, [pc, #520]	@ (8009228 <_strtod_l+0x588>)
 800901e:	f000 fee3 	bl	8009de8 <nan>
 8009022:	4682      	mov	sl, r0
 8009024:	468b      	mov	fp, r1
 8009026:	e674      	b.n	8008d12 <_strtod_l+0x72>
 8009028:	eba8 0309 	sub.w	r3, r8, r9
 800902c:	2f00      	cmp	r7, #0
 800902e:	bf08      	it	eq
 8009030:	462f      	moveq	r7, r5
 8009032:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009034:	2d10      	cmp	r5, #16
 8009036:	462c      	mov	r4, r5
 8009038:	9309      	str	r3, [sp, #36]	@ 0x24
 800903a:	bfa8      	it	ge
 800903c:	2410      	movge	r4, #16
 800903e:	f7f7 f9d1 	bl	80003e4 <__aeabi_ui2d>
 8009042:	2d09      	cmp	r5, #9
 8009044:	4682      	mov	sl, r0
 8009046:	468b      	mov	fp, r1
 8009048:	dc11      	bgt.n	800906e <_strtod_l+0x3ce>
 800904a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800904c:	2b00      	cmp	r3, #0
 800904e:	f43f ae60 	beq.w	8008d12 <_strtod_l+0x72>
 8009052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009054:	dd76      	ble.n	8009144 <_strtod_l+0x4a4>
 8009056:	2b16      	cmp	r3, #22
 8009058:	dc5d      	bgt.n	8009116 <_strtod_l+0x476>
 800905a:	4974      	ldr	r1, [pc, #464]	@ (800922c <_strtod_l+0x58c>)
 800905c:	4652      	mov	r2, sl
 800905e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009062:	465b      	mov	r3, fp
 8009064:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009068:	f7f7 fa36 	bl	80004d8 <__aeabi_dmul>
 800906c:	e7d9      	b.n	8009022 <_strtod_l+0x382>
 800906e:	4b6f      	ldr	r3, [pc, #444]	@ (800922c <_strtod_l+0x58c>)
 8009070:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009074:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009078:	f7f7 fa2e 	bl	80004d8 <__aeabi_dmul>
 800907c:	4682      	mov	sl, r0
 800907e:	9808      	ldr	r0, [sp, #32]
 8009080:	468b      	mov	fp, r1
 8009082:	f7f7 f9af 	bl	80003e4 <__aeabi_ui2d>
 8009086:	4602      	mov	r2, r0
 8009088:	460b      	mov	r3, r1
 800908a:	4650      	mov	r0, sl
 800908c:	4659      	mov	r1, fp
 800908e:	f7f7 f86d 	bl	800016c <__adddf3>
 8009092:	2d0f      	cmp	r5, #15
 8009094:	4682      	mov	sl, r0
 8009096:	468b      	mov	fp, r1
 8009098:	ddd7      	ble.n	800904a <_strtod_l+0x3aa>
 800909a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800909c:	1b2c      	subs	r4, r5, r4
 800909e:	441c      	add	r4, r3
 80090a0:	2c00      	cmp	r4, #0
 80090a2:	f340 8096 	ble.w	80091d2 <_strtod_l+0x532>
 80090a6:	f014 030f 	ands.w	r3, r4, #15
 80090aa:	d00a      	beq.n	80090c2 <_strtod_l+0x422>
 80090ac:	495f      	ldr	r1, [pc, #380]	@ (800922c <_strtod_l+0x58c>)
 80090ae:	4652      	mov	r2, sl
 80090b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090b8:	465b      	mov	r3, fp
 80090ba:	f7f7 fa0d 	bl	80004d8 <__aeabi_dmul>
 80090be:	4682      	mov	sl, r0
 80090c0:	468b      	mov	fp, r1
 80090c2:	f034 040f 	bics.w	r4, r4, #15
 80090c6:	d073      	beq.n	80091b0 <_strtod_l+0x510>
 80090c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80090cc:	dd48      	ble.n	8009160 <_strtod_l+0x4c0>
 80090ce:	2400      	movs	r4, #0
 80090d0:	46a0      	mov	r8, r4
 80090d2:	46a1      	mov	r9, r4
 80090d4:	940a      	str	r4, [sp, #40]	@ 0x28
 80090d6:	2322      	movs	r3, #34	@ 0x22
 80090d8:	f04f 0a00 	mov.w	sl, #0
 80090dc:	9a05      	ldr	r2, [sp, #20]
 80090de:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8009224 <_strtod_l+0x584>
 80090e2:	6013      	str	r3, [r2, #0]
 80090e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	f43f ae13 	beq.w	8008d12 <_strtod_l+0x72>
 80090ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090ee:	9805      	ldr	r0, [sp, #20]
 80090f0:	f7ff f94c 	bl	800838c <_Bfree>
 80090f4:	4649      	mov	r1, r9
 80090f6:	9805      	ldr	r0, [sp, #20]
 80090f8:	f7ff f948 	bl	800838c <_Bfree>
 80090fc:	4641      	mov	r1, r8
 80090fe:	9805      	ldr	r0, [sp, #20]
 8009100:	f7ff f944 	bl	800838c <_Bfree>
 8009104:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009106:	9805      	ldr	r0, [sp, #20]
 8009108:	f7ff f940 	bl	800838c <_Bfree>
 800910c:	4621      	mov	r1, r4
 800910e:	9805      	ldr	r0, [sp, #20]
 8009110:	f7ff f93c 	bl	800838c <_Bfree>
 8009114:	e5fd      	b.n	8008d12 <_strtod_l+0x72>
 8009116:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009118:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800911c:	4293      	cmp	r3, r2
 800911e:	dbbc      	blt.n	800909a <_strtod_l+0x3fa>
 8009120:	4c42      	ldr	r4, [pc, #264]	@ (800922c <_strtod_l+0x58c>)
 8009122:	f1c5 050f 	rsb	r5, r5, #15
 8009126:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800912a:	4652      	mov	r2, sl
 800912c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009130:	465b      	mov	r3, fp
 8009132:	f7f7 f9d1 	bl	80004d8 <__aeabi_dmul>
 8009136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009138:	1b5d      	subs	r5, r3, r5
 800913a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800913e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009142:	e791      	b.n	8009068 <_strtod_l+0x3c8>
 8009144:	3316      	adds	r3, #22
 8009146:	dba8      	blt.n	800909a <_strtod_l+0x3fa>
 8009148:	4b38      	ldr	r3, [pc, #224]	@ (800922c <_strtod_l+0x58c>)
 800914a:	eba9 0808 	sub.w	r8, r9, r8
 800914e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009152:	4650      	mov	r0, sl
 8009154:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009158:	4659      	mov	r1, fp
 800915a:	f7f7 fae7 	bl	800072c <__aeabi_ddiv>
 800915e:	e760      	b.n	8009022 <_strtod_l+0x382>
 8009160:	4b33      	ldr	r3, [pc, #204]	@ (8009230 <_strtod_l+0x590>)
 8009162:	4650      	mov	r0, sl
 8009164:	9308      	str	r3, [sp, #32]
 8009166:	2300      	movs	r3, #0
 8009168:	4659      	mov	r1, fp
 800916a:	461e      	mov	r6, r3
 800916c:	1124      	asrs	r4, r4, #4
 800916e:	2c01      	cmp	r4, #1
 8009170:	dc21      	bgt.n	80091b6 <_strtod_l+0x516>
 8009172:	b10b      	cbz	r3, 8009178 <_strtod_l+0x4d8>
 8009174:	4682      	mov	sl, r0
 8009176:	468b      	mov	fp, r1
 8009178:	492d      	ldr	r1, [pc, #180]	@ (8009230 <_strtod_l+0x590>)
 800917a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800917e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009182:	4652      	mov	r2, sl
 8009184:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009188:	465b      	mov	r3, fp
 800918a:	f7f7 f9a5 	bl	80004d8 <__aeabi_dmul>
 800918e:	4b25      	ldr	r3, [pc, #148]	@ (8009224 <_strtod_l+0x584>)
 8009190:	460a      	mov	r2, r1
 8009192:	400b      	ands	r3, r1
 8009194:	4927      	ldr	r1, [pc, #156]	@ (8009234 <_strtod_l+0x594>)
 8009196:	4682      	mov	sl, r0
 8009198:	428b      	cmp	r3, r1
 800919a:	d898      	bhi.n	80090ce <_strtod_l+0x42e>
 800919c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80091a0:	428b      	cmp	r3, r1
 80091a2:	bf86      	itte	hi
 80091a4:	f04f 3aff 	movhi.w	sl, #4294967295
 80091a8:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8009238 <_strtod_l+0x598>
 80091ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80091b0:	2300      	movs	r3, #0
 80091b2:	9308      	str	r3, [sp, #32]
 80091b4:	e07a      	b.n	80092ac <_strtod_l+0x60c>
 80091b6:	07e2      	lsls	r2, r4, #31
 80091b8:	d505      	bpl.n	80091c6 <_strtod_l+0x526>
 80091ba:	9b08      	ldr	r3, [sp, #32]
 80091bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c0:	f7f7 f98a 	bl	80004d8 <__aeabi_dmul>
 80091c4:	2301      	movs	r3, #1
 80091c6:	9a08      	ldr	r2, [sp, #32]
 80091c8:	3601      	adds	r6, #1
 80091ca:	3208      	adds	r2, #8
 80091cc:	1064      	asrs	r4, r4, #1
 80091ce:	9208      	str	r2, [sp, #32]
 80091d0:	e7cd      	b.n	800916e <_strtod_l+0x4ce>
 80091d2:	d0ed      	beq.n	80091b0 <_strtod_l+0x510>
 80091d4:	4264      	negs	r4, r4
 80091d6:	f014 020f 	ands.w	r2, r4, #15
 80091da:	d00a      	beq.n	80091f2 <_strtod_l+0x552>
 80091dc:	4b13      	ldr	r3, [pc, #76]	@ (800922c <_strtod_l+0x58c>)
 80091de:	4650      	mov	r0, sl
 80091e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091e4:	4659      	mov	r1, fp
 80091e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ea:	f7f7 fa9f 	bl	800072c <__aeabi_ddiv>
 80091ee:	4682      	mov	sl, r0
 80091f0:	468b      	mov	fp, r1
 80091f2:	1124      	asrs	r4, r4, #4
 80091f4:	d0dc      	beq.n	80091b0 <_strtod_l+0x510>
 80091f6:	2c1f      	cmp	r4, #31
 80091f8:	dd20      	ble.n	800923c <_strtod_l+0x59c>
 80091fa:	2400      	movs	r4, #0
 80091fc:	46a0      	mov	r8, r4
 80091fe:	46a1      	mov	r9, r4
 8009200:	940a      	str	r4, [sp, #40]	@ 0x28
 8009202:	2322      	movs	r3, #34	@ 0x22
 8009204:	9a05      	ldr	r2, [sp, #20]
 8009206:	f04f 0a00 	mov.w	sl, #0
 800920a:	f04f 0b00 	mov.w	fp, #0
 800920e:	6013      	str	r3, [r2, #0]
 8009210:	e768      	b.n	80090e4 <_strtod_l+0x444>
 8009212:	bf00      	nop
 8009214:	0800de87 	.word	0x0800de87
 8009218:	0800e09c 	.word	0x0800e09c
 800921c:	0800de7f 	.word	0x0800de7f
 8009220:	0800deb6 	.word	0x0800deb6
 8009224:	7ff00000 	.word	0x7ff00000
 8009228:	0800e245 	.word	0x0800e245
 800922c:	0800dfd0 	.word	0x0800dfd0
 8009230:	0800dfa8 	.word	0x0800dfa8
 8009234:	7ca00000 	.word	0x7ca00000
 8009238:	7fefffff 	.word	0x7fefffff
 800923c:	f014 0310 	ands.w	r3, r4, #16
 8009240:	bf18      	it	ne
 8009242:	236a      	movne	r3, #106	@ 0x6a
 8009244:	4650      	mov	r0, sl
 8009246:	9308      	str	r3, [sp, #32]
 8009248:	4659      	mov	r1, fp
 800924a:	2300      	movs	r3, #0
 800924c:	4ea9      	ldr	r6, [pc, #676]	@ (80094f4 <_strtod_l+0x854>)
 800924e:	07e2      	lsls	r2, r4, #31
 8009250:	d504      	bpl.n	800925c <_strtod_l+0x5bc>
 8009252:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009256:	f7f7 f93f 	bl	80004d8 <__aeabi_dmul>
 800925a:	2301      	movs	r3, #1
 800925c:	1064      	asrs	r4, r4, #1
 800925e:	f106 0608 	add.w	r6, r6, #8
 8009262:	d1f4      	bne.n	800924e <_strtod_l+0x5ae>
 8009264:	b10b      	cbz	r3, 800926a <_strtod_l+0x5ca>
 8009266:	4682      	mov	sl, r0
 8009268:	468b      	mov	fp, r1
 800926a:	9b08      	ldr	r3, [sp, #32]
 800926c:	b1b3      	cbz	r3, 800929c <_strtod_l+0x5fc>
 800926e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009272:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009276:	2b00      	cmp	r3, #0
 8009278:	4659      	mov	r1, fp
 800927a:	dd0f      	ble.n	800929c <_strtod_l+0x5fc>
 800927c:	2b1f      	cmp	r3, #31
 800927e:	dd57      	ble.n	8009330 <_strtod_l+0x690>
 8009280:	2b34      	cmp	r3, #52	@ 0x34
 8009282:	bfd8      	it	le
 8009284:	f04f 33ff 	movle.w	r3, #4294967295
 8009288:	f04f 0a00 	mov.w	sl, #0
 800928c:	bfcf      	iteee	gt
 800928e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009292:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009296:	4093      	lslle	r3, r2
 8009298:	ea03 0b01 	andle.w	fp, r3, r1
 800929c:	2200      	movs	r2, #0
 800929e:	2300      	movs	r3, #0
 80092a0:	4650      	mov	r0, sl
 80092a2:	4659      	mov	r1, fp
 80092a4:	f7f7 fb80 	bl	80009a8 <__aeabi_dcmpeq>
 80092a8:	2800      	cmp	r0, #0
 80092aa:	d1a6      	bne.n	80091fa <_strtod_l+0x55a>
 80092ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092ae:	463a      	mov	r2, r7
 80092b0:	9300      	str	r3, [sp, #0]
 80092b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80092b4:	462b      	mov	r3, r5
 80092b6:	9805      	ldr	r0, [sp, #20]
 80092b8:	f7ff f8d0 	bl	800845c <__s2b>
 80092bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80092be:	2800      	cmp	r0, #0
 80092c0:	f43f af05 	beq.w	80090ce <_strtod_l+0x42e>
 80092c4:	2400      	movs	r4, #0
 80092c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092c8:	eba9 0308 	sub.w	r3, r9, r8
 80092cc:	2a00      	cmp	r2, #0
 80092ce:	bfa8      	it	ge
 80092d0:	2300      	movge	r3, #0
 80092d2:	46a0      	mov	r8, r4
 80092d4:	9312      	str	r3, [sp, #72]	@ 0x48
 80092d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80092da:	9316      	str	r3, [sp, #88]	@ 0x58
 80092dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092de:	9805      	ldr	r0, [sp, #20]
 80092e0:	6859      	ldr	r1, [r3, #4]
 80092e2:	f7ff f813 	bl	800830c <_Balloc>
 80092e6:	4681      	mov	r9, r0
 80092e8:	2800      	cmp	r0, #0
 80092ea:	f43f aef4 	beq.w	80090d6 <_strtod_l+0x436>
 80092ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092f0:	300c      	adds	r0, #12
 80092f2:	691a      	ldr	r2, [r3, #16]
 80092f4:	f103 010c 	add.w	r1, r3, #12
 80092f8:	3202      	adds	r2, #2
 80092fa:	0092      	lsls	r2, r2, #2
 80092fc:	f000 fd66 	bl	8009dcc <memcpy>
 8009300:	ab1c      	add	r3, sp, #112	@ 0x70
 8009302:	9301      	str	r3, [sp, #4]
 8009304:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	4652      	mov	r2, sl
 800930a:	465b      	mov	r3, fp
 800930c:	9805      	ldr	r0, [sp, #20]
 800930e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009312:	f7ff fbd5 	bl	8008ac0 <__d2b>
 8009316:	901a      	str	r0, [sp, #104]	@ 0x68
 8009318:	2800      	cmp	r0, #0
 800931a:	f43f aedc 	beq.w	80090d6 <_strtod_l+0x436>
 800931e:	2101      	movs	r1, #1
 8009320:	9805      	ldr	r0, [sp, #20]
 8009322:	f7ff f931 	bl	8008588 <__i2b>
 8009326:	4680      	mov	r8, r0
 8009328:	b948      	cbnz	r0, 800933e <_strtod_l+0x69e>
 800932a:	f04f 0800 	mov.w	r8, #0
 800932e:	e6d2      	b.n	80090d6 <_strtod_l+0x436>
 8009330:	f04f 32ff 	mov.w	r2, #4294967295
 8009334:	fa02 f303 	lsl.w	r3, r2, r3
 8009338:	ea03 0a0a 	and.w	sl, r3, sl
 800933c:	e7ae      	b.n	800929c <_strtod_l+0x5fc>
 800933e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009340:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009342:	2d00      	cmp	r5, #0
 8009344:	bfab      	itete	ge
 8009346:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009348:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800934a:	18ef      	addge	r7, r5, r3
 800934c:	1b5e      	sublt	r6, r3, r5
 800934e:	9b08      	ldr	r3, [sp, #32]
 8009350:	bfa8      	it	ge
 8009352:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009354:	eba5 0503 	sub.w	r5, r5, r3
 8009358:	4415      	add	r5, r2
 800935a:	4b67      	ldr	r3, [pc, #412]	@ (80094f8 <_strtod_l+0x858>)
 800935c:	f105 35ff 	add.w	r5, r5, #4294967295
 8009360:	bfb8      	it	lt
 8009362:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009364:	429d      	cmp	r5, r3
 8009366:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800936a:	da50      	bge.n	800940e <_strtod_l+0x76e>
 800936c:	1b5b      	subs	r3, r3, r5
 800936e:	2b1f      	cmp	r3, #31
 8009370:	f04f 0101 	mov.w	r1, #1
 8009374:	eba2 0203 	sub.w	r2, r2, r3
 8009378:	dc3d      	bgt.n	80093f6 <_strtod_l+0x756>
 800937a:	fa01 f303 	lsl.w	r3, r1, r3
 800937e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009380:	2300      	movs	r3, #0
 8009382:	9310      	str	r3, [sp, #64]	@ 0x40
 8009384:	18bd      	adds	r5, r7, r2
 8009386:	9b08      	ldr	r3, [sp, #32]
 8009388:	42af      	cmp	r7, r5
 800938a:	4416      	add	r6, r2
 800938c:	441e      	add	r6, r3
 800938e:	463b      	mov	r3, r7
 8009390:	bfa8      	it	ge
 8009392:	462b      	movge	r3, r5
 8009394:	42b3      	cmp	r3, r6
 8009396:	bfa8      	it	ge
 8009398:	4633      	movge	r3, r6
 800939a:	2b00      	cmp	r3, #0
 800939c:	bfc2      	ittt	gt
 800939e:	1aed      	subgt	r5, r5, r3
 80093a0:	1af6      	subgt	r6, r6, r3
 80093a2:	1aff      	subgt	r7, r7, r3
 80093a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	dd16      	ble.n	80093d8 <_strtod_l+0x738>
 80093aa:	4641      	mov	r1, r8
 80093ac:	461a      	mov	r2, r3
 80093ae:	9805      	ldr	r0, [sp, #20]
 80093b0:	f7ff f9a8 	bl	8008704 <__pow5mult>
 80093b4:	4680      	mov	r8, r0
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d0b7      	beq.n	800932a <_strtod_l+0x68a>
 80093ba:	4601      	mov	r1, r0
 80093bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80093be:	9805      	ldr	r0, [sp, #20]
 80093c0:	f7ff f8f8 	bl	80085b4 <__multiply>
 80093c4:	900e      	str	r0, [sp, #56]	@ 0x38
 80093c6:	2800      	cmp	r0, #0
 80093c8:	f43f ae85 	beq.w	80090d6 <_strtod_l+0x436>
 80093cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093ce:	9805      	ldr	r0, [sp, #20]
 80093d0:	f7fe ffdc 	bl	800838c <_Bfree>
 80093d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80093d8:	2d00      	cmp	r5, #0
 80093da:	dc1d      	bgt.n	8009418 <_strtod_l+0x778>
 80093dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093de:	2b00      	cmp	r3, #0
 80093e0:	dd23      	ble.n	800942a <_strtod_l+0x78a>
 80093e2:	4649      	mov	r1, r9
 80093e4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80093e6:	9805      	ldr	r0, [sp, #20]
 80093e8:	f7ff f98c 	bl	8008704 <__pow5mult>
 80093ec:	4681      	mov	r9, r0
 80093ee:	b9e0      	cbnz	r0, 800942a <_strtod_l+0x78a>
 80093f0:	f04f 0900 	mov.w	r9, #0
 80093f4:	e66f      	b.n	80090d6 <_strtod_l+0x436>
 80093f6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80093fa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80093fe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009402:	35e2      	adds	r5, #226	@ 0xe2
 8009404:	fa01 f305 	lsl.w	r3, r1, r5
 8009408:	9310      	str	r3, [sp, #64]	@ 0x40
 800940a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800940c:	e7ba      	b.n	8009384 <_strtod_l+0x6e4>
 800940e:	2300      	movs	r3, #0
 8009410:	9310      	str	r3, [sp, #64]	@ 0x40
 8009412:	2301      	movs	r3, #1
 8009414:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009416:	e7b5      	b.n	8009384 <_strtod_l+0x6e4>
 8009418:	462a      	mov	r2, r5
 800941a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800941c:	9805      	ldr	r0, [sp, #20]
 800941e:	f7ff f9cb 	bl	80087b8 <__lshift>
 8009422:	901a      	str	r0, [sp, #104]	@ 0x68
 8009424:	2800      	cmp	r0, #0
 8009426:	d1d9      	bne.n	80093dc <_strtod_l+0x73c>
 8009428:	e655      	b.n	80090d6 <_strtod_l+0x436>
 800942a:	2e00      	cmp	r6, #0
 800942c:	dd07      	ble.n	800943e <_strtod_l+0x79e>
 800942e:	4649      	mov	r1, r9
 8009430:	4632      	mov	r2, r6
 8009432:	9805      	ldr	r0, [sp, #20]
 8009434:	f7ff f9c0 	bl	80087b8 <__lshift>
 8009438:	4681      	mov	r9, r0
 800943a:	2800      	cmp	r0, #0
 800943c:	d0d8      	beq.n	80093f0 <_strtod_l+0x750>
 800943e:	2f00      	cmp	r7, #0
 8009440:	dd08      	ble.n	8009454 <_strtod_l+0x7b4>
 8009442:	4641      	mov	r1, r8
 8009444:	463a      	mov	r2, r7
 8009446:	9805      	ldr	r0, [sp, #20]
 8009448:	f7ff f9b6 	bl	80087b8 <__lshift>
 800944c:	4680      	mov	r8, r0
 800944e:	2800      	cmp	r0, #0
 8009450:	f43f ae41 	beq.w	80090d6 <_strtod_l+0x436>
 8009454:	464a      	mov	r2, r9
 8009456:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009458:	9805      	ldr	r0, [sp, #20]
 800945a:	f7ff fa35 	bl	80088c8 <__mdiff>
 800945e:	4604      	mov	r4, r0
 8009460:	2800      	cmp	r0, #0
 8009462:	f43f ae38 	beq.w	80090d6 <_strtod_l+0x436>
 8009466:	68c3      	ldr	r3, [r0, #12]
 8009468:	4641      	mov	r1, r8
 800946a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800946c:	2300      	movs	r3, #0
 800946e:	60c3      	str	r3, [r0, #12]
 8009470:	f7ff fa0e 	bl	8008890 <__mcmp>
 8009474:	2800      	cmp	r0, #0
 8009476:	da45      	bge.n	8009504 <_strtod_l+0x864>
 8009478:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800947a:	ea53 030a 	orrs.w	r3, r3, sl
 800947e:	d16b      	bne.n	8009558 <_strtod_l+0x8b8>
 8009480:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009484:	2b00      	cmp	r3, #0
 8009486:	d167      	bne.n	8009558 <_strtod_l+0x8b8>
 8009488:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800948c:	0d1b      	lsrs	r3, r3, #20
 800948e:	051b      	lsls	r3, r3, #20
 8009490:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009494:	d960      	bls.n	8009558 <_strtod_l+0x8b8>
 8009496:	6963      	ldr	r3, [r4, #20]
 8009498:	b913      	cbnz	r3, 80094a0 <_strtod_l+0x800>
 800949a:	6923      	ldr	r3, [r4, #16]
 800949c:	2b01      	cmp	r3, #1
 800949e:	dd5b      	ble.n	8009558 <_strtod_l+0x8b8>
 80094a0:	4621      	mov	r1, r4
 80094a2:	2201      	movs	r2, #1
 80094a4:	9805      	ldr	r0, [sp, #20]
 80094a6:	f7ff f987 	bl	80087b8 <__lshift>
 80094aa:	4641      	mov	r1, r8
 80094ac:	4604      	mov	r4, r0
 80094ae:	f7ff f9ef 	bl	8008890 <__mcmp>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	dd50      	ble.n	8009558 <_strtod_l+0x8b8>
 80094b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094ba:	9a08      	ldr	r2, [sp, #32]
 80094bc:	0d1b      	lsrs	r3, r3, #20
 80094be:	051b      	lsls	r3, r3, #20
 80094c0:	2a00      	cmp	r2, #0
 80094c2:	d06a      	beq.n	800959a <_strtod_l+0x8fa>
 80094c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80094c8:	d867      	bhi.n	800959a <_strtod_l+0x8fa>
 80094ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80094ce:	f67f ae98 	bls.w	8009202 <_strtod_l+0x562>
 80094d2:	4650      	mov	r0, sl
 80094d4:	4659      	mov	r1, fp
 80094d6:	4b09      	ldr	r3, [pc, #36]	@ (80094fc <_strtod_l+0x85c>)
 80094d8:	2200      	movs	r2, #0
 80094da:	f7f6 fffd 	bl	80004d8 <__aeabi_dmul>
 80094de:	4b08      	ldr	r3, [pc, #32]	@ (8009500 <_strtod_l+0x860>)
 80094e0:	4682      	mov	sl, r0
 80094e2:	400b      	ands	r3, r1
 80094e4:	468b      	mov	fp, r1
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f47f ae00 	bne.w	80090ec <_strtod_l+0x44c>
 80094ec:	2322      	movs	r3, #34	@ 0x22
 80094ee:	9a05      	ldr	r2, [sp, #20]
 80094f0:	6013      	str	r3, [r2, #0]
 80094f2:	e5fb      	b.n	80090ec <_strtod_l+0x44c>
 80094f4:	0800e0c8 	.word	0x0800e0c8
 80094f8:	fffffc02 	.word	0xfffffc02
 80094fc:	39500000 	.word	0x39500000
 8009500:	7ff00000 	.word	0x7ff00000
 8009504:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009508:	d165      	bne.n	80095d6 <_strtod_l+0x936>
 800950a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800950c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009510:	b35a      	cbz	r2, 800956a <_strtod_l+0x8ca>
 8009512:	4a99      	ldr	r2, [pc, #612]	@ (8009778 <_strtod_l+0xad8>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d12b      	bne.n	8009570 <_strtod_l+0x8d0>
 8009518:	9b08      	ldr	r3, [sp, #32]
 800951a:	4651      	mov	r1, sl
 800951c:	b303      	cbz	r3, 8009560 <_strtod_l+0x8c0>
 800951e:	465a      	mov	r2, fp
 8009520:	4b96      	ldr	r3, [pc, #600]	@ (800977c <_strtod_l+0xadc>)
 8009522:	4013      	ands	r3, r2
 8009524:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009528:	f04f 32ff 	mov.w	r2, #4294967295
 800952c:	d81b      	bhi.n	8009566 <_strtod_l+0x8c6>
 800952e:	0d1b      	lsrs	r3, r3, #20
 8009530:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009534:	fa02 f303 	lsl.w	r3, r2, r3
 8009538:	4299      	cmp	r1, r3
 800953a:	d119      	bne.n	8009570 <_strtod_l+0x8d0>
 800953c:	4b90      	ldr	r3, [pc, #576]	@ (8009780 <_strtod_l+0xae0>)
 800953e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009540:	429a      	cmp	r2, r3
 8009542:	d102      	bne.n	800954a <_strtod_l+0x8aa>
 8009544:	3101      	adds	r1, #1
 8009546:	f43f adc6 	beq.w	80090d6 <_strtod_l+0x436>
 800954a:	f04f 0a00 	mov.w	sl, #0
 800954e:	4b8b      	ldr	r3, [pc, #556]	@ (800977c <_strtod_l+0xadc>)
 8009550:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009552:	401a      	ands	r2, r3
 8009554:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009558:	9b08      	ldr	r3, [sp, #32]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d1b9      	bne.n	80094d2 <_strtod_l+0x832>
 800955e:	e5c5      	b.n	80090ec <_strtod_l+0x44c>
 8009560:	f04f 33ff 	mov.w	r3, #4294967295
 8009564:	e7e8      	b.n	8009538 <_strtod_l+0x898>
 8009566:	4613      	mov	r3, r2
 8009568:	e7e6      	b.n	8009538 <_strtod_l+0x898>
 800956a:	ea53 030a 	orrs.w	r3, r3, sl
 800956e:	d0a2      	beq.n	80094b6 <_strtod_l+0x816>
 8009570:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009572:	b1db      	cbz	r3, 80095ac <_strtod_l+0x90c>
 8009574:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009576:	4213      	tst	r3, r2
 8009578:	d0ee      	beq.n	8009558 <_strtod_l+0x8b8>
 800957a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800957c:	4650      	mov	r0, sl
 800957e:	4659      	mov	r1, fp
 8009580:	9a08      	ldr	r2, [sp, #32]
 8009582:	b1bb      	cbz	r3, 80095b4 <_strtod_l+0x914>
 8009584:	f7ff fb68 	bl	8008c58 <sulp>
 8009588:	4602      	mov	r2, r0
 800958a:	460b      	mov	r3, r1
 800958c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009590:	f7f6 fdec 	bl	800016c <__adddf3>
 8009594:	4682      	mov	sl, r0
 8009596:	468b      	mov	fp, r1
 8009598:	e7de      	b.n	8009558 <_strtod_l+0x8b8>
 800959a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800959e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80095a2:	f04f 3aff 	mov.w	sl, #4294967295
 80095a6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80095aa:	e7d5      	b.n	8009558 <_strtod_l+0x8b8>
 80095ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80095ae:	ea13 0f0a 	tst.w	r3, sl
 80095b2:	e7e1      	b.n	8009578 <_strtod_l+0x8d8>
 80095b4:	f7ff fb50 	bl	8008c58 <sulp>
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095c0:	f7f6 fdd2 	bl	8000168 <__aeabi_dsub>
 80095c4:	2200      	movs	r2, #0
 80095c6:	2300      	movs	r3, #0
 80095c8:	4682      	mov	sl, r0
 80095ca:	468b      	mov	fp, r1
 80095cc:	f7f7 f9ec 	bl	80009a8 <__aeabi_dcmpeq>
 80095d0:	2800      	cmp	r0, #0
 80095d2:	d0c1      	beq.n	8009558 <_strtod_l+0x8b8>
 80095d4:	e615      	b.n	8009202 <_strtod_l+0x562>
 80095d6:	4641      	mov	r1, r8
 80095d8:	4620      	mov	r0, r4
 80095da:	f7ff fac9 	bl	8008b70 <__ratio>
 80095de:	2200      	movs	r2, #0
 80095e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80095e4:	4606      	mov	r6, r0
 80095e6:	460f      	mov	r7, r1
 80095e8:	f7f7 f9f2 	bl	80009d0 <__aeabi_dcmple>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	d06d      	beq.n	80096cc <_strtod_l+0xa2c>
 80095f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d178      	bne.n	80096e8 <_strtod_l+0xa48>
 80095f6:	f1ba 0f00 	cmp.w	sl, #0
 80095fa:	d156      	bne.n	80096aa <_strtod_l+0xa0a>
 80095fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009602:	2b00      	cmp	r3, #0
 8009604:	d158      	bne.n	80096b8 <_strtod_l+0xa18>
 8009606:	2200      	movs	r2, #0
 8009608:	4630      	mov	r0, r6
 800960a:	4639      	mov	r1, r7
 800960c:	4b5d      	ldr	r3, [pc, #372]	@ (8009784 <_strtod_l+0xae4>)
 800960e:	f7f7 f9d5 	bl	80009bc <__aeabi_dcmplt>
 8009612:	2800      	cmp	r0, #0
 8009614:	d157      	bne.n	80096c6 <_strtod_l+0xa26>
 8009616:	4630      	mov	r0, r6
 8009618:	4639      	mov	r1, r7
 800961a:	2200      	movs	r2, #0
 800961c:	4b5a      	ldr	r3, [pc, #360]	@ (8009788 <_strtod_l+0xae8>)
 800961e:	f7f6 ff5b 	bl	80004d8 <__aeabi_dmul>
 8009622:	4606      	mov	r6, r0
 8009624:	460f      	mov	r7, r1
 8009626:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800962a:	9606      	str	r6, [sp, #24]
 800962c:	9307      	str	r3, [sp, #28]
 800962e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009632:	4d52      	ldr	r5, [pc, #328]	@ (800977c <_strtod_l+0xadc>)
 8009634:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009638:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800963a:	401d      	ands	r5, r3
 800963c:	4b53      	ldr	r3, [pc, #332]	@ (800978c <_strtod_l+0xaec>)
 800963e:	429d      	cmp	r5, r3
 8009640:	f040 80aa 	bne.w	8009798 <_strtod_l+0xaf8>
 8009644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009646:	4650      	mov	r0, sl
 8009648:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800964c:	4659      	mov	r1, fp
 800964e:	f7ff f9cf 	bl	80089f0 <__ulp>
 8009652:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009656:	f7f6 ff3f 	bl	80004d8 <__aeabi_dmul>
 800965a:	4652      	mov	r2, sl
 800965c:	465b      	mov	r3, fp
 800965e:	f7f6 fd85 	bl	800016c <__adddf3>
 8009662:	460b      	mov	r3, r1
 8009664:	4945      	ldr	r1, [pc, #276]	@ (800977c <_strtod_l+0xadc>)
 8009666:	4a4a      	ldr	r2, [pc, #296]	@ (8009790 <_strtod_l+0xaf0>)
 8009668:	4019      	ands	r1, r3
 800966a:	4291      	cmp	r1, r2
 800966c:	4682      	mov	sl, r0
 800966e:	d942      	bls.n	80096f6 <_strtod_l+0xa56>
 8009670:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009672:	4b43      	ldr	r3, [pc, #268]	@ (8009780 <_strtod_l+0xae0>)
 8009674:	429a      	cmp	r2, r3
 8009676:	d103      	bne.n	8009680 <_strtod_l+0x9e0>
 8009678:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800967a:	3301      	adds	r3, #1
 800967c:	f43f ad2b 	beq.w	80090d6 <_strtod_l+0x436>
 8009680:	f04f 3aff 	mov.w	sl, #4294967295
 8009684:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8009780 <_strtod_l+0xae0>
 8009688:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800968a:	9805      	ldr	r0, [sp, #20]
 800968c:	f7fe fe7e 	bl	800838c <_Bfree>
 8009690:	4649      	mov	r1, r9
 8009692:	9805      	ldr	r0, [sp, #20]
 8009694:	f7fe fe7a 	bl	800838c <_Bfree>
 8009698:	4641      	mov	r1, r8
 800969a:	9805      	ldr	r0, [sp, #20]
 800969c:	f7fe fe76 	bl	800838c <_Bfree>
 80096a0:	4621      	mov	r1, r4
 80096a2:	9805      	ldr	r0, [sp, #20]
 80096a4:	f7fe fe72 	bl	800838c <_Bfree>
 80096a8:	e618      	b.n	80092dc <_strtod_l+0x63c>
 80096aa:	f1ba 0f01 	cmp.w	sl, #1
 80096ae:	d103      	bne.n	80096b8 <_strtod_l+0xa18>
 80096b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	f43f ada5 	beq.w	8009202 <_strtod_l+0x562>
 80096b8:	2200      	movs	r2, #0
 80096ba:	4b36      	ldr	r3, [pc, #216]	@ (8009794 <_strtod_l+0xaf4>)
 80096bc:	2600      	movs	r6, #0
 80096be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80096c2:	4f30      	ldr	r7, [pc, #192]	@ (8009784 <_strtod_l+0xae4>)
 80096c4:	e7b3      	b.n	800962e <_strtod_l+0x98e>
 80096c6:	2600      	movs	r6, #0
 80096c8:	4f2f      	ldr	r7, [pc, #188]	@ (8009788 <_strtod_l+0xae8>)
 80096ca:	e7ac      	b.n	8009626 <_strtod_l+0x986>
 80096cc:	4630      	mov	r0, r6
 80096ce:	4639      	mov	r1, r7
 80096d0:	4b2d      	ldr	r3, [pc, #180]	@ (8009788 <_strtod_l+0xae8>)
 80096d2:	2200      	movs	r2, #0
 80096d4:	f7f6 ff00 	bl	80004d8 <__aeabi_dmul>
 80096d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096da:	4606      	mov	r6, r0
 80096dc:	460f      	mov	r7, r1
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d0a1      	beq.n	8009626 <_strtod_l+0x986>
 80096e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80096e6:	e7a2      	b.n	800962e <_strtod_l+0x98e>
 80096e8:	2200      	movs	r2, #0
 80096ea:	4b26      	ldr	r3, [pc, #152]	@ (8009784 <_strtod_l+0xae4>)
 80096ec:	4616      	mov	r6, r2
 80096ee:	461f      	mov	r7, r3
 80096f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80096f4:	e79b      	b.n	800962e <_strtod_l+0x98e>
 80096f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80096fa:	9b08      	ldr	r3, [sp, #32]
 80096fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1c1      	bne.n	8009688 <_strtod_l+0x9e8>
 8009704:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009708:	0d1b      	lsrs	r3, r3, #20
 800970a:	051b      	lsls	r3, r3, #20
 800970c:	429d      	cmp	r5, r3
 800970e:	d1bb      	bne.n	8009688 <_strtod_l+0x9e8>
 8009710:	4630      	mov	r0, r6
 8009712:	4639      	mov	r1, r7
 8009714:	f7f7 fc86 	bl	8001024 <__aeabi_d2lz>
 8009718:	f7f6 feb0 	bl	800047c <__aeabi_l2d>
 800971c:	4602      	mov	r2, r0
 800971e:	460b      	mov	r3, r1
 8009720:	4630      	mov	r0, r6
 8009722:	4639      	mov	r1, r7
 8009724:	f7f6 fd20 	bl	8000168 <__aeabi_dsub>
 8009728:	460b      	mov	r3, r1
 800972a:	4602      	mov	r2, r0
 800972c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009730:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009736:	ea46 060a 	orr.w	r6, r6, sl
 800973a:	431e      	orrs	r6, r3
 800973c:	d069      	beq.n	8009812 <_strtod_l+0xb72>
 800973e:	a30a      	add	r3, pc, #40	@ (adr r3, 8009768 <_strtod_l+0xac8>)
 8009740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009744:	f7f7 f93a 	bl	80009bc <__aeabi_dcmplt>
 8009748:	2800      	cmp	r0, #0
 800974a:	f47f accf 	bne.w	80090ec <_strtod_l+0x44c>
 800974e:	a308      	add	r3, pc, #32	@ (adr r3, 8009770 <_strtod_l+0xad0>)
 8009750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009754:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009758:	f7f7 f94e 	bl	80009f8 <__aeabi_dcmpgt>
 800975c:	2800      	cmp	r0, #0
 800975e:	d093      	beq.n	8009688 <_strtod_l+0x9e8>
 8009760:	e4c4      	b.n	80090ec <_strtod_l+0x44c>
 8009762:	bf00      	nop
 8009764:	f3af 8000 	nop.w
 8009768:	94a03595 	.word	0x94a03595
 800976c:	3fdfffff 	.word	0x3fdfffff
 8009770:	35afe535 	.word	0x35afe535
 8009774:	3fe00000 	.word	0x3fe00000
 8009778:	000fffff 	.word	0x000fffff
 800977c:	7ff00000 	.word	0x7ff00000
 8009780:	7fefffff 	.word	0x7fefffff
 8009784:	3ff00000 	.word	0x3ff00000
 8009788:	3fe00000 	.word	0x3fe00000
 800978c:	7fe00000 	.word	0x7fe00000
 8009790:	7c9fffff 	.word	0x7c9fffff
 8009794:	bff00000 	.word	0xbff00000
 8009798:	9b08      	ldr	r3, [sp, #32]
 800979a:	b323      	cbz	r3, 80097e6 <_strtod_l+0xb46>
 800979c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80097a0:	d821      	bhi.n	80097e6 <_strtod_l+0xb46>
 80097a2:	a327      	add	r3, pc, #156	@ (adr r3, 8009840 <_strtod_l+0xba0>)
 80097a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a8:	4630      	mov	r0, r6
 80097aa:	4639      	mov	r1, r7
 80097ac:	f7f7 f910 	bl	80009d0 <__aeabi_dcmple>
 80097b0:	b1a0      	cbz	r0, 80097dc <_strtod_l+0xb3c>
 80097b2:	4639      	mov	r1, r7
 80097b4:	4630      	mov	r0, r6
 80097b6:	f7f7 f967 	bl	8000a88 <__aeabi_d2uiz>
 80097ba:	2801      	cmp	r0, #1
 80097bc:	bf38      	it	cc
 80097be:	2001      	movcc	r0, #1
 80097c0:	f7f6 fe10 	bl	80003e4 <__aeabi_ui2d>
 80097c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097c6:	4606      	mov	r6, r0
 80097c8:	460f      	mov	r7, r1
 80097ca:	b9fb      	cbnz	r3, 800980c <_strtod_l+0xb6c>
 80097cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80097d0:	9014      	str	r0, [sp, #80]	@ 0x50
 80097d2:	9315      	str	r3, [sp, #84]	@ 0x54
 80097d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80097d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80097dc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097de:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80097e2:	1b5b      	subs	r3, r3, r5
 80097e4:	9311      	str	r3, [sp, #68]	@ 0x44
 80097e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097ea:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80097ee:	f7ff f8ff 	bl	80089f0 <__ulp>
 80097f2:	4602      	mov	r2, r0
 80097f4:	460b      	mov	r3, r1
 80097f6:	4650      	mov	r0, sl
 80097f8:	4659      	mov	r1, fp
 80097fa:	f7f6 fe6d 	bl	80004d8 <__aeabi_dmul>
 80097fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009802:	f7f6 fcb3 	bl	800016c <__adddf3>
 8009806:	4682      	mov	sl, r0
 8009808:	468b      	mov	fp, r1
 800980a:	e776      	b.n	80096fa <_strtod_l+0xa5a>
 800980c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009810:	e7e0      	b.n	80097d4 <_strtod_l+0xb34>
 8009812:	a30d      	add	r3, pc, #52	@ (adr r3, 8009848 <_strtod_l+0xba8>)
 8009814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009818:	f7f7 f8d0 	bl	80009bc <__aeabi_dcmplt>
 800981c:	e79e      	b.n	800975c <_strtod_l+0xabc>
 800981e:	2300      	movs	r3, #0
 8009820:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009822:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009824:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009826:	6013      	str	r3, [r2, #0]
 8009828:	f7ff ba77 	b.w	8008d1a <_strtod_l+0x7a>
 800982c:	2a65      	cmp	r2, #101	@ 0x65
 800982e:	f43f ab6e 	beq.w	8008f0e <_strtod_l+0x26e>
 8009832:	2a45      	cmp	r2, #69	@ 0x45
 8009834:	f43f ab6b 	beq.w	8008f0e <_strtod_l+0x26e>
 8009838:	2301      	movs	r3, #1
 800983a:	f7ff bba6 	b.w	8008f8a <_strtod_l+0x2ea>
 800983e:	bf00      	nop
 8009840:	ffc00000 	.word	0xffc00000
 8009844:	41dfffff 	.word	0x41dfffff
 8009848:	94a03595 	.word	0x94a03595
 800984c:	3fcfffff 	.word	0x3fcfffff

08009850 <_strtod_r>:
 8009850:	4b01      	ldr	r3, [pc, #4]	@ (8009858 <_strtod_r+0x8>)
 8009852:	f7ff ba25 	b.w	8008ca0 <_strtod_l>
 8009856:	bf00      	nop
 8009858:	200000f4 	.word	0x200000f4

0800985c <_strtol_l.constprop.0>:
 800985c:	2b24      	cmp	r3, #36	@ 0x24
 800985e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009862:	4686      	mov	lr, r0
 8009864:	4690      	mov	r8, r2
 8009866:	d801      	bhi.n	800986c <_strtol_l.constprop.0+0x10>
 8009868:	2b01      	cmp	r3, #1
 800986a:	d106      	bne.n	800987a <_strtol_l.constprop.0+0x1e>
 800986c:	f7fd fdbe 	bl	80073ec <__errno>
 8009870:	2316      	movs	r3, #22
 8009872:	6003      	str	r3, [r0, #0]
 8009874:	2000      	movs	r0, #0
 8009876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800987a:	460d      	mov	r5, r1
 800987c:	4833      	ldr	r0, [pc, #204]	@ (800994c <_strtol_l.constprop.0+0xf0>)
 800987e:	462a      	mov	r2, r5
 8009880:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009884:	5d06      	ldrb	r6, [r0, r4]
 8009886:	f016 0608 	ands.w	r6, r6, #8
 800988a:	d1f8      	bne.n	800987e <_strtol_l.constprop.0+0x22>
 800988c:	2c2d      	cmp	r4, #45	@ 0x2d
 800988e:	d12d      	bne.n	80098ec <_strtol_l.constprop.0+0x90>
 8009890:	2601      	movs	r6, #1
 8009892:	782c      	ldrb	r4, [r5, #0]
 8009894:	1c95      	adds	r5, r2, #2
 8009896:	f033 0210 	bics.w	r2, r3, #16
 800989a:	d109      	bne.n	80098b0 <_strtol_l.constprop.0+0x54>
 800989c:	2c30      	cmp	r4, #48	@ 0x30
 800989e:	d12a      	bne.n	80098f6 <_strtol_l.constprop.0+0x9a>
 80098a0:	782a      	ldrb	r2, [r5, #0]
 80098a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098a6:	2a58      	cmp	r2, #88	@ 0x58
 80098a8:	d125      	bne.n	80098f6 <_strtol_l.constprop.0+0x9a>
 80098aa:	2310      	movs	r3, #16
 80098ac:	786c      	ldrb	r4, [r5, #1]
 80098ae:	3502      	adds	r5, #2
 80098b0:	2200      	movs	r2, #0
 80098b2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80098b6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80098ba:	fbbc f9f3 	udiv	r9, ip, r3
 80098be:	4610      	mov	r0, r2
 80098c0:	fb03 ca19 	mls	sl, r3, r9, ip
 80098c4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80098c8:	2f09      	cmp	r7, #9
 80098ca:	d81b      	bhi.n	8009904 <_strtol_l.constprop.0+0xa8>
 80098cc:	463c      	mov	r4, r7
 80098ce:	42a3      	cmp	r3, r4
 80098d0:	dd27      	ble.n	8009922 <_strtol_l.constprop.0+0xc6>
 80098d2:	1c57      	adds	r7, r2, #1
 80098d4:	d007      	beq.n	80098e6 <_strtol_l.constprop.0+0x8a>
 80098d6:	4581      	cmp	r9, r0
 80098d8:	d320      	bcc.n	800991c <_strtol_l.constprop.0+0xc0>
 80098da:	d101      	bne.n	80098e0 <_strtol_l.constprop.0+0x84>
 80098dc:	45a2      	cmp	sl, r4
 80098de:	db1d      	blt.n	800991c <_strtol_l.constprop.0+0xc0>
 80098e0:	2201      	movs	r2, #1
 80098e2:	fb00 4003 	mla	r0, r0, r3, r4
 80098e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098ea:	e7eb      	b.n	80098c4 <_strtol_l.constprop.0+0x68>
 80098ec:	2c2b      	cmp	r4, #43	@ 0x2b
 80098ee:	bf04      	itt	eq
 80098f0:	782c      	ldrbeq	r4, [r5, #0]
 80098f2:	1c95      	addeq	r5, r2, #2
 80098f4:	e7cf      	b.n	8009896 <_strtol_l.constprop.0+0x3a>
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1da      	bne.n	80098b0 <_strtol_l.constprop.0+0x54>
 80098fa:	2c30      	cmp	r4, #48	@ 0x30
 80098fc:	bf0c      	ite	eq
 80098fe:	2308      	moveq	r3, #8
 8009900:	230a      	movne	r3, #10
 8009902:	e7d5      	b.n	80098b0 <_strtol_l.constprop.0+0x54>
 8009904:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009908:	2f19      	cmp	r7, #25
 800990a:	d801      	bhi.n	8009910 <_strtol_l.constprop.0+0xb4>
 800990c:	3c37      	subs	r4, #55	@ 0x37
 800990e:	e7de      	b.n	80098ce <_strtol_l.constprop.0+0x72>
 8009910:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009914:	2f19      	cmp	r7, #25
 8009916:	d804      	bhi.n	8009922 <_strtol_l.constprop.0+0xc6>
 8009918:	3c57      	subs	r4, #87	@ 0x57
 800991a:	e7d8      	b.n	80098ce <_strtol_l.constprop.0+0x72>
 800991c:	f04f 32ff 	mov.w	r2, #4294967295
 8009920:	e7e1      	b.n	80098e6 <_strtol_l.constprop.0+0x8a>
 8009922:	1c53      	adds	r3, r2, #1
 8009924:	d108      	bne.n	8009938 <_strtol_l.constprop.0+0xdc>
 8009926:	2322      	movs	r3, #34	@ 0x22
 8009928:	4660      	mov	r0, ip
 800992a:	f8ce 3000 	str.w	r3, [lr]
 800992e:	f1b8 0f00 	cmp.w	r8, #0
 8009932:	d0a0      	beq.n	8009876 <_strtol_l.constprop.0+0x1a>
 8009934:	1e69      	subs	r1, r5, #1
 8009936:	e006      	b.n	8009946 <_strtol_l.constprop.0+0xea>
 8009938:	b106      	cbz	r6, 800993c <_strtol_l.constprop.0+0xe0>
 800993a:	4240      	negs	r0, r0
 800993c:	f1b8 0f00 	cmp.w	r8, #0
 8009940:	d099      	beq.n	8009876 <_strtol_l.constprop.0+0x1a>
 8009942:	2a00      	cmp	r2, #0
 8009944:	d1f6      	bne.n	8009934 <_strtol_l.constprop.0+0xd8>
 8009946:	f8c8 1000 	str.w	r1, [r8]
 800994a:	e794      	b.n	8009876 <_strtol_l.constprop.0+0x1a>
 800994c:	0800e0f1 	.word	0x0800e0f1

08009950 <_strtol_r>:
 8009950:	f7ff bf84 	b.w	800985c <_strtol_l.constprop.0>

08009954 <__ssputs_r>:
 8009954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009958:	461f      	mov	r7, r3
 800995a:	688e      	ldr	r6, [r1, #8]
 800995c:	4682      	mov	sl, r0
 800995e:	42be      	cmp	r6, r7
 8009960:	460c      	mov	r4, r1
 8009962:	4690      	mov	r8, r2
 8009964:	680b      	ldr	r3, [r1, #0]
 8009966:	d82d      	bhi.n	80099c4 <__ssputs_r+0x70>
 8009968:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800996c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009970:	d026      	beq.n	80099c0 <__ssputs_r+0x6c>
 8009972:	6965      	ldr	r5, [r4, #20]
 8009974:	6909      	ldr	r1, [r1, #16]
 8009976:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800997a:	eba3 0901 	sub.w	r9, r3, r1
 800997e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009982:	1c7b      	adds	r3, r7, #1
 8009984:	444b      	add	r3, r9
 8009986:	106d      	asrs	r5, r5, #1
 8009988:	429d      	cmp	r5, r3
 800998a:	bf38      	it	cc
 800998c:	461d      	movcc	r5, r3
 800998e:	0553      	lsls	r3, r2, #21
 8009990:	d527      	bpl.n	80099e2 <__ssputs_r+0x8e>
 8009992:	4629      	mov	r1, r5
 8009994:	f7fe fc2e 	bl	80081f4 <_malloc_r>
 8009998:	4606      	mov	r6, r0
 800999a:	b360      	cbz	r0, 80099f6 <__ssputs_r+0xa2>
 800999c:	464a      	mov	r2, r9
 800999e:	6921      	ldr	r1, [r4, #16]
 80099a0:	f000 fa14 	bl	8009dcc <memcpy>
 80099a4:	89a3      	ldrh	r3, [r4, #12]
 80099a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80099aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099ae:	81a3      	strh	r3, [r4, #12]
 80099b0:	6126      	str	r6, [r4, #16]
 80099b2:	444e      	add	r6, r9
 80099b4:	6026      	str	r6, [r4, #0]
 80099b6:	463e      	mov	r6, r7
 80099b8:	6165      	str	r5, [r4, #20]
 80099ba:	eba5 0509 	sub.w	r5, r5, r9
 80099be:	60a5      	str	r5, [r4, #8]
 80099c0:	42be      	cmp	r6, r7
 80099c2:	d900      	bls.n	80099c6 <__ssputs_r+0x72>
 80099c4:	463e      	mov	r6, r7
 80099c6:	4632      	mov	r2, r6
 80099c8:	4641      	mov	r1, r8
 80099ca:	6820      	ldr	r0, [r4, #0]
 80099cc:	f000 f9c2 	bl	8009d54 <memmove>
 80099d0:	2000      	movs	r0, #0
 80099d2:	68a3      	ldr	r3, [r4, #8]
 80099d4:	1b9b      	subs	r3, r3, r6
 80099d6:	60a3      	str	r3, [r4, #8]
 80099d8:	6823      	ldr	r3, [r4, #0]
 80099da:	4433      	add	r3, r6
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099e2:	462a      	mov	r2, r5
 80099e4:	f000 fd83 	bl	800a4ee <_realloc_r>
 80099e8:	4606      	mov	r6, r0
 80099ea:	2800      	cmp	r0, #0
 80099ec:	d1e0      	bne.n	80099b0 <__ssputs_r+0x5c>
 80099ee:	4650      	mov	r0, sl
 80099f0:	6921      	ldr	r1, [r4, #16]
 80099f2:	f7fe fb8d 	bl	8008110 <_free_r>
 80099f6:	230c      	movs	r3, #12
 80099f8:	f8ca 3000 	str.w	r3, [sl]
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009a02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a06:	81a3      	strh	r3, [r4, #12]
 8009a08:	e7e9      	b.n	80099de <__ssputs_r+0x8a>
	...

08009a0c <_svfiprintf_r>:
 8009a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a10:	4698      	mov	r8, r3
 8009a12:	898b      	ldrh	r3, [r1, #12]
 8009a14:	4607      	mov	r7, r0
 8009a16:	061b      	lsls	r3, r3, #24
 8009a18:	460d      	mov	r5, r1
 8009a1a:	4614      	mov	r4, r2
 8009a1c:	b09d      	sub	sp, #116	@ 0x74
 8009a1e:	d510      	bpl.n	8009a42 <_svfiprintf_r+0x36>
 8009a20:	690b      	ldr	r3, [r1, #16]
 8009a22:	b973      	cbnz	r3, 8009a42 <_svfiprintf_r+0x36>
 8009a24:	2140      	movs	r1, #64	@ 0x40
 8009a26:	f7fe fbe5 	bl	80081f4 <_malloc_r>
 8009a2a:	6028      	str	r0, [r5, #0]
 8009a2c:	6128      	str	r0, [r5, #16]
 8009a2e:	b930      	cbnz	r0, 8009a3e <_svfiprintf_r+0x32>
 8009a30:	230c      	movs	r3, #12
 8009a32:	603b      	str	r3, [r7, #0]
 8009a34:	f04f 30ff 	mov.w	r0, #4294967295
 8009a38:	b01d      	add	sp, #116	@ 0x74
 8009a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a3e:	2340      	movs	r3, #64	@ 0x40
 8009a40:	616b      	str	r3, [r5, #20]
 8009a42:	2300      	movs	r3, #0
 8009a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a46:	2320      	movs	r3, #32
 8009a48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a4c:	2330      	movs	r3, #48	@ 0x30
 8009a4e:	f04f 0901 	mov.w	r9, #1
 8009a52:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a56:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009bf0 <_svfiprintf_r+0x1e4>
 8009a5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a5e:	4623      	mov	r3, r4
 8009a60:	469a      	mov	sl, r3
 8009a62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a66:	b10a      	cbz	r2, 8009a6c <_svfiprintf_r+0x60>
 8009a68:	2a25      	cmp	r2, #37	@ 0x25
 8009a6a:	d1f9      	bne.n	8009a60 <_svfiprintf_r+0x54>
 8009a6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009a70:	d00b      	beq.n	8009a8a <_svfiprintf_r+0x7e>
 8009a72:	465b      	mov	r3, fp
 8009a74:	4622      	mov	r2, r4
 8009a76:	4629      	mov	r1, r5
 8009a78:	4638      	mov	r0, r7
 8009a7a:	f7ff ff6b 	bl	8009954 <__ssputs_r>
 8009a7e:	3001      	adds	r0, #1
 8009a80:	f000 80a7 	beq.w	8009bd2 <_svfiprintf_r+0x1c6>
 8009a84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a86:	445a      	add	r2, fp
 8009a88:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f000 809f 	beq.w	8009bd2 <_svfiprintf_r+0x1c6>
 8009a94:	2300      	movs	r3, #0
 8009a96:	f04f 32ff 	mov.w	r2, #4294967295
 8009a9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a9e:	f10a 0a01 	add.w	sl, sl, #1
 8009aa2:	9304      	str	r3, [sp, #16]
 8009aa4:	9307      	str	r3, [sp, #28]
 8009aa6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009aaa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009aac:	4654      	mov	r4, sl
 8009aae:	2205      	movs	r2, #5
 8009ab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ab4:	484e      	ldr	r0, [pc, #312]	@ (8009bf0 <_svfiprintf_r+0x1e4>)
 8009ab6:	f7fd fcc6 	bl	8007446 <memchr>
 8009aba:	9a04      	ldr	r2, [sp, #16]
 8009abc:	b9d8      	cbnz	r0, 8009af6 <_svfiprintf_r+0xea>
 8009abe:	06d0      	lsls	r0, r2, #27
 8009ac0:	bf44      	itt	mi
 8009ac2:	2320      	movmi	r3, #32
 8009ac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ac8:	0711      	lsls	r1, r2, #28
 8009aca:	bf44      	itt	mi
 8009acc:	232b      	movmi	r3, #43	@ 0x2b
 8009ace:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ad2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ad6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ad8:	d015      	beq.n	8009b06 <_svfiprintf_r+0xfa>
 8009ada:	4654      	mov	r4, sl
 8009adc:	2000      	movs	r0, #0
 8009ade:	f04f 0c0a 	mov.w	ip, #10
 8009ae2:	9a07      	ldr	r2, [sp, #28]
 8009ae4:	4621      	mov	r1, r4
 8009ae6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009aea:	3b30      	subs	r3, #48	@ 0x30
 8009aec:	2b09      	cmp	r3, #9
 8009aee:	d94b      	bls.n	8009b88 <_svfiprintf_r+0x17c>
 8009af0:	b1b0      	cbz	r0, 8009b20 <_svfiprintf_r+0x114>
 8009af2:	9207      	str	r2, [sp, #28]
 8009af4:	e014      	b.n	8009b20 <_svfiprintf_r+0x114>
 8009af6:	eba0 0308 	sub.w	r3, r0, r8
 8009afa:	fa09 f303 	lsl.w	r3, r9, r3
 8009afe:	4313      	orrs	r3, r2
 8009b00:	46a2      	mov	sl, r4
 8009b02:	9304      	str	r3, [sp, #16]
 8009b04:	e7d2      	b.n	8009aac <_svfiprintf_r+0xa0>
 8009b06:	9b03      	ldr	r3, [sp, #12]
 8009b08:	1d19      	adds	r1, r3, #4
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	9103      	str	r1, [sp, #12]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	bfbb      	ittet	lt
 8009b12:	425b      	neglt	r3, r3
 8009b14:	f042 0202 	orrlt.w	r2, r2, #2
 8009b18:	9307      	strge	r3, [sp, #28]
 8009b1a:	9307      	strlt	r3, [sp, #28]
 8009b1c:	bfb8      	it	lt
 8009b1e:	9204      	strlt	r2, [sp, #16]
 8009b20:	7823      	ldrb	r3, [r4, #0]
 8009b22:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b24:	d10a      	bne.n	8009b3c <_svfiprintf_r+0x130>
 8009b26:	7863      	ldrb	r3, [r4, #1]
 8009b28:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b2a:	d132      	bne.n	8009b92 <_svfiprintf_r+0x186>
 8009b2c:	9b03      	ldr	r3, [sp, #12]
 8009b2e:	3402      	adds	r4, #2
 8009b30:	1d1a      	adds	r2, r3, #4
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	9203      	str	r2, [sp, #12]
 8009b36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b3a:	9305      	str	r3, [sp, #20]
 8009b3c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009bf4 <_svfiprintf_r+0x1e8>
 8009b40:	2203      	movs	r2, #3
 8009b42:	4650      	mov	r0, sl
 8009b44:	7821      	ldrb	r1, [r4, #0]
 8009b46:	f7fd fc7e 	bl	8007446 <memchr>
 8009b4a:	b138      	cbz	r0, 8009b5c <_svfiprintf_r+0x150>
 8009b4c:	2240      	movs	r2, #64	@ 0x40
 8009b4e:	9b04      	ldr	r3, [sp, #16]
 8009b50:	eba0 000a 	sub.w	r0, r0, sl
 8009b54:	4082      	lsls	r2, r0
 8009b56:	4313      	orrs	r3, r2
 8009b58:	3401      	adds	r4, #1
 8009b5a:	9304      	str	r3, [sp, #16]
 8009b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b60:	2206      	movs	r2, #6
 8009b62:	4825      	ldr	r0, [pc, #148]	@ (8009bf8 <_svfiprintf_r+0x1ec>)
 8009b64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b68:	f7fd fc6d 	bl	8007446 <memchr>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	d036      	beq.n	8009bde <_svfiprintf_r+0x1d2>
 8009b70:	4b22      	ldr	r3, [pc, #136]	@ (8009bfc <_svfiprintf_r+0x1f0>)
 8009b72:	bb1b      	cbnz	r3, 8009bbc <_svfiprintf_r+0x1b0>
 8009b74:	9b03      	ldr	r3, [sp, #12]
 8009b76:	3307      	adds	r3, #7
 8009b78:	f023 0307 	bic.w	r3, r3, #7
 8009b7c:	3308      	adds	r3, #8
 8009b7e:	9303      	str	r3, [sp, #12]
 8009b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b82:	4433      	add	r3, r6
 8009b84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b86:	e76a      	b.n	8009a5e <_svfiprintf_r+0x52>
 8009b88:	460c      	mov	r4, r1
 8009b8a:	2001      	movs	r0, #1
 8009b8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b90:	e7a8      	b.n	8009ae4 <_svfiprintf_r+0xd8>
 8009b92:	2300      	movs	r3, #0
 8009b94:	f04f 0c0a 	mov.w	ip, #10
 8009b98:	4619      	mov	r1, r3
 8009b9a:	3401      	adds	r4, #1
 8009b9c:	9305      	str	r3, [sp, #20]
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ba4:	3a30      	subs	r2, #48	@ 0x30
 8009ba6:	2a09      	cmp	r2, #9
 8009ba8:	d903      	bls.n	8009bb2 <_svfiprintf_r+0x1a6>
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d0c6      	beq.n	8009b3c <_svfiprintf_r+0x130>
 8009bae:	9105      	str	r1, [sp, #20]
 8009bb0:	e7c4      	b.n	8009b3c <_svfiprintf_r+0x130>
 8009bb2:	4604      	mov	r4, r0
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bba:	e7f0      	b.n	8009b9e <_svfiprintf_r+0x192>
 8009bbc:	ab03      	add	r3, sp, #12
 8009bbe:	9300      	str	r3, [sp, #0]
 8009bc0:	462a      	mov	r2, r5
 8009bc2:	4638      	mov	r0, r7
 8009bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8009c00 <_svfiprintf_r+0x1f4>)
 8009bc6:	a904      	add	r1, sp, #16
 8009bc8:	f7fc fcca 	bl	8006560 <_printf_float>
 8009bcc:	1c42      	adds	r2, r0, #1
 8009bce:	4606      	mov	r6, r0
 8009bd0:	d1d6      	bne.n	8009b80 <_svfiprintf_r+0x174>
 8009bd2:	89ab      	ldrh	r3, [r5, #12]
 8009bd4:	065b      	lsls	r3, r3, #25
 8009bd6:	f53f af2d 	bmi.w	8009a34 <_svfiprintf_r+0x28>
 8009bda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009bdc:	e72c      	b.n	8009a38 <_svfiprintf_r+0x2c>
 8009bde:	ab03      	add	r3, sp, #12
 8009be0:	9300      	str	r3, [sp, #0]
 8009be2:	462a      	mov	r2, r5
 8009be4:	4638      	mov	r0, r7
 8009be6:	4b06      	ldr	r3, [pc, #24]	@ (8009c00 <_svfiprintf_r+0x1f4>)
 8009be8:	a904      	add	r1, sp, #16
 8009bea:	f7fc ff57 	bl	8006a9c <_printf_i>
 8009bee:	e7ed      	b.n	8009bcc <_svfiprintf_r+0x1c0>
 8009bf0:	0800e1f1 	.word	0x0800e1f1
 8009bf4:	0800e1f7 	.word	0x0800e1f7
 8009bf8:	0800e1fb 	.word	0x0800e1fb
 8009bfc:	08006561 	.word	0x08006561
 8009c00:	08009955 	.word	0x08009955

08009c04 <__sflush_r>:
 8009c04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c0a:	0716      	lsls	r6, r2, #28
 8009c0c:	4605      	mov	r5, r0
 8009c0e:	460c      	mov	r4, r1
 8009c10:	d454      	bmi.n	8009cbc <__sflush_r+0xb8>
 8009c12:	684b      	ldr	r3, [r1, #4]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	dc02      	bgt.n	8009c1e <__sflush_r+0x1a>
 8009c18:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	dd48      	ble.n	8009cb0 <__sflush_r+0xac>
 8009c1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c20:	2e00      	cmp	r6, #0
 8009c22:	d045      	beq.n	8009cb0 <__sflush_r+0xac>
 8009c24:	2300      	movs	r3, #0
 8009c26:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c2a:	682f      	ldr	r7, [r5, #0]
 8009c2c:	6a21      	ldr	r1, [r4, #32]
 8009c2e:	602b      	str	r3, [r5, #0]
 8009c30:	d030      	beq.n	8009c94 <__sflush_r+0x90>
 8009c32:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c34:	89a3      	ldrh	r3, [r4, #12]
 8009c36:	0759      	lsls	r1, r3, #29
 8009c38:	d505      	bpl.n	8009c46 <__sflush_r+0x42>
 8009c3a:	6863      	ldr	r3, [r4, #4]
 8009c3c:	1ad2      	subs	r2, r2, r3
 8009c3e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c40:	b10b      	cbz	r3, 8009c46 <__sflush_r+0x42>
 8009c42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c44:	1ad2      	subs	r2, r2, r3
 8009c46:	2300      	movs	r3, #0
 8009c48:	4628      	mov	r0, r5
 8009c4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c4c:	6a21      	ldr	r1, [r4, #32]
 8009c4e:	47b0      	blx	r6
 8009c50:	1c43      	adds	r3, r0, #1
 8009c52:	89a3      	ldrh	r3, [r4, #12]
 8009c54:	d106      	bne.n	8009c64 <__sflush_r+0x60>
 8009c56:	6829      	ldr	r1, [r5, #0]
 8009c58:	291d      	cmp	r1, #29
 8009c5a:	d82b      	bhi.n	8009cb4 <__sflush_r+0xb0>
 8009c5c:	4a28      	ldr	r2, [pc, #160]	@ (8009d00 <__sflush_r+0xfc>)
 8009c5e:	410a      	asrs	r2, r1
 8009c60:	07d6      	lsls	r6, r2, #31
 8009c62:	d427      	bmi.n	8009cb4 <__sflush_r+0xb0>
 8009c64:	2200      	movs	r2, #0
 8009c66:	6062      	str	r2, [r4, #4]
 8009c68:	6922      	ldr	r2, [r4, #16]
 8009c6a:	04d9      	lsls	r1, r3, #19
 8009c6c:	6022      	str	r2, [r4, #0]
 8009c6e:	d504      	bpl.n	8009c7a <__sflush_r+0x76>
 8009c70:	1c42      	adds	r2, r0, #1
 8009c72:	d101      	bne.n	8009c78 <__sflush_r+0x74>
 8009c74:	682b      	ldr	r3, [r5, #0]
 8009c76:	b903      	cbnz	r3, 8009c7a <__sflush_r+0x76>
 8009c78:	6560      	str	r0, [r4, #84]	@ 0x54
 8009c7a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c7c:	602f      	str	r7, [r5, #0]
 8009c7e:	b1b9      	cbz	r1, 8009cb0 <__sflush_r+0xac>
 8009c80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c84:	4299      	cmp	r1, r3
 8009c86:	d002      	beq.n	8009c8e <__sflush_r+0x8a>
 8009c88:	4628      	mov	r0, r5
 8009c8a:	f7fe fa41 	bl	8008110 <_free_r>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c92:	e00d      	b.n	8009cb0 <__sflush_r+0xac>
 8009c94:	2301      	movs	r3, #1
 8009c96:	4628      	mov	r0, r5
 8009c98:	47b0      	blx	r6
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	1c50      	adds	r0, r2, #1
 8009c9e:	d1c9      	bne.n	8009c34 <__sflush_r+0x30>
 8009ca0:	682b      	ldr	r3, [r5, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d0c6      	beq.n	8009c34 <__sflush_r+0x30>
 8009ca6:	2b1d      	cmp	r3, #29
 8009ca8:	d001      	beq.n	8009cae <__sflush_r+0xaa>
 8009caa:	2b16      	cmp	r3, #22
 8009cac:	d11d      	bne.n	8009cea <__sflush_r+0xe6>
 8009cae:	602f      	str	r7, [r5, #0]
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	e021      	b.n	8009cf8 <__sflush_r+0xf4>
 8009cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cb8:	b21b      	sxth	r3, r3
 8009cba:	e01a      	b.n	8009cf2 <__sflush_r+0xee>
 8009cbc:	690f      	ldr	r7, [r1, #16]
 8009cbe:	2f00      	cmp	r7, #0
 8009cc0:	d0f6      	beq.n	8009cb0 <__sflush_r+0xac>
 8009cc2:	0793      	lsls	r3, r2, #30
 8009cc4:	bf18      	it	ne
 8009cc6:	2300      	movne	r3, #0
 8009cc8:	680e      	ldr	r6, [r1, #0]
 8009cca:	bf08      	it	eq
 8009ccc:	694b      	ldreq	r3, [r1, #20]
 8009cce:	1bf6      	subs	r6, r6, r7
 8009cd0:	600f      	str	r7, [r1, #0]
 8009cd2:	608b      	str	r3, [r1, #8]
 8009cd4:	2e00      	cmp	r6, #0
 8009cd6:	ddeb      	ble.n	8009cb0 <__sflush_r+0xac>
 8009cd8:	4633      	mov	r3, r6
 8009cda:	463a      	mov	r2, r7
 8009cdc:	4628      	mov	r0, r5
 8009cde:	6a21      	ldr	r1, [r4, #32]
 8009ce0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009ce4:	47e0      	blx	ip
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	dc07      	bgt.n	8009cfa <__sflush_r+0xf6>
 8009cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf6:	81a3      	strh	r3, [r4, #12]
 8009cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cfa:	4407      	add	r7, r0
 8009cfc:	1a36      	subs	r6, r6, r0
 8009cfe:	e7e9      	b.n	8009cd4 <__sflush_r+0xd0>
 8009d00:	dfbffffe 	.word	0xdfbffffe

08009d04 <_fflush_r>:
 8009d04:	b538      	push	{r3, r4, r5, lr}
 8009d06:	690b      	ldr	r3, [r1, #16]
 8009d08:	4605      	mov	r5, r0
 8009d0a:	460c      	mov	r4, r1
 8009d0c:	b913      	cbnz	r3, 8009d14 <_fflush_r+0x10>
 8009d0e:	2500      	movs	r5, #0
 8009d10:	4628      	mov	r0, r5
 8009d12:	bd38      	pop	{r3, r4, r5, pc}
 8009d14:	b118      	cbz	r0, 8009d1e <_fflush_r+0x1a>
 8009d16:	6a03      	ldr	r3, [r0, #32]
 8009d18:	b90b      	cbnz	r3, 8009d1e <_fflush_r+0x1a>
 8009d1a:	f7fd fa7b 	bl	8007214 <__sinit>
 8009d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d0f3      	beq.n	8009d0e <_fflush_r+0xa>
 8009d26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d28:	07d0      	lsls	r0, r2, #31
 8009d2a:	d404      	bmi.n	8009d36 <_fflush_r+0x32>
 8009d2c:	0599      	lsls	r1, r3, #22
 8009d2e:	d402      	bmi.n	8009d36 <_fflush_r+0x32>
 8009d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d32:	f7fd fb86 	bl	8007442 <__retarget_lock_acquire_recursive>
 8009d36:	4628      	mov	r0, r5
 8009d38:	4621      	mov	r1, r4
 8009d3a:	f7ff ff63 	bl	8009c04 <__sflush_r>
 8009d3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d40:	4605      	mov	r5, r0
 8009d42:	07da      	lsls	r2, r3, #31
 8009d44:	d4e4      	bmi.n	8009d10 <_fflush_r+0xc>
 8009d46:	89a3      	ldrh	r3, [r4, #12]
 8009d48:	059b      	lsls	r3, r3, #22
 8009d4a:	d4e1      	bmi.n	8009d10 <_fflush_r+0xc>
 8009d4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d4e:	f7fd fb79 	bl	8007444 <__retarget_lock_release_recursive>
 8009d52:	e7dd      	b.n	8009d10 <_fflush_r+0xc>

08009d54 <memmove>:
 8009d54:	4288      	cmp	r0, r1
 8009d56:	b510      	push	{r4, lr}
 8009d58:	eb01 0402 	add.w	r4, r1, r2
 8009d5c:	d902      	bls.n	8009d64 <memmove+0x10>
 8009d5e:	4284      	cmp	r4, r0
 8009d60:	4623      	mov	r3, r4
 8009d62:	d807      	bhi.n	8009d74 <memmove+0x20>
 8009d64:	1e43      	subs	r3, r0, #1
 8009d66:	42a1      	cmp	r1, r4
 8009d68:	d008      	beq.n	8009d7c <memmove+0x28>
 8009d6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d72:	e7f8      	b.n	8009d66 <memmove+0x12>
 8009d74:	4601      	mov	r1, r0
 8009d76:	4402      	add	r2, r0
 8009d78:	428a      	cmp	r2, r1
 8009d7a:	d100      	bne.n	8009d7e <memmove+0x2a>
 8009d7c:	bd10      	pop	{r4, pc}
 8009d7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d86:	e7f7      	b.n	8009d78 <memmove+0x24>

08009d88 <strncmp>:
 8009d88:	b510      	push	{r4, lr}
 8009d8a:	b16a      	cbz	r2, 8009da8 <strncmp+0x20>
 8009d8c:	3901      	subs	r1, #1
 8009d8e:	1884      	adds	r4, r0, r2
 8009d90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d94:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009d98:	429a      	cmp	r2, r3
 8009d9a:	d103      	bne.n	8009da4 <strncmp+0x1c>
 8009d9c:	42a0      	cmp	r0, r4
 8009d9e:	d001      	beq.n	8009da4 <strncmp+0x1c>
 8009da0:	2a00      	cmp	r2, #0
 8009da2:	d1f5      	bne.n	8009d90 <strncmp+0x8>
 8009da4:	1ad0      	subs	r0, r2, r3
 8009da6:	bd10      	pop	{r4, pc}
 8009da8:	4610      	mov	r0, r2
 8009daa:	e7fc      	b.n	8009da6 <strncmp+0x1e>

08009dac <_sbrk_r>:
 8009dac:	b538      	push	{r3, r4, r5, lr}
 8009dae:	2300      	movs	r3, #0
 8009db0:	4d05      	ldr	r5, [pc, #20]	@ (8009dc8 <_sbrk_r+0x1c>)
 8009db2:	4604      	mov	r4, r0
 8009db4:	4608      	mov	r0, r1
 8009db6:	602b      	str	r3, [r5, #0]
 8009db8:	f7f9 f9a8 	bl	800310c <_sbrk>
 8009dbc:	1c43      	adds	r3, r0, #1
 8009dbe:	d102      	bne.n	8009dc6 <_sbrk_r+0x1a>
 8009dc0:	682b      	ldr	r3, [r5, #0]
 8009dc2:	b103      	cbz	r3, 8009dc6 <_sbrk_r+0x1a>
 8009dc4:	6023      	str	r3, [r4, #0]
 8009dc6:	bd38      	pop	{r3, r4, r5, pc}
 8009dc8:	2000087c 	.word	0x2000087c

08009dcc <memcpy>:
 8009dcc:	440a      	add	r2, r1
 8009dce:	4291      	cmp	r1, r2
 8009dd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dd4:	d100      	bne.n	8009dd8 <memcpy+0xc>
 8009dd6:	4770      	bx	lr
 8009dd8:	b510      	push	{r4, lr}
 8009dda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dde:	4291      	cmp	r1, r2
 8009de0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009de4:	d1f9      	bne.n	8009dda <memcpy+0xe>
 8009de6:	bd10      	pop	{r4, pc}

08009de8 <nan>:
 8009de8:	2000      	movs	r0, #0
 8009dea:	4901      	ldr	r1, [pc, #4]	@ (8009df0 <nan+0x8>)
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	7ff80000 	.word	0x7ff80000

08009df4 <__assert_func>:
 8009df4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009df6:	4614      	mov	r4, r2
 8009df8:	461a      	mov	r2, r3
 8009dfa:	4b09      	ldr	r3, [pc, #36]	@ (8009e20 <__assert_func+0x2c>)
 8009dfc:	4605      	mov	r5, r0
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	68d8      	ldr	r0, [r3, #12]
 8009e02:	b954      	cbnz	r4, 8009e1a <__assert_func+0x26>
 8009e04:	4b07      	ldr	r3, [pc, #28]	@ (8009e24 <__assert_func+0x30>)
 8009e06:	461c      	mov	r4, r3
 8009e08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e0c:	9100      	str	r1, [sp, #0]
 8009e0e:	462b      	mov	r3, r5
 8009e10:	4905      	ldr	r1, [pc, #20]	@ (8009e28 <__assert_func+0x34>)
 8009e12:	f000 fba7 	bl	800a564 <fiprintf>
 8009e16:	f000 fbb7 	bl	800a588 <abort>
 8009e1a:	4b04      	ldr	r3, [pc, #16]	@ (8009e2c <__assert_func+0x38>)
 8009e1c:	e7f4      	b.n	8009e08 <__assert_func+0x14>
 8009e1e:	bf00      	nop
 8009e20:	200000a4 	.word	0x200000a4
 8009e24:	0800e245 	.word	0x0800e245
 8009e28:	0800e217 	.word	0x0800e217
 8009e2c:	0800e20a 	.word	0x0800e20a

08009e30 <_calloc_r>:
 8009e30:	b570      	push	{r4, r5, r6, lr}
 8009e32:	fba1 5402 	umull	r5, r4, r1, r2
 8009e36:	b93c      	cbnz	r4, 8009e48 <_calloc_r+0x18>
 8009e38:	4629      	mov	r1, r5
 8009e3a:	f7fe f9db 	bl	80081f4 <_malloc_r>
 8009e3e:	4606      	mov	r6, r0
 8009e40:	b928      	cbnz	r0, 8009e4e <_calloc_r+0x1e>
 8009e42:	2600      	movs	r6, #0
 8009e44:	4630      	mov	r0, r6
 8009e46:	bd70      	pop	{r4, r5, r6, pc}
 8009e48:	220c      	movs	r2, #12
 8009e4a:	6002      	str	r2, [r0, #0]
 8009e4c:	e7f9      	b.n	8009e42 <_calloc_r+0x12>
 8009e4e:	462a      	mov	r2, r5
 8009e50:	4621      	mov	r1, r4
 8009e52:	f7fd fa78 	bl	8007346 <memset>
 8009e56:	e7f5      	b.n	8009e44 <_calloc_r+0x14>

08009e58 <rshift>:
 8009e58:	6903      	ldr	r3, [r0, #16]
 8009e5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009e62:	f100 0414 	add.w	r4, r0, #20
 8009e66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009e6a:	dd46      	ble.n	8009efa <rshift+0xa2>
 8009e6c:	f011 011f 	ands.w	r1, r1, #31
 8009e70:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009e74:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009e78:	d10c      	bne.n	8009e94 <rshift+0x3c>
 8009e7a:	4629      	mov	r1, r5
 8009e7c:	f100 0710 	add.w	r7, r0, #16
 8009e80:	42b1      	cmp	r1, r6
 8009e82:	d335      	bcc.n	8009ef0 <rshift+0x98>
 8009e84:	1a9b      	subs	r3, r3, r2
 8009e86:	009b      	lsls	r3, r3, #2
 8009e88:	1eea      	subs	r2, r5, #3
 8009e8a:	4296      	cmp	r6, r2
 8009e8c:	bf38      	it	cc
 8009e8e:	2300      	movcc	r3, #0
 8009e90:	4423      	add	r3, r4
 8009e92:	e015      	b.n	8009ec0 <rshift+0x68>
 8009e94:	46a1      	mov	r9, r4
 8009e96:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009e9a:	f1c1 0820 	rsb	r8, r1, #32
 8009e9e:	40cf      	lsrs	r7, r1
 8009ea0:	f105 0e04 	add.w	lr, r5, #4
 8009ea4:	4576      	cmp	r6, lr
 8009ea6:	46f4      	mov	ip, lr
 8009ea8:	d816      	bhi.n	8009ed8 <rshift+0x80>
 8009eaa:	1a9a      	subs	r2, r3, r2
 8009eac:	0092      	lsls	r2, r2, #2
 8009eae:	3a04      	subs	r2, #4
 8009eb0:	3501      	adds	r5, #1
 8009eb2:	42ae      	cmp	r6, r5
 8009eb4:	bf38      	it	cc
 8009eb6:	2200      	movcc	r2, #0
 8009eb8:	18a3      	adds	r3, r4, r2
 8009eba:	50a7      	str	r7, [r4, r2]
 8009ebc:	b107      	cbz	r7, 8009ec0 <rshift+0x68>
 8009ebe:	3304      	adds	r3, #4
 8009ec0:	42a3      	cmp	r3, r4
 8009ec2:	eba3 0204 	sub.w	r2, r3, r4
 8009ec6:	bf08      	it	eq
 8009ec8:	2300      	moveq	r3, #0
 8009eca:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009ece:	6102      	str	r2, [r0, #16]
 8009ed0:	bf08      	it	eq
 8009ed2:	6143      	streq	r3, [r0, #20]
 8009ed4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ed8:	f8dc c000 	ldr.w	ip, [ip]
 8009edc:	fa0c fc08 	lsl.w	ip, ip, r8
 8009ee0:	ea4c 0707 	orr.w	r7, ip, r7
 8009ee4:	f849 7b04 	str.w	r7, [r9], #4
 8009ee8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009eec:	40cf      	lsrs	r7, r1
 8009eee:	e7d9      	b.n	8009ea4 <rshift+0x4c>
 8009ef0:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ef4:	f847 cf04 	str.w	ip, [r7, #4]!
 8009ef8:	e7c2      	b.n	8009e80 <rshift+0x28>
 8009efa:	4623      	mov	r3, r4
 8009efc:	e7e0      	b.n	8009ec0 <rshift+0x68>

08009efe <__hexdig_fun>:
 8009efe:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009f02:	2b09      	cmp	r3, #9
 8009f04:	d802      	bhi.n	8009f0c <__hexdig_fun+0xe>
 8009f06:	3820      	subs	r0, #32
 8009f08:	b2c0      	uxtb	r0, r0
 8009f0a:	4770      	bx	lr
 8009f0c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009f10:	2b05      	cmp	r3, #5
 8009f12:	d801      	bhi.n	8009f18 <__hexdig_fun+0x1a>
 8009f14:	3847      	subs	r0, #71	@ 0x47
 8009f16:	e7f7      	b.n	8009f08 <__hexdig_fun+0xa>
 8009f18:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009f1c:	2b05      	cmp	r3, #5
 8009f1e:	d801      	bhi.n	8009f24 <__hexdig_fun+0x26>
 8009f20:	3827      	subs	r0, #39	@ 0x27
 8009f22:	e7f1      	b.n	8009f08 <__hexdig_fun+0xa>
 8009f24:	2000      	movs	r0, #0
 8009f26:	4770      	bx	lr

08009f28 <__gethex>:
 8009f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f2c:	468a      	mov	sl, r1
 8009f2e:	4690      	mov	r8, r2
 8009f30:	b085      	sub	sp, #20
 8009f32:	9302      	str	r3, [sp, #8]
 8009f34:	680b      	ldr	r3, [r1, #0]
 8009f36:	9001      	str	r0, [sp, #4]
 8009f38:	1c9c      	adds	r4, r3, #2
 8009f3a:	46a1      	mov	r9, r4
 8009f3c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009f40:	2830      	cmp	r0, #48	@ 0x30
 8009f42:	d0fa      	beq.n	8009f3a <__gethex+0x12>
 8009f44:	eba9 0303 	sub.w	r3, r9, r3
 8009f48:	f1a3 0b02 	sub.w	fp, r3, #2
 8009f4c:	f7ff ffd7 	bl	8009efe <__hexdig_fun>
 8009f50:	4605      	mov	r5, r0
 8009f52:	2800      	cmp	r0, #0
 8009f54:	d168      	bne.n	800a028 <__gethex+0x100>
 8009f56:	2201      	movs	r2, #1
 8009f58:	4648      	mov	r0, r9
 8009f5a:	499f      	ldr	r1, [pc, #636]	@ (800a1d8 <__gethex+0x2b0>)
 8009f5c:	f7ff ff14 	bl	8009d88 <strncmp>
 8009f60:	4607      	mov	r7, r0
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d167      	bne.n	800a036 <__gethex+0x10e>
 8009f66:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009f6a:	4626      	mov	r6, r4
 8009f6c:	f7ff ffc7 	bl	8009efe <__hexdig_fun>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d062      	beq.n	800a03a <__gethex+0x112>
 8009f74:	4623      	mov	r3, r4
 8009f76:	7818      	ldrb	r0, [r3, #0]
 8009f78:	4699      	mov	r9, r3
 8009f7a:	2830      	cmp	r0, #48	@ 0x30
 8009f7c:	f103 0301 	add.w	r3, r3, #1
 8009f80:	d0f9      	beq.n	8009f76 <__gethex+0x4e>
 8009f82:	f7ff ffbc 	bl	8009efe <__hexdig_fun>
 8009f86:	fab0 f580 	clz	r5, r0
 8009f8a:	f04f 0b01 	mov.w	fp, #1
 8009f8e:	096d      	lsrs	r5, r5, #5
 8009f90:	464a      	mov	r2, r9
 8009f92:	4616      	mov	r6, r2
 8009f94:	7830      	ldrb	r0, [r6, #0]
 8009f96:	3201      	adds	r2, #1
 8009f98:	f7ff ffb1 	bl	8009efe <__hexdig_fun>
 8009f9c:	2800      	cmp	r0, #0
 8009f9e:	d1f8      	bne.n	8009f92 <__gethex+0x6a>
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	4630      	mov	r0, r6
 8009fa4:	498c      	ldr	r1, [pc, #560]	@ (800a1d8 <__gethex+0x2b0>)
 8009fa6:	f7ff feef 	bl	8009d88 <strncmp>
 8009faa:	2800      	cmp	r0, #0
 8009fac:	d13f      	bne.n	800a02e <__gethex+0x106>
 8009fae:	b944      	cbnz	r4, 8009fc2 <__gethex+0x9a>
 8009fb0:	1c74      	adds	r4, r6, #1
 8009fb2:	4622      	mov	r2, r4
 8009fb4:	4616      	mov	r6, r2
 8009fb6:	7830      	ldrb	r0, [r6, #0]
 8009fb8:	3201      	adds	r2, #1
 8009fba:	f7ff ffa0 	bl	8009efe <__hexdig_fun>
 8009fbe:	2800      	cmp	r0, #0
 8009fc0:	d1f8      	bne.n	8009fb4 <__gethex+0x8c>
 8009fc2:	1ba4      	subs	r4, r4, r6
 8009fc4:	00a7      	lsls	r7, r4, #2
 8009fc6:	7833      	ldrb	r3, [r6, #0]
 8009fc8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009fcc:	2b50      	cmp	r3, #80	@ 0x50
 8009fce:	d13e      	bne.n	800a04e <__gethex+0x126>
 8009fd0:	7873      	ldrb	r3, [r6, #1]
 8009fd2:	2b2b      	cmp	r3, #43	@ 0x2b
 8009fd4:	d033      	beq.n	800a03e <__gethex+0x116>
 8009fd6:	2b2d      	cmp	r3, #45	@ 0x2d
 8009fd8:	d034      	beq.n	800a044 <__gethex+0x11c>
 8009fda:	2400      	movs	r4, #0
 8009fdc:	1c71      	adds	r1, r6, #1
 8009fde:	7808      	ldrb	r0, [r1, #0]
 8009fe0:	f7ff ff8d 	bl	8009efe <__hexdig_fun>
 8009fe4:	1e43      	subs	r3, r0, #1
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	2b18      	cmp	r3, #24
 8009fea:	d830      	bhi.n	800a04e <__gethex+0x126>
 8009fec:	f1a0 0210 	sub.w	r2, r0, #16
 8009ff0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009ff4:	f7ff ff83 	bl	8009efe <__hexdig_fun>
 8009ff8:	f100 3cff 	add.w	ip, r0, #4294967295
 8009ffc:	fa5f fc8c 	uxtb.w	ip, ip
 800a000:	f1bc 0f18 	cmp.w	ip, #24
 800a004:	f04f 030a 	mov.w	r3, #10
 800a008:	d91e      	bls.n	800a048 <__gethex+0x120>
 800a00a:	b104      	cbz	r4, 800a00e <__gethex+0xe6>
 800a00c:	4252      	negs	r2, r2
 800a00e:	4417      	add	r7, r2
 800a010:	f8ca 1000 	str.w	r1, [sl]
 800a014:	b1ed      	cbz	r5, 800a052 <__gethex+0x12a>
 800a016:	f1bb 0f00 	cmp.w	fp, #0
 800a01a:	bf0c      	ite	eq
 800a01c:	2506      	moveq	r5, #6
 800a01e:	2500      	movne	r5, #0
 800a020:	4628      	mov	r0, r5
 800a022:	b005      	add	sp, #20
 800a024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a028:	2500      	movs	r5, #0
 800a02a:	462c      	mov	r4, r5
 800a02c:	e7b0      	b.n	8009f90 <__gethex+0x68>
 800a02e:	2c00      	cmp	r4, #0
 800a030:	d1c7      	bne.n	8009fc2 <__gethex+0x9a>
 800a032:	4627      	mov	r7, r4
 800a034:	e7c7      	b.n	8009fc6 <__gethex+0x9e>
 800a036:	464e      	mov	r6, r9
 800a038:	462f      	mov	r7, r5
 800a03a:	2501      	movs	r5, #1
 800a03c:	e7c3      	b.n	8009fc6 <__gethex+0x9e>
 800a03e:	2400      	movs	r4, #0
 800a040:	1cb1      	adds	r1, r6, #2
 800a042:	e7cc      	b.n	8009fde <__gethex+0xb6>
 800a044:	2401      	movs	r4, #1
 800a046:	e7fb      	b.n	800a040 <__gethex+0x118>
 800a048:	fb03 0002 	mla	r0, r3, r2, r0
 800a04c:	e7ce      	b.n	8009fec <__gethex+0xc4>
 800a04e:	4631      	mov	r1, r6
 800a050:	e7de      	b.n	800a010 <__gethex+0xe8>
 800a052:	4629      	mov	r1, r5
 800a054:	eba6 0309 	sub.w	r3, r6, r9
 800a058:	3b01      	subs	r3, #1
 800a05a:	2b07      	cmp	r3, #7
 800a05c:	dc0a      	bgt.n	800a074 <__gethex+0x14c>
 800a05e:	9801      	ldr	r0, [sp, #4]
 800a060:	f7fe f954 	bl	800830c <_Balloc>
 800a064:	4604      	mov	r4, r0
 800a066:	b940      	cbnz	r0, 800a07a <__gethex+0x152>
 800a068:	4602      	mov	r2, r0
 800a06a:	21e4      	movs	r1, #228	@ 0xe4
 800a06c:	4b5b      	ldr	r3, [pc, #364]	@ (800a1dc <__gethex+0x2b4>)
 800a06e:	485c      	ldr	r0, [pc, #368]	@ (800a1e0 <__gethex+0x2b8>)
 800a070:	f7ff fec0 	bl	8009df4 <__assert_func>
 800a074:	3101      	adds	r1, #1
 800a076:	105b      	asrs	r3, r3, #1
 800a078:	e7ef      	b.n	800a05a <__gethex+0x132>
 800a07a:	2300      	movs	r3, #0
 800a07c:	f100 0a14 	add.w	sl, r0, #20
 800a080:	4655      	mov	r5, sl
 800a082:	469b      	mov	fp, r3
 800a084:	45b1      	cmp	r9, r6
 800a086:	d337      	bcc.n	800a0f8 <__gethex+0x1d0>
 800a088:	f845 bb04 	str.w	fp, [r5], #4
 800a08c:	eba5 050a 	sub.w	r5, r5, sl
 800a090:	10ad      	asrs	r5, r5, #2
 800a092:	6125      	str	r5, [r4, #16]
 800a094:	4658      	mov	r0, fp
 800a096:	f7fe fa2b 	bl	80084f0 <__hi0bits>
 800a09a:	016d      	lsls	r5, r5, #5
 800a09c:	f8d8 6000 	ldr.w	r6, [r8]
 800a0a0:	1a2d      	subs	r5, r5, r0
 800a0a2:	42b5      	cmp	r5, r6
 800a0a4:	dd54      	ble.n	800a150 <__gethex+0x228>
 800a0a6:	1bad      	subs	r5, r5, r6
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	f7fe fdb3 	bl	8008c16 <__any_on>
 800a0b0:	4681      	mov	r9, r0
 800a0b2:	b178      	cbz	r0, 800a0d4 <__gethex+0x1ac>
 800a0b4:	f04f 0901 	mov.w	r9, #1
 800a0b8:	1e6b      	subs	r3, r5, #1
 800a0ba:	1159      	asrs	r1, r3, #5
 800a0bc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a0c0:	f003 021f 	and.w	r2, r3, #31
 800a0c4:	fa09 f202 	lsl.w	r2, r9, r2
 800a0c8:	420a      	tst	r2, r1
 800a0ca:	d003      	beq.n	800a0d4 <__gethex+0x1ac>
 800a0cc:	454b      	cmp	r3, r9
 800a0ce:	dc36      	bgt.n	800a13e <__gethex+0x216>
 800a0d0:	f04f 0902 	mov.w	r9, #2
 800a0d4:	4629      	mov	r1, r5
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	f7ff febe 	bl	8009e58 <rshift>
 800a0dc:	442f      	add	r7, r5
 800a0de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a0e2:	42bb      	cmp	r3, r7
 800a0e4:	da42      	bge.n	800a16c <__gethex+0x244>
 800a0e6:	4621      	mov	r1, r4
 800a0e8:	9801      	ldr	r0, [sp, #4]
 800a0ea:	f7fe f94f 	bl	800838c <_Bfree>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0f2:	25a3      	movs	r5, #163	@ 0xa3
 800a0f4:	6013      	str	r3, [r2, #0]
 800a0f6:	e793      	b.n	800a020 <__gethex+0xf8>
 800a0f8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a0fc:	2a2e      	cmp	r2, #46	@ 0x2e
 800a0fe:	d012      	beq.n	800a126 <__gethex+0x1fe>
 800a100:	2b20      	cmp	r3, #32
 800a102:	d104      	bne.n	800a10e <__gethex+0x1e6>
 800a104:	f845 bb04 	str.w	fp, [r5], #4
 800a108:	f04f 0b00 	mov.w	fp, #0
 800a10c:	465b      	mov	r3, fp
 800a10e:	7830      	ldrb	r0, [r6, #0]
 800a110:	9303      	str	r3, [sp, #12]
 800a112:	f7ff fef4 	bl	8009efe <__hexdig_fun>
 800a116:	9b03      	ldr	r3, [sp, #12]
 800a118:	f000 000f 	and.w	r0, r0, #15
 800a11c:	4098      	lsls	r0, r3
 800a11e:	ea4b 0b00 	orr.w	fp, fp, r0
 800a122:	3304      	adds	r3, #4
 800a124:	e7ae      	b.n	800a084 <__gethex+0x15c>
 800a126:	45b1      	cmp	r9, r6
 800a128:	d8ea      	bhi.n	800a100 <__gethex+0x1d8>
 800a12a:	2201      	movs	r2, #1
 800a12c:	4630      	mov	r0, r6
 800a12e:	492a      	ldr	r1, [pc, #168]	@ (800a1d8 <__gethex+0x2b0>)
 800a130:	9303      	str	r3, [sp, #12]
 800a132:	f7ff fe29 	bl	8009d88 <strncmp>
 800a136:	9b03      	ldr	r3, [sp, #12]
 800a138:	2800      	cmp	r0, #0
 800a13a:	d1e1      	bne.n	800a100 <__gethex+0x1d8>
 800a13c:	e7a2      	b.n	800a084 <__gethex+0x15c>
 800a13e:	4620      	mov	r0, r4
 800a140:	1ea9      	subs	r1, r5, #2
 800a142:	f7fe fd68 	bl	8008c16 <__any_on>
 800a146:	2800      	cmp	r0, #0
 800a148:	d0c2      	beq.n	800a0d0 <__gethex+0x1a8>
 800a14a:	f04f 0903 	mov.w	r9, #3
 800a14e:	e7c1      	b.n	800a0d4 <__gethex+0x1ac>
 800a150:	da09      	bge.n	800a166 <__gethex+0x23e>
 800a152:	1b75      	subs	r5, r6, r5
 800a154:	4621      	mov	r1, r4
 800a156:	462a      	mov	r2, r5
 800a158:	9801      	ldr	r0, [sp, #4]
 800a15a:	f7fe fb2d 	bl	80087b8 <__lshift>
 800a15e:	4604      	mov	r4, r0
 800a160:	1b7f      	subs	r7, r7, r5
 800a162:	f100 0a14 	add.w	sl, r0, #20
 800a166:	f04f 0900 	mov.w	r9, #0
 800a16a:	e7b8      	b.n	800a0de <__gethex+0x1b6>
 800a16c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a170:	42bd      	cmp	r5, r7
 800a172:	dd6f      	ble.n	800a254 <__gethex+0x32c>
 800a174:	1bed      	subs	r5, r5, r7
 800a176:	42ae      	cmp	r6, r5
 800a178:	dc34      	bgt.n	800a1e4 <__gethex+0x2bc>
 800a17a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a17e:	2b02      	cmp	r3, #2
 800a180:	d022      	beq.n	800a1c8 <__gethex+0x2a0>
 800a182:	2b03      	cmp	r3, #3
 800a184:	d024      	beq.n	800a1d0 <__gethex+0x2a8>
 800a186:	2b01      	cmp	r3, #1
 800a188:	d115      	bne.n	800a1b6 <__gethex+0x28e>
 800a18a:	42ae      	cmp	r6, r5
 800a18c:	d113      	bne.n	800a1b6 <__gethex+0x28e>
 800a18e:	2e01      	cmp	r6, #1
 800a190:	d10b      	bne.n	800a1aa <__gethex+0x282>
 800a192:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a196:	9a02      	ldr	r2, [sp, #8]
 800a198:	2562      	movs	r5, #98	@ 0x62
 800a19a:	6013      	str	r3, [r2, #0]
 800a19c:	2301      	movs	r3, #1
 800a19e:	6123      	str	r3, [r4, #16]
 800a1a0:	f8ca 3000 	str.w	r3, [sl]
 800a1a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1a6:	601c      	str	r4, [r3, #0]
 800a1a8:	e73a      	b.n	800a020 <__gethex+0xf8>
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	1e71      	subs	r1, r6, #1
 800a1ae:	f7fe fd32 	bl	8008c16 <__any_on>
 800a1b2:	2800      	cmp	r0, #0
 800a1b4:	d1ed      	bne.n	800a192 <__gethex+0x26a>
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	9801      	ldr	r0, [sp, #4]
 800a1ba:	f7fe f8e7 	bl	800838c <_Bfree>
 800a1be:	2300      	movs	r3, #0
 800a1c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a1c2:	2550      	movs	r5, #80	@ 0x50
 800a1c4:	6013      	str	r3, [r2, #0]
 800a1c6:	e72b      	b.n	800a020 <__gethex+0xf8>
 800a1c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1f3      	bne.n	800a1b6 <__gethex+0x28e>
 800a1ce:	e7e0      	b.n	800a192 <__gethex+0x26a>
 800a1d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d1dd      	bne.n	800a192 <__gethex+0x26a>
 800a1d6:	e7ee      	b.n	800a1b6 <__gethex+0x28e>
 800a1d8:	0800e098 	.word	0x0800e098
 800a1dc:	0800df2f 	.word	0x0800df2f
 800a1e0:	0800e246 	.word	0x0800e246
 800a1e4:	1e6f      	subs	r7, r5, #1
 800a1e6:	f1b9 0f00 	cmp.w	r9, #0
 800a1ea:	d130      	bne.n	800a24e <__gethex+0x326>
 800a1ec:	b127      	cbz	r7, 800a1f8 <__gethex+0x2d0>
 800a1ee:	4639      	mov	r1, r7
 800a1f0:	4620      	mov	r0, r4
 800a1f2:	f7fe fd10 	bl	8008c16 <__any_on>
 800a1f6:	4681      	mov	r9, r0
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	4629      	mov	r1, r5
 800a1fc:	1b76      	subs	r6, r6, r5
 800a1fe:	2502      	movs	r5, #2
 800a200:	117a      	asrs	r2, r7, #5
 800a202:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a206:	f007 071f 	and.w	r7, r7, #31
 800a20a:	40bb      	lsls	r3, r7
 800a20c:	4213      	tst	r3, r2
 800a20e:	4620      	mov	r0, r4
 800a210:	bf18      	it	ne
 800a212:	f049 0902 	orrne.w	r9, r9, #2
 800a216:	f7ff fe1f 	bl	8009e58 <rshift>
 800a21a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a21e:	f1b9 0f00 	cmp.w	r9, #0
 800a222:	d047      	beq.n	800a2b4 <__gethex+0x38c>
 800a224:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a228:	2b02      	cmp	r3, #2
 800a22a:	d015      	beq.n	800a258 <__gethex+0x330>
 800a22c:	2b03      	cmp	r3, #3
 800a22e:	d017      	beq.n	800a260 <__gethex+0x338>
 800a230:	2b01      	cmp	r3, #1
 800a232:	d109      	bne.n	800a248 <__gethex+0x320>
 800a234:	f019 0f02 	tst.w	r9, #2
 800a238:	d006      	beq.n	800a248 <__gethex+0x320>
 800a23a:	f8da 3000 	ldr.w	r3, [sl]
 800a23e:	ea49 0903 	orr.w	r9, r9, r3
 800a242:	f019 0f01 	tst.w	r9, #1
 800a246:	d10e      	bne.n	800a266 <__gethex+0x33e>
 800a248:	f045 0510 	orr.w	r5, r5, #16
 800a24c:	e032      	b.n	800a2b4 <__gethex+0x38c>
 800a24e:	f04f 0901 	mov.w	r9, #1
 800a252:	e7d1      	b.n	800a1f8 <__gethex+0x2d0>
 800a254:	2501      	movs	r5, #1
 800a256:	e7e2      	b.n	800a21e <__gethex+0x2f6>
 800a258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a25a:	f1c3 0301 	rsb	r3, r3, #1
 800a25e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a262:	2b00      	cmp	r3, #0
 800a264:	d0f0      	beq.n	800a248 <__gethex+0x320>
 800a266:	f04f 0c00 	mov.w	ip, #0
 800a26a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a26e:	f104 0314 	add.w	r3, r4, #20
 800a272:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a276:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a27a:	4618      	mov	r0, r3
 800a27c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a280:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a284:	d01b      	beq.n	800a2be <__gethex+0x396>
 800a286:	3201      	adds	r2, #1
 800a288:	6002      	str	r2, [r0, #0]
 800a28a:	2d02      	cmp	r5, #2
 800a28c:	f104 0314 	add.w	r3, r4, #20
 800a290:	d13c      	bne.n	800a30c <__gethex+0x3e4>
 800a292:	f8d8 2000 	ldr.w	r2, [r8]
 800a296:	3a01      	subs	r2, #1
 800a298:	42b2      	cmp	r2, r6
 800a29a:	d109      	bne.n	800a2b0 <__gethex+0x388>
 800a29c:	2201      	movs	r2, #1
 800a29e:	1171      	asrs	r1, r6, #5
 800a2a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a2a4:	f006 061f 	and.w	r6, r6, #31
 800a2a8:	fa02 f606 	lsl.w	r6, r2, r6
 800a2ac:	421e      	tst	r6, r3
 800a2ae:	d13a      	bne.n	800a326 <__gethex+0x3fe>
 800a2b0:	f045 0520 	orr.w	r5, r5, #32
 800a2b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2b6:	601c      	str	r4, [r3, #0]
 800a2b8:	9b02      	ldr	r3, [sp, #8]
 800a2ba:	601f      	str	r7, [r3, #0]
 800a2bc:	e6b0      	b.n	800a020 <__gethex+0xf8>
 800a2be:	4299      	cmp	r1, r3
 800a2c0:	f843 cc04 	str.w	ip, [r3, #-4]
 800a2c4:	d8d9      	bhi.n	800a27a <__gethex+0x352>
 800a2c6:	68a3      	ldr	r3, [r4, #8]
 800a2c8:	459b      	cmp	fp, r3
 800a2ca:	db17      	blt.n	800a2fc <__gethex+0x3d4>
 800a2cc:	6861      	ldr	r1, [r4, #4]
 800a2ce:	9801      	ldr	r0, [sp, #4]
 800a2d0:	3101      	adds	r1, #1
 800a2d2:	f7fe f81b 	bl	800830c <_Balloc>
 800a2d6:	4681      	mov	r9, r0
 800a2d8:	b918      	cbnz	r0, 800a2e2 <__gethex+0x3ba>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	2184      	movs	r1, #132	@ 0x84
 800a2de:	4b19      	ldr	r3, [pc, #100]	@ (800a344 <__gethex+0x41c>)
 800a2e0:	e6c5      	b.n	800a06e <__gethex+0x146>
 800a2e2:	6922      	ldr	r2, [r4, #16]
 800a2e4:	f104 010c 	add.w	r1, r4, #12
 800a2e8:	3202      	adds	r2, #2
 800a2ea:	0092      	lsls	r2, r2, #2
 800a2ec:	300c      	adds	r0, #12
 800a2ee:	f7ff fd6d 	bl	8009dcc <memcpy>
 800a2f2:	4621      	mov	r1, r4
 800a2f4:	9801      	ldr	r0, [sp, #4]
 800a2f6:	f7fe f849 	bl	800838c <_Bfree>
 800a2fa:	464c      	mov	r4, r9
 800a2fc:	6923      	ldr	r3, [r4, #16]
 800a2fe:	1c5a      	adds	r2, r3, #1
 800a300:	6122      	str	r2, [r4, #16]
 800a302:	2201      	movs	r2, #1
 800a304:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a308:	615a      	str	r2, [r3, #20]
 800a30a:	e7be      	b.n	800a28a <__gethex+0x362>
 800a30c:	6922      	ldr	r2, [r4, #16]
 800a30e:	455a      	cmp	r2, fp
 800a310:	dd0b      	ble.n	800a32a <__gethex+0x402>
 800a312:	2101      	movs	r1, #1
 800a314:	4620      	mov	r0, r4
 800a316:	f7ff fd9f 	bl	8009e58 <rshift>
 800a31a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a31e:	3701      	adds	r7, #1
 800a320:	42bb      	cmp	r3, r7
 800a322:	f6ff aee0 	blt.w	800a0e6 <__gethex+0x1be>
 800a326:	2501      	movs	r5, #1
 800a328:	e7c2      	b.n	800a2b0 <__gethex+0x388>
 800a32a:	f016 061f 	ands.w	r6, r6, #31
 800a32e:	d0fa      	beq.n	800a326 <__gethex+0x3fe>
 800a330:	4453      	add	r3, sl
 800a332:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a336:	f7fe f8db 	bl	80084f0 <__hi0bits>
 800a33a:	f1c6 0620 	rsb	r6, r6, #32
 800a33e:	42b0      	cmp	r0, r6
 800a340:	dbe7      	blt.n	800a312 <__gethex+0x3ea>
 800a342:	e7f0      	b.n	800a326 <__gethex+0x3fe>
 800a344:	0800df2f 	.word	0x0800df2f

0800a348 <L_shift>:
 800a348:	f1c2 0208 	rsb	r2, r2, #8
 800a34c:	0092      	lsls	r2, r2, #2
 800a34e:	b570      	push	{r4, r5, r6, lr}
 800a350:	f1c2 0620 	rsb	r6, r2, #32
 800a354:	6843      	ldr	r3, [r0, #4]
 800a356:	6804      	ldr	r4, [r0, #0]
 800a358:	fa03 f506 	lsl.w	r5, r3, r6
 800a35c:	432c      	orrs	r4, r5
 800a35e:	40d3      	lsrs	r3, r2
 800a360:	6004      	str	r4, [r0, #0]
 800a362:	f840 3f04 	str.w	r3, [r0, #4]!
 800a366:	4288      	cmp	r0, r1
 800a368:	d3f4      	bcc.n	800a354 <L_shift+0xc>
 800a36a:	bd70      	pop	{r4, r5, r6, pc}

0800a36c <__match>:
 800a36c:	b530      	push	{r4, r5, lr}
 800a36e:	6803      	ldr	r3, [r0, #0]
 800a370:	3301      	adds	r3, #1
 800a372:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a376:	b914      	cbnz	r4, 800a37e <__match+0x12>
 800a378:	6003      	str	r3, [r0, #0]
 800a37a:	2001      	movs	r0, #1
 800a37c:	bd30      	pop	{r4, r5, pc}
 800a37e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a382:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a386:	2d19      	cmp	r5, #25
 800a388:	bf98      	it	ls
 800a38a:	3220      	addls	r2, #32
 800a38c:	42a2      	cmp	r2, r4
 800a38e:	d0f0      	beq.n	800a372 <__match+0x6>
 800a390:	2000      	movs	r0, #0
 800a392:	e7f3      	b.n	800a37c <__match+0x10>

0800a394 <__hexnan>:
 800a394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a398:	2500      	movs	r5, #0
 800a39a:	680b      	ldr	r3, [r1, #0]
 800a39c:	4682      	mov	sl, r0
 800a39e:	115e      	asrs	r6, r3, #5
 800a3a0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a3a4:	f013 031f 	ands.w	r3, r3, #31
 800a3a8:	bf18      	it	ne
 800a3aa:	3604      	addne	r6, #4
 800a3ac:	1f37      	subs	r7, r6, #4
 800a3ae:	4690      	mov	r8, r2
 800a3b0:	46b9      	mov	r9, r7
 800a3b2:	463c      	mov	r4, r7
 800a3b4:	46ab      	mov	fp, r5
 800a3b6:	b087      	sub	sp, #28
 800a3b8:	6801      	ldr	r1, [r0, #0]
 800a3ba:	9301      	str	r3, [sp, #4]
 800a3bc:	f846 5c04 	str.w	r5, [r6, #-4]
 800a3c0:	9502      	str	r5, [sp, #8]
 800a3c2:	784a      	ldrb	r2, [r1, #1]
 800a3c4:	1c4b      	adds	r3, r1, #1
 800a3c6:	9303      	str	r3, [sp, #12]
 800a3c8:	b342      	cbz	r2, 800a41c <__hexnan+0x88>
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	9105      	str	r1, [sp, #20]
 800a3ce:	9204      	str	r2, [sp, #16]
 800a3d0:	f7ff fd95 	bl	8009efe <__hexdig_fun>
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	d151      	bne.n	800a47c <__hexnan+0xe8>
 800a3d8:	9a04      	ldr	r2, [sp, #16]
 800a3da:	9905      	ldr	r1, [sp, #20]
 800a3dc:	2a20      	cmp	r2, #32
 800a3de:	d818      	bhi.n	800a412 <__hexnan+0x7e>
 800a3e0:	9b02      	ldr	r3, [sp, #8]
 800a3e2:	459b      	cmp	fp, r3
 800a3e4:	dd13      	ble.n	800a40e <__hexnan+0x7a>
 800a3e6:	454c      	cmp	r4, r9
 800a3e8:	d206      	bcs.n	800a3f8 <__hexnan+0x64>
 800a3ea:	2d07      	cmp	r5, #7
 800a3ec:	dc04      	bgt.n	800a3f8 <__hexnan+0x64>
 800a3ee:	462a      	mov	r2, r5
 800a3f0:	4649      	mov	r1, r9
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	f7ff ffa8 	bl	800a348 <L_shift>
 800a3f8:	4544      	cmp	r4, r8
 800a3fa:	d952      	bls.n	800a4a2 <__hexnan+0x10e>
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	f1a4 0904 	sub.w	r9, r4, #4
 800a402:	f844 3c04 	str.w	r3, [r4, #-4]
 800a406:	461d      	mov	r5, r3
 800a408:	464c      	mov	r4, r9
 800a40a:	f8cd b008 	str.w	fp, [sp, #8]
 800a40e:	9903      	ldr	r1, [sp, #12]
 800a410:	e7d7      	b.n	800a3c2 <__hexnan+0x2e>
 800a412:	2a29      	cmp	r2, #41	@ 0x29
 800a414:	d157      	bne.n	800a4c6 <__hexnan+0x132>
 800a416:	3102      	adds	r1, #2
 800a418:	f8ca 1000 	str.w	r1, [sl]
 800a41c:	f1bb 0f00 	cmp.w	fp, #0
 800a420:	d051      	beq.n	800a4c6 <__hexnan+0x132>
 800a422:	454c      	cmp	r4, r9
 800a424:	d206      	bcs.n	800a434 <__hexnan+0xa0>
 800a426:	2d07      	cmp	r5, #7
 800a428:	dc04      	bgt.n	800a434 <__hexnan+0xa0>
 800a42a:	462a      	mov	r2, r5
 800a42c:	4649      	mov	r1, r9
 800a42e:	4620      	mov	r0, r4
 800a430:	f7ff ff8a 	bl	800a348 <L_shift>
 800a434:	4544      	cmp	r4, r8
 800a436:	d936      	bls.n	800a4a6 <__hexnan+0x112>
 800a438:	4623      	mov	r3, r4
 800a43a:	f1a8 0204 	sub.w	r2, r8, #4
 800a43e:	f853 1b04 	ldr.w	r1, [r3], #4
 800a442:	429f      	cmp	r7, r3
 800a444:	f842 1f04 	str.w	r1, [r2, #4]!
 800a448:	d2f9      	bcs.n	800a43e <__hexnan+0xaa>
 800a44a:	1b3b      	subs	r3, r7, r4
 800a44c:	f023 0303 	bic.w	r3, r3, #3
 800a450:	3304      	adds	r3, #4
 800a452:	3401      	adds	r4, #1
 800a454:	3e03      	subs	r6, #3
 800a456:	42b4      	cmp	r4, r6
 800a458:	bf88      	it	hi
 800a45a:	2304      	movhi	r3, #4
 800a45c:	2200      	movs	r2, #0
 800a45e:	4443      	add	r3, r8
 800a460:	f843 2b04 	str.w	r2, [r3], #4
 800a464:	429f      	cmp	r7, r3
 800a466:	d2fb      	bcs.n	800a460 <__hexnan+0xcc>
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	b91b      	cbnz	r3, 800a474 <__hexnan+0xe0>
 800a46c:	4547      	cmp	r7, r8
 800a46e:	d128      	bne.n	800a4c2 <__hexnan+0x12e>
 800a470:	2301      	movs	r3, #1
 800a472:	603b      	str	r3, [r7, #0]
 800a474:	2005      	movs	r0, #5
 800a476:	b007      	add	sp, #28
 800a478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a47c:	3501      	adds	r5, #1
 800a47e:	2d08      	cmp	r5, #8
 800a480:	f10b 0b01 	add.w	fp, fp, #1
 800a484:	dd06      	ble.n	800a494 <__hexnan+0x100>
 800a486:	4544      	cmp	r4, r8
 800a488:	d9c1      	bls.n	800a40e <__hexnan+0x7a>
 800a48a:	2300      	movs	r3, #0
 800a48c:	2501      	movs	r5, #1
 800a48e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a492:	3c04      	subs	r4, #4
 800a494:	6822      	ldr	r2, [r4, #0]
 800a496:	f000 000f 	and.w	r0, r0, #15
 800a49a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a49e:	6020      	str	r0, [r4, #0]
 800a4a0:	e7b5      	b.n	800a40e <__hexnan+0x7a>
 800a4a2:	2508      	movs	r5, #8
 800a4a4:	e7b3      	b.n	800a40e <__hexnan+0x7a>
 800a4a6:	9b01      	ldr	r3, [sp, #4]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d0dd      	beq.n	800a468 <__hexnan+0xd4>
 800a4ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b0:	f1c3 0320 	rsb	r3, r3, #32
 800a4b4:	40da      	lsrs	r2, r3
 800a4b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a4ba:	4013      	ands	r3, r2
 800a4bc:	f846 3c04 	str.w	r3, [r6, #-4]
 800a4c0:	e7d2      	b.n	800a468 <__hexnan+0xd4>
 800a4c2:	3f04      	subs	r7, #4
 800a4c4:	e7d0      	b.n	800a468 <__hexnan+0xd4>
 800a4c6:	2004      	movs	r0, #4
 800a4c8:	e7d5      	b.n	800a476 <__hexnan+0xe2>

0800a4ca <__ascii_mbtowc>:
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	b901      	cbnz	r1, 800a4d0 <__ascii_mbtowc+0x6>
 800a4ce:	a901      	add	r1, sp, #4
 800a4d0:	b142      	cbz	r2, 800a4e4 <__ascii_mbtowc+0x1a>
 800a4d2:	b14b      	cbz	r3, 800a4e8 <__ascii_mbtowc+0x1e>
 800a4d4:	7813      	ldrb	r3, [r2, #0]
 800a4d6:	600b      	str	r3, [r1, #0]
 800a4d8:	7812      	ldrb	r2, [r2, #0]
 800a4da:	1e10      	subs	r0, r2, #0
 800a4dc:	bf18      	it	ne
 800a4de:	2001      	movne	r0, #1
 800a4e0:	b002      	add	sp, #8
 800a4e2:	4770      	bx	lr
 800a4e4:	4610      	mov	r0, r2
 800a4e6:	e7fb      	b.n	800a4e0 <__ascii_mbtowc+0x16>
 800a4e8:	f06f 0001 	mvn.w	r0, #1
 800a4ec:	e7f8      	b.n	800a4e0 <__ascii_mbtowc+0x16>

0800a4ee <_realloc_r>:
 800a4ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4f2:	4680      	mov	r8, r0
 800a4f4:	4615      	mov	r5, r2
 800a4f6:	460c      	mov	r4, r1
 800a4f8:	b921      	cbnz	r1, 800a504 <_realloc_r+0x16>
 800a4fa:	4611      	mov	r1, r2
 800a4fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a500:	f7fd be78 	b.w	80081f4 <_malloc_r>
 800a504:	b92a      	cbnz	r2, 800a512 <_realloc_r+0x24>
 800a506:	f7fd fe03 	bl	8008110 <_free_r>
 800a50a:	2400      	movs	r4, #0
 800a50c:	4620      	mov	r0, r4
 800a50e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a512:	f000 f840 	bl	800a596 <_malloc_usable_size_r>
 800a516:	4285      	cmp	r5, r0
 800a518:	4606      	mov	r6, r0
 800a51a:	d802      	bhi.n	800a522 <_realloc_r+0x34>
 800a51c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a520:	d8f4      	bhi.n	800a50c <_realloc_r+0x1e>
 800a522:	4629      	mov	r1, r5
 800a524:	4640      	mov	r0, r8
 800a526:	f7fd fe65 	bl	80081f4 <_malloc_r>
 800a52a:	4607      	mov	r7, r0
 800a52c:	2800      	cmp	r0, #0
 800a52e:	d0ec      	beq.n	800a50a <_realloc_r+0x1c>
 800a530:	42b5      	cmp	r5, r6
 800a532:	462a      	mov	r2, r5
 800a534:	4621      	mov	r1, r4
 800a536:	bf28      	it	cs
 800a538:	4632      	movcs	r2, r6
 800a53a:	f7ff fc47 	bl	8009dcc <memcpy>
 800a53e:	4621      	mov	r1, r4
 800a540:	4640      	mov	r0, r8
 800a542:	f7fd fde5 	bl	8008110 <_free_r>
 800a546:	463c      	mov	r4, r7
 800a548:	e7e0      	b.n	800a50c <_realloc_r+0x1e>

0800a54a <__ascii_wctomb>:
 800a54a:	4603      	mov	r3, r0
 800a54c:	4608      	mov	r0, r1
 800a54e:	b141      	cbz	r1, 800a562 <__ascii_wctomb+0x18>
 800a550:	2aff      	cmp	r2, #255	@ 0xff
 800a552:	d904      	bls.n	800a55e <__ascii_wctomb+0x14>
 800a554:	228a      	movs	r2, #138	@ 0x8a
 800a556:	f04f 30ff 	mov.w	r0, #4294967295
 800a55a:	601a      	str	r2, [r3, #0]
 800a55c:	4770      	bx	lr
 800a55e:	2001      	movs	r0, #1
 800a560:	700a      	strb	r2, [r1, #0]
 800a562:	4770      	bx	lr

0800a564 <fiprintf>:
 800a564:	b40e      	push	{r1, r2, r3}
 800a566:	b503      	push	{r0, r1, lr}
 800a568:	4601      	mov	r1, r0
 800a56a:	ab03      	add	r3, sp, #12
 800a56c:	4805      	ldr	r0, [pc, #20]	@ (800a584 <fiprintf+0x20>)
 800a56e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a572:	6800      	ldr	r0, [r0, #0]
 800a574:	9301      	str	r3, [sp, #4]
 800a576:	f000 f83d 	bl	800a5f4 <_vfiprintf_r>
 800a57a:	b002      	add	sp, #8
 800a57c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a580:	b003      	add	sp, #12
 800a582:	4770      	bx	lr
 800a584:	200000a4 	.word	0x200000a4

0800a588 <abort>:
 800a588:	2006      	movs	r0, #6
 800a58a:	b508      	push	{r3, lr}
 800a58c:	f000 fa06 	bl	800a99c <raise>
 800a590:	2001      	movs	r0, #1
 800a592:	f7f8 fd46 	bl	8003022 <_exit>

0800a596 <_malloc_usable_size_r>:
 800a596:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a59a:	1f18      	subs	r0, r3, #4
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	bfbc      	itt	lt
 800a5a0:	580b      	ldrlt	r3, [r1, r0]
 800a5a2:	18c0      	addlt	r0, r0, r3
 800a5a4:	4770      	bx	lr

0800a5a6 <__sfputc_r>:
 800a5a6:	6893      	ldr	r3, [r2, #8]
 800a5a8:	b410      	push	{r4}
 800a5aa:	3b01      	subs	r3, #1
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	6093      	str	r3, [r2, #8]
 800a5b0:	da07      	bge.n	800a5c2 <__sfputc_r+0x1c>
 800a5b2:	6994      	ldr	r4, [r2, #24]
 800a5b4:	42a3      	cmp	r3, r4
 800a5b6:	db01      	blt.n	800a5bc <__sfputc_r+0x16>
 800a5b8:	290a      	cmp	r1, #10
 800a5ba:	d102      	bne.n	800a5c2 <__sfputc_r+0x1c>
 800a5bc:	bc10      	pop	{r4}
 800a5be:	f000 b931 	b.w	800a824 <__swbuf_r>
 800a5c2:	6813      	ldr	r3, [r2, #0]
 800a5c4:	1c58      	adds	r0, r3, #1
 800a5c6:	6010      	str	r0, [r2, #0]
 800a5c8:	7019      	strb	r1, [r3, #0]
 800a5ca:	4608      	mov	r0, r1
 800a5cc:	bc10      	pop	{r4}
 800a5ce:	4770      	bx	lr

0800a5d0 <__sfputs_r>:
 800a5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d2:	4606      	mov	r6, r0
 800a5d4:	460f      	mov	r7, r1
 800a5d6:	4614      	mov	r4, r2
 800a5d8:	18d5      	adds	r5, r2, r3
 800a5da:	42ac      	cmp	r4, r5
 800a5dc:	d101      	bne.n	800a5e2 <__sfputs_r+0x12>
 800a5de:	2000      	movs	r0, #0
 800a5e0:	e007      	b.n	800a5f2 <__sfputs_r+0x22>
 800a5e2:	463a      	mov	r2, r7
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5ea:	f7ff ffdc 	bl	800a5a6 <__sfputc_r>
 800a5ee:	1c43      	adds	r3, r0, #1
 800a5f0:	d1f3      	bne.n	800a5da <__sfputs_r+0xa>
 800a5f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a5f4 <_vfiprintf_r>:
 800a5f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f8:	460d      	mov	r5, r1
 800a5fa:	4614      	mov	r4, r2
 800a5fc:	4698      	mov	r8, r3
 800a5fe:	4606      	mov	r6, r0
 800a600:	b09d      	sub	sp, #116	@ 0x74
 800a602:	b118      	cbz	r0, 800a60c <_vfiprintf_r+0x18>
 800a604:	6a03      	ldr	r3, [r0, #32]
 800a606:	b90b      	cbnz	r3, 800a60c <_vfiprintf_r+0x18>
 800a608:	f7fc fe04 	bl	8007214 <__sinit>
 800a60c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a60e:	07d9      	lsls	r1, r3, #31
 800a610:	d405      	bmi.n	800a61e <_vfiprintf_r+0x2a>
 800a612:	89ab      	ldrh	r3, [r5, #12]
 800a614:	059a      	lsls	r2, r3, #22
 800a616:	d402      	bmi.n	800a61e <_vfiprintf_r+0x2a>
 800a618:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a61a:	f7fc ff12 	bl	8007442 <__retarget_lock_acquire_recursive>
 800a61e:	89ab      	ldrh	r3, [r5, #12]
 800a620:	071b      	lsls	r3, r3, #28
 800a622:	d501      	bpl.n	800a628 <_vfiprintf_r+0x34>
 800a624:	692b      	ldr	r3, [r5, #16]
 800a626:	b99b      	cbnz	r3, 800a650 <_vfiprintf_r+0x5c>
 800a628:	4629      	mov	r1, r5
 800a62a:	4630      	mov	r0, r6
 800a62c:	f000 f938 	bl	800a8a0 <__swsetup_r>
 800a630:	b170      	cbz	r0, 800a650 <_vfiprintf_r+0x5c>
 800a632:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a634:	07dc      	lsls	r4, r3, #31
 800a636:	d504      	bpl.n	800a642 <_vfiprintf_r+0x4e>
 800a638:	f04f 30ff 	mov.w	r0, #4294967295
 800a63c:	b01d      	add	sp, #116	@ 0x74
 800a63e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a642:	89ab      	ldrh	r3, [r5, #12]
 800a644:	0598      	lsls	r0, r3, #22
 800a646:	d4f7      	bmi.n	800a638 <_vfiprintf_r+0x44>
 800a648:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a64a:	f7fc fefb 	bl	8007444 <__retarget_lock_release_recursive>
 800a64e:	e7f3      	b.n	800a638 <_vfiprintf_r+0x44>
 800a650:	2300      	movs	r3, #0
 800a652:	9309      	str	r3, [sp, #36]	@ 0x24
 800a654:	2320      	movs	r3, #32
 800a656:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a65a:	2330      	movs	r3, #48	@ 0x30
 800a65c:	f04f 0901 	mov.w	r9, #1
 800a660:	f8cd 800c 	str.w	r8, [sp, #12]
 800a664:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a810 <_vfiprintf_r+0x21c>
 800a668:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a66c:	4623      	mov	r3, r4
 800a66e:	469a      	mov	sl, r3
 800a670:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a674:	b10a      	cbz	r2, 800a67a <_vfiprintf_r+0x86>
 800a676:	2a25      	cmp	r2, #37	@ 0x25
 800a678:	d1f9      	bne.n	800a66e <_vfiprintf_r+0x7a>
 800a67a:	ebba 0b04 	subs.w	fp, sl, r4
 800a67e:	d00b      	beq.n	800a698 <_vfiprintf_r+0xa4>
 800a680:	465b      	mov	r3, fp
 800a682:	4622      	mov	r2, r4
 800a684:	4629      	mov	r1, r5
 800a686:	4630      	mov	r0, r6
 800a688:	f7ff ffa2 	bl	800a5d0 <__sfputs_r>
 800a68c:	3001      	adds	r0, #1
 800a68e:	f000 80a7 	beq.w	800a7e0 <_vfiprintf_r+0x1ec>
 800a692:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a694:	445a      	add	r2, fp
 800a696:	9209      	str	r2, [sp, #36]	@ 0x24
 800a698:	f89a 3000 	ldrb.w	r3, [sl]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f000 809f 	beq.w	800a7e0 <_vfiprintf_r+0x1ec>
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6ac:	f10a 0a01 	add.w	sl, sl, #1
 800a6b0:	9304      	str	r3, [sp, #16]
 800a6b2:	9307      	str	r3, [sp, #28]
 800a6b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6b8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6ba:	4654      	mov	r4, sl
 800a6bc:	2205      	movs	r2, #5
 800a6be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6c2:	4853      	ldr	r0, [pc, #332]	@ (800a810 <_vfiprintf_r+0x21c>)
 800a6c4:	f7fc febf 	bl	8007446 <memchr>
 800a6c8:	9a04      	ldr	r2, [sp, #16]
 800a6ca:	b9d8      	cbnz	r0, 800a704 <_vfiprintf_r+0x110>
 800a6cc:	06d1      	lsls	r1, r2, #27
 800a6ce:	bf44      	itt	mi
 800a6d0:	2320      	movmi	r3, #32
 800a6d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6d6:	0713      	lsls	r3, r2, #28
 800a6d8:	bf44      	itt	mi
 800a6da:	232b      	movmi	r3, #43	@ 0x2b
 800a6dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6e0:	f89a 3000 	ldrb.w	r3, [sl]
 800a6e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6e6:	d015      	beq.n	800a714 <_vfiprintf_r+0x120>
 800a6e8:	4654      	mov	r4, sl
 800a6ea:	2000      	movs	r0, #0
 800a6ec:	f04f 0c0a 	mov.w	ip, #10
 800a6f0:	9a07      	ldr	r2, [sp, #28]
 800a6f2:	4621      	mov	r1, r4
 800a6f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6f8:	3b30      	subs	r3, #48	@ 0x30
 800a6fa:	2b09      	cmp	r3, #9
 800a6fc:	d94b      	bls.n	800a796 <_vfiprintf_r+0x1a2>
 800a6fe:	b1b0      	cbz	r0, 800a72e <_vfiprintf_r+0x13a>
 800a700:	9207      	str	r2, [sp, #28]
 800a702:	e014      	b.n	800a72e <_vfiprintf_r+0x13a>
 800a704:	eba0 0308 	sub.w	r3, r0, r8
 800a708:	fa09 f303 	lsl.w	r3, r9, r3
 800a70c:	4313      	orrs	r3, r2
 800a70e:	46a2      	mov	sl, r4
 800a710:	9304      	str	r3, [sp, #16]
 800a712:	e7d2      	b.n	800a6ba <_vfiprintf_r+0xc6>
 800a714:	9b03      	ldr	r3, [sp, #12]
 800a716:	1d19      	adds	r1, r3, #4
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	9103      	str	r1, [sp, #12]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	bfbb      	ittet	lt
 800a720:	425b      	neglt	r3, r3
 800a722:	f042 0202 	orrlt.w	r2, r2, #2
 800a726:	9307      	strge	r3, [sp, #28]
 800a728:	9307      	strlt	r3, [sp, #28]
 800a72a:	bfb8      	it	lt
 800a72c:	9204      	strlt	r2, [sp, #16]
 800a72e:	7823      	ldrb	r3, [r4, #0]
 800a730:	2b2e      	cmp	r3, #46	@ 0x2e
 800a732:	d10a      	bne.n	800a74a <_vfiprintf_r+0x156>
 800a734:	7863      	ldrb	r3, [r4, #1]
 800a736:	2b2a      	cmp	r3, #42	@ 0x2a
 800a738:	d132      	bne.n	800a7a0 <_vfiprintf_r+0x1ac>
 800a73a:	9b03      	ldr	r3, [sp, #12]
 800a73c:	3402      	adds	r4, #2
 800a73e:	1d1a      	adds	r2, r3, #4
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	9203      	str	r2, [sp, #12]
 800a744:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a748:	9305      	str	r3, [sp, #20]
 800a74a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a814 <_vfiprintf_r+0x220>
 800a74e:	2203      	movs	r2, #3
 800a750:	4650      	mov	r0, sl
 800a752:	7821      	ldrb	r1, [r4, #0]
 800a754:	f7fc fe77 	bl	8007446 <memchr>
 800a758:	b138      	cbz	r0, 800a76a <_vfiprintf_r+0x176>
 800a75a:	2240      	movs	r2, #64	@ 0x40
 800a75c:	9b04      	ldr	r3, [sp, #16]
 800a75e:	eba0 000a 	sub.w	r0, r0, sl
 800a762:	4082      	lsls	r2, r0
 800a764:	4313      	orrs	r3, r2
 800a766:	3401      	adds	r4, #1
 800a768:	9304      	str	r3, [sp, #16]
 800a76a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a76e:	2206      	movs	r2, #6
 800a770:	4829      	ldr	r0, [pc, #164]	@ (800a818 <_vfiprintf_r+0x224>)
 800a772:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a776:	f7fc fe66 	bl	8007446 <memchr>
 800a77a:	2800      	cmp	r0, #0
 800a77c:	d03f      	beq.n	800a7fe <_vfiprintf_r+0x20a>
 800a77e:	4b27      	ldr	r3, [pc, #156]	@ (800a81c <_vfiprintf_r+0x228>)
 800a780:	bb1b      	cbnz	r3, 800a7ca <_vfiprintf_r+0x1d6>
 800a782:	9b03      	ldr	r3, [sp, #12]
 800a784:	3307      	adds	r3, #7
 800a786:	f023 0307 	bic.w	r3, r3, #7
 800a78a:	3308      	adds	r3, #8
 800a78c:	9303      	str	r3, [sp, #12]
 800a78e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a790:	443b      	add	r3, r7
 800a792:	9309      	str	r3, [sp, #36]	@ 0x24
 800a794:	e76a      	b.n	800a66c <_vfiprintf_r+0x78>
 800a796:	460c      	mov	r4, r1
 800a798:	2001      	movs	r0, #1
 800a79a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a79e:	e7a8      	b.n	800a6f2 <_vfiprintf_r+0xfe>
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	f04f 0c0a 	mov.w	ip, #10
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	3401      	adds	r4, #1
 800a7aa:	9305      	str	r3, [sp, #20]
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7b2:	3a30      	subs	r2, #48	@ 0x30
 800a7b4:	2a09      	cmp	r2, #9
 800a7b6:	d903      	bls.n	800a7c0 <_vfiprintf_r+0x1cc>
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d0c6      	beq.n	800a74a <_vfiprintf_r+0x156>
 800a7bc:	9105      	str	r1, [sp, #20]
 800a7be:	e7c4      	b.n	800a74a <_vfiprintf_r+0x156>
 800a7c0:	4604      	mov	r4, r0
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7c8:	e7f0      	b.n	800a7ac <_vfiprintf_r+0x1b8>
 800a7ca:	ab03      	add	r3, sp, #12
 800a7cc:	9300      	str	r3, [sp, #0]
 800a7ce:	462a      	mov	r2, r5
 800a7d0:	4630      	mov	r0, r6
 800a7d2:	4b13      	ldr	r3, [pc, #76]	@ (800a820 <_vfiprintf_r+0x22c>)
 800a7d4:	a904      	add	r1, sp, #16
 800a7d6:	f7fb fec3 	bl	8006560 <_printf_float>
 800a7da:	4607      	mov	r7, r0
 800a7dc:	1c78      	adds	r0, r7, #1
 800a7de:	d1d6      	bne.n	800a78e <_vfiprintf_r+0x19a>
 800a7e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7e2:	07d9      	lsls	r1, r3, #31
 800a7e4:	d405      	bmi.n	800a7f2 <_vfiprintf_r+0x1fe>
 800a7e6:	89ab      	ldrh	r3, [r5, #12]
 800a7e8:	059a      	lsls	r2, r3, #22
 800a7ea:	d402      	bmi.n	800a7f2 <_vfiprintf_r+0x1fe>
 800a7ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7ee:	f7fc fe29 	bl	8007444 <__retarget_lock_release_recursive>
 800a7f2:	89ab      	ldrh	r3, [r5, #12]
 800a7f4:	065b      	lsls	r3, r3, #25
 800a7f6:	f53f af1f 	bmi.w	800a638 <_vfiprintf_r+0x44>
 800a7fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7fc:	e71e      	b.n	800a63c <_vfiprintf_r+0x48>
 800a7fe:	ab03      	add	r3, sp, #12
 800a800:	9300      	str	r3, [sp, #0]
 800a802:	462a      	mov	r2, r5
 800a804:	4630      	mov	r0, r6
 800a806:	4b06      	ldr	r3, [pc, #24]	@ (800a820 <_vfiprintf_r+0x22c>)
 800a808:	a904      	add	r1, sp, #16
 800a80a:	f7fc f947 	bl	8006a9c <_printf_i>
 800a80e:	e7e4      	b.n	800a7da <_vfiprintf_r+0x1e6>
 800a810:	0800e1f1 	.word	0x0800e1f1
 800a814:	0800e1f7 	.word	0x0800e1f7
 800a818:	0800e1fb 	.word	0x0800e1fb
 800a81c:	08006561 	.word	0x08006561
 800a820:	0800a5d1 	.word	0x0800a5d1

0800a824 <__swbuf_r>:
 800a824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a826:	460e      	mov	r6, r1
 800a828:	4614      	mov	r4, r2
 800a82a:	4605      	mov	r5, r0
 800a82c:	b118      	cbz	r0, 800a836 <__swbuf_r+0x12>
 800a82e:	6a03      	ldr	r3, [r0, #32]
 800a830:	b90b      	cbnz	r3, 800a836 <__swbuf_r+0x12>
 800a832:	f7fc fcef 	bl	8007214 <__sinit>
 800a836:	69a3      	ldr	r3, [r4, #24]
 800a838:	60a3      	str	r3, [r4, #8]
 800a83a:	89a3      	ldrh	r3, [r4, #12]
 800a83c:	071a      	lsls	r2, r3, #28
 800a83e:	d501      	bpl.n	800a844 <__swbuf_r+0x20>
 800a840:	6923      	ldr	r3, [r4, #16]
 800a842:	b943      	cbnz	r3, 800a856 <__swbuf_r+0x32>
 800a844:	4621      	mov	r1, r4
 800a846:	4628      	mov	r0, r5
 800a848:	f000 f82a 	bl	800a8a0 <__swsetup_r>
 800a84c:	b118      	cbz	r0, 800a856 <__swbuf_r+0x32>
 800a84e:	f04f 37ff 	mov.w	r7, #4294967295
 800a852:	4638      	mov	r0, r7
 800a854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a856:	6823      	ldr	r3, [r4, #0]
 800a858:	6922      	ldr	r2, [r4, #16]
 800a85a:	b2f6      	uxtb	r6, r6
 800a85c:	1a98      	subs	r0, r3, r2
 800a85e:	6963      	ldr	r3, [r4, #20]
 800a860:	4637      	mov	r7, r6
 800a862:	4283      	cmp	r3, r0
 800a864:	dc05      	bgt.n	800a872 <__swbuf_r+0x4e>
 800a866:	4621      	mov	r1, r4
 800a868:	4628      	mov	r0, r5
 800a86a:	f7ff fa4b 	bl	8009d04 <_fflush_r>
 800a86e:	2800      	cmp	r0, #0
 800a870:	d1ed      	bne.n	800a84e <__swbuf_r+0x2a>
 800a872:	68a3      	ldr	r3, [r4, #8]
 800a874:	3b01      	subs	r3, #1
 800a876:	60a3      	str	r3, [r4, #8]
 800a878:	6823      	ldr	r3, [r4, #0]
 800a87a:	1c5a      	adds	r2, r3, #1
 800a87c:	6022      	str	r2, [r4, #0]
 800a87e:	701e      	strb	r6, [r3, #0]
 800a880:	6962      	ldr	r2, [r4, #20]
 800a882:	1c43      	adds	r3, r0, #1
 800a884:	429a      	cmp	r2, r3
 800a886:	d004      	beq.n	800a892 <__swbuf_r+0x6e>
 800a888:	89a3      	ldrh	r3, [r4, #12]
 800a88a:	07db      	lsls	r3, r3, #31
 800a88c:	d5e1      	bpl.n	800a852 <__swbuf_r+0x2e>
 800a88e:	2e0a      	cmp	r6, #10
 800a890:	d1df      	bne.n	800a852 <__swbuf_r+0x2e>
 800a892:	4621      	mov	r1, r4
 800a894:	4628      	mov	r0, r5
 800a896:	f7ff fa35 	bl	8009d04 <_fflush_r>
 800a89a:	2800      	cmp	r0, #0
 800a89c:	d0d9      	beq.n	800a852 <__swbuf_r+0x2e>
 800a89e:	e7d6      	b.n	800a84e <__swbuf_r+0x2a>

0800a8a0 <__swsetup_r>:
 800a8a0:	b538      	push	{r3, r4, r5, lr}
 800a8a2:	4b29      	ldr	r3, [pc, #164]	@ (800a948 <__swsetup_r+0xa8>)
 800a8a4:	4605      	mov	r5, r0
 800a8a6:	6818      	ldr	r0, [r3, #0]
 800a8a8:	460c      	mov	r4, r1
 800a8aa:	b118      	cbz	r0, 800a8b4 <__swsetup_r+0x14>
 800a8ac:	6a03      	ldr	r3, [r0, #32]
 800a8ae:	b90b      	cbnz	r3, 800a8b4 <__swsetup_r+0x14>
 800a8b0:	f7fc fcb0 	bl	8007214 <__sinit>
 800a8b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8b8:	0719      	lsls	r1, r3, #28
 800a8ba:	d422      	bmi.n	800a902 <__swsetup_r+0x62>
 800a8bc:	06da      	lsls	r2, r3, #27
 800a8be:	d407      	bmi.n	800a8d0 <__swsetup_r+0x30>
 800a8c0:	2209      	movs	r2, #9
 800a8c2:	602a      	str	r2, [r5, #0]
 800a8c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8cc:	81a3      	strh	r3, [r4, #12]
 800a8ce:	e033      	b.n	800a938 <__swsetup_r+0x98>
 800a8d0:	0758      	lsls	r0, r3, #29
 800a8d2:	d512      	bpl.n	800a8fa <__swsetup_r+0x5a>
 800a8d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8d6:	b141      	cbz	r1, 800a8ea <__swsetup_r+0x4a>
 800a8d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8dc:	4299      	cmp	r1, r3
 800a8de:	d002      	beq.n	800a8e6 <__swsetup_r+0x46>
 800a8e0:	4628      	mov	r0, r5
 800a8e2:	f7fd fc15 	bl	8008110 <_free_r>
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8ea:	89a3      	ldrh	r3, [r4, #12]
 800a8ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8f0:	81a3      	strh	r3, [r4, #12]
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	6063      	str	r3, [r4, #4]
 800a8f6:	6923      	ldr	r3, [r4, #16]
 800a8f8:	6023      	str	r3, [r4, #0]
 800a8fa:	89a3      	ldrh	r3, [r4, #12]
 800a8fc:	f043 0308 	orr.w	r3, r3, #8
 800a900:	81a3      	strh	r3, [r4, #12]
 800a902:	6923      	ldr	r3, [r4, #16]
 800a904:	b94b      	cbnz	r3, 800a91a <__swsetup_r+0x7a>
 800a906:	89a3      	ldrh	r3, [r4, #12]
 800a908:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a90c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a910:	d003      	beq.n	800a91a <__swsetup_r+0x7a>
 800a912:	4621      	mov	r1, r4
 800a914:	4628      	mov	r0, r5
 800a916:	f000 f882 	bl	800aa1e <__smakebuf_r>
 800a91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a91e:	f013 0201 	ands.w	r2, r3, #1
 800a922:	d00a      	beq.n	800a93a <__swsetup_r+0x9a>
 800a924:	2200      	movs	r2, #0
 800a926:	60a2      	str	r2, [r4, #8]
 800a928:	6962      	ldr	r2, [r4, #20]
 800a92a:	4252      	negs	r2, r2
 800a92c:	61a2      	str	r2, [r4, #24]
 800a92e:	6922      	ldr	r2, [r4, #16]
 800a930:	b942      	cbnz	r2, 800a944 <__swsetup_r+0xa4>
 800a932:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a936:	d1c5      	bne.n	800a8c4 <__swsetup_r+0x24>
 800a938:	bd38      	pop	{r3, r4, r5, pc}
 800a93a:	0799      	lsls	r1, r3, #30
 800a93c:	bf58      	it	pl
 800a93e:	6962      	ldrpl	r2, [r4, #20]
 800a940:	60a2      	str	r2, [r4, #8]
 800a942:	e7f4      	b.n	800a92e <__swsetup_r+0x8e>
 800a944:	2000      	movs	r0, #0
 800a946:	e7f7      	b.n	800a938 <__swsetup_r+0x98>
 800a948:	200000a4 	.word	0x200000a4

0800a94c <_raise_r>:
 800a94c:	291f      	cmp	r1, #31
 800a94e:	b538      	push	{r3, r4, r5, lr}
 800a950:	4605      	mov	r5, r0
 800a952:	460c      	mov	r4, r1
 800a954:	d904      	bls.n	800a960 <_raise_r+0x14>
 800a956:	2316      	movs	r3, #22
 800a958:	6003      	str	r3, [r0, #0]
 800a95a:	f04f 30ff 	mov.w	r0, #4294967295
 800a95e:	bd38      	pop	{r3, r4, r5, pc}
 800a960:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a962:	b112      	cbz	r2, 800a96a <_raise_r+0x1e>
 800a964:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a968:	b94b      	cbnz	r3, 800a97e <_raise_r+0x32>
 800a96a:	4628      	mov	r0, r5
 800a96c:	f000 f830 	bl	800a9d0 <_getpid_r>
 800a970:	4622      	mov	r2, r4
 800a972:	4601      	mov	r1, r0
 800a974:	4628      	mov	r0, r5
 800a976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a97a:	f000 b817 	b.w	800a9ac <_kill_r>
 800a97e:	2b01      	cmp	r3, #1
 800a980:	d00a      	beq.n	800a998 <_raise_r+0x4c>
 800a982:	1c59      	adds	r1, r3, #1
 800a984:	d103      	bne.n	800a98e <_raise_r+0x42>
 800a986:	2316      	movs	r3, #22
 800a988:	6003      	str	r3, [r0, #0]
 800a98a:	2001      	movs	r0, #1
 800a98c:	e7e7      	b.n	800a95e <_raise_r+0x12>
 800a98e:	2100      	movs	r1, #0
 800a990:	4620      	mov	r0, r4
 800a992:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a996:	4798      	blx	r3
 800a998:	2000      	movs	r0, #0
 800a99a:	e7e0      	b.n	800a95e <_raise_r+0x12>

0800a99c <raise>:
 800a99c:	4b02      	ldr	r3, [pc, #8]	@ (800a9a8 <raise+0xc>)
 800a99e:	4601      	mov	r1, r0
 800a9a0:	6818      	ldr	r0, [r3, #0]
 800a9a2:	f7ff bfd3 	b.w	800a94c <_raise_r>
 800a9a6:	bf00      	nop
 800a9a8:	200000a4 	.word	0x200000a4

0800a9ac <_kill_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	4d06      	ldr	r5, [pc, #24]	@ (800a9cc <_kill_r+0x20>)
 800a9b2:	4604      	mov	r4, r0
 800a9b4:	4608      	mov	r0, r1
 800a9b6:	4611      	mov	r1, r2
 800a9b8:	602b      	str	r3, [r5, #0]
 800a9ba:	f7f8 fb22 	bl	8003002 <_kill>
 800a9be:	1c43      	adds	r3, r0, #1
 800a9c0:	d102      	bne.n	800a9c8 <_kill_r+0x1c>
 800a9c2:	682b      	ldr	r3, [r5, #0]
 800a9c4:	b103      	cbz	r3, 800a9c8 <_kill_r+0x1c>
 800a9c6:	6023      	str	r3, [r4, #0]
 800a9c8:	bd38      	pop	{r3, r4, r5, pc}
 800a9ca:	bf00      	nop
 800a9cc:	2000087c 	.word	0x2000087c

0800a9d0 <_getpid_r>:
 800a9d0:	f7f8 bb10 	b.w	8002ff4 <_getpid>

0800a9d4 <__swhatbuf_r>:
 800a9d4:	b570      	push	{r4, r5, r6, lr}
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9dc:	4615      	mov	r5, r2
 800a9de:	2900      	cmp	r1, #0
 800a9e0:	461e      	mov	r6, r3
 800a9e2:	b096      	sub	sp, #88	@ 0x58
 800a9e4:	da0c      	bge.n	800aa00 <__swhatbuf_r+0x2c>
 800a9e6:	89a3      	ldrh	r3, [r4, #12]
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a9ee:	bf14      	ite	ne
 800a9f0:	2340      	movne	r3, #64	@ 0x40
 800a9f2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	6031      	str	r1, [r6, #0]
 800a9fa:	602b      	str	r3, [r5, #0]
 800a9fc:	b016      	add	sp, #88	@ 0x58
 800a9fe:	bd70      	pop	{r4, r5, r6, pc}
 800aa00:	466a      	mov	r2, sp
 800aa02:	f000 f849 	bl	800aa98 <_fstat_r>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	dbed      	blt.n	800a9e6 <__swhatbuf_r+0x12>
 800aa0a:	9901      	ldr	r1, [sp, #4]
 800aa0c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aa10:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aa14:	4259      	negs	r1, r3
 800aa16:	4159      	adcs	r1, r3
 800aa18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa1c:	e7eb      	b.n	800a9f6 <__swhatbuf_r+0x22>

0800aa1e <__smakebuf_r>:
 800aa1e:	898b      	ldrh	r3, [r1, #12]
 800aa20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa22:	079d      	lsls	r5, r3, #30
 800aa24:	4606      	mov	r6, r0
 800aa26:	460c      	mov	r4, r1
 800aa28:	d507      	bpl.n	800aa3a <__smakebuf_r+0x1c>
 800aa2a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aa2e:	6023      	str	r3, [r4, #0]
 800aa30:	6123      	str	r3, [r4, #16]
 800aa32:	2301      	movs	r3, #1
 800aa34:	6163      	str	r3, [r4, #20]
 800aa36:	b003      	add	sp, #12
 800aa38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa3a:	466a      	mov	r2, sp
 800aa3c:	ab01      	add	r3, sp, #4
 800aa3e:	f7ff ffc9 	bl	800a9d4 <__swhatbuf_r>
 800aa42:	9f00      	ldr	r7, [sp, #0]
 800aa44:	4605      	mov	r5, r0
 800aa46:	4639      	mov	r1, r7
 800aa48:	4630      	mov	r0, r6
 800aa4a:	f7fd fbd3 	bl	80081f4 <_malloc_r>
 800aa4e:	b948      	cbnz	r0, 800aa64 <__smakebuf_r+0x46>
 800aa50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa54:	059a      	lsls	r2, r3, #22
 800aa56:	d4ee      	bmi.n	800aa36 <__smakebuf_r+0x18>
 800aa58:	f023 0303 	bic.w	r3, r3, #3
 800aa5c:	f043 0302 	orr.w	r3, r3, #2
 800aa60:	81a3      	strh	r3, [r4, #12]
 800aa62:	e7e2      	b.n	800aa2a <__smakebuf_r+0xc>
 800aa64:	89a3      	ldrh	r3, [r4, #12]
 800aa66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aa6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa6e:	81a3      	strh	r3, [r4, #12]
 800aa70:	9b01      	ldr	r3, [sp, #4]
 800aa72:	6020      	str	r0, [r4, #0]
 800aa74:	b15b      	cbz	r3, 800aa8e <__smakebuf_r+0x70>
 800aa76:	4630      	mov	r0, r6
 800aa78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa7c:	f000 f81e 	bl	800aabc <_isatty_r>
 800aa80:	b128      	cbz	r0, 800aa8e <__smakebuf_r+0x70>
 800aa82:	89a3      	ldrh	r3, [r4, #12]
 800aa84:	f023 0303 	bic.w	r3, r3, #3
 800aa88:	f043 0301 	orr.w	r3, r3, #1
 800aa8c:	81a3      	strh	r3, [r4, #12]
 800aa8e:	89a3      	ldrh	r3, [r4, #12]
 800aa90:	431d      	orrs	r5, r3
 800aa92:	81a5      	strh	r5, [r4, #12]
 800aa94:	e7cf      	b.n	800aa36 <__smakebuf_r+0x18>
	...

0800aa98 <_fstat_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	4d06      	ldr	r5, [pc, #24]	@ (800aab8 <_fstat_r+0x20>)
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	4608      	mov	r0, r1
 800aaa2:	4611      	mov	r1, r2
 800aaa4:	602b      	str	r3, [r5, #0]
 800aaa6:	f7f8 fb0b 	bl	80030c0 <_fstat>
 800aaaa:	1c43      	adds	r3, r0, #1
 800aaac:	d102      	bne.n	800aab4 <_fstat_r+0x1c>
 800aaae:	682b      	ldr	r3, [r5, #0]
 800aab0:	b103      	cbz	r3, 800aab4 <_fstat_r+0x1c>
 800aab2:	6023      	str	r3, [r4, #0]
 800aab4:	bd38      	pop	{r3, r4, r5, pc}
 800aab6:	bf00      	nop
 800aab8:	2000087c 	.word	0x2000087c

0800aabc <_isatty_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	2300      	movs	r3, #0
 800aac0:	4d05      	ldr	r5, [pc, #20]	@ (800aad8 <_isatty_r+0x1c>)
 800aac2:	4604      	mov	r4, r0
 800aac4:	4608      	mov	r0, r1
 800aac6:	602b      	str	r3, [r5, #0]
 800aac8:	f7f8 fb09 	bl	80030de <_isatty>
 800aacc:	1c43      	adds	r3, r0, #1
 800aace:	d102      	bne.n	800aad6 <_isatty_r+0x1a>
 800aad0:	682b      	ldr	r3, [r5, #0]
 800aad2:	b103      	cbz	r3, 800aad6 <_isatty_r+0x1a>
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	bd38      	pop	{r3, r4, r5, pc}
 800aad8:	2000087c 	.word	0x2000087c

0800aadc <_init>:
 800aadc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aade:	bf00      	nop
 800aae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aae2:	bc08      	pop	{r3}
 800aae4:	469e      	mov	lr, r3
 800aae6:	4770      	bx	lr

0800aae8 <_fini>:
 800aae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaea:	bf00      	nop
 800aaec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaee:	bc08      	pop	{r3}
 800aaf0:	469e      	mov	lr, r3
 800aaf2:	4770      	bx	lr
