#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Tue Jun  2 16:41:36 2015
# Process ID: 56423
# Log file: /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tim/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.793 ; gain = 324.891 ; free physical = 913 ; free virtual = 5705
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1248.797 ; gain = 3.004 ; free physical = 911 ; free virtual = 5703
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 191584d30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1718.297 ; gain = 0.000 ; free physical = 518 ; free virtual = 5314

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 338 cells.
Phase 2 Constant Propagation | Checksum: 1022fb032

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1718.297 ; gain = 0.000 ; free physical = 517 ; free virtual = 5314

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_5_full_dsp_U51/image_filter_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 6181 unconnected nets.
INFO: [Opt 31-11] Eliminated 584 unconnected cells.
Phase 3 Sweep | Checksum: e566197a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1718.297 ; gain = 0.000 ; free physical = 517 ; free virtual = 5314

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1718.297 ; gain = 0.000 ; free physical = 517 ; free virtual = 5314
Ending Logic Optimization Task | Checksum: e566197a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1718.297 ; gain = 0.000 ; free physical = 517 ; free virtual = 5314
Implement Debug Cores | Checksum: 169efae29
Logic Optimization | Checksum: 169efae29

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 38 newly gated: 32 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 175de5d0c

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1834.789 ; gain = 0.000 ; free physical = 395 ; free virtual = 5197
Ending Power Optimization Task | Checksum: 175de5d0c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.789 ; gain = 116.492 ; free physical = 395 ; free virtual = 5197
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1834.789 ; gain = 588.996 ; free physical = 395 ; free virtual = 5197
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1866.805 ; gain = 0.000 ; free physical = 388 ; free virtual = 5193
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1866.809 ; gain = 32.020 ; free physical = 385 ; free virtual = 5195
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f9bc63a4

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 383 ; free virtual = 5195

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 383 ; free virtual = 5194
INFO: [Opt 31-138] Pushed 5 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 382 ; free virtual = 5195

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 382 ; free virtual = 5195
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 364 ; free virtual = 5182

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 364 ; free virtual = 5182

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 364 ; free virtual = 5182
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c7432d46

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 364 ; free virtual = 5182

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 267563c87

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1866.812 ; gain = 0.000 ; free physical = 355 ; free virtual = 5176
Phase 2.2.1 Place Init Design | Checksum: 1884252a9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1915.656 ; gain = 48.844 ; free physical = 259 ; free virtual = 5082
Phase 2.2 Build Placer Netlist Model | Checksum: 1884252a9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1915.656 ; gain = 48.844 ; free physical = 259 ; free virtual = 5082

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1884252a9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1915.656 ; gain = 48.844 ; free physical = 259 ; free virtual = 5082
Phase 2.3 Constrain Clocks/Macros | Checksum: 1884252a9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1915.656 ; gain = 48.844 ; free physical = 259 ; free virtual = 5082
Phase 2 Placer Initialization | Checksum: 1884252a9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1915.656 ; gain = 48.844 ; free physical = 259 ; free virtual = 5082

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 24272558e

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 219 ; free virtual = 5044

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 24272558e

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 219 ; free virtual = 5044

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23b2d8e40

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 218 ; free virtual = 5044

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 20e01be70

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 218 ; free virtual = 5044

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 20e01be70

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 218 ; free virtual = 5044

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1ae94f372

Time (s): cpu = 00:01:49 ; elapsed = 00:01:21 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 218 ; free virtual = 5044

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 23cd20d9a

Time (s): cpu = 00:01:49 ; elapsed = 00:01:21 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 218 ; free virtual = 5044

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 10b79d02e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:29 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 217 ; free virtual = 5043
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 10b79d02e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:29 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 217 ; free virtual = 5043

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 10b79d02e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:30 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 217 ; free virtual = 5043

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 10b79d02e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:30 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 217 ; free virtual = 5043
Phase 4.6 Small Shape Detail Placement | Checksum: 10b79d02e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 217 ; free virtual = 5043

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 10b79d02e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:32 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 217 ; free virtual = 5043
Phase 4 Detail Placement | Checksum: 10b79d02e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:32 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 217 ; free virtual = 5043

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1507f18e2

Time (s): cpu = 00:02:01 ; elapsed = 00:01:32 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1507f18e2

Time (s): cpu = 00:02:01 ; elapsed = 00:01:32 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: e9f90714

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.587. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: e9f90714

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
Phase 5.2.2 Post Placement Optimization | Checksum: e9f90714

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
Phase 5.2 Post Commit Optimization | Checksum: e9f90714

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: e9f90714

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: e9f90714

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: e9f90714

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
Phase 5.5 Placer Reporting | Checksum: e9f90714

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: da3d6629

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
Phase 5 Post Placement Optimization and Clean-Up | Checksum: da3d6629

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
Ending Placer Task | Checksum: 874e5aff

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:45 . Memory (MB): peak = 1954.055 ; gain = 87.242 ; free physical = 216 ; free virtual = 5043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.055 ; gain = 0.000 ; free physical = 167 ; free virtual = 5041
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.059 ; gain = 0.004 ; free physical = 204 ; free virtual = 5042
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1954.059 ; gain = 0.000 ; free physical = 203 ; free virtual = 5041
report_utilization: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1954.059 ; gain = 0.000 ; free physical = 203 ; free virtual = 5041
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1954.059 ; gain = 0.000 ; free physical = 204 ; free virtual = 5042
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 164b54f72

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.059 ; gain = 0.000 ; free physical = 201 ; free virtual = 5042

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 164b54f72

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1959.055 ; gain = 4.996 ; free physical = 195 ; free virtual = 5037

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 164b54f72

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1966.055 ; gain = 11.996 ; free physical = 187 ; free virtual = 5030
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1248f908e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2018.125 ; gain = 64.066 ; free physical = 132 ; free virtual = 4976
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.596  | TNS=0.000  | WHS=-0.238 | THS=-361.911|

Phase 2 Router Initialization | Checksum: 1bc678f74

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1aab18cc1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3766
 Number of Nodes with overlaps = 543
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: eadb4569

Time (s): cpu = 00:01:57 ; elapsed = 00:01:13 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 230cf9dee

Time (s): cpu = 00:01:58 ; elapsed = 00:01:13 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 128d94841

Time (s): cpu = 00:01:58 ; elapsed = 00:01:14 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10e02ee99

Time (s): cpu = 00:01:58 ; elapsed = 00:01:14 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
Phase 4 Rip-up And Reroute | Checksum: 10e02ee99

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 61ceb7b0

Time (s): cpu = 00:02:02 ; elapsed = 00:01:16 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.768  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 61ceb7b0

Time (s): cpu = 00:02:02 ; elapsed = 00:01:16 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 61ceb7b0

Time (s): cpu = 00:02:02 ; elapsed = 00:01:16 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
Phase 5 Delay and Skew Optimization | Checksum: 61ceb7b0

Time (s): cpu = 00:02:02 ; elapsed = 00:01:16 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: ea725007

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.768  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 940164aa

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.04919 %
  Global Horizontal Routing Utilization  = 8.57108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 737e97eb

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 737e97eb

Time (s): cpu = 00:02:07 ; elapsed = 00:01:19 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6d8eda9a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:22 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.768  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 6d8eda9a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:22 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:09 ; elapsed = 00:01:22 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 2047.125 ; gain = 93.066 ; free physical = 103 ; free virtual = 4948
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2047.125 ; gain = 0.000 ; free physical = 124 ; free virtual = 4950
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.129 ; gain = 0.004 ; free physical = 185 ; free virtual = 4951
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.129 ; gain = 0.000 ; free physical = 184 ; free virtual = 4950
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2047.129 ; gain = 0.000 ; free physical = 183 ; free virtual = 4950
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.141 ; gain = 16.012 ; free physical = 141 ; free virtual = 4911
INFO: [Common 17-206] Exiting Vivado at Tue Jun  2 16:46:49 2015...
