Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)
Date: Wed Apr 29 22:32:39 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+------------------------------------------------------------------------------+
| Topcell | Gray_Code_Counter                                                            |
| Format  | Verilog                                                                      |
| Source  | E:\Github_Repos\Gray_Code_Core\Gray_Code_Core\synthesis\Gray_Code_Counter.vm |
+---------+------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 27   | 12084 | 0.22       |
| DFF                       | 9    | 12084 | 0.07       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 0    | 84    | 0.00       |
| -- Single-ended I/O       | 0    | 84    | 0.00       |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 1    | 8     | 12.50      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 27   | 9   |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 27   | 9   |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 9      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 0            | 0           | 0               |
| Output I/O                    | 0            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+------+------+-------+--------+---------------+
| I/O Standard | Vddi | Vref | Input | Output | Bidirectional |
+--------------+------+------+-------+--------+---------------+
+--------------+------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------+
| Fanout | Type    | Name                        |
+--------+---------+-----------------------------+
| 9      | INT_NET | Net   : NN_1                |
|        |         | Driver: CLK_RNIQO92/U0_RGB1 |
|        |         | Source: NETLIST             |
+--------+---------+-----------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------+
| Fanout | Type    | Name                                |
+--------+---------+-------------------------------------+
| 9      | INT_NET | Net   : RSTn                        |
|        |         | Driver: BLOCK_INTERFACE_I_RSTn      |
| 9      | INT_NET | Net   : incr_cntr                   |
|        |         | Driver: BLOCK_INTERFACE_I_incr_cntr |
| 3      | INT_NET | Net   : gray_out[7]                 |
|        |         | Driver: bin_cntr[7]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[6]               |
|        |         | Driver: bin_cntr[6]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[5]               |
|        |         | Driver: bin_cntr[5]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[4]               |
|        |         | Driver: bin_cntr[4]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[3]               |
|        |         | Driver: bin_cntr[3]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[2]               |
|        |         | Driver: bin_cntr[2]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[1]               |
|        |         | Driver: bin_cntr[1]                 |
| 2      | INT_NET | Net   : bin_cntr_Z[0]               |
|        |         | Driver: bin_cntr[0]                 |
+--------+---------+-------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------+
| Fanout | Type    | Name                                |
+--------+---------+-------------------------------------+
| 9      | INT_NET | Net   : RSTn                        |
|        |         | Driver: BLOCK_INTERFACE_I_RSTn      |
| 9      | INT_NET | Net   : incr_cntr                   |
|        |         | Driver: BLOCK_INTERFACE_I_incr_cntr |
| 3      | INT_NET | Net   : gray_out[7]                 |
|        |         | Driver: bin_cntr[7]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[6]               |
|        |         | Driver: bin_cntr[6]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[5]               |
|        |         | Driver: bin_cntr[5]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[4]               |
|        |         | Driver: bin_cntr[4]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[3]               |
|        |         | Driver: bin_cntr[3]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[2]               |
|        |         | Driver: bin_cntr[2]                 |
| 3      | INT_NET | Net   : bin_cntr_Z[1]               |
|        |         | Driver: bin_cntr[1]                 |
| 2      | INT_NET | Net   : bin_cntr_Z[0]               |
|        |         | Driver: bin_cntr[0]                 |
+--------+---------+-------------------------------------+

