{"Source Block": ["hdl/library/common/ad_lvds_out.v@98:116@HdlStmIf", "  wire                tx_data_odelay_s;\n\n  // delay controller\n\n  generate\n  if ((IODELAY_ENABLE == 1) && (BUFTYPE == SERIES7) && (IODELAY_CTRL == 1)) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end else begin\n  assign delay_locked = 1'b1;\n  end\n  endgenerate\n\n  // transmit data interface, oddr -> odelay -> obuf\n\n  ODDR #(\n"], "Clone Blocks": [["hdl/library/common/ad_lvds_in.v@102:120", "  wire                rx_data_idelay_s;\n\n  // delay controller\n\n  generate\n  if (IODELAY_CTRL == 1) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end else begin\n  assign delay_locked = 1'b1;\n  end\n  endgenerate\n\n  // receive data interface, ibuf -> idelay -> iddr\n\n  IBUFDS i_rx_data_ibuf (\n"], ["hdl/library/common/ad_lvds_in.v@102:120", "  wire                rx_data_idelay_s;\n\n  // delay controller\n\n  generate\n  if (IODELAY_CTRL == 1) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end else begin\n  assign delay_locked = 1'b1;\n  end\n  endgenerate\n\n  // receive data interface, ibuf -> idelay -> iddr\n\n  IBUFDS i_rx_data_ibuf (\n"], ["hdl/library/common/ad_serdes_in.v@127:145", "  wire            data_shift2_s;\n\n  // delay controller\n\n  generate\n  if (IODELAY_CTRL == 1) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end else begin\n  assign delay_locked = 1'b1;\n  end\n  endgenerate\n\n  // received data interface: ibuf -> idelay -> iserdes\n\n  IBUFDS i_ibuf (\n"], ["hdl/library/common/ad_lvds_out.v@98:116", "  wire                tx_data_odelay_s;\n\n  // delay controller\n\n  generate\n  if ((IODELAY_ENABLE == 1) && (BUFTYPE == SERIES7) && (IODELAY_CTRL == 1)) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end else begin\n  assign delay_locked = 1'b1;\n  end\n  endgenerate\n\n  // transmit data interface, oddr -> odelay -> obuf\n\n  ODDR #(\n"]], "Diff Content": {"Delete": [[103, "  if ((IODELAY_ENABLE == 1) && (BUFTYPE == SERIES7) && (IODELAY_CTRL == 1)) begin\n"]], "Add": [[103, "  if ((IODELAY_ENABLE == 1) && (DEVICE_TYPE == SERIES7) && (IODELAY_CTRL == 1)) begin\n"]]}}