INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Fri Jun 07 02:28:55 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization/m2'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization/m2/m2/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project m2 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization/m2/m2'.
INFO: [HLS 200-1510] Running: set_top interleave_manual_rnd 
INFO: [HLS 200-1510] Running: add_files ../src/interleave.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave.h 
INFO: [HLS 200-10] Adding design file '../src/interleave.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_manual_rnd.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_manual_rnd.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_manual_seq.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_manual_seq.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/read_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/read_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/read_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/read_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/tomatrix.cpp 
INFO: [HLS 200-10] Adding design file '../src/tomatrix.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/tomatrix.hpp 
INFO: [HLS 200-10] Adding design file '../src/tomatrix.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/write_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/write_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/write_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/write_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/tb_interleave.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../tb/tb_interleave.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization/m2/m2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name interleave_manual_rnd interleave_manual_rnd 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
