$comment
	File created using the following command:
		vcd file 8-bit-cpu.msim.vcd -direction
$end
$date
	Sun Jan 06 13:26:29 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module REG0_2_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 8 " d [7:0] $end
$var reg 1 # LD_R0 $end
$var reg 1 $ LD_R1 $end
$var reg 1 % LD_R2 $end
$var wire 1 & R0 [7] $end
$var wire 1 ' R0 [6] $end
$var wire 1 ( R0 [5] $end
$var wire 1 ) R0 [4] $end
$var wire 1 * R0 [3] $end
$var wire 1 + R0 [2] $end
$var wire 1 , R0 [1] $end
$var wire 1 - R0 [0] $end
$var wire 1 . R1 [7] $end
$var wire 1 / R1 [6] $end
$var wire 1 0 R1 [5] $end
$var wire 1 1 R1 [4] $end
$var wire 1 2 R1 [3] $end
$var wire 1 3 R1 [2] $end
$var wire 1 4 R1 [1] $end
$var wire 1 5 R1 [0] $end
$var wire 1 6 R2 [7] $end
$var wire 1 7 R2 [6] $end
$var wire 1 8 R2 [5] $end
$var wire 1 9 R2 [4] $end
$var wire 1 : R2 [3] $end
$var wire 1 ; R2 [2] $end
$var wire 1 < R2 [1] $end
$var wire 1 = R2 [0] $end
$var wire 1 > sampler $end
$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var tri1 1 B devclrn $end
$var tri1 1 C devpor $end
$var tri1 1 D devoe $end
$var wire 1 E LD_R0~input_o $end
$var wire 1 F R0[7]~output_o $end
$var wire 1 G R0[6]~output_o $end
$var wire 1 H R0[5]~output_o $end
$var wire 1 I R0[4]~output_o $end
$var wire 1 J R0[3]~output_o $end
$var wire 1 K R0[2]~output_o $end
$var wire 1 L R0[1]~output_o $end
$var wire 1 M R0[0]~output_o $end
$var wire 1 N R1[7]~output_o $end
$var wire 1 O R1[6]~output_o $end
$var wire 1 P R1[5]~output_o $end
$var wire 1 Q R1[4]~output_o $end
$var wire 1 R R1[3]~output_o $end
$var wire 1 S R1[2]~output_o $end
$var wire 1 T R1[1]~output_o $end
$var wire 1 U R1[0]~output_o $end
$var wire 1 V R2[7]~output_o $end
$var wire 1 W R2[6]~output_o $end
$var wire 1 X R2[5]~output_o $end
$var wire 1 Y R2[4]~output_o $end
$var wire 1 Z R2[3]~output_o $end
$var wire 1 [ R2[2]~output_o $end
$var wire 1 \ R2[1]~output_o $end
$var wire 1 ] R2[0]~output_o $end
$var wire 1 ^ d[7]~input_o $end
$var wire 1 _ CLK~input_o $end
$var wire 1 ` inst3~combout $end
$var wire 1 a inst3~clkctrl_outclk $end
$var wire 1 b d[6]~input_o $end
$var wire 1 c d[5]~input_o $end
$var wire 1 d d[4]~input_o $end
$var wire 1 e d[3]~input_o $end
$var wire 1 f d[2]~input_o $end
$var wire 1 g d[1]~input_o $end
$var wire 1 h d[0]~input_o $end
$var wire 1 i LD_R1~input_o $end
$var wire 1 j inst4~combout $end
$var wire 1 k inst4~clkctrl_outclk $end
$var wire 1 l LD_R2~input_o $end
$var wire 1 m inst5~combout $end
$var wire 1 n inst5~clkctrl_outclk $end
$var wire 1 o inst2 [7] $end
$var wire 1 p inst2 [6] $end
$var wire 1 q inst2 [5] $end
$var wire 1 r inst2 [4] $end
$var wire 1 s inst2 [3] $end
$var wire 1 t inst2 [2] $end
$var wire 1 u inst2 [1] $end
$var wire 1 v inst2 [0] $end
$var wire 1 w inst1 [7] $end
$var wire 1 x inst1 [6] $end
$var wire 1 y inst1 [5] $end
$var wire 1 z inst1 [4] $end
$var wire 1 { inst1 [3] $end
$var wire 1 | inst1 [2] $end
$var wire 1 } inst1 [1] $end
$var wire 1 ~ inst1 [0] $end
$var wire 1 !! inst [7] $end
$var wire 1 "! inst [6] $end
$var wire 1 #! inst [5] $end
$var wire 1 $! inst [4] $end
$var wire 1 %! inst [3] $end
$var wire 1 &! inst [2] $end
$var wire 1 '! inst [1] $end
$var wire 1 (! inst [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
0%
x-
x,
x+
x*
x)
x(
x'
x&
x5
x4
x3
x2
x1
x0
x/
x.
x=
x<
x;
x:
x9
x8
x7
x6
x>
0?
1@
xA
1B
1C
1D
0E
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
xY
xZ
x[
x\
x]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
xv
xu
xt
xs
xr
xq
xp
xo
x~
x}
x|
x{
xz
xy
xx
xw
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
$end
#20000
1!
b1 "
1_
1h
0>
#40000
b11 "
0!
b10 "
0h
1g
0_
1>
#60000
1!
b11 "
1_
1h
0>
#80000
b111 "
1%
b101 "
0!
b100 "
0h
0g
1f
1l
0_
1>
#100000
1!
b101 "
1_
1h
0>
1m
1n
1v
0u
1t
0s
0r
0q
0p
0o
1]
0\
1[
0Z
0Y
0X
0W
0V
1=
0<
1;
0:
09
08
07
06
#120000
b111 "
0!
b110 "
0h
1g
0_
1>
0m
0n
0v
1u
0]
1\
0=
1<
#140000
1!
b111 "
1_
1h
0>
1m
1n
1v
1]
1=
#160000
b1111 "
1$
b1011 "
0%
b1001 "
0!
b1000 "
0h
0g
0f
1e
1i
0l
0_
1>
0m
0n
0v
0u
0t
1s
0]
0\
0[
1Z
0=
0<
0;
1:
#180000
1!
b1001 "
1_
1h
0>
1j
1k
1~
0}
0|
1{
0z
0y
0x
0w
1U
0T
0S
1R
0Q
0P
0O
0N
15
04
03
12
01
00
0/
0.
#200000
b1011 "
0!
b1010 "
0h
1g
0_
1>
0j
0k
0~
1}
0U
1T
05
14
#220000
1!
b1011 "
1_
1h
0>
1j
1k
1~
1U
15
#240000
b1111 "
1%
b1101 "
0!
b1100 "
0h
0g
1f
1l
0_
1>
0j
0k
0~
0}
1|
0U
0T
1S
05
04
13
#260000
1!
b1101 "
1_
1h
0>
1m
1j
1n
1k
1v
1t
1~
1]
1[
1U
1=
1;
15
#280000
b1111 "
0!
b1110 "
0h
1g
0_
1>
0m
0j
0n
0k
0v
0~
1u
1}
0]
0U
1\
1T
0=
05
1<
14
#300000
1!
b1111 "
1_
1h
0>
1m
1j
1n
1k
1v
1~
1]
1U
1=
15
#320000
b11111 "
1#
b10111 "
0$
b10011 "
0%
b10001 "
0!
b10000 "
0h
0g
0f
0e
1d
1E
0i
0l
0_
1>
0j
0m
0k
0n
0v
0~
0u
0}
0t
0|
0s
0{
1r
1z
0]
0U
0\
0T
0[
0S
0Z
0R
1Y
1Q
0=
05
0<
04
0;
03
0:
02
19
11
#340000
1!
b10001 "
1_
1h
0>
1`
1a
1(!
0'!
0&!
0%!
1$!
0#!
0"!
0!!
1M
0L
0K
0J
1I
0H
0G
0F
1-
0,
0+
0*
1)
0(
0'
0&
#360000
b10011 "
0!
b10010 "
0h
1g
0_
1>
0`
0a
0(!
1'!
0M
1L
0-
1,
#380000
1!
b10011 "
1_
1h
0>
1`
1a
1(!
1M
1-
#400000
b10111 "
1%
b10101 "
0!
b10100 "
0h
0g
1f
1l
0_
1>
0`
0a
0(!
0'!
1&!
0M
0L
1K
0-
0,
1+
#420000
1!
b10101 "
1_
1h
0>
1m
1`
1n
1a
1v
1t
1(!
1]
1[
1M
1=
1;
1-
#440000
b10111 "
0!
b10110 "
0h
1g
0_
1>
0m
0`
0n
0a
0v
0(!
1u
1'!
0]
0M
1\
1L
0=
0-
1<
1,
#460000
1!
b10111 "
1_
1h
0>
1m
1`
1n
1a
1v
1(!
1]
1M
1=
1-
#480000
b11111 "
1$
b11011 "
0%
b11001 "
0!
b11000 "
0h
0g
0f
1e
1i
0l
0_
1>
0m
0`
0n
0a
0v
0(!
0u
0'!
0t
0&!
1s
1%!
0]
0M
0\
0L
0[
0K
1Z
1J
0=
0-
0<
0,
0;
0+
1:
1*
#500000
1!
b11001 "
1_
1h
0>
1j
1`
1k
1a
1~
1{
1(!
1U
1R
1M
15
12
1-
#520000
b11011 "
0!
b11010 "
0h
1g
0_
1>
0j
0`
0k
0a
0~
0(!
1}
1'!
0U
0M
1T
1L
05
0-
14
1,
#540000
1!
b11011 "
1_
1h
0>
1j
1`
1k
1a
1~
1(!
1U
1M
15
1-
#560000
b11111 "
1%
b11101 "
0!
b11100 "
0h
0g
1f
1l
0_
1>
0j
0`
0k
0a
0~
0(!
0}
0'!
1|
1&!
0U
0M
0T
0L
1S
1K
05
0-
04
0,
13
1+
#580000
1!
b11101 "
1_
1h
0>
1m
1j
1`
1n
1k
1a
1v
1t
1~
1(!
1]
1[
1U
1M
1=
1;
15
1-
#600000
b11111 "
0!
b11110 "
0h
1g
0_
1>
0m
0j
0`
0n
0k
0a
0v
0~
0(!
1u
1}
1'!
0]
0U
0M
1\
1T
1L
0=
05
0-
1<
14
1,
#620000
1!
b11111 "
1_
1h
0>
1m
1j
1`
1n
1k
1a
1v
1~
1(!
1]
1U
1M
1=
15
1-
#640000
b111111 "
b101111 "
0#
b100111 "
0$
b100011 "
0%
b100001 "
0!
b100000 "
0h
0g
0f
0e
0d
1c
0E
0i
0l
0_
1>
0`
0j
0m
0a
0k
0n
0v
0~
0(!
0u
0}
0'!
0t
0|
0&!
0s
0{
0%!
0r
0z
0$!
1q
1y
1#!
0]
0U
0M
0\
0T
0L
0[
0S
0K
0Z
0R
0J
0Y
0Q
0I
1X
1P
1H
0=
05
0-
0<
04
0,
0;
03
0+
0:
02
0*
09
01
0)
18
10
1(
#660000
1!
b100001 "
1_
1h
0>
#680000
b100011 "
0!
b100010 "
0h
1g
0_
1>
#700000
1!
b100011 "
1_
1h
0>
#720000
b100111 "
1%
b100101 "
0!
b100100 "
0h
0g
1f
1l
0_
1>
#740000
1!
b100101 "
1_
1h
0>
1m
1n
1v
1t
1]
1[
1=
1;
#760000
b100111 "
0!
b100110 "
0h
1g
0_
1>
0m
0n
0v
1u
0]
1\
0=
1<
#780000
1!
b100111 "
1_
1h
0>
1m
1n
1v
1]
1=
#800000
b101111 "
1$
b101011 "
0%
b101001 "
0!
b101000 "
0h
0g
0f
1e
1i
0l
0_
1>
0m
0n
0v
0u
0t
1s
0]
0\
0[
1Z
0=
0<
0;
1:
#820000
1!
b101001 "
1_
1h
0>
1j
1k
1~
1{
1U
1R
15
12
#840000
b101011 "
0!
b101010 "
0h
1g
0_
1>
0j
0k
0~
1}
0U
1T
05
14
#860000
1!
b101011 "
1_
1h
0>
1j
1k
1~
1U
15
#880000
b101111 "
1%
b101101 "
0!
b101100 "
0h
0g
1f
1l
0_
1>
0j
0k
0~
0}
1|
0U
0T
1S
05
04
13
#900000
1!
b101101 "
1_
1h
0>
1m
1j
1n
1k
1v
1t
1~
1]
1[
1U
1=
1;
15
#920000
b101111 "
0!
b101110 "
0h
1g
0_
1>
0m
0j
0n
0k
0v
0~
1u
1}
0]
0U
1\
1T
0=
05
1<
14
#940000
1!
b101111 "
1_
1h
0>
1m
1j
1n
1k
1v
1~
1]
1U
1=
15
#960000
b111111 "
1#
b110111 "
0$
b110011 "
0%
b110001 "
0!
b110000 "
0h
0g
0f
0e
1d
1E
0i
0l
0_
1>
0j
0m
0k
0n
0v
0~
0u
0}
0t
0|
0s
0{
1r
1z
0]
0U
0\
0T
0[
0S
0Z
0R
1Y
1Q
0=
05
0<
04
0;
03
0:
02
19
11
#980000
1!
b110001 "
1_
1h
0>
1`
1a
1(!
1$!
1M
1I
1-
1)
#1000000
