#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a7ed00 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000cd2630_0 .net "A_O", 31 0, L_0000000000cd5a50;  1 drivers
v0000000000cd23b0_0 .var "Address", 31 0;
v0000000000cd2bd0_0 .net "C_U_out", 8 0, L_0000000000cd5870;  1 drivers
v0000000000cd1ff0_0 .net "Carry", 0 0, v0000000000cd3490_0;  1 drivers
v0000000000cd32b0_0 .net "DO", 31 0, v0000000000cb9060_0;  1 drivers
v0000000000cd3c10_0 .net "DO_CU", 31 0, v0000000000c5dce0_0;  1 drivers
v0000000000cd3fd0_0 .net "Data_RAM_Out", 31 0, v0000000000cb4920_0;  1 drivers
v0000000000cd33f0_0 .net "EX_ALU_OP", 3 0, v0000000000c14080_0;  1 drivers
v0000000000cd19b0_0 .net "EX_Bit11_0", 31 0, v0000000000c13cc0_0;  1 drivers
v0000000000cd2e50_0 .net "EX_Bit15_12", 3 0, v0000000000c13ae0_0;  1 drivers
v0000000000cd1b90_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000c167e0;  1 drivers
v0000000000cd3030_0 .net "EX_RF_Enable", 0 0, v0000000000c14800_0;  1 drivers
v0000000000cd2c70_0 .net "EX_Shift_imm", 0 0, v0000000000c13d60_0;  1 drivers
v0000000000cd2ef0_0 .net "EX_addresing_modes", 7 0, v0000000000c13e00_0;  1 drivers
v0000000000cd1c30_0 .net "EX_load_instr", 0 0, v0000000000c141c0_0;  1 drivers
v0000000000cd37b0_0 .net "EX_mem_read_write", 0 0, v0000000000c148a0_0;  1 drivers
v0000000000cd3530_0 .net "EX_mem_size", 0 0, v0000000000c14300_0;  1 drivers
v0000000000cd1cd0_0 .net "ID_B_instr", 0 0, L_0000000000c15900;  1 drivers
v0000000000cd1870_0 .net "ID_Bit11_0", 31 0, v0000000000c5f5e0_0;  1 drivers
v0000000000cd2f90_0 .net "ID_Bit15_12", 3 0, v0000000000c5f680_0;  1 drivers
v0000000000cd1d70_0 .net "ID_Bit19_16", 3 0, v0000000000c5dc40_0;  1 drivers
v0000000000cd30d0_0 .net "ID_Bit23_0", 23 0, v0000000000c5eb40_0;  1 drivers
v0000000000cd2090_0 .net "ID_Bit31_28", 3 0, v0000000000c5e780_0;  1 drivers
v0000000000cd2310_0 .net "ID_Bit3_0", 3 0, v0000000000c5e0a0_0;  1 drivers
v0000000000cd35d0_0 .net "ID_CU", 8 0, L_0000000000cd5910;  1 drivers
o0000000000c631f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000cd28b0_0 .net "ID_addresing_modes", 7 0, o0000000000c631f8;  0 drivers
o0000000000c63738 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000cd2130_0 .net "IF_ID_Load", 0 0, o0000000000c63738;  0 drivers
v0000000000cd2270_0 .net "IF_ID_load", 0 0, v0000000000cb5a00_0;  1 drivers
v0000000000cd2450_0 .net "MEM_A_O", 31 0, v0000000000c184c0_0;  1 drivers
v0000000000cd38f0_0 .net "MEM_Bit15_12", 3 0, v0000000000c18560_0;  1 drivers
v0000000000cd3990_0 .net "MEM_MUX3", 31 0, v0000000000c186a0_0;  1 drivers
v0000000000cd3cb0_0 .net "MEM_RF_Enable", 0 0, v0000000000c18920_0;  1 drivers
v0000000000cd3d50_0 .net "MEM_load_instr", 0 0, v0000000000c14940_0;  1 drivers
v0000000000cd3df0_0 .net "MEM_mem_read_write", 0 0, v0000000000c13360_0;  1 drivers
v0000000000cd3e90_0 .net "MEM_mem_size", 0 0, v0000000000c134a0_0;  1 drivers
v0000000000cd3f30_0 .net "MUX1_signal", 1 0, v0000000000cb5320_0;  1 drivers
v0000000000cd24f0_0 .net "MUX2_signal", 1 0, v0000000000cb5280_0;  1 drivers
v0000000000cd2a90_0 .net "MUX3_signal", 1 0, v0000000000cb5be0_0;  1 drivers
v0000000000cd2590_0 .net "MUXControlUnit_signal", 0 0, v0000000000cb5fa0_0;  1 drivers
v0000000000cd26d0_0 .net "M_O", 31 0, L_0000000000c15d60;  1 drivers
v0000000000cd2770_0 .net "Next_PC", 31 0, v0000000000c5e1e0_0;  1 drivers
v0000000000cd2950_0 .net "PA", 31 0, v0000000000ccf660_0;  1 drivers
v0000000000cd4b10_0 .net "PB", 31 0, v0000000000ccffc0_0;  1 drivers
v0000000000cd41b0_0 .net "PC4", 31 0, L_0000000000cd7350;  1 drivers
v0000000000cd51f0_0 .net "PCIN", 31 0, L_0000000000c16540;  1 drivers
v0000000000cd4890_0 .net "PCO", 31 0, L_0000000000c16a80;  1 drivers
v0000000000cd4c50_0 .net "PC_RF_ld", 0 0, v0000000000cb64a0_0;  1 drivers
v0000000000cd4cf0_0 .net "PD", 31 0, v0000000000cd15a0_0;  1 drivers
v0000000000cd47f0_0 .net "PW", 31 0, L_0000000000c15dd0;  1 drivers
v0000000000cd4610_0 .var "Reset", 0 0;
L_0000000000cd7838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000cd4d90_0 .net "S", 0 0, L_0000000000cd7838;  1 drivers
v0000000000cd4430_0 .net "SEx4_out", 31 0, L_0000000000c16fc0;  1 drivers
v0000000000cd5650_0 .net "SSE_out", 31 0, v0000000000cd3210_0;  1 drivers
v0000000000cd5150_0 .net "TA", 31 0, L_0000000000cd7030;  1 drivers
v0000000000cd5290_0 .net "WB_A_O", 31 0, v0000000000c5de20_0;  1 drivers
v0000000000cd4930_0 .net "WB_Bit15_12", 3 0, v0000000000c5e460_0;  1 drivers
v0000000000cd5470_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c5dec0_0;  1 drivers
v0000000000cd4e30_0 .net "WB_RF_Enable", 0 0, v0000000000c5f9a0_0;  1 drivers
v0000000000cd4f70_0 .net "WB_load_instr", 0 0, v0000000000c5f900_0;  1 drivers
v0000000000cd4070_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000cd5330_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000cd46b0_0 .net "asserted", 0 0, L_0000000000c15cf0;  1 drivers
v0000000000cd49d0_0 .net "cc_alu_1", 3 0, L_0000000000cd6d10;  1 drivers
v0000000000cd53d0_0 .net "cc_alu_2", 3 0, L_0000000000cd6db0;  1 drivers
v0000000000cd4750_0 .net "cc_main_alu_out", 3 0, L_0000000000cd6ef0;  1 drivers
v0000000000cd5510_0 .net "cc_out", 3 0, v0000000000c5e280_0;  1 drivers
v0000000000cd4ed0_0 .net "choose_ta_r_nop", 0 0, v0000000000c17b60_0;  1 drivers
v0000000000cd42f0_0 .var "clk", 0 0;
v0000000000cd4a70_0 .var/i "code", 31 0;
v0000000000cd4bb0_0 .var "data", 31 0;
v0000000000cd4110_0 .var/i "file", 31 0;
v0000000000cd4250_0 .net "mux_out_1", 31 0, L_0000000000c165b0;  1 drivers
v0000000000cd5010_0 .net "mux_out_1_A", 31 0, v0000000000ac8c10_0;  1 drivers
v0000000000cd55b0_0 .net "mux_out_2", 31 0, L_0000000000c16ee0;  1 drivers
v0000000000cd4390_0 .net "mux_out_2_B", 31 0, v0000000000c5f7c0_0;  1 drivers
v0000000000cd50b0_0 .net "mux_out_3", 31 0, L_0000000000c16700;  1 drivers
v0000000000cd44d0_0 .net "mux_out_3_C", 31 0, v0000000000c5e140_0;  1 drivers
S_0000000000a7ee90 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 202, 3 218 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000c15cf0 .functor BUFZ 1, v0000000000c17a20_0, C4<0>, C4<0>, C4<0>;
v0000000000c17980_0 .net "asserted", 0 0, L_0000000000c15cf0;  alias, 1 drivers
v0000000000c17a20_0 .var "assrt", 0 0;
v0000000000c182e0_0 .var/i "c", 31 0;
v0000000000c18600_0 .net "cc_in", 3 0, v0000000000c5e280_0;  alias, 1 drivers
v0000000000c18740_0 .net "clk", 0 0, v0000000000cd42f0_0;  1 drivers
v0000000000c19000_0 .net "instr_condition", 3 0, v0000000000c5e780_0;  alias, 1 drivers
v0000000000c18060_0 .var/i "n", 31 0;
v0000000000c18d80_0 .var/i "v", 31 0;
v0000000000c19280_0 .var/i "z", 31 0;
E_0000000000c2ca60 .event posedge, v0000000000c18740_0;
S_0000000000a7f020 .scope module, "Condition_Handler" "Condition_Handler" 2 205, 3 375 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c17700_0 .net "asserted", 0 0, L_0000000000c15cf0;  alias, 1 drivers
v0000000000c177a0_0 .net "b_instr", 0 0, L_0000000000c15900;  alias, 1 drivers
v0000000000c17b60_0 .var "choose_ta_r_nop", 0 0;
E_0000000000c2de60 .event edge, v0000000000c17980_0, v0000000000c177a0_0;
S_0000000000a804f0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 209, 3 498 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
    .port_info 16 /INPUT 1 "Reset";
v0000000000c17ca0_0 .net "A_O", 31 0, L_0000000000cd5a50;  alias, 1 drivers
v0000000000c18100_0 .net "EX_Bit15_12", 3 0, v0000000000c13ae0_0;  alias, 1 drivers
v0000000000c18240_0 .net "EX_RF_instr", 0 0, v0000000000c14800_0;  alias, 1 drivers
v0000000000c18880_0 .net "EX_load_instr", 0 0, v0000000000c141c0_0;  alias, 1 drivers
v0000000000c18380_0 .net "EX_mem_read_write", 0 0, v0000000000c148a0_0;  alias, 1 drivers
v0000000000c18420_0 .net "EX_mem_size", 0 0, v0000000000c14300_0;  alias, 1 drivers
v0000000000c184c0_0 .var "MEM_A_O", 31 0;
v0000000000c18560_0 .var "MEM_Bit15_12", 3 0;
v0000000000c186a0_0 .var "MEM_MUX3", 31 0;
v0000000000c18920_0 .var "MEM_RF_Enable", 0 0;
v0000000000c14940_0 .var "MEM_load_instr", 0 0;
v0000000000c13360_0 .var "MEM_mem_read_write", 0 0;
v0000000000c134a0_0 .var "MEM_mem_size", 0 0;
v0000000000c135e0_0 .net "Reset", 0 0, v0000000000cd4610_0;  1 drivers
v0000000000c13c20_0 .net "cc_main_alu_out", 3 0, L_0000000000cd6ef0;  alias, 1 drivers
v0000000000c13900_0 .net "clk", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000c139a0_0 .net "mux_out_3_C", 31 0, v0000000000c5e140_0;  alias, 1 drivers
S_0000000000a80680 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 184, 3 435 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 9 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "clk";
    .port_info 20 /INPUT 1 "Reset";
v0000000000c14080_0 .var "EX_ALU_OP", 3 0;
v0000000000c13cc0_0 .var "EX_Bit11_0", 31 0;
v0000000000c13ae0_0 .var "EX_Bit15_12", 3 0;
v0000000000c14800_0 .var "EX_RF_instr", 0 0;
v0000000000c13d60_0 .var "EX_Shift_imm", 0 0;
v0000000000c13e00_0 .var "EX_addresing_modes", 7 0;
v0000000000c141c0_0 .var "EX_load_instr", 0 0;
v0000000000c148a0_0 .var "EX_mem_read_write", 0 0;
v0000000000c14300_0 .var "EX_mem_size", 0 0;
v0000000000c149e0_0 .net "ID_Bit11_0", 31 0, v0000000000c5f5e0_0;  alias, 1 drivers
v0000000000c143a0_0 .net "ID_Bit15_12", 3 0, v0000000000c5f680_0;  alias, 1 drivers
v0000000000c14440_0 .net "ID_CU", 8 0, L_0000000000cd5910;  alias, 1 drivers
v0000000000c144e0_0 .net "ID_addresing_modes", 7 0, o0000000000c631f8;  alias, 0 drivers
v0000000000c14a80_0 .net "Reset", 0 0, v0000000000cd4610_0;  alias, 1 drivers
v0000000000c14b20_0 .net "clk", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000ac8b70_0 .net "mux_out_1", 31 0, L_0000000000c165b0;  alias, 1 drivers
v0000000000ac8c10_0 .var "mux_out_1_A", 31 0;
v0000000000c06850_0 .net "mux_out_2", 31 0, L_0000000000c16ee0;  alias, 1 drivers
v0000000000c5f7c0_0 .var "mux_out_2_B", 31 0;
v0000000000c5e3c0_0 .net "mux_out_3", 31 0, L_0000000000c16700;  alias, 1 drivers
v0000000000c5e140_0 .var "mux_out_3_C", 31 0;
S_0000000000a77210 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 124, 3 388 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000c5f220_0 .net "DataOut", 31 0, v0000000000cb9060_0;  alias, 1 drivers
v0000000000c5f4a0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000c63738;  alias, 0 drivers
v0000000000c5f5e0_0 .var "ID_Bit11_0", 31 0;
v0000000000c5f680_0 .var "ID_Bit15_12", 3 0;
v0000000000c5dc40_0 .var "ID_Bit19_16", 3 0;
v0000000000c5eb40_0 .var "ID_Bit23_0", 23 0;
v0000000000c5dce0_0 .var "ID_Bit31_0", 31 0;
v0000000000c5e780_0 .var "ID_Bit31_28", 3 0;
v0000000000c5e0a0_0 .var "ID_Bit3_0", 3 0;
v0000000000c5e1e0_0 .var "ID_Next_PC", 31 0;
v0000000000c5fae0_0 .net "PC4", 31 0, L_0000000000cd7350;  alias, 1 drivers
v0000000000c5e640_0 .net "Reset", 0 0, v0000000000cd4610_0;  alias, 1 drivers
v0000000000c5e5a0_0 .net "asserted", 0 0, L_0000000000c15cf0;  alias, 1 drivers
v0000000000c5f720_0 .net "choose_ta_r_nop", 0 0, v0000000000c17b60_0;  alias, 1 drivers
v0000000000c5edc0_0 .net "clk", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
S_0000000000a773a0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 221, 3 533 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
    .port_info 11 /INPUT 1 "Reset";
v0000000000c5f540_0 .net "MEM_RF_Enable", 0 0, v0000000000c18920_0;  alias, 1 drivers
v0000000000c5df60_0 .net "MEM_load_instr", 0 0, v0000000000c14940_0;  alias, 1 drivers
v0000000000c5f860_0 .net "Reset", 0 0, v0000000000cd4610_0;  alias, 1 drivers
v0000000000c5f9a0_0 .var "WB_RF_Enable", 0 0;
v0000000000c5f900_0 .var "WB_load_instr", 0 0;
v0000000000c5fa40_0 .net "alu_out", 31 0, v0000000000c184c0_0;  alias, 1 drivers
v0000000000c5ea00_0 .net "bit15_12", 3 0, v0000000000c18560_0;  alias, 1 drivers
v0000000000c5ebe0_0 .net "clk", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000c5dd80_0 .net "data_r_out", 31 0, v0000000000cb4920_0;  alias, 1 drivers
v0000000000c5de20_0 .var "wb_alu_out", 31 0;
v0000000000c5e460_0 .var "wb_bit15_12", 3 0;
v0000000000c5dec0_0 .var "wb_data_r_out", 31 0;
S_0000000000a77530 .scope module, "Status_register" "Status_register" 2 130, 3 176 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c5e000_0 .net "S", 0 0, L_0000000000cd7838;  alias, 1 drivers
v0000000000c5ee60_0 .net "cc_in", 3 0, L_0000000000cd6ef0;  alias, 1 drivers
v0000000000c5e280_0 .var "cc_out", 3 0;
v0000000000c5f2c0_0 .net "clk", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
S_0000000000af6e60 .scope module, "alu_1" "alu" 2 114, 4 4 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c5e320_0 .net "A", 31 0, L_0000000000c16a80;  alias, 1 drivers
v0000000000c5e500_0 .net "Alu_Out", 3 0, L_0000000000cd6d10;  alias, 1 drivers
L_0000000000cd7880 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c5e6e0_0 .net "B", 31 0, L_0000000000cd7880;  1 drivers
L_0000000000cd7910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c5e820_0 .net "Cin", 0 0, L_0000000000cd7910;  1 drivers
L_0000000000cd78c8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c5f180_0 .net "OPS", 3 0, L_0000000000cd78c8;  1 drivers
v0000000000c5e8c0_0 .var "OPS_result", 32 0;
v0000000000c5e960_0 .net "S", 31 0, L_0000000000cd7350;  alias, 1 drivers
v0000000000c5ef00_0 .net *"_ivl_11", 0 0, L_0000000000cd6130;  1 drivers
v0000000000c5eaa0_0 .net *"_ivl_16", 0 0, L_0000000000cd5c30;  1 drivers
v0000000000c5ec80_0 .net *"_ivl_3", 0 0, L_0000000000cd56f0;  1 drivers
v0000000000c5ed20_0 .net *"_ivl_7", 0 0, L_0000000000cd4570;  1 drivers
v0000000000c5efa0_0 .var/i "ol", 31 0;
v0000000000c5f040_0 .var/i "tc", 31 0;
v0000000000c5f0e0_0 .var/i "tn", 31 0;
v0000000000c5f360_0 .var/i "tv", 31 0;
v0000000000c5f400_0 .var/i "tz", 31 0;
E_0000000000c2dc20/0 .event edge, v0000000000c5f180_0, v0000000000c5e320_0, v0000000000c5e6e0_0, v0000000000c5e820_0;
E_0000000000c2dc20/1 .event edge, v0000000000c5e8c0_0, v0000000000c5efa0_0;
E_0000000000c2dc20 .event/or E_0000000000c2dc20/0, E_0000000000c2dc20/1;
L_0000000000cd56f0 .part v0000000000c5f0e0_0, 0, 1;
L_0000000000cd4570 .part v0000000000c5f400_0, 0, 1;
L_0000000000cd6130 .part v0000000000c5f040_0, 0, 1;
L_0000000000cd6d10 .concat8 [ 1 1 1 1], L_0000000000cd5c30, L_0000000000cd6130, L_0000000000cd4570, L_0000000000cd56f0;
L_0000000000cd5c30 .part v0000000000c5f360_0, 0, 1;
L_0000000000cd7350 .part v0000000000c5e8c0_0, 0, 32;
S_0000000000af6ff0 .scope module, "alu_2" "alu" 2 138, 4 4 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cb2870_0 .net "A", 31 0, L_0000000000c16fc0;  alias, 1 drivers
v0000000000cb4030_0 .net "Alu_Out", 3 0, L_0000000000cd6db0;  alias, 1 drivers
v0000000000cb3ef0_0 .net "B", 31 0, v0000000000c5e1e0_0;  alias, 1 drivers
L_0000000000cd79a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000cb3bd0_0 .net "Cin", 0 0, L_0000000000cd79a0;  1 drivers
L_0000000000cd7958 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000cb3c70_0 .net "OPS", 3 0, L_0000000000cd7958;  1 drivers
v0000000000cb2c30_0 .var "OPS_result", 32 0;
v0000000000cb3e50_0 .net "S", 31 0, L_0000000000cd7030;  alias, 1 drivers
v0000000000cb2af0_0 .net *"_ivl_11", 0 0, L_0000000000cd70d0;  1 drivers
v0000000000cb2d70_0 .net *"_ivl_16", 0 0, L_0000000000cd6450;  1 drivers
v0000000000cb45d0_0 .net *"_ivl_3", 0 0, L_0000000000cd73f0;  1 drivers
v0000000000cb2e10_0 .net *"_ivl_7", 0 0, L_0000000000cd7670;  1 drivers
v0000000000cb2eb0_0 .var/i "ol", 31 0;
v0000000000cb3630_0 .var/i "tc", 31 0;
v0000000000cb27d0_0 .var/i "tn", 31 0;
v0000000000cb3310_0 .var/i "tv", 31 0;
v0000000000cb2cd0_0 .var/i "tz", 31 0;
E_0000000000c2e120/0 .event edge, v0000000000cb3c70_0, v0000000000cb2870_0, v0000000000c5e1e0_0, v0000000000cb3bd0_0;
E_0000000000c2e120/1 .event edge, v0000000000cb2c30_0, v0000000000cb2eb0_0;
E_0000000000c2e120 .event/or E_0000000000c2e120/0, E_0000000000c2e120/1;
L_0000000000cd73f0 .part v0000000000cb27d0_0, 0, 1;
L_0000000000cd7670 .part v0000000000cb2cd0_0, 0, 1;
L_0000000000cd70d0 .part v0000000000cb3630_0, 0, 1;
L_0000000000cd6db0 .concat8 [ 1 1 1 1], L_0000000000cd6450, L_0000000000cd70d0, L_0000000000cd7670, L_0000000000cd73f0;
L_0000000000cd6450 .part v0000000000cb3310_0, 0, 1;
L_0000000000cd7030 .part v0000000000cb2c30_0, 0, 32;
S_0000000000af7180 .scope module, "alu_main" "alu" 2 193, 4 4 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cb3950_0 .net "A", 31 0, v0000000000ac8c10_0;  alias, 1 drivers
v0000000000cb4350_0 .net "Alu_Out", 3 0, L_0000000000cd6ef0;  alias, 1 drivers
v0000000000cb36d0_0 .net "B", 31 0, L_0000000000c167e0;  alias, 1 drivers
v0000000000cb3f90_0 .net "Cin", 0 0, v0000000000cd3490_0;  alias, 1 drivers
v0000000000cb2f50_0 .net "OPS", 3 0, v0000000000c14080_0;  alias, 1 drivers
v0000000000cb2910_0 .var "OPS_result", 32 0;
v0000000000cb2ff0_0 .net "S", 31 0, L_0000000000cd5a50;  alias, 1 drivers
v0000000000cb3090_0 .net *"_ivl_11", 0 0, L_0000000000cd6310;  1 drivers
v0000000000cb4670_0 .net *"_ivl_16", 0 0, L_0000000000cd5e10;  1 drivers
v0000000000cb4490_0 .net *"_ivl_3", 0 0, L_0000000000cd59b0;  1 drivers
v0000000000cb3130_0 .net *"_ivl_7", 0 0, L_0000000000cd66d0;  1 drivers
v0000000000cb3db0_0 .var/i "ol", 31 0;
v0000000000cb29b0_0 .var/i "tc", 31 0;
v0000000000cb40d0_0 .var/i "tn", 31 0;
v0000000000cb4170_0 .var/i "tv", 31 0;
v0000000000cb31d0_0 .var/i "tz", 31 0;
E_0000000000c2e5e0/0 .event edge, v0000000000c14080_0, v0000000000ac8c10_0, v0000000000cb36d0_0, v0000000000cb3f90_0;
E_0000000000c2e5e0/1 .event edge, v0000000000cb2910_0, v0000000000cb3db0_0;
E_0000000000c2e5e0 .event/or E_0000000000c2e5e0/0, E_0000000000c2e5e0/1;
L_0000000000cd59b0 .part v0000000000cb40d0_0, 0, 1;
L_0000000000cd66d0 .part v0000000000cb31d0_0, 0, 1;
L_0000000000cd6310 .part v0000000000cb29b0_0, 0, 1;
L_0000000000cd6ef0 .concat8 [ 1 1 1 1], L_0000000000cd5e10, L_0000000000cd6310, L_0000000000cd66d0, L_0000000000cd59b0;
L_0000000000cd5e10 .part v0000000000cb4170_0, 0, 1;
L_0000000000cd5a50 .part v0000000000cb2910_0, 0, 32;
S_0000000000ab5870 .scope module, "control_unit1" "control_unit" 2 165, 3 7 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 9 "C_U_out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "asserted";
    .port_info 5 /INPUT 32 "A";
L_0000000000c15900 .functor BUFZ 1, v0000000000cb38b0_0, C4<0>, C4<0>, C4<0>;
v0000000000cb4210_0 .net "A", 31 0, v0000000000c5dce0_0;  alias, 1 drivers
v0000000000cb2a50_0 .net "C_U_out", 8 0, L_0000000000cd5870;  alias, 1 drivers
v0000000000cb42b0_0 .net "ID_B_instr", 0 0, L_0000000000c15900;  alias, 1 drivers
v0000000000cb33b0_0 .net "Reset", 0 0, v0000000000cd4610_0;  alias, 1 drivers
v0000000000cb2b90_0 .net *"_ivl_11", 0 0, v0000000000cb3d10_0;  1 drivers
v0000000000cb3270_0 .net *"_ivl_17", 3 0, v0000000000cb39f0_0;  1 drivers
v0000000000cb34f0_0 .net *"_ivl_21", 0 0, v0000000000cb43f0_0;  1 drivers
v0000000000cb4530_0 .net *"_ivl_26", 0 0, v0000000000cb5140_0;  1 drivers
v0000000000cb3450_0 .net *"_ivl_3", 0 0, v0000000000cb53c0_0;  1 drivers
v0000000000cb3590_0 .net *"_ivl_7", 0 0, v0000000000cb6400_0;  1 drivers
v0000000000cb39f0_0 .var "alu_op", 3 0;
v0000000000cb3770_0 .net "asserted", 0 0, L_0000000000c15cf0;  alias, 1 drivers
v0000000000cb3810_0 .var "b_bl", 0 0;
v0000000000cb38b0_0 .var "b_instr", 0 0;
v0000000000cb3a90_0 .net "clk", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cb3b30_0 .var "instr", 2 0;
v0000000000cb3d10_0 .var "l_instr", 0 0;
v0000000000cb43f0_0 .var "m_rw", 0 0;
v0000000000cb5140_0 .var "m_size", 0 0;
v0000000000cb4a60_0 .var "r_sr_off", 0 0;
v0000000000cb6400_0 .var "rf_instr", 0 0;
v0000000000cb53c0_0 .var "s_imm", 0 0;
v0000000000cb5960_0 .var "u", 0 0;
E_0000000000c2dc60/0 .event edge, v0000000000c135e0_0, v0000000000c5dce0_0, v0000000000cb3b30_0, v0000000000cb3d10_0;
E_0000000000c2dc60/1 .event edge, v0000000000cb5960_0, v0000000000cb3810_0;
E_0000000000c2dc60 .event/or E_0000000000c2dc60/0, E_0000000000c2dc60/1;
LS_0000000000cd5870_0_0 .concat8 [ 1 1 4 1], v0000000000cb6400_0, v0000000000cb3d10_0, v0000000000cb39f0_0, v0000000000cb53c0_0;
LS_0000000000cd5870_0_4 .concat8 [ 1 1 0 0], v0000000000cb43f0_0, v0000000000cb5140_0;
L_0000000000cd5870 .concat8 [ 7 2 0 0], LS_0000000000cd5870_0_0, LS_0000000000cd5870_0_4;
S_0000000000ab5a00 .scope module, "data_ram" "data_ram256x8" 2 213, 3 593 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
    .port_info 5 /INPUT 1 "Reset";
v0000000000cb4e20_0 .net "Address", 31 0, v0000000000c184c0_0;  alias, 1 drivers
v0000000000cb4f60_0 .net "DataIn", 31 0, v0000000000c186a0_0;  alias, 1 drivers
v0000000000cb4920_0 .var "DataOut", 31 0;
v0000000000cb4b00 .array "Mem", 255 0, 7 0;
v0000000000cb4ba0_0 .net "ReadWrite", 0 0, v0000000000c13360_0;  alias, 1 drivers
v0000000000cb50a0_0 .net "Reset", 0 0, v0000000000cd4610_0;  alias, 1 drivers
v0000000000cb5000_0 .net "Size", 0 0, v0000000000c134a0_0;  alias, 1 drivers
E_0000000000c2e1a0/0 .event edge, v0000000000c135e0_0, v0000000000c134a0_0, v0000000000c186a0_0, v0000000000c184c0_0;
E_0000000000c2e1a0/1 .event edge, v0000000000c13360_0, v0000000000c5dd80_0;
E_0000000000c2e1a0 .event/or E_0000000000c2e1a0/0, E_0000000000c2e1a0/1;
S_0000000000ab5b90 .scope module, "h_u" "hazard_unit" 2 236, 3 747 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000cb62c0_0 .net "EX_Bit15_12", 3 0, v0000000000c13ae0_0;  alias, 1 drivers
v0000000000cb51e0_0 .net "EX_RF_Enable", 0 0, v0000000000c14800_0;  alias, 1 drivers
v0000000000cb5820_0 .net "EX_load_instr", 0 0, v0000000000c141c0_0;  alias, 1 drivers
v0000000000cb5dc0_0 .net "ID_Bit19_16", 3 0, v0000000000c5dc40_0;  alias, 1 drivers
v0000000000cb4c40_0 .net "ID_Bit3_0", 3 0, v0000000000c5e0a0_0;  alias, 1 drivers
v0000000000cb5a00_0 .var "IF_ID_load", 0 0;
v0000000000cb5780_0 .net "MEM_Bit15_12", 3 0, v0000000000c18560_0;  alias, 1 drivers
v0000000000cb6360_0 .net "MEM_RF_Enable", 0 0, v0000000000c18920_0;  alias, 1 drivers
v0000000000cb5320_0 .var "MUX1_signal", 1 0;
v0000000000cb5280_0 .var "MUX2_signal", 1 0;
v0000000000cb5be0_0 .var "MUX3_signal", 1 0;
v0000000000cb5fa0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000cb64a0_0 .var "PC_RF_load", 0 0;
v0000000000cb5f00_0 .net "WB_Bit15_12", 3 0, v0000000000c5e460_0;  alias, 1 drivers
v0000000000cb6040_0 .net "WB_RF_Enable", 0 0, v0000000000c5f9a0_0;  alias, 1 drivers
v0000000000cb5460_0 .net "clk", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
E_0000000000c2e4a0/0 .event edge, v0000000000c18880_0, v0000000000c5dc40_0, v0000000000c18100_0, v0000000000c5e0a0_0;
E_0000000000c2e4a0/1 .event edge, v0000000000c18240_0, v0000000000c18920_0, v0000000000c18560_0, v0000000000c5f9a0_0;
E_0000000000c2e4a0/2 .event edge, v0000000000c5e460_0;
E_0000000000c2e4a0 .event/or E_0000000000c2e4a0/0, E_0000000000c2e4a0/1, E_0000000000c2e4a0/2;
S_0000000000a6fda0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 168, 3 666 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 9 "MUX_Out";
v0000000000cb5500_0 .net "C_U", 8 0, L_0000000000cd5870;  alias, 1 drivers
v0000000000cb4ec0_0 .net "HF_U", 0 0, v0000000000cb5fa0_0;  alias, 1 drivers
v0000000000cb55a0_0 .net "MUX_Out", 8 0, L_0000000000cd5910;  alias, 1 drivers
L_0000000000cd79e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000cb4d80_0 .net *"_ivl_3", 1 0, L_0000000000cd79e8;  1 drivers
v0000000000cb5e60_0 .var "salida", 6 0;
E_0000000000c2dbe0 .event edge, v0000000000cb5fa0_0, v0000000000cb2a50_0;
L_0000000000cd5910 .concat [ 7 2 0 0], v0000000000cb5e60_0, L_0000000000cd79e8;
S_0000000000a6ff30 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 116, 3 689 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c16540 .functor BUFZ 32, v0000000000cb47e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cb5640_0 .net "A", 31 0, L_0000000000cd7350;  alias, 1 drivers
v0000000000cb60e0_0 .net "B", 31 0, L_0000000000cd7030;  alias, 1 drivers
v0000000000cb6540_0 .net "MUX_Out", 31 0, L_0000000000c16540;  alias, 1 drivers
v0000000000cb47e0_0 .var "salida", 31 0;
v0000000000cb56e0_0 .net "sig", 0 0, v0000000000c17b60_0;  alias, 1 drivers
E_0000000000c2e7e0 .event edge, v0000000000c17b60_0, v0000000000c5fae0_0, v0000000000cb3e50_0;
S_0000000000a700c0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 199, 3 689 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c167e0 .functor BUFZ 32, v0000000000cb5aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cb4ce0_0 .net "A", 31 0, v0000000000c5f7c0_0;  alias, 1 drivers
v0000000000cb4880_0 .net "B", 31 0, v0000000000cd3210_0;  alias, 1 drivers
v0000000000cb58c0_0 .net "MUX_Out", 31 0, L_0000000000c167e0;  alias, 1 drivers
v0000000000cb5aa0_0 .var "salida", 31 0;
v0000000000cb6180_0 .net "sig", 0 0, v0000000000c13d60_0;  alias, 1 drivers
E_0000000000c2e4e0 .event edge, v0000000000c13d60_0, v0000000000c5f7c0_0, v0000000000cb4880_0;
S_0000000000cb6ca0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 217, 3 689 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c15d60 .functor BUFZ 32, v0000000000cb6220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cb5c80_0 .net "A", 31 0, v0000000000c184c0_0;  alias, 1 drivers
v0000000000cb65e0_0 .net "B", 31 0, v0000000000cb4920_0;  alias, 1 drivers
v0000000000cb5b40_0 .net "MUX_Out", 31 0, L_0000000000c15d60;  alias, 1 drivers
v0000000000cb6220_0 .var "salida", 31 0;
v0000000000cb5d20_0 .net "sig", 0 0, v0000000000c14940_0;  alias, 1 drivers
E_0000000000c2e460 .event edge, v0000000000c14940_0, v0000000000c184c0_0, v0000000000c5dd80_0;
S_0000000000cb6b10 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 225, 3 689 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c15dd0 .functor BUFZ 32, v0000000000cb7b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cb6680_0 .net "A", 31 0, v0000000000c5de20_0;  alias, 1 drivers
v0000000000cb49c0_0 .net "B", 31 0, v0000000000c5dec0_0;  alias, 1 drivers
v0000000000cb7da0_0 .net "MUX_Out", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb7b20_0 .var "salida", 31 0;
v0000000000cb9560_0 .net "sig", 0 0, v0000000000c5f900_0;  alias, 1 drivers
E_0000000000c2d920 .event edge, v0000000000c5f900_0, v0000000000c5de20_0, v0000000000c5dec0_0;
S_0000000000cb7600 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 154, 3 641 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c165b0 .functor BUFZ 32, v0000000000cb8ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cb8660_0 .net "A_O", 31 0, L_0000000000cd5a50;  alias, 1 drivers
v0000000000cb8c00_0 .net "HF_U", 1 0, v0000000000cb5320_0;  alias, 1 drivers
v0000000000cb7d00_0 .net "MUX_Out", 31 0, L_0000000000c165b0;  alias, 1 drivers
v0000000000cb7800_0 .net "M_O", 31 0, L_0000000000c15d60;  alias, 1 drivers
v0000000000cb7c60_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb9380_0 .net "X", 31 0, v0000000000ccf660_0;  alias, 1 drivers
v0000000000cb8ca0_0 .var "salida", 31 0;
E_0000000000c2e820/0 .event edge, v0000000000cb5320_0, v0000000000cb9380_0, v0000000000c17ca0_0, v0000000000cb5b40_0;
E_0000000000c2e820/1 .event edge, v0000000000cb7da0_0;
E_0000000000c2e820 .event/or E_0000000000c2e820/0, E_0000000000c2e820/1;
S_0000000000cb6e30 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 157, 3 641 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c16ee0 .functor BUFZ 32, v0000000000cb9420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cb8d40_0 .net "A_O", 31 0, L_0000000000cd5a50;  alias, 1 drivers
v0000000000cb96a0_0 .net "HF_U", 1 0, v0000000000cb5280_0;  alias, 1 drivers
v0000000000cb9100_0 .net "MUX_Out", 31 0, L_0000000000c16ee0;  alias, 1 drivers
v0000000000cb8fc0_0 .net "M_O", 31 0, L_0000000000c15d60;  alias, 1 drivers
v0000000000cb7940_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb8160_0 .net "X", 31 0, v0000000000ccffc0_0;  alias, 1 drivers
v0000000000cb9420_0 .var "salida", 31 0;
E_0000000000c2dd60/0 .event edge, v0000000000cb5280_0, v0000000000cb8160_0, v0000000000c17ca0_0, v0000000000cb5b40_0;
E_0000000000c2dd60/1 .event edge, v0000000000cb7da0_0;
E_0000000000c2dd60 .event/or E_0000000000c2dd60/0, E_0000000000c2dd60/1;
S_0000000000cb6fc0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 160, 3 641 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c16700 .functor BUFZ 32, v0000000000cb8e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cb9240_0 .net "A_O", 31 0, L_0000000000cd5a50;  alias, 1 drivers
v0000000000cb88e0_0 .net "HF_U", 1 0, v0000000000cb5be0_0;  alias, 1 drivers
v0000000000cb78a0_0 .net "MUX_Out", 31 0, L_0000000000c16700;  alias, 1 drivers
v0000000000cb8200_0 .net "M_O", 31 0, L_0000000000c15d60;  alias, 1 drivers
v0000000000cb8f20_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb7e40_0 .net "X", 31 0, v0000000000cd15a0_0;  alias, 1 drivers
v0000000000cb8e80_0 .var "salida", 31 0;
E_0000000000c2d9a0/0 .event edge, v0000000000cb5be0_0, v0000000000cb7e40_0, v0000000000c17ca0_0, v0000000000cb5b40_0;
E_0000000000c2d9a0/1 .event edge, v0000000000cb7da0_0;
E_0000000000c2d9a0 .event/or E_0000000000c2d9a0/0, E_0000000000c2d9a0/1;
S_0000000000cb6980 .scope module, "ram1" "inst_ram256x8" 2 79, 3 561 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000cb8700_0 .net "Address", 31 0, L_0000000000c16a80;  alias, 1 drivers
v0000000000cb9060_0 .var "DataOut", 31 0;
v0000000000cb79e0 .array "Mem", 255 0, 7 0;
v0000000000cb8de0_0 .net "Reset", 0 0, v0000000000cd4610_0;  alias, 1 drivers
E_0000000000c2dca0 .event edge, v0000000000c135e0_0, v0000000000c5e320_0, v0000000000c5f220_0;
S_0000000000cb7470 .scope module, "register_file_1" "register_file" 2 150, 5 6 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
L_0000000000c16a80 .functor BUFZ 32, v0000000000cc47d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd1320_0 .net "C", 3 0, v0000000000c5e460_0;  alias, 1 drivers
v0000000000cd10a0_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cd0f60_0 .net "E", 15 0, v0000000000ccebc0_0;  1 drivers
v0000000000cd0880_0 .net "HZPCld", 0 0, v0000000000cb64a0_0;  alias, 1 drivers
v0000000000cd1140_0 .net "MO", 31 0, v0000000000ccfd40_0;  1 drivers
v0000000000cd06a0_0 .net "PA", 31 0, v0000000000ccf660_0;  alias, 1 drivers
v0000000000cd13c0_0 .net "PB", 31 0, v0000000000ccffc0_0;  alias, 1 drivers
v0000000000cd01a0_0 .net "PCin", 31 0, L_0000000000c16540;  alias, 1 drivers
v0000000000cd16e0_0 .net "PCout", 31 0, L_0000000000c16a80;  alias, 1 drivers
v0000000000cd0600_0 .net "PD", 31 0, v0000000000cd15a0_0;  alias, 1 drivers
v0000000000cd0380_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cd1000_0 .net "Q0", 31 0, v0000000000cb8a20_0;  1 drivers
v0000000000cd07e0_0 .net "Q1", 31 0, v0000000000cb9600_0;  1 drivers
v0000000000cd0a60_0 .net "Q10", 31 0, v0000000000cb82a0_0;  1 drivers
v0000000000cd1640_0 .net "Q11", 31 0, v0000000000cb8980_0;  1 drivers
v0000000000cd0100_0 .net "Q12", 31 0, v0000000000cc4f50_0;  1 drivers
v0000000000cd0c40_0 .net "Q13", 31 0, v0000000000cc49b0_0;  1 drivers
v0000000000cd0920_0 .net "Q14", 31 0, v0000000000cc4730_0;  1 drivers
v0000000000cd0ba0_0 .net "Q15", 31 0, v0000000000cc47d0_0;  1 drivers
v0000000000cd09c0_0 .net "Q2", 31 0, v0000000000cc51d0_0;  1 drivers
v0000000000cd0060_0 .net "Q3", 31 0, v0000000000cc4870_0;  1 drivers
v0000000000cd0b00_0 .net "Q4", 31 0, v0000000000cc3bf0_0;  1 drivers
v0000000000cd0240_0 .net "Q5", 31 0, v0000000000cc44b0_0;  1 drivers
v0000000000cd02e0_0 .net "Q6", 31 0, v0000000000cc4190_0;  1 drivers
v0000000000cd0ce0_0 .net "Q7", 31 0, v0000000000cc45f0_0;  1 drivers
v0000000000cd0420_0 .net "Q8", 31 0, v0000000000ccdcc0_0;  1 drivers
v0000000000cd04c0_0 .net "Q9", 31 0, v0000000000ccf160_0;  1 drivers
o0000000000c67ff8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000cd0560_0 .net "R15MO", 1 0, o0000000000c67ff8;  0 drivers
v0000000000cd0ec0_0 .net "RFLd", 0 0, v0000000000c5f9a0_0;  alias, 1 drivers
v0000000000cd3170_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
v0000000000cd1a50_0 .net "SA", 3 0, v0000000000c5dc40_0;  alias, 1 drivers
v0000000000cd2810_0 .net "SB", 3 0, v0000000000c5e0a0_0;  alias, 1 drivers
L_0000000000cd6a90 .part v0000000000ccebc0_0, 15, 1;
L_0000000000cd7170 .part v0000000000ccebc0_0, 0, 1;
L_0000000000cd6770 .part v0000000000ccebc0_0, 1, 1;
L_0000000000cd6f90 .part v0000000000ccebc0_0, 2, 1;
L_0000000000cd7490 .part v0000000000ccebc0_0, 3, 1;
L_0000000000cd6630 .part v0000000000ccebc0_0, 4, 1;
L_0000000000cd72b0 .part v0000000000ccebc0_0, 5, 1;
L_0000000000cd5cd0 .part v0000000000ccebc0_0, 6, 1;
L_0000000000cd7530 .part v0000000000ccebc0_0, 7, 1;
L_0000000000cd69f0 .part v0000000000ccebc0_0, 8, 1;
L_0000000000cd7210 .part v0000000000ccebc0_0, 9, 1;
L_0000000000cd6950 .part v0000000000ccebc0_0, 10, 1;
L_0000000000cd75d0 .part v0000000000ccebc0_0, 11, 1;
L_0000000000cd5ff0 .part v0000000000ccebc0_0, 12, 1;
L_0000000000cd5d70 .part v0000000000ccebc0_0, 13, 1;
L_0000000000cd7710 .part v0000000000ccebc0_0, 14, 1;
S_0000000000cb7150 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cb7ee0_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cb91a0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb8a20_0 .var "Q", 31 0;
v0000000000cb7a80_0 .net "RFLd", 0 0, L_0000000000cd7170;  1 drivers
v0000000000cb92e0_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
E_0000000000c2d960 .event posedge, v0000000000c135e0_0, v0000000000c18740_0;
S_0000000000cb72e0 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cb94c0_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cb7bc0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb9600_0 .var "Q", 31 0;
v0000000000cb87a0_0 .net "RFLd", 0 0, L_0000000000cd6770;  1 drivers
v0000000000cb7f80_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cb67f0 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cb8020_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cb80c0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb82a0_0 .var "Q", 31 0;
v0000000000cb8840_0 .net "RFLd", 0 0, L_0000000000cd6950;  1 drivers
v0000000000cb8340_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc35d0 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cb83e0_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cb8480_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cb8980_0 .var "Q", 31 0;
v0000000000cb8520_0 .net "RFLd", 0 0, L_0000000000cd75d0;  1 drivers
v0000000000cb85c0_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc2310 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cb8ac0_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cb8b60_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc4f50_0 .var "Q", 31 0;
v0000000000cc5630_0 .net "RFLd", 0 0, L_0000000000cd5ff0;  1 drivers
v0000000000cc5310_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc1cd0 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc3e70_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc54f0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc49b0_0 .var "Q", 31 0;
v0000000000cc5590_0 .net "RFLd", 0 0, L_0000000000cd5d70;  1 drivers
v0000000000cc56d0_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc1820 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc3830_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc38d0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc4730_0 .var "Q", 31 0;
v0000000000cc4ff0_0 .net "RFLd", 0 0, L_0000000000cd7710;  1 drivers
v0000000000cc3f10_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc1b40 .scope module, "R15" "PCregister" 5 52, 5 175 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc3970_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc4d70_0 .net "HZPCld", 0 0, v0000000000cb64a0_0;  alias, 1 drivers
v0000000000cc3a10_0 .net "MOin", 31 0, v0000000000ccfd40_0;  alias, 1 drivers
v0000000000cc47d0_0 .var "Q", 31 0;
v0000000000cc4910_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc24a0 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc5090_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc3fb0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc51d0_0 .var "Q", 31 0;
v0000000000cc4550_0 .net "RFLd", 0 0, L_0000000000cd6f90;  1 drivers
v0000000000cc40f0_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc27c0 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc4a50_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc4230_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc4870_0 .var "Q", 31 0;
v0000000000cc5450_0 .net "RFLd", 0 0, L_0000000000cd7490;  1 drivers
v0000000000cc3b50_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc2f90 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc5130_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc3ab0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc3bf0_0 .var "Q", 31 0;
v0000000000cc4e10_0 .net "RFLd", 0 0, L_0000000000cd6630;  1 drivers
v0000000000cc3c90_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc2c70 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc4af0_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc5270_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc44b0_0 .var "Q", 31 0;
v0000000000cc4050_0 .net "RFLd", 0 0, L_0000000000cd72b0;  1 drivers
v0000000000cc53b0_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc2180 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc4b90_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc3d30_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc4190_0 .var "Q", 31 0;
v0000000000cc42d0_0 .net "RFLd", 0 0, L_0000000000cd5cd0;  1 drivers
v0000000000cc3dd0_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc19b0 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc4370_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc4410_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cc45f0_0 .var "Q", 31 0;
v0000000000cc4c30_0 .net "RFLd", 0 0, L_0000000000cd7530;  1 drivers
v0000000000cc4690_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc2630 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cc4cd0_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000cc4eb0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000ccdcc0_0 .var "Q", 31 0;
v0000000000cceb20_0 .net "RFLd", 0 0, L_0000000000cd69f0;  1 drivers
v0000000000ccf980_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc3120 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ccdd60_0 .net "CLK", 0 0, v0000000000cd42f0_0;  alias, 1 drivers
v0000000000ccdc20_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000ccf160_0 .var "Q", 31 0;
v0000000000cce940_0 .net "RFLd", 0 0, L_0000000000cd7210;  1 drivers
v0000000000ccf2a0_0 .net "RST", 0 0, v0000000000cd4610_0;  alias, 1 drivers
S_0000000000cc1ff0 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000cce3a0_0 .net "C", 3 0, v0000000000c5e460_0;  alias, 1 drivers
v0000000000ccebc0_0 .var "E", 15 0;
v0000000000ccf8e0_0 .net "Ld", 0 0, v0000000000c5f9a0_0;  alias, 1 drivers
E_0000000000c2da60 .event edge, v0000000000c5f9a0_0, v0000000000c5e460_0;
S_0000000000cc2950 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000ccd860_0 .net "I0", 31 0, v0000000000cb8a20_0;  alias, 1 drivers
v0000000000cced00_0 .net "I1", 31 0, v0000000000cb9600_0;  alias, 1 drivers
v0000000000ccdea0_0 .net "I10", 31 0, v0000000000cb82a0_0;  alias, 1 drivers
v0000000000ccef80_0 .net "I11", 31 0, v0000000000cb8980_0;  alias, 1 drivers
v0000000000ccf700_0 .net "I12", 31 0, v0000000000cc4f50_0;  alias, 1 drivers
v0000000000cceda0_0 .net "I13", 31 0, v0000000000cc49b0_0;  alias, 1 drivers
v0000000000cce580_0 .net "I14", 31 0, v0000000000cc4730_0;  alias, 1 drivers
v0000000000ccee40_0 .net "I15", 31 0, v0000000000cc47d0_0;  alias, 1 drivers
v0000000000cceee0_0 .net "I2", 31 0, v0000000000cc51d0_0;  alias, 1 drivers
v0000000000ccd900_0 .net "I3", 31 0, v0000000000cc4870_0;  alias, 1 drivers
v0000000000cce6c0_0 .net "I4", 31 0, v0000000000cc3bf0_0;  alias, 1 drivers
v0000000000ccdae0_0 .net "I5", 31 0, v0000000000cc44b0_0;  alias, 1 drivers
v0000000000ccfb60_0 .net "I6", 31 0, v0000000000cc4190_0;  alias, 1 drivers
v0000000000ccf020_0 .net "I7", 31 0, v0000000000cc45f0_0;  alias, 1 drivers
v0000000000cce760_0 .net "I8", 31 0, v0000000000ccdcc0_0;  alias, 1 drivers
v0000000000ccde00_0 .net "I9", 31 0, v0000000000ccf160_0;  alias, 1 drivers
v0000000000ccf660_0 .var "P", 31 0;
v0000000000ccd9a0_0 .net "S", 3 0, v0000000000c5dc40_0;  alias, 1 drivers
E_0000000000c2dfe0/0 .event edge, v0000000000cc47d0_0, v0000000000cc4730_0, v0000000000cc49b0_0, v0000000000cc4f50_0;
E_0000000000c2dfe0/1 .event edge, v0000000000cb8980_0, v0000000000cb82a0_0, v0000000000ccf160_0, v0000000000ccdcc0_0;
E_0000000000c2dfe0/2 .event edge, v0000000000cc45f0_0, v0000000000cc4190_0, v0000000000cc44b0_0, v0000000000cc3bf0_0;
E_0000000000c2dfe0/3 .event edge, v0000000000cc4870_0, v0000000000cc51d0_0, v0000000000cb9600_0, v0000000000cb8a20_0;
E_0000000000c2dfe0/4 .event edge, v0000000000c5dc40_0;
E_0000000000c2dfe0 .event/or E_0000000000c2dfe0/0, E_0000000000c2dfe0/1, E_0000000000c2dfe0/2, E_0000000000c2dfe0/3, E_0000000000c2dfe0/4;
S_0000000000cc1e60 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000ccdf40_0 .net "I0", 31 0, v0000000000cb8a20_0;  alias, 1 drivers
v0000000000ccdb80_0 .net "I1", 31 0, v0000000000cb9600_0;  alias, 1 drivers
v0000000000cce300_0 .net "I10", 31 0, v0000000000cb82a0_0;  alias, 1 drivers
v0000000000ccf0c0_0 .net "I11", 31 0, v0000000000cb8980_0;  alias, 1 drivers
v0000000000ccfe80_0 .net "I12", 31 0, v0000000000cc4f50_0;  alias, 1 drivers
v0000000000ccff20_0 .net "I13", 31 0, v0000000000cc49b0_0;  alias, 1 drivers
v0000000000ccf340_0 .net "I14", 31 0, v0000000000cc4730_0;  alias, 1 drivers
v0000000000ccf480_0 .net "I15", 31 0, v0000000000cc47d0_0;  alias, 1 drivers
v0000000000ccf200_0 .net "I2", 31 0, v0000000000cc51d0_0;  alias, 1 drivers
v0000000000ccfde0_0 .net "I3", 31 0, v0000000000cc4870_0;  alias, 1 drivers
v0000000000ccec60_0 .net "I4", 31 0, v0000000000cc3bf0_0;  alias, 1 drivers
v0000000000ccda40_0 .net "I5", 31 0, v0000000000cc44b0_0;  alias, 1 drivers
v0000000000ccf7a0_0 .net "I6", 31 0, v0000000000cc4190_0;  alias, 1 drivers
v0000000000ccf840_0 .net "I7", 31 0, v0000000000cc45f0_0;  alias, 1 drivers
v0000000000cce8a0_0 .net "I8", 31 0, v0000000000ccdcc0_0;  alias, 1 drivers
v0000000000ccf520_0 .net "I9", 31 0, v0000000000ccf160_0;  alias, 1 drivers
v0000000000ccffc0_0 .var "P", 31 0;
v0000000000ccf5c0_0 .net "S", 3 0, v0000000000c5e0a0_0;  alias, 1 drivers
E_0000000000c2e220/0 .event edge, v0000000000cc47d0_0, v0000000000cc4730_0, v0000000000cc49b0_0, v0000000000cc4f50_0;
E_0000000000c2e220/1 .event edge, v0000000000cb8980_0, v0000000000cb82a0_0, v0000000000ccf160_0, v0000000000ccdcc0_0;
E_0000000000c2e220/2 .event edge, v0000000000cc45f0_0, v0000000000cc4190_0, v0000000000cc44b0_0, v0000000000cc3bf0_0;
E_0000000000c2e220/3 .event edge, v0000000000cc4870_0, v0000000000cc51d0_0, v0000000000cb9600_0, v0000000000cb8a20_0;
E_0000000000c2e220/4 .event edge, v0000000000c5e0a0_0;
E_0000000000c2e220 .event/or E_0000000000c2e220/0, E_0000000000c2e220/1, E_0000000000c2e220/2, E_0000000000c2e220/3, E_0000000000c2e220/4;
S_0000000000cc2ae0 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000ccfa20_0 .net "I0", 31 0, v0000000000cb8a20_0;  alias, 1 drivers
v0000000000cce260_0 .net "I1", 31 0, v0000000000cb9600_0;  alias, 1 drivers
v0000000000cce9e0_0 .net "I10", 31 0, v0000000000cb82a0_0;  alias, 1 drivers
v0000000000ccfac0_0 .net "I11", 31 0, v0000000000cb8980_0;  alias, 1 drivers
v0000000000ccdfe0_0 .net "I12", 31 0, v0000000000cc4f50_0;  alias, 1 drivers
v0000000000ccfc00_0 .net "I13", 31 0, v0000000000cc49b0_0;  alias, 1 drivers
v0000000000ccfca0_0 .net "I14", 31 0, v0000000000cc4730_0;  alias, 1 drivers
v0000000000cce120_0 .net "I15", 31 0, v0000000000cc47d0_0;  alias, 1 drivers
v0000000000cce1c0_0 .net "I2", 31 0, v0000000000cc51d0_0;  alias, 1 drivers
v0000000000cce440_0 .net "I3", 31 0, v0000000000cc4870_0;  alias, 1 drivers
v0000000000cce4e0_0 .net "I4", 31 0, v0000000000cc3bf0_0;  alias, 1 drivers
v0000000000cce620_0 .net "I5", 31 0, v0000000000cc44b0_0;  alias, 1 drivers
v0000000000cce800_0 .net "I6", 31 0, v0000000000cc4190_0;  alias, 1 drivers
v0000000000ccea80_0 .net "I7", 31 0, v0000000000cc45f0_0;  alias, 1 drivers
v0000000000cd0d80_0 .net "I8", 31 0, v0000000000ccdcc0_0;  alias, 1 drivers
v0000000000cd0e20_0 .net "I9", 31 0, v0000000000ccf160_0;  alias, 1 drivers
v0000000000cd15a0_0 .var "P", 31 0;
v0000000000cd0740_0 .net "S", 3 0, v0000000000c5e460_0;  alias, 1 drivers
E_0000000000c2e020/0 .event edge, v0000000000cc47d0_0, v0000000000cc4730_0, v0000000000cc49b0_0, v0000000000cc4f50_0;
E_0000000000c2e020/1 .event edge, v0000000000cb8980_0, v0000000000cb82a0_0, v0000000000ccf160_0, v0000000000ccdcc0_0;
E_0000000000c2e020/2 .event edge, v0000000000cc45f0_0, v0000000000cc4190_0, v0000000000cc44b0_0, v0000000000cc3bf0_0;
E_0000000000c2e020/3 .event edge, v0000000000cc4870_0, v0000000000cc51d0_0, v0000000000cb9600_0, v0000000000cb8a20_0;
E_0000000000c2e020/4 .event edge, v0000000000c5e460_0;
E_0000000000c2e020 .event/or E_0000000000c2e020/0, E_0000000000c2e020/1, E_0000000000c2e020/2, E_0000000000c2e020/3, E_0000000000c2e020/4;
S_0000000000cc32b0 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000cb7470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000ccfd40_0 .var "MO", 31 0;
v0000000000cd1500_0 .net "PC", 31 0, L_0000000000c16540;  alias, 1 drivers
v0000000000cd11e0_0 .net "PW", 31 0, L_0000000000c15dd0;  alias, 1 drivers
v0000000000cd1280_0 .net "PWLd", 0 0, L_0000000000cd6a90;  1 drivers
E_0000000000c2d9e0 .event edge, v0000000000cd1280_0, v0000000000cb6540_0, v0000000000cb7da0_0;
S_0000000000cc2e00 .scope module, "se" "SExtender" 2 134, 3 709 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000c16fc0 .functor BUFZ 32, v0000000000cd3b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd1eb0_0 .var/i "i", 31 0;
v0000000000cd29f0_0 .net "in", 23 0, v0000000000c5eb40_0;  alias, 1 drivers
v0000000000cd2db0_0 .var "in1", 31 0;
v0000000000cd1e10_0 .net/s "out1", 31 0, L_0000000000c16fc0;  alias, 1 drivers
v0000000000cd3b70_0 .var/s "result", 31 0;
v0000000000cd1af0_0 .var/s "shift_result", 31 0;
v0000000000cd3a30_0 .var/s "temp_reg", 31 0;
v0000000000cd2d10_0 .var/s "twoscomp", 31 0;
E_0000000000c2df60/0 .event edge, v0000000000c5eb40_0, v0000000000cd2db0_0, v0000000000cd2d10_0, v0000000000cd3a30_0;
E_0000000000c2df60/1 .event edge, v0000000000cd1af0_0;
E_0000000000c2df60 .event/or E_0000000000c2df60/0, E_0000000000c2df60/1;
S_0000000000cc3440 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 196, 6 1 0, S_0000000000a7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000cd1910_0 .net "A", 31 0, v0000000000c5f7c0_0;  alias, 1 drivers
v0000000000cd3850_0 .net "B", 31 0, v0000000000c13cc0_0;  alias, 1 drivers
v0000000000cd3490_0 .var "C", 0 0;
v0000000000cd3710_0 .var "by_imm_shift", 1 0;
v0000000000cd3350_0 .var/i "i", 31 0;
v0000000000cd1f50_0 .var/i "num_of_rot", 31 0;
v0000000000cd3670_0 .var "relleno", 0 0;
v0000000000cd2b30_0 .var "shift", 1 0;
v0000000000cd3210_0 .var "shift_result", 31 0;
v0000000000cd21d0_0 .var "shifter_op", 2 0;
v0000000000cd3ad0_0 .var "temp_reg", 31 0;
E_0000000000c2da20/0 .event edge, v0000000000c13cc0_0, v0000000000c5f7c0_0, v0000000000cd21d0_0, v0000000000cd3710_0;
E_0000000000c2da20/1 .event edge, v0000000000cd1f50_0, v0000000000cd3ad0_0, v0000000000cd3670_0, v0000000000cd2b30_0;
E_0000000000c2da20 .event/or E_0000000000c2da20/0, E_0000000000c2da20/1;
    .scope S_0000000000cb6980;
T_0 ;
    %wait E_0000000000c2dca0;
    %load/vec4 v0000000000cb8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb9060_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000cb8700_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000cb8700_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb79e0, 4;
    %load/vec4 v0000000000cb8700_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb79e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cb8700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb79e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cb8700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb79e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb9060_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000cb8700_0;
    %load/vec4a v0000000000cb79e0, 4;
    %pad/u 32;
    %store/vec4 v0000000000cb9060_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000af6e60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5efa0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000af6e60;
T_2 ;
    %wait E_0000000000c2dc20;
    %load/vec4 v0000000000c5f180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c5efa0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c5efa0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c5efa0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c5e820_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c5e820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c5efa0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c5e820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c5efa0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c5e320_0;
    %pad/u 33;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c5e6e0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c5e8c0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c5e8c0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c5f400_0, 0, 32;
    %load/vec4 v0000000000c5e8c0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c5f0e0_0, 0, 32;
    %load/vec4 v0000000000c5e8c0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c5f040_0, 0, 32;
    %load/vec4 v0000000000c5efa0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c5e320_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c5e6e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c5e8c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c5e6e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c5efa0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c5e6e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c5e320_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c5e8c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c5e320_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c5efa0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c5e320_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c5e6e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c5e320_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c5e8c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5f360_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a6ff30;
T_3 ;
    %wait E_0000000000c2e7e0;
    %load/vec4 v0000000000cb56e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000cb5640_0;
    %store/vec4 v0000000000cb47e0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000cb60e0_0;
    %store/vec4 v0000000000cb47e0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a77210;
T_4 ;
    %wait E_0000000000c2ca60;
    %load/vec4 v0000000000c5e640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5dce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5e1e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5e0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5e780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5dc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5f680_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c5eb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5f5e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c5f4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c5e5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c5f720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000c5f220_0;
    %assign/vec4 v0000000000c5dce0_0, 0;
    %load/vec4 v0000000000c5fae0_0;
    %assign/vec4 v0000000000c5e1e0_0, 0;
    %load/vec4 v0000000000c5f220_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c5e0a0_0, 0;
    %load/vec4 v0000000000c5f220_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c5e780_0, 0;
    %load/vec4 v0000000000c5f220_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c5dc40_0, 0;
    %load/vec4 v0000000000c5f220_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c5f680_0, 0;
    %load/vec4 v0000000000c5f220_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c5eb40_0, 0;
    %load/vec4 v0000000000c5f220_0;
    %assign/vec4 v0000000000c5f5e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5dce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5e1e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5e0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5e780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5dc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5f680_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c5eb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5f5e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a77530;
T_5 ;
    %wait E_0000000000c2ca60;
    %load/vec4 v0000000000c5e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5e280_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000c5ee60_0;
    %assign/vec4 v0000000000c5e280_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000cc2e00;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1eb0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000cc2e00;
T_7 ;
    %wait E_0000000000c2df60;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000cd29f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd2db0_0, 0, 32;
    %load/vec4 v0000000000cd2db0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd2d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1eb0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000cd1eb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000cd2d10_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3a30_0, 0, 32;
    %load/vec4 v0000000000cd1eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd1eb0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000cd3a30_0;
    %store/vec4 v0000000000cd1af0_0, 0, 32;
    %load/vec4 v0000000000cd1af0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000cd3b70_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000af6ff0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb27d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb2cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb2eb0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000000000af6ff0;
T_9 ;
    %wait E_0000000000c2e120;
    %load/vec4 v0000000000cb3c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb2eb0_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cb2eb0_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000cb2eb0_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000cb3bd0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000cb3bd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb2eb0_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000cb3bd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cb2eb0_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000cb2870_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000cb3ef0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000cb2c30_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000cb2c30_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000cb2cd0_0, 0, 32;
    %load/vec4 v0000000000cb2c30_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000cb27d0_0, 0, 32;
    %load/vec4 v0000000000cb2c30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cb3630_0, 0, 32;
    %load/vec4 v0000000000cb2eb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000cb2870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb3ef0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000cb2c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb3ef0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000cb2eb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000cb3ef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb2870_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000cb2c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb2870_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000cb2eb0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000cb2870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb3ef0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000cb2870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb2c30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3310_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000cc1ff0;
T_10 ;
    %wait E_0000000000c2da60;
    %load/vec4 v0000000000ccf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000cce3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %jmp T_10.18;
T_10.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000ccebc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000cc2950;
T_11 ;
    %wait E_0000000000c2dfe0;
    %load/vec4 v0000000000ccd9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %jmp T_11.16;
T_11.0 ;
    %load/vec4 v0000000000ccd860_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.1 ;
    %load/vec4 v0000000000cced00_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.2 ;
    %load/vec4 v0000000000cceee0_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.3 ;
    %load/vec4 v0000000000ccd900_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.4 ;
    %load/vec4 v0000000000cce6c0_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.5 ;
    %load/vec4 v0000000000ccdae0_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.6 ;
    %load/vec4 v0000000000ccfb60_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.7 ;
    %load/vec4 v0000000000ccf020_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.8 ;
    %load/vec4 v0000000000cce760_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0000000000ccde00_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.10 ;
    %load/vec4 v0000000000ccdea0_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.11 ;
    %load/vec4 v0000000000ccef80_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.12 ;
    %load/vec4 v0000000000ccf700_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.13 ;
    %load/vec4 v0000000000cceda0_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.14 ;
    %load/vec4 v0000000000cce580_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0000000000ccee40_0;
    %assign/vec4 v0000000000ccf660_0, 0;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000cc1e60;
T_12 ;
    %wait E_0000000000c2e220;
    %load/vec4 v0000000000ccf5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000ccdf40_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000ccdb80_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000ccf200_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000ccfde0_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000ccec60_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000ccda40_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000ccf7a0_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000ccf840_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000cce8a0_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000ccf520_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000cce300_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000ccf0c0_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000ccfe80_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000ccff20_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000ccf340_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000ccf480_0;
    %assign/vec4 v0000000000ccffc0_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000cc2ae0;
T_13 ;
    %wait E_0000000000c2e020;
    %load/vec4 v0000000000cd0740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000ccfa20_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000cce260_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000cce1c0_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000cce440_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000cce4e0_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000cce620_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000cce800_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000ccea80_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000cd0d80_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000cd0e20_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000cce9e0_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000ccfac0_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000ccdfe0_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000ccfc00_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000ccfca0_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000cce120_0;
    %assign/vec4 v0000000000cd15a0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000cc32b0;
T_14 ;
    %wait E_0000000000c2d9e0;
    %load/vec4 v0000000000cd1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000000cd11e0_0;
    %assign/vec4 v0000000000ccfd40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000000cd1500_0;
    %assign/vec4 v0000000000ccfd40_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000cb7150;
T_15 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cb92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cb8a20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000cb7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000000000cb91a0_0;
    %assign/vec4 v0000000000cb8a20_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000cb72e0;
T_16 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cb7f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cb9600_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000cb87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000000000cb7bc0_0;
    %assign/vec4 v0000000000cb9600_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000cc24a0;
T_17 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc51d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000cc4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000cc3fb0_0;
    %assign/vec4 v0000000000cc51d0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000cc27c0;
T_18 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc4870_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000cc5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000cc4230_0;
    %assign/vec4 v0000000000cc4870_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000cc2f90;
T_19 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc3c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc3bf0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000cc4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000cc3ab0_0;
    %assign/vec4 v0000000000cc3bf0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000cc2c70;
T_20 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc44b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000cc4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000cc5270_0;
    %assign/vec4 v0000000000cc44b0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000cc2180;
T_21 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc4190_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000cc42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000cc3d30_0;
    %assign/vec4 v0000000000cc4190_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000cc19b0;
T_22 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc4690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc45f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000cc4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000cc4410_0;
    %assign/vec4 v0000000000cc45f0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000cc2630;
T_23 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000ccf980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccdcc0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000cceb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000cc4eb0_0;
    %assign/vec4 v0000000000ccdcc0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000cc3120;
T_24 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000ccf2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccf160_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000cce940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000ccdc20_0;
    %assign/vec4 v0000000000ccf160_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000cb67f0;
T_25 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cb8340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cb82a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000cb8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000cb80c0_0;
    %assign/vec4 v0000000000cb82a0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000cc35d0;
T_26 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cb85c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cb8980_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000cb8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000cb8480_0;
    %assign/vec4 v0000000000cb8980_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000cc2310;
T_27 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc4f50_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000cc5630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000cb8b60_0;
    %assign/vec4 v0000000000cc4f50_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000cc1cd0;
T_28 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc49b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000cc5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000cc54f0_0;
    %assign/vec4 v0000000000cc49b0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000cc1820;
T_29 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc3f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc4730_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000cc4ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000cc38d0_0;
    %assign/vec4 v0000000000cc4730_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000cc1b40;
T_30 ;
    %wait E_0000000000c2d960;
    %load/vec4 v0000000000cc4910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cc47d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000cc4d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000cc3a10_0;
    %assign/vec4 v0000000000cc47d0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000cb7600;
T_31 ;
    %wait E_0000000000c2e820;
    %load/vec4 v0000000000cb8c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0000000000cb9380_0;
    %store/vec4 v0000000000cb8ca0_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0000000000cb8660_0;
    %store/vec4 v0000000000cb8ca0_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0000000000cb7800_0;
    %store/vec4 v0000000000cb8ca0_0, 0, 32;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0000000000cb7c60_0;
    %store/vec4 v0000000000cb8ca0_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000000cb6e30;
T_32 ;
    %wait E_0000000000c2dd60;
    %load/vec4 v0000000000cb96a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000000000cb8160_0;
    %store/vec4 v0000000000cb9420_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000000000cb8d40_0;
    %store/vec4 v0000000000cb9420_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000000000cb8fc0_0;
    %store/vec4 v0000000000cb9420_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000000000cb7940_0;
    %store/vec4 v0000000000cb9420_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000cb6fc0;
T_33 ;
    %wait E_0000000000c2d9a0;
    %load/vec4 v0000000000cb88e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000cb7e40_0;
    %store/vec4 v0000000000cb8e80_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000cb9240_0;
    %store/vec4 v0000000000cb8e80_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000cb8200_0;
    %store/vec4 v0000000000cb8e80_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000cb8f20_0;
    %store/vec4 v0000000000cb8e80_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000ab5870;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb38b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb5140_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000000000ab5870;
T_35 ;
    %wait E_0000000000c2dc60;
    %load/vec4 v0000000000cb33b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cb4210_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb38b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb5140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000cb3b30_0, 0, 3;
    %load/vec4 v0000000000cb3b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %jmp T_35.7;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb38b0_0, 0, 1;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
    %jmp T_35.7;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb38b0_0, 0, 1;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
    %jmp T_35.7;
T_35.4 ;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000cb5960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb38b0_0, 0, 1;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000cb5140_0, 0, 1;
    %load/vec4 v0000000000cb3d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
    %jmp T_35.9;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
T_35.9 ;
    %load/vec4 v0000000000cb5960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
    %jmp T_35.11;
T_35.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
T_35.11 ;
    %jmp T_35.7;
T_35.5 ;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000cb5960_0, 0, 1;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000cb5140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb38b0_0, 0, 1;
    %load/vec4 v0000000000cb5960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
    %jmp T_35.13;
T_35.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
T_35.13 ;
    %load/vec4 v0000000000cb3d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
    %jmp T_35.15;
T_35.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
T_35.15 ;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_35.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb4a60_0, 0, 1;
    %jmp T_35.17;
T_35.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb4a60_0, 0, 1;
T_35.17 ;
    %jmp T_35.7;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb38b0_0, 0, 1;
    %load/vec4 v0000000000cb4210_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000cb3810_0, 0, 1;
    %load/vec4 v0000000000cb3810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb5140_0, 0, 1;
    %jmp T_35.19;
T_35.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb53c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb6400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb3d10_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cb39f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb43f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb5140_0, 0, 1;
T_35.19 ;
    %jmp T_35.7;
T_35.7 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000a6fda0;
T_36 ;
    %wait E_0000000000c2dbe0;
    %load/vec4 v0000000000cb4ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000cb5e60_0, 0, 7;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0000000000cb5500_0;
    %pad/u 7;
    %store/vec4 v0000000000cb5e60_0, 0, 7;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000a80680;
T_37 ;
    %wait E_0000000000c2ca60;
    %load/vec4 v0000000000c14a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c13d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c14080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c141c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c14800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c14300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c148a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ac8c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5f7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5e140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c13ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c13cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000c13e00_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000c14440_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000c13d60_0, 0;
    %load/vec4 v0000000000c14440_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000c14080_0, 0;
    %load/vec4 v0000000000c14440_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000c141c0_0, 0;
    %load/vec4 v0000000000c14440_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000c14800_0, 0;
    %load/vec4 v0000000000c14440_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000c14300_0, 0;
    %load/vec4 v0000000000c14440_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000c148a0_0, 0;
    %load/vec4 v0000000000ac8b70_0;
    %assign/vec4 v0000000000ac8c10_0, 0;
    %load/vec4 v0000000000c06850_0;
    %assign/vec4 v0000000000c5f7c0_0, 0;
    %load/vec4 v0000000000c5e3c0_0;
    %assign/vec4 v0000000000c5e140_0, 0;
    %load/vec4 v0000000000c143a0_0;
    %assign/vec4 v0000000000c13ae0_0, 0;
    %load/vec4 v0000000000c149e0_0;
    %assign/vec4 v0000000000c13cc0_0, 0;
    %load/vec4 v0000000000c144e0_0;
    %assign/vec4 v0000000000c13e00_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000af7180;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb40d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb31d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb29b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3db0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0000000000af7180;
T_39 ;
    %wait E_0000000000c2e5e0;
    %load/vec4 v0000000000cb2f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb3db0_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cb3db0_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000cb3db0_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000cb3f90_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000cb3f90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb3db0_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000cb3f90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cb3db0_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000cb3950_0;
    %pad/u 33;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000cb36d0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000cb2910_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000cb2910_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000cb31d0_0, 0, 32;
    %load/vec4 v0000000000cb2910_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000cb40d0_0, 0, 32;
    %load/vec4 v0000000000cb2910_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cb29b0_0, 0, 32;
    %load/vec4 v0000000000cb3db0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000cb3950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb36d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000cb2910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb36d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000cb3db0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000cb36d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb3950_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000cb2910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb3950_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000cb3db0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000cb3950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb36d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000cb3950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cb2910_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4170_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000cc3440;
T_40 ;
    %wait E_0000000000c2da20;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000cd21d0_0, 0, 3;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cd3710_0, 0, 2;
    %load/vec4 v0000000000cd1910_0;
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd21d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000cd1f50_0, 0, 32;
    %load/vec4 v0000000000cd3710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000cd1f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000cd1f50_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000cd3490_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000cd1f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cd3490_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %load/vec4 v0000000000cd1f50_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cd3490_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000cd1f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cd3490_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cd3490_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cd3670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000cd3670_0;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %load/vec4 v0000000000cd1f50_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cd3490_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000cd1f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cd3490_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd1910_0;
    %load/vec4 v0000000000cd1f50_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cd3490_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000cd1f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cd3490_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000cd3850_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cd2b30_0, 0, 2;
    %load/vec4 v0000000000cd2b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000cd1f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000cd1f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cd3670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000cd3670_0;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000cd1f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cd1910_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000cd3350_0;
    %load/vec4 v0000000000cd1f50_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cd3ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd3ad0_0, 0, 32;
    %load/vec4 v0000000000cd3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd3350_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000cd3ad0_0;
    %store/vec4 v0000000000cd3210_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000a700c0;
T_41 ;
    %wait E_0000000000c2e4e0;
    %load/vec4 v0000000000cb6180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000cb4ce0_0;
    %store/vec4 v0000000000cb5aa0_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000cb4880_0;
    %store/vec4 v0000000000cb5aa0_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000a7ee90;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c19280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c182e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a20_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000a7ee90;
T_43 ;
    %wait E_0000000000c2ca60;
    %load/vec4 v0000000000c18600_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000c18060_0, 0;
    %load/vec4 v0000000000c18600_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000c19280_0, 0;
    %load/vec4 v0000000000c18600_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000c182e0_0, 0;
    %load/vec4 v0000000000c18600_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000c18d80_0, 0;
    %load/vec4 v0000000000c19000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000c19280_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000c19280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000c182e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000c182e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000c18060_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000c18060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000c18d80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000c18d80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000c182e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c19280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000c182e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c19280_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000c18d80_0;
    %load/vec4 v0000000000c18060_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000c18d80_0;
    %load/vec4 v0000000000c18060_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000c19280_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c18060_0;
    %load/vec4 v0000000000c18d80_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000c19280_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c18060_0;
    %load/vec4 v0000000000c18d80_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17a20_0, 0;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000000a7f020;
T_44 ;
    %wait E_0000000000c2de60;
    %load/vec4 v0000000000c17700_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c177a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17b60_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17b60_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000a804f0;
T_45 ;
    %wait E_0000000000c2ca60;
    %load/vec4 v0000000000c135e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c184c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c186a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c18560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c14940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c18920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c13360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c134a0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000c17ca0_0;
    %assign/vec4 v0000000000c184c0_0, 0;
    %load/vec4 v0000000000c139a0_0;
    %assign/vec4 v0000000000c186a0_0, 0;
    %load/vec4 v0000000000c18100_0;
    %assign/vec4 v0000000000c18560_0, 0;
    %load/vec4 v0000000000c18880_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %load/vec4 v0000000000c18240_0;
    %assign/vec4 v0000000000c18920_0, 0;
    %load/vec4 v0000000000c18380_0;
    %assign/vec4 v0000000000c13360_0, 0;
    %load/vec4 v0000000000c18420_0;
    %assign/vec4 v0000000000c134a0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000ab5a00;
T_46 ;
    %wait E_0000000000c2e1a0;
    %load/vec4 v0000000000cb50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb4920_0, 0, 32;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000000000cb5000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.2, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.3, 4;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0000000000cb4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000cb4f60_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cb4e20_0;
    %store/vec4a v0000000000cb4b00, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %ix/getv 4, v0000000000cb4e20_0;
    %load/vec4a v0000000000cb4b00, 4;
    %pad/u 32;
    %store/vec4 v0000000000cb4920_0, 0, 32;
T_46.6 ;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0000000000cb4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.7, 8;
    %load/vec4 v0000000000cb4f60_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000cb4e20_0;
    %store/vec4a v0000000000cb4b00, 4, 0;
    %load/vec4 v0000000000cb4f60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000cb4e20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cb4b00, 4, 0;
    %load/vec4 v0000000000cb4f60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000cb4e20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cb4b00, 4, 0;
    %load/vec4 v0000000000cb4f60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000cb4e20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cb4b00, 4, 0;
    %jmp T_46.8;
T_46.7 ;
    %load/vec4 v0000000000cb4e20_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb4b00, 4;
    %load/vec4 v0000000000cb4e20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb4b00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cb4e20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb4b00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cb4e20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cb4b00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb4920_0, 0, 32;
T_46.8 ;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000cb6ca0;
T_47 ;
    %wait E_0000000000c2e460;
    %load/vec4 v0000000000cb5d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000cb5c80_0;
    %store/vec4 v0000000000cb6220_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000cb65e0_0;
    %store/vec4 v0000000000cb6220_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000a773a0;
T_48 ;
    %wait E_0000000000c2ca60;
    %load/vec4 v0000000000c5f860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5de20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c5dec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c5e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c5f900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c5f9a0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000c5fa40_0;
    %assign/vec4 v0000000000c5de20_0, 0;
    %load/vec4 v0000000000c5dd80_0;
    %assign/vec4 v0000000000c5dec0_0, 0;
    %load/vec4 v0000000000c5ea00_0;
    %assign/vec4 v0000000000c5e460_0, 0;
    %load/vec4 v0000000000c5df60_0;
    %assign/vec4 v0000000000c5f900_0, 0;
    %load/vec4 v0000000000c5f540_0;
    %assign/vec4 v0000000000c5f9a0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000cb6b10;
T_49 ;
    %wait E_0000000000c2d920;
    %load/vec4 v0000000000cb9560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000cb6680_0;
    %store/vec4 v0000000000cb7b20_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000cb49c0_0;
    %store/vec4 v0000000000cb7b20_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000ab5b90;
T_50 ;
    %wait E_0000000000c2e4a0;
    %load/vec4 v0000000000cb5820_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cb5dc0_0;
    %load/vec4 v0000000000cb62c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cb4c40_0;
    %load/vec4 v0000000000cb62c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb5a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb64a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb5fa0_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb5a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb64a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb5fa0_0, 0, 1;
T_50.1 ;
    %load/vec4 v0000000000cb51e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000000000cb5dc0_0;
    %load/vec4 v0000000000cb62c0_0;
    %cmp/e;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000cb5320_0, 0, 2;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cb5320_0, 0, 2;
T_50.5 ;
    %load/vec4 v0000000000cb4c40_0;
    %load/vec4 v0000000000cb62c0_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000cb5280_0, 0, 2;
    %jmp T_50.7;
T_50.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cb5280_0, 0, 2;
T_50.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cb5be0_0, 0, 2;
T_50.2 ;
    %load/vec4 v0000000000cb6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %load/vec4 v0000000000cb5dc0_0;
    %load/vec4 v0000000000cb5780_0;
    %cmp/e;
    %jmp/0xz  T_50.10, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000cb5320_0, 0, 2;
T_50.10 ;
    %load/vec4 v0000000000cb4c40_0;
    %load/vec4 v0000000000cb5780_0;
    %cmp/e;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000cb5280_0, 0, 2;
T_50.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cb5be0_0, 0, 2;
T_50.8 ;
    %load/vec4 v0000000000cb6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %load/vec4 v0000000000cb5dc0_0;
    %load/vec4 v0000000000cb5f00_0;
    %cmp/e;
    %jmp/0xz  T_50.16, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000cb5320_0, 0, 2;
T_50.16 ;
    %load/vec4 v0000000000cb4c40_0;
    %load/vec4 v0000000000cb5f00_0;
    %cmp/e;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000cb5280_0, 0, 2;
T_50.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cb5be0_0, 0, 2;
T_50.14 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a7ed00;
T_51 ;
    %vpi_func 2 83 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cd4110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd23b0_0, 0, 32;
T_51.0 ;
    %vpi_func 2 85 "$feof" 32, v0000000000cd4110_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_51.1, 8;
    %vpi_func 2 86 "$fscanf" 32, v0000000000cd4110_0, "%b", v0000000000cd4bb0_0 {0 0 0};
    %store/vec4 v0000000000cd4a70_0, 0, 32;
    %load/vec4 v0000000000cd4bb0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cd23b0_0;
    %store/vec4a v0000000000cb79e0, 4, 0;
    %load/vec4 v0000000000cd23b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd23b0_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %vpi_call 2 91 "$fclose", v0000000000cd4110_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd4070_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cd4070_0;
    %store/vec4 v0000000000cd23b0_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000a7ed00;
T_52 ;
    %vpi_func 2 99 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cd4110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd23b0_0, 0, 32;
T_52.0 ;
    %vpi_func 2 101 "$feof" 32, v0000000000cd4110_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 102 "$fscanf" 32, v0000000000cd4110_0, "%b", v0000000000cd4bb0_0 {0 0 0};
    %store/vec4 v0000000000cd4a70_0, 0, 32;
    %load/vec4 v0000000000cd4bb0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cd23b0_0;
    %store/vec4a v0000000000cb4b00, 4, 0;
    %load/vec4 v0000000000cd23b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cd23b0_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 107 "$fclose", v0000000000cd4110_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd5330_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cd5330_0;
    %store/vec4 v0000000000cd23b0_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000a7ed00;
T_53 ;
    %delay 40, 0;
    %vpi_call 2 245 "$finish" {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000000000a7ed00;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd42f0_0, 0, 1;
T_54.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000cd42f0_0;
    %inv;
    %store/vec4 v0000000000cd42f0_0, 0, 1;
    %jmp T_54.0;
    %end;
    .thread T_54;
    .scope S_0000000000a7ed00;
T_55 ;
    %fork t_1, S_0000000000a7ed00;
    %fork t_2, S_0000000000a7ed00;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd4610_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4610_0, 0, 1;
    %end;
    .scope S_0000000000a7ed00;
t_0 ;
    %end;
    .thread T_55;
    .scope S_0000000000a7ed00;
T_56 ;
    %vpi_call 2 319 "$monitor", "PC: %d  |PA: %d  | PB: %d | PD: %d | A_O: %d | M_O: %d | PW: %d | MUX1: %d  | MUX2: %d | MUX3: %d | MUX1_S: %b | MUX2_S: %b | MUX3_S: %b | ID_B3_0: %d  | ID_B19_16: %d  | EX_B15_12: %d  | MEM_B15_12: %d  | WB_B15_12: %d  | EX_RF_E: %d  | MEM_RF_E: %d  | WB_RF_E: %d | Time: %0d  ", v0000000000cd4890_0, v0000000000cd2950_0, v0000000000cd4b10_0, v0000000000cd4cf0_0, v0000000000cd2630_0, v0000000000cd26d0_0, v0000000000cd47f0_0, v0000000000cd4250_0, v0000000000cd55b0_0, v0000000000cd50b0_0, v0000000000cd3f30_0, v0000000000cd24f0_0, v0000000000cd2a90_0, v0000000000cd2310_0, v0000000000cd1d70_0, v0000000000cd2e50_0, v0000000000cd38f0_0, v0000000000cd4930_0, v0000000000cd3030_0, v0000000000cd3cb0_0, v0000000000cd4e30_0, $time {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
