{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"clk",
				"clk_50"
			],
			[
				"beg",
				"begin\tbegin"
			],
			[
				"begi",
				"begin\tbegin"
			],
			[
				"law",
				"always asynchronous\talways async"
			],
			[
				"reg_pi",
				"reg_pid_in"
			],
			[
				"o",
				"o_add3"
			],
			[
				"if",
				"if else\telif"
			],
			[
				"a",
				"always clock-synchronous\talways sync"
			],
			[
				"alway",
				"always clock-synchronous\talways sync"
			],
			[
				"reg_",
				"reg_mult_res"
			],
			[
				"module",
				"module asynchronous\tmodule async"
			],
			[
				"k",
				"k_2"
			],
			[
				"alwa",
				"always clock-synchronous\talways sync"
			],
			[
				"wir",
				"wire\twire array"
			],
			[
				"be",
				"begin"
			],
			[
				"Input",
				"Input_rote_base"
			],
			[
				"ba",
				"base"
			],
			[
				"Ou",
				"Output_sign_n"
			],
			[
				"In",
				"Input_z_n_1"
			],
			[
				"I",
				"Input_y_n_1"
			],
			[
				"Inp",
				"Input_x_n_1"
			],
			[
				"p_",
				"p_n_1"
			],
			[
				"always",
				"always asynchronous"
			],
			[
				"alw",
				"always clock-synchronous"
			],
			[
				"sq",
				"SQ_p"
			],
			[
				"SQ",
				"SQ_a"
			],
			[
				"c",
				"Cos"
			],
			[
				"si",
				"sign"
			],
			[
				"z",
				"z_00"
			],
			[
				"s",
				"Sin"
			],
			[
				"co",
				"Cos"
			],
			[
				"sig",
				"sign"
			],
			[
				"ou",
				"Output_sign"
			],
			[
				"Out",
				"Output_yn"
			],
			[
				"inpz",
				"Input_zn_m1"
			],
			[
				"Inpu",
				"Input_xn_m1"
			],
			[
				"inp",
				"Input_yn_m1"
			],
			[
				"out",
				"OutPut_xn"
			],
			[
				"al",
				"always clock-synchronous"
			],
			[
				"1'b",
				"1'b1"
			],
			[
				"els",
				"else"
			],
			[
				"inpu",
				"input"
			],
			[
				"ip",
				"input"
			],
			[
				"tx_da",
				"tx_data_latch"
			],
			[
				"el",
				"else"
			],
			[
				"txd",
				"tx_data_valid"
			],
			[
				"rx_dat",
				"rx_data"
			],
			[
				"rx",
				"rx_d1"
			],
			[
				"modul",
				"module asynchronous"
			],
			[
				"else",
				"if else"
			],
			[
				"wire",
				"wire"
			],
			[
				"reg",
				"reg declare"
			],
			[
				"wi",
				"wire"
			]
		]
	},
	"buffers":
	[
		{
			"file": "TOP_BoardTest.v",
			"settings":
			{
				"buffer_size": 20021,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			},
			"undo_stack":
			[
				[
					5,
					1,
					"paste",
					null,
					"AgAAAO8NAAAAAAAAHQ4AAAAAAAAAAAAAHQ4AAAAAAAAdDgAAAAAAACwAAABDOi9GUEdBX0xpYi8yMDIzMDIxMV9EaWdpTG9jay9Cb2FyZFRlc3RfUlRNUQ",
					"AgAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPC/AAAAAAEAAADvDQAAAAAAABsOAAAAAAAAAAAAAAAA8L8"
				],
				[
					14,
					1,
					"left_delete",
					null,
					"BAAAAA4OAAAAAAAADg4AAAAAAAABAAAAXPwNAAAAAAAA/A0AAAAAAAABAAAAXPgNAAAAAAAA+A0AAAAAAAABAAAAXPENAAAAAAAA8Q0AAAAAAAABAAAAXA",
					"AgAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPC/AAAAAAQAAADyDQAAAAAAAPINAAAAAAAAAAAAAAAA8L/5DQAAAAAAAPkNAAAAAAAAAAAAAAAA8L/9DQAAAAAAAP0NAAAAAAAAAAAAAAAA8L8PDgAAAAAAAA8OAAAAAAAAAAAAAAAA8L8"
				],
				[
					15,
					1,
					"insert",
					{
						"characters": "/"
					},
					"BAAAAAsOAAAAAAAADA4AAAAAAAAAAAAA+g0AAAAAAAD7DQAAAAAAAAAAAAD3DQAAAAAAAPgNAAAAAAAAAAAAAPENAAAAAAAA8g0AAAAAAAAAAAAA",
					"AgAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPC/AAAAAAQAAADxDQAAAAAAAPENAAAAAAAAAAAAAAAA8L/3DQAAAAAAAPcNAAAAAAAAAAAAAAAA8L/6DQAAAAAAAPoNAAAAAAAAAAAAAAAA8L8LDgAAAAAAAAsOAAAAAAAAAAAAAAAA8L8"
				],
				[
					5,
					1,
					"left_delete",
					null,
					"AQAAAENDAAAAAAAAQ0MAAAAAAAABAAAAMw",
					"AQAAAAAAAAABAAAAREMAAAAAAABEQwAAAAAAAAAAAAAAAPC/"
				],
				[
					6,
					1,
					"insert",
					{
						"characters": "2"
					},
					"AQAAAENDAAAAAAAAREMAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAAQ0MAAAAAAABDQwAAAAAAAAAAAAAAAPC/"
				]
			]
		},
		{
			"file": "Booth_Multiplier32.v",
			"settings":
			{
				"buffer_size": 21592,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			},
			"undo_stack":
			[
				[
					9,
					1,
					"insert",
					{
						"characters": "\n"
					},
					"AQAAAEcqAAAAAAAASCoAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAARyoAAAAAAABHKgAAAAAAAAAAAAAAAPC/"
				],
				[
					10,
					1,
					"",
					null,
					"AQAAAEgqAAAAAAAASSoAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAASCoAAAAAAABIKgAAAAAAAAAAAAAAAPC/"
				],
				[
					11,
					1,
					"left_delete",
					null,
					"AQAAAEgqAAAAAAAASCoAAAAAAAADAAAA44CB",
					"AQAAAAAAAAABAAAASSoAAAAAAABJKgAAAAAAAAAAAAAAAPC/"
				],
				[
					12,
					1,
					"insert",
					{
						"characters": "/*"
					},
					"AgAAAEgqAAAAAAAASSoAAAAAAAAAAAAASSoAAAAAAABKKgAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAASCoAAAAAAABIKgAAAAAAAAAAAAAAAPC/"
				],
				[
					15,
					1,
					"insert",
					{
						"characters": "*/"
					},
					"AgAAAKArAAAAAAAAoSsAAAAAAAAAAAAAoSsAAAAAAACiKwAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAAoCsAAAAAAACgKwAAAAAAAAAAAAAAAPC/"
				],
				[
					16,
					1,
					"insert",
					{
						"characters": "\n"
					},
					"AQAAAKIrAAAAAAAAoysAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAAoisAAAAAAACiKwAAAAAAAAAAAAAAAPC/"
				],
				[
					22,
					1,
					"paste",
					null,
					"AQAAAKMrAAAAAAAA9ywAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAAoysAAAAAAACjKwAAAAAAAAAAAAAAAPC/"
				],
				[
					29,
					1,
					"paste",
					null,
					"AgAAAKMrAAAAAAAAtCsAAAAAAAAAAAAAtCsAAAAAAAC0KwAAAAAAABYAAABGdWxsX0FoZWFkXzJBZGRlcjY0X1Ax",
					"AQAAAAAAAAABAAAAoysAAAAAAAC5KwAAAAAAAAAAAAAAAPC/"
				],
				[
					32,
					2,
					"left_delete",
					null,
					"AgAAAMIrAAAAAAAAwisAAAAAAAANAAAALlN0YWdlKFN0YWdlKcErAAAAAAAAwSsAAAAAAAABAAAALA",
					"AQAAAAAAAAABAAAAwisAAAAAAADPKwAAAAAAAAAAAAAAAPC/"
				],
				[
					36,
					1,
					"insert",
					{
						"characters": "//"
					},
					"AgAAANIrAAAAAAAA0ysAAAAAAAAAAAAA0ysAAAAAAADUKwAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAA0isAAAAAAADSKwAAAAAAAAAAAAAAAPC/"
				]
			]
		},
		{
			"file": "RTMQ_MainMem.v",
			"settings":
			{
				"buffer_size": 1512,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"",
				"Build: Cancel"
			]
		],
		"width": 0.0
	},
	"console":
	{
		"height": 130.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/D/Person/PDJ/20230414_DigiLock/BoardTest_RTMQ/Source"
	],
	"file_history":
	[
		"/D/Person/PDJ/20230414_DigiLock/BoardTest_RTMQ/Source/Core_GatedCounter.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Constraints/Primary.xdc",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/IIR_Filter32.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Full_Ahead_2Adder64_P1.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Booth_Multiplier32.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/constrs_1/new/m_Timing.xdc",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.veo",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk_clk_wiz.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk_ooc.xdc",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Constraints/Timing.xdc",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Core_CORDIC.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Full_Ahead_2Adder.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Booth_Multiplier16.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/FOL_Filter16.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Full_Ahead_2Adder64_P2.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/IIR_Filter16.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/PID_16.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Full_Ahead_4Adder_P2.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Full_Ahead_4Adder64_P3.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Full_Ahead_3Adder_P2.v",
		"/C/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/TOP_BoardTest.v",
		"/D/BaiduSyncdisk/FPGA_Lib/000_Projects/00_BASIC_modules/IIR_Filter/Source/IIR_Filter16.v",
		"/D/BaiduSyncdisk/FPGA_Lib/000_Projects/00_BASIC_modules/IIR_Filter/Source/IIR_Filter16 - 副本.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Peripheral.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Shift_Connecter.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/PID_16.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Full_3Adder_P3.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/PID_16_tb.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/constrs_1/new/m_Timing.xdc",
		"/D/BaiduSyncdisk/FPGA_Lib/000_Projects/00_BASIC_modules/SConnecter/Source/SConnecter_tb.v",
		"/D/BaiduSyncdisk/FPGA_Lib/000_Projects/00_BASIC_modules/SConnecter/Source/SConnecter.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/FOL_Filter16.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/FIR_Filter.v",
		"/D/BaiduSyncdisk/FPGA_Lib/000_Projects/00_BASIC_modules/FOL_Filter/Source/FOL_Filter16.v",
		"/D/BaiduSyncdisk/FPGA_Lib/000_Projects/00_BASIC_modules/FOL_Filter/Source/FOL_Filter16_tb.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Booth_Mult16_def.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Booth_Multiplier16.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/booth_r4_encoder.v",
		"/C/Users/Jack/AppData/Local/Temp/Temp1_20230220_DigiLock1.zip/20230211_DigiLock/BoardTest_RTMQ/Source/booth_r4_encoder.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Booth_Comtree_3to2.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Primitives.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/SConnecter.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20220922_ReferenceDesign/ReferenceDesign/Prototype_RTMQ/Source/full_adder.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20220922_ReferenceDesign/ReferenceDesign/Prototype_RTMQ/Source/booth_r4_encoder.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_AcsFlg.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_ALU.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/Core_RTMQ.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_UART.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Timer.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Stack_BRAM.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Stack.v",
		"/D/BaiduSyncdisk/FPGA_Lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_FlowController.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/PID_16_tb.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Peripheral.v",
		"/C/Users/Jack/OneDrive/Projects/00_BASIC_modules/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter.v",
		"/C/Users/Jack/OneDrive/Projects/00_BASIC_modules/ADDERS/Source/FULL_ADDER_X_p1.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/PID_16.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/booth_multiplier.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/comtree_3to2.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FuncMod_AD9910.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/DgLk_Playback.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/mult16_def.v",
		"/C/Users/Jack/OneDrive/Projects/00_BASIC_modules/ADDERS/Source/FULL_ADDER_X_p3.v",
		"/C/Users/Jack/OneDrive/Projects/00_BASIC_modules/ADDERS/Source/FULL_ADDER_X_p0.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER_X_p0.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_OutputSR.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/Core_SPIMaster.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/DgLk_SPIMaster.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Constraints/DDS.xdc",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER_px_tb.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER3_px_tb.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Primitives.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_InputSR.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER3_X_p1.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER4_X_p1.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER3_X_p2.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER3_X_p3.v",
		"/C/Users/Jack/OneDrive/Projects/00_BASIC_modules/ADDER3S/Source/FULL_ADDER3_px_tb.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER_X_p1.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/新建文件夹/PID_16.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER_X.v",
		"/D/Database/FPGA_lib/20220922_ReferenceDesign/ReferenceDesign/Prototype_RTMQ/Source/RTMQ_Stack.v",
		"/D/Database/FPGA_lib/20220922_ReferenceDesign/ReferenceDesign/Prototype_RTMQ/Source/Core_SPIMaster.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_MainMem.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER_tb.v",
		"/C/Users/Jack/AppData/Local/Temp/360zip$Temp/360$2/PID_16.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/PID_16 - 副本.v",
		"/C/Users/Jack/AppData/Local/Temp/360zip$Temp/360$1/FULL_ADDER_X.v",
		"/C/Users/Jack/AppData/Local/Temp/360zip$Temp/360$0/PID_16.v",
		"/D/Database/FPGA_lib/20230211_DigiLock/BoardTest_RTMQ/Source/TOP_BoardTest.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_MainMem.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/PID_16.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/mult16_def.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/comtree_3to2.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER_X.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/FULL_ADDER_tb.v",
		"/C/Users/Jack/AppData/Local/Temp/360zip$Temp/360$3/add_16_pipe.v",
		"/C/Users/Jack/AppData/Local/Temp/360zip$Temp/360$0/add_16_pipe.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/TOP_BoardTest_Sim.v",
		"/C/Users/Jack/AppData/Local/Temp/360zip$Temp/360$4/comtree_3to2.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/booth_r4_encoder.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Constraints/FT2232H.xdc",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/FULL_ADDER_X.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/booth_multiplier.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Peripheral.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/half_adder.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/booth_multiplier.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Constraints/ADC.xdc",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sim_1/new/PID_16_tb.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/PID_16.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/PID_all.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Constraints/DDS.xdc",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/booth_r4_encoder.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Header.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_ALU.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/RTMQ_Primitives.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/DgLk_SPIMutiplexer.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/DgLk_SPIMaster.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/full_subtracter.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/FULL_SUBTRACTER_X.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/FULL_ADDER5to3_X.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/full_adder.v",
		"/C/Users/Jack/OneDrive/Projects/01_projects/20221212_DigitalPID/Digital_PID/Digital_PID.srcs/sources_1/new/mult16_def.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/TOP_BoardTest.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230211_DigiLock/BoardTest_RTMQ/Source/FuncMod_DAC.v",
		"/C/Users/Jack/OneDrive/2022-2023/研究/2023年2月9日-大主控板测试/20230209_DigiLock/BoardTest_RTMQ/Source/TOP_BoardTest.v",
		"/C/Users/Jack/BaiduSyncdisk/Study/20230209_DigiLock/20230209_DigiLock/BoardTest_RTMQ/Source/TOP_BoardTest.v"
	],
	"find":
	{
		"height": 24.0
	},
	"find_in_files":
	{
		"height": 102.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": true,
		"find_history":
		[
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
		],
		"reverse": false,
		"scrollbar_highlights": true,
		"show_context": true,
		"use_buffer2": true,
		"use_gitignore": true,
		"whole_word": true,
		"wrap": false
	},
	"folders":
	[
		{
			"path": "D:\\Person\\PDJ\\20230414_DigiLock\\BoardTest_RTMQ\\Source"
		}
	],
	"groups":
	[
		{
			"sheets":
			[
				{
					"buffer": 0,
					"file": "TOP_BoardTest.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 20021,
						"regions":
						{
						},
						"selection":
						[
							[
								4130,
								4130
							]
						],
						"settings":
						{
							"syntax": "Packages/User/sublimetext-Verilog-master/verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 1891.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"stack_multiselect": false,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "Booth_Multiplier32.v",
					"selected": true,
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 21592,
						"regions":
						{
						},
						"selection":
						[
							[
								11171,
								11188
							]
						],
						"settings":
						{
							"syntax": "Packages/User/sublimetext-Verilog-master/verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 4081.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"stack_multiselect": false,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "RTMQ_MainMem.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1512,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/User/sublimetext-Verilog-master/verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"stack_multiselect": false,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 24.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "",
	"replace":
	{
		"height": 44.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 258.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
