INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 1/Lab Test 1.srcs/sources_1/new/majority_rule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_rule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 1/Lab Test 1.srcs/sim_1/new/majority_rule_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_rule_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 1/Lab Test 1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
