INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 14:47:43 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : matching
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.302ns  (required time - arrival time)
  Source:                 c_LSQ_vertices/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_vertices/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.604ns (17.954%)  route 7.330ns (82.046%))
  Logic Levels:           16  (CARRY4=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3223, unset)         0.672     0.672    c_LSQ_vertices/loadQ/clk
                         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_vertices/loadQ/head_reg[1]/Q
                         net (fo=156, unplaced)       0.643     1.524    c_LSQ_vertices/loadQ/head_reg[3]_2[1]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.677 f  c_LSQ_vertices/loadQ/prevPriorityRequest_13_i_6/O
                         net (fo=16, unplaced)        0.718     2.395    c_LSQ_vertices/loadQ/prevPriorityRequest_13_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.448 r  c_LSQ_vertices/loadQ/loadCompleted_11_i_6/O
                         net (fo=1, unplaced)         0.521     2.969    c_LSQ_vertices/loadQ/loadCompleted_11_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.022 f  c_LSQ_vertices/loadQ/loadCompleted_11_i_4/O
                         net (fo=5, unplaced)         0.549     3.571    c_LSQ_vertices/loadQ/loadCompleted_11_i_4_n_0
                         LUT4 (Prop_lut4_I0_O)        0.053     3.624 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry_i_27/O
                         net (fo=32, unplaced)        0.411     4.035    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry_i_27_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     4.088 f  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_62/O
                         net (fo=1, unplaced)         0.521     4.609    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_62_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.662 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_19/O
                         net (fo=1, unplaced)         0.521     5.183    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_19_n_0
                         LUT5 (Prop_lut5_I2_O)        0.053     5.236 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_4__0/O
                         net (fo=1, unplaced)         0.000     5.236    icmp_18/dataOutArray[0]0_carry__1_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.533 r  icmp_18/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.533    icmp_18/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     5.682 f  icmp_18/dataOutArray[0]0_carry__1/CO[2]
                         net (fo=25, unplaced)        0.404     6.086    c_LSQ_vertices/STORE_ADDR_PORT_LSQ_vertices_1/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.160     6.246 f  c_LSQ_vertices/STORE_ADDR_PORT_LSQ_vertices_1/Head[1]_i_2__0/O
                         net (fo=5, unplaced)         0.368     6.614    fork_2/generateBlocks[2].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I5_O)        0.053     6.667 f  fork_2/generateBlocks[2].regblock/reg_value_i_2__19/O
                         net (fo=2, unplaced)         0.351     7.018    fork_2/generateBlocks[1].regblock/reg_value_reg_2
                         LUT4 (Prop_lut4_I1_O)        0.053     7.071 f  fork_2/generateBlocks[1].regblock/reg_value_i_4__2/O
                         net (fo=5, unplaced)         0.368     7.439    c_LSQ_vertices/loadQ/reg_value_reg_17
                         LUT5 (Prop_lut5_I3_O)        0.053     7.492 f  c_LSQ_vertices/loadQ/loadCompleted_15_i_7/O
                         net (fo=21, unplaced)        0.401     7.893    c_LSQ_vertices/loadQ/loadCompleted_15_i_7_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     7.946 r  c_LSQ_vertices/loadQ/head[3]_i_14/O
                         net (fo=1, unplaced)         0.521     8.467    c_LSQ_vertices/loadQ/head[3]_i_14_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     8.520 r  c_LSQ_vertices/loadQ/head[3]_i_4/O
                         net (fo=1, unplaced)         0.664     9.184    c_LSQ_vertices/loadQ/head[3]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     9.237 r  c_LSQ_vertices/loadQ/head[3]_i_1__0/O
                         net (fo=4, unplaced)         0.369     9.606    c_LSQ_vertices/loadQ/_T_102172
                         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3223, unset)         0.638     4.638    c_LSQ_vertices/loadQ/clk
                         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_vertices/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 -5.302    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3013.645 ; gain = 0.000 ; free physical = 3656 ; free virtual = 8365
