// Seed: 326353714
module module_0 ();
  bit id_1;
  wire [1 : -1] id_2;
  always_comb begin : LABEL_0
    id_1 = -1;
  end
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd10
) (
    id_1,
    _id_2
);
  output wire _id_2;
  inout wor id_1;
  module_0 modCall_1 ();
  assign id_1 = (1);
  wire id_3[-1 'd0 <=  id_2 : -1];
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_2 (
    input tri1 id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
