<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p392" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_392{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_392{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_392{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_392{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_392{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_392{left:69px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_392{left:69px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_392{left:69px;bottom:981px;letter-spacing:-0.09px;}
#t9_392{left:154px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ta_392{left:69px;bottom:959px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tb_392{left:69px;bottom:942px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_392{left:69px;bottom:910px;letter-spacing:-0.15px;}
#td_392{left:94px;bottom:910px;letter-spacing:-0.16px;}
#te_392{left:423px;bottom:910px;letter-spacing:-0.2px;}
#tf_392{left:69px;bottom:886px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#tg_392{left:69px;bottom:874px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#th_392{left:69px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#ti_392{left:69px;bottom:833px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tj_392{left:69px;bottom:812px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tk_392{left:69px;bottom:769px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tl_392{left:69px;bottom:752px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tm_392{left:69px;bottom:731px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tn_392{left:69px;bottom:710px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#to_392{left:69px;bottom:688px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tp_392{left:69px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tq_392{left:69px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tr_392{left:69px;bottom:607px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#ts_392{left:69px;bottom:586px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tt_392{left:69px;bottom:564px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tu_392{left:69px;bottom:520px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tv_392{left:69px;bottom:474px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tw_392{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_392{left:69px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#ty_392{left:69px;bottom:366px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_392{left:69px;bottom:349px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t10_392{left:69px;bottom:332px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t11_392{left:69px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#t12_392{left:69px;bottom:263px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#t13_392{left:69px;bottom:240px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#t14_392{left:69px;bottom:218px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#t15_392{left:69px;bottom:172px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_392{left:69px;bottom:149px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#t17_392{left:69px;bottom:132px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_392{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_392{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_392{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_392{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_392{font-size:14px;font-family:CourierNew_b62;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts392" type="text/css" >

@font-face {
	font-family: CourierNew_b62;
	src: url("fonts/CourierNew_b62.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg392Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg392" style="-webkit-user-select: none;"><object width="935" height="1210" data="392/392.svg" type="image/svg+xml" id="pdf392" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_392" class="t s1_392">15-10 </span><span id="t2_392" class="t s1_392">Vol. 1 </span>
<span id="t3_392" class="t s2_392">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_392" class="t s3_392">masking. Opmask register k0 can still be used for any instruction that takes opmask register(s) as operand(s) </span>
<span id="t5_392" class="t s3_392">(either source or destination). </span>
<span id="t6_392" class="t s3_392">Note that certain instructions implicitly use the opmask as an extra destination operand. In such cases, trying to </span>
<span id="t7_392" class="t s3_392">use the “no mask” feature will translate into a #UD fault being raised. </span>
<span id="t8_392" class="t s4_392">15.6.1.2 </span><span id="t9_392" class="t s4_392">Example of Opmask Usages </span>
<span id="ta_392" class="t s3_392">The example below illustrates the predicated vector add operation and predicated updates of added results into the </span>
<span id="tb_392" class="t s3_392">destination operand. The initial state of vector registers zmm0, zmm1, and zmm2 and k3 are: </span>
<span id="tc_392" class="t s5_392">MSB</span><span id="td_392" class="t s5_392">........................................</span><span id="te_392" class="t s5_392">LSB </span>
<span id="tf_392" class="t s5_392">zmm0 = </span>
<span id="tg_392" class="t s5_392">[ 0x00000003 0x00000002 0x00000001 0x00000000 ] (bytes 15 through 0) </span>
<span id="th_392" class="t s5_392">[ 0x00000007 0x00000006 0x00000005 0x00000004 ] (bytes 31 through 16) </span>
<span id="ti_392" class="t s5_392">[ 0x0000000B 0x0000000A 0x00000009 0x00000008 ] (bytes 47 through 32) </span>
<span id="tj_392" class="t s5_392">[ 0x0000000F 0x0000000E 0x0000000D 0x0000000C ] (bytes 63 through 48) </span>
<span id="tk_392" class="t s5_392">zmm1 = </span>
<span id="tl_392" class="t s5_392">[ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 15 through 0) </span>
<span id="tm_392" class="t s5_392">[ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 31 through 16) </span>
<span id="tn_392" class="t s5_392">[ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 47 through 32) </span>
<span id="to_392" class="t s5_392">[ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 63 through 48) </span>
<span id="tp_392" class="t s5_392">zmm2 = </span>
<span id="tq_392" class="t s5_392">[ 0xAAAAAAAA 0xAAAAAAAA 0xAAAAAAAA 0xAAAAAAAA ] (bytes 15 through 0) </span>
<span id="tr_392" class="t s5_392">[ 0xBBBBBBBB 0xBBBBBBBB 0xBBBBBBBB 0xBBBBBBBB ] (bytes 31 through 16) </span>
<span id="ts_392" class="t s5_392">[ 0xCCCCCCCC 0xCCCCCCCC 0xCCCCCCCC 0xCCCCCCCC ] (bytes 47 through 32) </span>
<span id="tt_392" class="t s5_392">[ 0xDDDDDDDD 0xDDDDDDDD 0xDDDDDDDD 0xDDDDDDDD ] (bytes 63 through 48) </span>
<span id="tu_392" class="t s5_392">k3 = 0x8F03 (1000 1111 0000 0011) </span>
<span id="tv_392" class="t s3_392">An opmask register serving as a predicate operand is expressed as a curly-braces-enclosed decorator following the </span>
<span id="tw_392" class="t s3_392">first operand in the Intel assembly syntax. Given this state, we will execute the following instruction: </span>
<span id="tx_392" class="t s5_392">vpaddd zmm2 {k3}, zmm0, zmm1 </span>
<span id="ty_392" class="t s3_392">The vpaddd instruction performs 32-bit integer additions on each data element conditionally based on the corre- </span>
<span id="tz_392" class="t s3_392">sponding bit value in the predicate operand k3. Since per-element operations are not operated if the corresponding </span>
<span id="t10_392" class="t s3_392">bit of the predicate mask is not set, the intermediate result is: </span>
<span id="t11_392" class="t s5_392">[ ********** ********** 0x00000010 0x0000000F ] (bytes 15 through 0) </span>
<span id="t12_392" class="t s5_392">[ ********** ********** ********** ********** ] (bytes 31 through 16) </span>
<span id="t13_392" class="t s5_392">[ 0x0000001A 0x00000019 0x00000018 0x00000017 ] (bytes 47 through 32) </span>
<span id="t14_392" class="t s5_392">[ 0x0000001E ********** ********** ********** ] (bytes 63 through 48) </span>
<span id="t15_392" class="t s3_392">where ”**********” indicates that no operation is performed. </span>
<span id="t16_392" class="t s3_392">This intermediate result is then written into the destination vector register, zmm2, using the opmask register k3 as </span>
<span id="t17_392" class="t s3_392">the writemask, producing the following final result: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
