// Seed: 3518585760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  always @(posedge 1 == id_5 - 1'b0 or posedge 1 - 1) begin : LABEL_0
    id_6 = id_3.id_6 - (id_2);
  end
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1
);
  uwire id_3 = id_3 - id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
