
BLUETOOTH_P2P_SERVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b5c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405b5c  00405b5c  00015b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00405b64  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f8  204009c0  00406524  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400ab8  0040661c  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402ab8  0040861c  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00013295  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000027d6  00000000  00000000  00033cdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003f9f  00000000  00000000  000364b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009c0  00000000  00000000  0003a451  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a30  00000000  00000000  0003ae11  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e70c  00000000  00000000  0003b841  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a2d1  00000000  00000000  00059f4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b4b9  00000000  00000000  0006421e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000204c  00000000  00000000  000ef6d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 2a 40 20 69 09 40 00 65 09 40 00 65 09 40 00     .*@ i.@.e.@.e.@.
  400010:	65 09 40 00 65 09 40 00 65 09 40 00 00 00 00 00     e.@.e.@.e.@.....
	...
  40002c:	65 09 40 00 65 09 40 00 00 00 00 00 65 09 40 00     e.@.e.@.....e.@.
  40003c:	01 0c 40 00 65 09 40 00 65 09 40 00 65 09 40 00     ..@.e.@.e.@.e.@.
  40004c:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  40005c:	65 09 40 00 65 09 40 00 00 00 00 00 8d 07 40 00     e.@.e.@.......@.
  40006c:	a1 07 40 00 b5 07 40 00 65 09 40 00 65 09 40 00     ..@...@.e.@.e.@.
  40007c:	65 09 40 00 c9 07 40 00 dd 07 40 00 65 09 40 00     e.@...@...@.e.@.
  40008c:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  40009c:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000ac:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000bc:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000cc:	65 09 40 00 00 00 00 00 65 09 40 00 00 00 00 00     e.@.....e.@.....
  4000dc:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000ec:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  4000fc:	65 09 40 00 65 09 40 00 65 09 40 00 65 09 40 00     e.@.e.@.e.@.e.@.
  40010c:	65 09 40 00 65 09 40 00 00 00 00 00 00 00 00 00     e.@.e.@.........
  40011c:	00 00 00 00 65 09 40 00 65 09 40 00 65 09 40 00     ....e.@.e.@.e.@.
  40012c:	65 09 40 00 65 09 40 00 00 00 00 00 65 09 40 00     e.@.e.@.....e.@.
  40013c:	65 09 40 00                                         e.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00405b64 	.word	0x00405b64

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00405b64 	.word	0x00405b64
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00405b64 	.word	0x00405b64
  4001a8:	00000000 	.word	0x00000000

004001ac <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4001ac:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4001ae:	010b      	lsls	r3, r1, #4
  4001b0:	4293      	cmp	r3, r2
  4001b2:	d914      	bls.n	4001de <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4001b4:	00c9      	lsls	r1, r1, #3
  4001b6:	084b      	lsrs	r3, r1, #1
  4001b8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4001bc:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4001c0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4001c2:	1e5c      	subs	r4, r3, #1
  4001c4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4001c8:	428c      	cmp	r4, r1
  4001ca:	d901      	bls.n	4001d0 <usart_set_async_baudrate+0x24>
		return 1;
  4001cc:	2001      	movs	r0, #1
  4001ce:	e017      	b.n	400200 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4001d0:	6841      	ldr	r1, [r0, #4]
  4001d2:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4001d6:	6041      	str	r1, [r0, #4]
  4001d8:	e00c      	b.n	4001f4 <usart_set_async_baudrate+0x48>
		return 1;
  4001da:	2001      	movs	r0, #1
  4001dc:	e010      	b.n	400200 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4001de:	0859      	lsrs	r1, r3, #1
  4001e0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4001e4:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4001e8:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4001ea:	1e5c      	subs	r4, r3, #1
  4001ec:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4001f0:	428c      	cmp	r4, r1
  4001f2:	d8f2      	bhi.n	4001da <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4001f4:	0412      	lsls	r2, r2, #16
  4001f6:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4001fa:	431a      	orrs	r2, r3
  4001fc:	6202      	str	r2, [r0, #32]

	return 0;
  4001fe:	2000      	movs	r0, #0
}
  400200:	f85d 4b04 	ldr.w	r4, [sp], #4
  400204:	4770      	bx	lr
	...

00400208 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400208:	4b08      	ldr	r3, [pc, #32]	; (40022c <usart_reset+0x24>)
  40020a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40020e:	2300      	movs	r3, #0
  400210:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400212:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400214:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400216:	2388      	movs	r3, #136	; 0x88
  400218:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40021a:	2324      	movs	r3, #36	; 0x24
  40021c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40021e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400222:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400224:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400228:	6003      	str	r3, [r0, #0]
  40022a:	4770      	bx	lr
  40022c:	55534100 	.word	0x55534100

00400230 <usart_init_rs232>:
{
  400230:	b570      	push	{r4, r5, r6, lr}
  400232:	4605      	mov	r5, r0
  400234:	460c      	mov	r4, r1
  400236:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400238:	4b0f      	ldr	r3, [pc, #60]	; (400278 <usart_init_rs232+0x48>)
  40023a:	4798      	blx	r3
	ul_reg_val = 0;
  40023c:	2200      	movs	r2, #0
  40023e:	4b0f      	ldr	r3, [pc, #60]	; (40027c <usart_init_rs232+0x4c>)
  400240:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400242:	b1a4      	cbz	r4, 40026e <usart_init_rs232+0x3e>
  400244:	4632      	mov	r2, r6
  400246:	6821      	ldr	r1, [r4, #0]
  400248:	4628      	mov	r0, r5
  40024a:	4b0d      	ldr	r3, [pc, #52]	; (400280 <usart_init_rs232+0x50>)
  40024c:	4798      	blx	r3
  40024e:	4602      	mov	r2, r0
  400250:	b978      	cbnz	r0, 400272 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400252:	6863      	ldr	r3, [r4, #4]
  400254:	68a1      	ldr	r1, [r4, #8]
  400256:	430b      	orrs	r3, r1
  400258:	6921      	ldr	r1, [r4, #16]
  40025a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40025c:	68e1      	ldr	r1, [r4, #12]
  40025e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400260:	4906      	ldr	r1, [pc, #24]	; (40027c <usart_init_rs232+0x4c>)
  400262:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400264:	6869      	ldr	r1, [r5, #4]
  400266:	430b      	orrs	r3, r1
  400268:	606b      	str	r3, [r5, #4]
}
  40026a:	4610      	mov	r0, r2
  40026c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40026e:	2201      	movs	r2, #1
  400270:	e7fb      	b.n	40026a <usart_init_rs232+0x3a>
  400272:	2201      	movs	r2, #1
  400274:	e7f9      	b.n	40026a <usart_init_rs232+0x3a>
  400276:	bf00      	nop
  400278:	00400209 	.word	0x00400209
  40027c:	204009dc 	.word	0x204009dc
  400280:	004001ad 	.word	0x004001ad

00400284 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400284:	2340      	movs	r3, #64	; 0x40
  400286:	6003      	str	r3, [r0, #0]
  400288:	4770      	bx	lr

0040028a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40028a:	2310      	movs	r3, #16
  40028c:	6003      	str	r3, [r0, #0]
  40028e:	4770      	bx	lr

00400290 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400290:	6943      	ldr	r3, [r0, #20]
  400292:	f013 0f02 	tst.w	r3, #2
  400296:	d004      	beq.n	4002a2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400298:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40029c:	61c1      	str	r1, [r0, #28]
	return 0;
  40029e:	2000      	movs	r0, #0
  4002a0:	4770      	bx	lr
		return 1;
  4002a2:	2001      	movs	r0, #1
}
  4002a4:	4770      	bx	lr

004002a6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4002a6:	6943      	ldr	r3, [r0, #20]
  4002a8:	f013 0f01 	tst.w	r3, #1
  4002ac:	d005      	beq.n	4002ba <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4002ae:	6983      	ldr	r3, [r0, #24]
  4002b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4002b4:	600b      	str	r3, [r1, #0]
	return 0;
  4002b6:	2000      	movs	r0, #0
  4002b8:	4770      	bx	lr
		return 1;
  4002ba:	2001      	movs	r0, #1
}
  4002bc:	4770      	bx	lr
	...

004002c0 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4002c0:	2a00      	cmp	r2, #0
  4002c2:	d054      	beq.n	40036e <usart_serial_write_packet+0xae>
{
  4002c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002c8:	4692      	mov	sl, r2
  4002ca:	4606      	mov	r6, r0
  4002cc:	460f      	mov	r7, r1
  4002ce:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4002d0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 40038c <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002d4:	4d27      	ldr	r5, [pc, #156]	; (400374 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002d6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400390 <usart_serial_write_packet+0xd0>
  4002da:	e006      	b.n	4002ea <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002dc:	4621      	mov	r1, r4
  4002de:	4640      	mov	r0, r8
  4002e0:	47a8      	blx	r5
  4002e2:	2800      	cmp	r0, #0
  4002e4:	d1fa      	bne.n	4002dc <usart_serial_write_packet+0x1c>
	while (len) {
  4002e6:	45ba      	cmp	sl, r7
  4002e8:	d03e      	beq.n	400368 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  4002ea:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  4002ee:	4546      	cmp	r6, r8
  4002f0:	d0f4      	beq.n	4002dc <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  4002f2:	454e      	cmp	r6, r9
  4002f4:	d016      	beq.n	400324 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002f6:	4b20      	ldr	r3, [pc, #128]	; (400378 <usart_serial_write_packet+0xb8>)
  4002f8:	429e      	cmp	r6, r3
  4002fa:	d019      	beq.n	400330 <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002fc:	4b1f      	ldr	r3, [pc, #124]	; (40037c <usart_serial_write_packet+0xbc>)
  4002fe:	429e      	cmp	r6, r3
  400300:	d01c      	beq.n	40033c <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400302:	4b1f      	ldr	r3, [pc, #124]	; (400380 <usart_serial_write_packet+0xc0>)
  400304:	429e      	cmp	r6, r3
  400306:	d01f      	beq.n	400348 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400308:	4b1e      	ldr	r3, [pc, #120]	; (400384 <usart_serial_write_packet+0xc4>)
  40030a:	429e      	cmp	r6, r3
  40030c:	d024      	beq.n	400358 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40030e:	4b1e      	ldr	r3, [pc, #120]	; (400388 <usart_serial_write_packet+0xc8>)
  400310:	429e      	cmp	r6, r3
  400312:	d1e8      	bne.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400314:	f8df b07c 	ldr.w	fp, [pc, #124]	; 400394 <usart_serial_write_packet+0xd4>
  400318:	4621      	mov	r1, r4
  40031a:	481b      	ldr	r0, [pc, #108]	; (400388 <usart_serial_write_packet+0xc8>)
  40031c:	47d8      	blx	fp
  40031e:	2800      	cmp	r0, #0
  400320:	d1fa      	bne.n	400318 <usart_serial_write_packet+0x58>
  400322:	e7e0      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400324:	4621      	mov	r1, r4
  400326:	4648      	mov	r0, r9
  400328:	47a8      	blx	r5
  40032a:	2800      	cmp	r0, #0
  40032c:	d1fa      	bne.n	400324 <usart_serial_write_packet+0x64>
  40032e:	e7da      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400330:	4621      	mov	r1, r4
  400332:	4811      	ldr	r0, [pc, #68]	; (400378 <usart_serial_write_packet+0xb8>)
  400334:	47a8      	blx	r5
  400336:	2800      	cmp	r0, #0
  400338:	d1fa      	bne.n	400330 <usart_serial_write_packet+0x70>
  40033a:	e7d4      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40033c:	4621      	mov	r1, r4
  40033e:	480f      	ldr	r0, [pc, #60]	; (40037c <usart_serial_write_packet+0xbc>)
  400340:	47a8      	blx	r5
  400342:	2800      	cmp	r0, #0
  400344:	d1fa      	bne.n	40033c <usart_serial_write_packet+0x7c>
  400346:	e7ce      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400348:	f8df b048 	ldr.w	fp, [pc, #72]	; 400394 <usart_serial_write_packet+0xd4>
  40034c:	4621      	mov	r1, r4
  40034e:	480c      	ldr	r0, [pc, #48]	; (400380 <usart_serial_write_packet+0xc0>)
  400350:	47d8      	blx	fp
  400352:	2800      	cmp	r0, #0
  400354:	d1fa      	bne.n	40034c <usart_serial_write_packet+0x8c>
  400356:	e7c6      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400358:	f8df b038 	ldr.w	fp, [pc, #56]	; 400394 <usart_serial_write_packet+0xd4>
  40035c:	4621      	mov	r1, r4
  40035e:	4809      	ldr	r0, [pc, #36]	; (400384 <usart_serial_write_packet+0xc4>)
  400360:	47d8      	blx	fp
  400362:	2800      	cmp	r0, #0
  400364:	d1fa      	bne.n	40035c <usart_serial_write_packet+0x9c>
  400366:	e7be      	b.n	4002e6 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  400368:	2000      	movs	r0, #0
  40036a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40036e:	2000      	movs	r0, #0
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	00400399 	.word	0x00400399
  400378:	400e1a00 	.word	0x400e1a00
  40037c:	400e1c00 	.word	0x400e1c00
  400380:	40024000 	.word	0x40024000
  400384:	40028000 	.word	0x40028000
  400388:	4002c000 	.word	0x4002c000
  40038c:	400e0800 	.word	0x400e0800
  400390:	400e0a00 	.word	0x400e0a00
  400394:	00400291 	.word	0x00400291

00400398 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400398:	6943      	ldr	r3, [r0, #20]
  40039a:	f013 0f02 	tst.w	r3, #2
  40039e:	d002      	beq.n	4003a6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4003a0:	61c1      	str	r1, [r0, #28]
	return 0;
  4003a2:	2000      	movs	r0, #0
  4003a4:	4770      	bx	lr
		return 1;
  4003a6:	2001      	movs	r0, #1
}
  4003a8:	4770      	bx	lr
	...

004003ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4003ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4003ae:	4810      	ldr	r0, [pc, #64]	; (4003f0 <sysclk_init+0x44>)
  4003b0:	4b10      	ldr	r3, [pc, #64]	; (4003f4 <sysclk_init+0x48>)
  4003b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4003b4:	213e      	movs	r1, #62	; 0x3e
  4003b6:	2000      	movs	r0, #0
  4003b8:	4b0f      	ldr	r3, [pc, #60]	; (4003f8 <sysclk_init+0x4c>)
  4003ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4003bc:	4c0f      	ldr	r4, [pc, #60]	; (4003fc <sysclk_init+0x50>)
  4003be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4003c0:	2800      	cmp	r0, #0
  4003c2:	d0fc      	beq.n	4003be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4003c4:	4b0e      	ldr	r3, [pc, #56]	; (400400 <sysclk_init+0x54>)
  4003c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c8:	4a0e      	ldr	r2, [pc, #56]	; (400404 <sysclk_init+0x58>)
  4003ca:	4b0f      	ldr	r3, [pc, #60]	; (400408 <sysclk_init+0x5c>)
  4003cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4003ce:	4c0f      	ldr	r4, [pc, #60]	; (40040c <sysclk_init+0x60>)
  4003d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003d2:	2800      	cmp	r0, #0
  4003d4:	d0fc      	beq.n	4003d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4003d6:	2002      	movs	r0, #2
  4003d8:	4b0d      	ldr	r3, [pc, #52]	; (400410 <sysclk_init+0x64>)
  4003da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4003dc:	2000      	movs	r0, #0
  4003de:	4b0d      	ldr	r3, [pc, #52]	; (400414 <sysclk_init+0x68>)
  4003e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4003e2:	4b0d      	ldr	r3, [pc, #52]	; (400418 <sysclk_init+0x6c>)
  4003e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4003e6:	4802      	ldr	r0, [pc, #8]	; (4003f0 <sysclk_init+0x44>)
  4003e8:	4b02      	ldr	r3, [pc, #8]	; (4003f4 <sysclk_init+0x48>)
  4003ea:	4798      	blx	r3
  4003ec:	bd10      	pop	{r4, pc}
  4003ee:	bf00      	nop
  4003f0:	11e1a300 	.word	0x11e1a300
  4003f4:	00400b3d 	.word	0x00400b3d
  4003f8:	0040088d 	.word	0x0040088d
  4003fc:	004008e1 	.word	0x004008e1
  400400:	004008f1 	.word	0x004008f1
  400404:	20183f01 	.word	0x20183f01
  400408:	400e0600 	.word	0x400e0600
  40040c:	00400901 	.word	0x00400901
  400410:	004007f1 	.word	0x004007f1
  400414:	00400829 	.word	0x00400829
  400418:	00400a31 	.word	0x00400a31

0040041c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40041e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400422:	4b5c      	ldr	r3, [pc, #368]	; (400594 <board_init+0x178>)
  400424:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400426:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40042a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40042e:	4b5a      	ldr	r3, [pc, #360]	; (400598 <board_init+0x17c>)
  400430:	2200      	movs	r2, #0
  400432:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400436:	695a      	ldr	r2, [r3, #20]
  400438:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40043c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40043e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400442:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400446:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40044a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40044e:	f007 0007 	and.w	r0, r7, #7
  400452:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400454:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400458:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40045c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400460:	f3bf 8f4f 	dsb	sy
  400464:	f04f 34ff 	mov.w	r4, #4294967295
  400468:	fa04 fc00 	lsl.w	ip, r4, r0
  40046c:	fa06 f000 	lsl.w	r0, r6, r0
  400470:	fa04 f40e 	lsl.w	r4, r4, lr
  400474:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400478:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40047a:	463a      	mov	r2, r7
  40047c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40047e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400482:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400486:	3a01      	subs	r2, #1
  400488:	4423      	add	r3, r4
  40048a:	f1b2 3fff 	cmp.w	r2, #4294967295
  40048e:	d1f6      	bne.n	40047e <board_init+0x62>
        } while(sets--);
  400490:	3e01      	subs	r6, #1
  400492:	4460      	add	r0, ip
  400494:	f1b6 3fff 	cmp.w	r6, #4294967295
  400498:	d1ef      	bne.n	40047a <board_init+0x5e>
  40049a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40049e:	4b3e      	ldr	r3, [pc, #248]	; (400598 <board_init+0x17c>)
  4004a0:	695a      	ldr	r2, [r3, #20]
  4004a2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4004a6:	615a      	str	r2, [r3, #20]
  4004a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004ac:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004b0:	4a3a      	ldr	r2, [pc, #232]	; (40059c <board_init+0x180>)
  4004b2:	493b      	ldr	r1, [pc, #236]	; (4005a0 <board_init+0x184>)
  4004b4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004b6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4004ba:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4004bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004c0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4004c4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4004c8:	f022 0201 	bic.w	r2, r2, #1
  4004cc:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4004d0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4004d4:	f022 0201 	bic.w	r2, r2, #1
  4004d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4004dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004e0:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004e4:	200a      	movs	r0, #10
  4004e6:	4c2f      	ldr	r4, [pc, #188]	; (4005a4 <board_init+0x188>)
  4004e8:	47a0      	blx	r4
  4004ea:	200b      	movs	r0, #11
  4004ec:	47a0      	blx	r4
  4004ee:	200c      	movs	r0, #12
  4004f0:	47a0      	blx	r4
  4004f2:	2010      	movs	r0, #16
  4004f4:	47a0      	blx	r4
  4004f6:	2011      	movs	r0, #17
  4004f8:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004fa:	4b2b      	ldr	r3, [pc, #172]	; (4005a8 <board_init+0x18c>)
  4004fc:	f44f 7280 	mov.w	r2, #256	; 0x100
  400500:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400502:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400506:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400508:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40050c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400510:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400512:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400516:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400518:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40051c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40051e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400520:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400524:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400526:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40052a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40052c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40052e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400532:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400534:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400538:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40053c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400540:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400544:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400546:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40054a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40054c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40054e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400552:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400554:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400558:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40055a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40055c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400560:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400562:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400564:	4a11      	ldr	r2, [pc, #68]	; (4005ac <board_init+0x190>)
  400566:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40056a:	f043 0310 	orr.w	r3, r3, #16
  40056e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400572:	4b0f      	ldr	r3, [pc, #60]	; (4005b0 <board_init+0x194>)
  400574:	2210      	movs	r2, #16
  400576:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400578:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40057c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40057e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400580:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400584:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400586:	4311      	orrs	r1, r2
  400588:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40058a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40058c:	4311      	orrs	r1, r2
  40058e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400590:	605a      	str	r2, [r3, #4]
  400592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400594:	400e1850 	.word	0x400e1850
  400598:	e000ed00 	.word	0xe000ed00
  40059c:	400e0c00 	.word	0x400e0c00
  4005a0:	5a00080c 	.word	0x5a00080c
  4005a4:	00400911 	.word	0x00400911
  4005a8:	400e1200 	.word	0x400e1200
  4005ac:	40088000 	.word	0x40088000
  4005b0:	400e1000 	.word	0x400e1000

004005b4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4005b4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4005b6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4005ba:	d03a      	beq.n	400632 <pio_set_peripheral+0x7e>
  4005bc:	d813      	bhi.n	4005e6 <pio_set_peripheral+0x32>
  4005be:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4005c2:	d025      	beq.n	400610 <pio_set_peripheral+0x5c>
  4005c4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4005c8:	d10a      	bne.n	4005e0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005ca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005cc:	4313      	orrs	r3, r2
  4005ce:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005d0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005d2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4005d4:	400b      	ands	r3, r1
  4005d6:	ea23 0302 	bic.w	r3, r3, r2
  4005da:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4005dc:	6042      	str	r2, [r0, #4]
  4005de:	4770      	bx	lr
	switch (ul_type) {
  4005e0:	2900      	cmp	r1, #0
  4005e2:	d1fb      	bne.n	4005dc <pio_set_peripheral+0x28>
  4005e4:	4770      	bx	lr
  4005e6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4005ea:	d021      	beq.n	400630 <pio_set_peripheral+0x7c>
  4005ec:	d809      	bhi.n	400602 <pio_set_peripheral+0x4e>
  4005ee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4005f2:	d1f3      	bne.n	4005dc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005f4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005f6:	4313      	orrs	r3, r2
  4005f8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4005fa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005fc:	4313      	orrs	r3, r2
  4005fe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400600:	e7ec      	b.n	4005dc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400602:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400606:	d013      	beq.n	400630 <pio_set_peripheral+0x7c>
  400608:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40060c:	d010      	beq.n	400630 <pio_set_peripheral+0x7c>
  40060e:	e7e5      	b.n	4005dc <pio_set_peripheral+0x28>
{
  400610:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400614:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400616:	43d3      	mvns	r3, r2
  400618:	4021      	ands	r1, r4
  40061a:	461c      	mov	r4, r3
  40061c:	4019      	ands	r1, r3
  40061e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400620:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400622:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400624:	400b      	ands	r3, r1
  400626:	4023      	ands	r3, r4
  400628:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40062a:	6042      	str	r2, [r0, #4]
}
  40062c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400630:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400632:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400634:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400636:	400b      	ands	r3, r1
  400638:	ea23 0302 	bic.w	r3, r3, r2
  40063c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40063e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400640:	4313      	orrs	r3, r2
  400642:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400644:	e7ca      	b.n	4005dc <pio_set_peripheral+0x28>

00400646 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400646:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400648:	f012 0f01 	tst.w	r2, #1
  40064c:	d10d      	bne.n	40066a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40064e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400650:	f012 0f0a 	tst.w	r2, #10
  400654:	d00b      	beq.n	40066e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400656:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400658:	f012 0f02 	tst.w	r2, #2
  40065c:	d109      	bne.n	400672 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40065e:	f012 0f08 	tst.w	r2, #8
  400662:	d008      	beq.n	400676 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400664:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400668:	e005      	b.n	400676 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40066a:	6641      	str	r1, [r0, #100]	; 0x64
  40066c:	e7f0      	b.n	400650 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40066e:	6241      	str	r1, [r0, #36]	; 0x24
  400670:	e7f2      	b.n	400658 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400672:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400676:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400678:	6001      	str	r1, [r0, #0]
  40067a:	4770      	bx	lr

0040067c <pio_set_output>:
{
  40067c:	b410      	push	{r4}
  40067e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400680:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400682:	b94c      	cbnz	r4, 400698 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400684:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400686:	b14b      	cbz	r3, 40069c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400688:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40068a:	b94a      	cbnz	r2, 4006a0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40068c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40068e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400690:	6001      	str	r1, [r0, #0]
}
  400692:	f85d 4b04 	ldr.w	r4, [sp], #4
  400696:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400698:	6641      	str	r1, [r0, #100]	; 0x64
  40069a:	e7f4      	b.n	400686 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40069c:	6541      	str	r1, [r0, #84]	; 0x54
  40069e:	e7f4      	b.n	40068a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4006a0:	6301      	str	r1, [r0, #48]	; 0x30
  4006a2:	e7f4      	b.n	40068e <pio_set_output+0x12>

004006a4 <pio_configure>:
{
  4006a4:	b570      	push	{r4, r5, r6, lr}
  4006a6:	b082      	sub	sp, #8
  4006a8:	4605      	mov	r5, r0
  4006aa:	4616      	mov	r6, r2
  4006ac:	461c      	mov	r4, r3
	switch (ul_type) {
  4006ae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4006b2:	d014      	beq.n	4006de <pio_configure+0x3a>
  4006b4:	d90a      	bls.n	4006cc <pio_configure+0x28>
  4006b6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4006ba:	d024      	beq.n	400706 <pio_configure+0x62>
  4006bc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4006c0:	d021      	beq.n	400706 <pio_configure+0x62>
  4006c2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4006c6:	d017      	beq.n	4006f8 <pio_configure+0x54>
		return 0;
  4006c8:	2000      	movs	r0, #0
  4006ca:	e01a      	b.n	400702 <pio_configure+0x5e>
	switch (ul_type) {
  4006cc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4006d0:	d005      	beq.n	4006de <pio_configure+0x3a>
  4006d2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4006d6:	d002      	beq.n	4006de <pio_configure+0x3a>
  4006d8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4006dc:	d1f4      	bne.n	4006c8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4006de:	4632      	mov	r2, r6
  4006e0:	4628      	mov	r0, r5
  4006e2:	4b11      	ldr	r3, [pc, #68]	; (400728 <pio_configure+0x84>)
  4006e4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4006e6:	f014 0f01 	tst.w	r4, #1
  4006ea:	d102      	bne.n	4006f2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4006ec:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4006ee:	2001      	movs	r0, #1
  4006f0:	e007      	b.n	400702 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4006f2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4006f4:	2001      	movs	r0, #1
  4006f6:	e004      	b.n	400702 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4006f8:	461a      	mov	r2, r3
  4006fa:	4631      	mov	r1, r6
  4006fc:	4b0b      	ldr	r3, [pc, #44]	; (40072c <pio_configure+0x88>)
  4006fe:	4798      	blx	r3
	return 1;
  400700:	2001      	movs	r0, #1
}
  400702:	b002      	add	sp, #8
  400704:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400706:	f004 0301 	and.w	r3, r4, #1
  40070a:	9300      	str	r3, [sp, #0]
  40070c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400710:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400714:	bf14      	ite	ne
  400716:	2200      	movne	r2, #0
  400718:	2201      	moveq	r2, #1
  40071a:	4631      	mov	r1, r6
  40071c:	4628      	mov	r0, r5
  40071e:	4c04      	ldr	r4, [pc, #16]	; (400730 <pio_configure+0x8c>)
  400720:	47a0      	blx	r4
	return 1;
  400722:	2001      	movs	r0, #1
		break;
  400724:	e7ed      	b.n	400702 <pio_configure+0x5e>
  400726:	bf00      	nop
  400728:	004005b5 	.word	0x004005b5
  40072c:	00400647 	.word	0x00400647
  400730:	0040067d 	.word	0x0040067d

00400734 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400734:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400736:	4770      	bx	lr

00400738 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400738:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40073a:	4770      	bx	lr

0040073c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40073c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400740:	4604      	mov	r4, r0
  400742:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400744:	4b0e      	ldr	r3, [pc, #56]	; (400780 <pio_handler_process+0x44>)
  400746:	4798      	blx	r3
  400748:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40074a:	4620      	mov	r0, r4
  40074c:	4b0d      	ldr	r3, [pc, #52]	; (400784 <pio_handler_process+0x48>)
  40074e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400750:	4005      	ands	r5, r0
  400752:	d013      	beq.n	40077c <pio_handler_process+0x40>
  400754:	4c0c      	ldr	r4, [pc, #48]	; (400788 <pio_handler_process+0x4c>)
  400756:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40075a:	e003      	b.n	400764 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40075c:	42b4      	cmp	r4, r6
  40075e:	d00d      	beq.n	40077c <pio_handler_process+0x40>
  400760:	3410      	adds	r4, #16
		while (status != 0) {
  400762:	b15d      	cbz	r5, 40077c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400764:	6820      	ldr	r0, [r4, #0]
  400766:	4540      	cmp	r0, r8
  400768:	d1f8      	bne.n	40075c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40076a:	6861      	ldr	r1, [r4, #4]
  40076c:	4229      	tst	r1, r5
  40076e:	d0f5      	beq.n	40075c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400770:	68e3      	ldr	r3, [r4, #12]
  400772:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400774:	6863      	ldr	r3, [r4, #4]
  400776:	ea25 0503 	bic.w	r5, r5, r3
  40077a:	e7ef      	b.n	40075c <pio_handler_process+0x20>
  40077c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400780:	00400735 	.word	0x00400735
  400784:	00400739 	.word	0x00400739
  400788:	204009e0 	.word	0x204009e0

0040078c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40078c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40078e:	210a      	movs	r1, #10
  400790:	4801      	ldr	r0, [pc, #4]	; (400798 <PIOA_Handler+0xc>)
  400792:	4b02      	ldr	r3, [pc, #8]	; (40079c <PIOA_Handler+0x10>)
  400794:	4798      	blx	r3
  400796:	bd08      	pop	{r3, pc}
  400798:	400e0e00 	.word	0x400e0e00
  40079c:	0040073d 	.word	0x0040073d

004007a0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4007a0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4007a2:	210b      	movs	r1, #11
  4007a4:	4801      	ldr	r0, [pc, #4]	; (4007ac <PIOB_Handler+0xc>)
  4007a6:	4b02      	ldr	r3, [pc, #8]	; (4007b0 <PIOB_Handler+0x10>)
  4007a8:	4798      	blx	r3
  4007aa:	bd08      	pop	{r3, pc}
  4007ac:	400e1000 	.word	0x400e1000
  4007b0:	0040073d 	.word	0x0040073d

004007b4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4007b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4007b6:	210c      	movs	r1, #12
  4007b8:	4801      	ldr	r0, [pc, #4]	; (4007c0 <PIOC_Handler+0xc>)
  4007ba:	4b02      	ldr	r3, [pc, #8]	; (4007c4 <PIOC_Handler+0x10>)
  4007bc:	4798      	blx	r3
  4007be:	bd08      	pop	{r3, pc}
  4007c0:	400e1200 	.word	0x400e1200
  4007c4:	0040073d 	.word	0x0040073d

004007c8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4007c8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4007ca:	2110      	movs	r1, #16
  4007cc:	4801      	ldr	r0, [pc, #4]	; (4007d4 <PIOD_Handler+0xc>)
  4007ce:	4b02      	ldr	r3, [pc, #8]	; (4007d8 <PIOD_Handler+0x10>)
  4007d0:	4798      	blx	r3
  4007d2:	bd08      	pop	{r3, pc}
  4007d4:	400e1400 	.word	0x400e1400
  4007d8:	0040073d 	.word	0x0040073d

004007dc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4007dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4007de:	2111      	movs	r1, #17
  4007e0:	4801      	ldr	r0, [pc, #4]	; (4007e8 <PIOE_Handler+0xc>)
  4007e2:	4b02      	ldr	r3, [pc, #8]	; (4007ec <PIOE_Handler+0x10>)
  4007e4:	4798      	blx	r3
  4007e6:	bd08      	pop	{r3, pc}
  4007e8:	400e1600 	.word	0x400e1600
  4007ec:	0040073d 	.word	0x0040073d

004007f0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4007f0:	2803      	cmp	r0, #3
  4007f2:	d011      	beq.n	400818 <pmc_mck_set_division+0x28>
  4007f4:	2804      	cmp	r0, #4
  4007f6:	d012      	beq.n	40081e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4007f8:	2802      	cmp	r0, #2
  4007fa:	bf0c      	ite	eq
  4007fc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400800:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400802:	4a08      	ldr	r2, [pc, #32]	; (400824 <pmc_mck_set_division+0x34>)
  400804:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40080a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40080c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40080e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400810:	f013 0f08 	tst.w	r3, #8
  400814:	d0fb      	beq.n	40080e <pmc_mck_set_division+0x1e>
}
  400816:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400818:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40081c:	e7f1      	b.n	400802 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40081e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400822:	e7ee      	b.n	400802 <pmc_mck_set_division+0x12>
  400824:	400e0600 	.word	0x400e0600

00400828 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400828:	4a17      	ldr	r2, [pc, #92]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  40082a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40082c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400830:	4318      	orrs	r0, r3
  400832:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400834:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400836:	f013 0f08 	tst.w	r3, #8
  40083a:	d10a      	bne.n	400852 <pmc_switch_mck_to_pllack+0x2a>
  40083c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400840:	4911      	ldr	r1, [pc, #68]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  400842:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400844:	f012 0f08 	tst.w	r2, #8
  400848:	d103      	bne.n	400852 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40084a:	3b01      	subs	r3, #1
  40084c:	d1f9      	bne.n	400842 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40084e:	2001      	movs	r0, #1
  400850:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400852:	4a0d      	ldr	r2, [pc, #52]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  400854:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400856:	f023 0303 	bic.w	r3, r3, #3
  40085a:	f043 0302 	orr.w	r3, r3, #2
  40085e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400860:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400862:	f013 0f08 	tst.w	r3, #8
  400866:	d10a      	bne.n	40087e <pmc_switch_mck_to_pllack+0x56>
  400868:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40086c:	4906      	ldr	r1, [pc, #24]	; (400888 <pmc_switch_mck_to_pllack+0x60>)
  40086e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400870:	f012 0f08 	tst.w	r2, #8
  400874:	d105      	bne.n	400882 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400876:	3b01      	subs	r3, #1
  400878:	d1f9      	bne.n	40086e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40087a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40087c:	4770      	bx	lr
	return 0;
  40087e:	2000      	movs	r0, #0
  400880:	4770      	bx	lr
  400882:	2000      	movs	r0, #0
  400884:	4770      	bx	lr
  400886:	bf00      	nop
  400888:	400e0600 	.word	0x400e0600

0040088c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40088c:	b9a0      	cbnz	r0, 4008b8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40088e:	480e      	ldr	r0, [pc, #56]	; (4008c8 <pmc_switch_mainck_to_xtal+0x3c>)
  400890:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400892:	0209      	lsls	r1, r1, #8
  400894:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400896:	4a0d      	ldr	r2, [pc, #52]	; (4008cc <pmc_switch_mainck_to_xtal+0x40>)
  400898:	401a      	ands	r2, r3
  40089a:	4b0d      	ldr	r3, [pc, #52]	; (4008d0 <pmc_switch_mainck_to_xtal+0x44>)
  40089c:	4313      	orrs	r3, r2
  40089e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008a0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4008a2:	4602      	mov	r2, r0
  4008a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008a6:	f013 0f01 	tst.w	r3, #1
  4008aa:	d0fb      	beq.n	4008a4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4008ac:	4a06      	ldr	r2, [pc, #24]	; (4008c8 <pmc_switch_mainck_to_xtal+0x3c>)
  4008ae:	6a11      	ldr	r1, [r2, #32]
  4008b0:	4b08      	ldr	r3, [pc, #32]	; (4008d4 <pmc_switch_mainck_to_xtal+0x48>)
  4008b2:	430b      	orrs	r3, r1
  4008b4:	6213      	str	r3, [r2, #32]
  4008b6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008b8:	4903      	ldr	r1, [pc, #12]	; (4008c8 <pmc_switch_mainck_to_xtal+0x3c>)
  4008ba:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4008bc:	4a06      	ldr	r2, [pc, #24]	; (4008d8 <pmc_switch_mainck_to_xtal+0x4c>)
  4008be:	401a      	ands	r2, r3
  4008c0:	4b06      	ldr	r3, [pc, #24]	; (4008dc <pmc_switch_mainck_to_xtal+0x50>)
  4008c2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008c4:	620b      	str	r3, [r1, #32]
  4008c6:	4770      	bx	lr
  4008c8:	400e0600 	.word	0x400e0600
  4008cc:	ffc8fffc 	.word	0xffc8fffc
  4008d0:	00370001 	.word	0x00370001
  4008d4:	01370000 	.word	0x01370000
  4008d8:	fec8fffc 	.word	0xfec8fffc
  4008dc:	01370002 	.word	0x01370002

004008e0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4008e0:	4b02      	ldr	r3, [pc, #8]	; (4008ec <pmc_osc_is_ready_mainck+0xc>)
  4008e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4008e4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4008e8:	4770      	bx	lr
  4008ea:	bf00      	nop
  4008ec:	400e0600 	.word	0x400e0600

004008f0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4008f0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4008f4:	4b01      	ldr	r3, [pc, #4]	; (4008fc <pmc_disable_pllack+0xc>)
  4008f6:	629a      	str	r2, [r3, #40]	; 0x28
  4008f8:	4770      	bx	lr
  4008fa:	bf00      	nop
  4008fc:	400e0600 	.word	0x400e0600

00400900 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400900:	4b02      	ldr	r3, [pc, #8]	; (40090c <pmc_is_locked_pllack+0xc>)
  400902:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400904:	f000 0002 	and.w	r0, r0, #2
  400908:	4770      	bx	lr
  40090a:	bf00      	nop
  40090c:	400e0600 	.word	0x400e0600

00400910 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400910:	283f      	cmp	r0, #63	; 0x3f
  400912:	d81e      	bhi.n	400952 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400914:	281f      	cmp	r0, #31
  400916:	d80c      	bhi.n	400932 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400918:	4b11      	ldr	r3, [pc, #68]	; (400960 <pmc_enable_periph_clk+0x50>)
  40091a:	699a      	ldr	r2, [r3, #24]
  40091c:	2301      	movs	r3, #1
  40091e:	4083      	lsls	r3, r0
  400920:	4393      	bics	r3, r2
  400922:	d018      	beq.n	400956 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400924:	2301      	movs	r3, #1
  400926:	fa03 f000 	lsl.w	r0, r3, r0
  40092a:	4b0d      	ldr	r3, [pc, #52]	; (400960 <pmc_enable_periph_clk+0x50>)
  40092c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40092e:	2000      	movs	r0, #0
  400930:	4770      	bx	lr
		ul_id -= 32;
  400932:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400934:	4b0a      	ldr	r3, [pc, #40]	; (400960 <pmc_enable_periph_clk+0x50>)
  400936:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40093a:	2301      	movs	r3, #1
  40093c:	4083      	lsls	r3, r0
  40093e:	4393      	bics	r3, r2
  400940:	d00b      	beq.n	40095a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400942:	2301      	movs	r3, #1
  400944:	fa03 f000 	lsl.w	r0, r3, r0
  400948:	4b05      	ldr	r3, [pc, #20]	; (400960 <pmc_enable_periph_clk+0x50>)
  40094a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40094e:	2000      	movs	r0, #0
  400950:	4770      	bx	lr
		return 1;
  400952:	2001      	movs	r0, #1
  400954:	4770      	bx	lr
	return 0;
  400956:	2000      	movs	r0, #0
  400958:	4770      	bx	lr
  40095a:	2000      	movs	r0, #0
}
  40095c:	4770      	bx	lr
  40095e:	bf00      	nop
  400960:	400e0600 	.word	0x400e0600

00400964 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400964:	e7fe      	b.n	400964 <Dummy_Handler>
	...

00400968 <Reset_Handler>:
{
  400968:	b500      	push	{lr}
  40096a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40096c:	4b25      	ldr	r3, [pc, #148]	; (400a04 <Reset_Handler+0x9c>)
  40096e:	4a26      	ldr	r2, [pc, #152]	; (400a08 <Reset_Handler+0xa0>)
  400970:	429a      	cmp	r2, r3
  400972:	d010      	beq.n	400996 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400974:	4b25      	ldr	r3, [pc, #148]	; (400a0c <Reset_Handler+0xa4>)
  400976:	4a23      	ldr	r2, [pc, #140]	; (400a04 <Reset_Handler+0x9c>)
  400978:	429a      	cmp	r2, r3
  40097a:	d20c      	bcs.n	400996 <Reset_Handler+0x2e>
  40097c:	3b01      	subs	r3, #1
  40097e:	1a9b      	subs	r3, r3, r2
  400980:	f023 0303 	bic.w	r3, r3, #3
  400984:	3304      	adds	r3, #4
  400986:	4413      	add	r3, r2
  400988:	491f      	ldr	r1, [pc, #124]	; (400a08 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40098a:	f851 0b04 	ldr.w	r0, [r1], #4
  40098e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400992:	429a      	cmp	r2, r3
  400994:	d1f9      	bne.n	40098a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400996:	4b1e      	ldr	r3, [pc, #120]	; (400a10 <Reset_Handler+0xa8>)
  400998:	4a1e      	ldr	r2, [pc, #120]	; (400a14 <Reset_Handler+0xac>)
  40099a:	429a      	cmp	r2, r3
  40099c:	d20a      	bcs.n	4009b4 <Reset_Handler+0x4c>
  40099e:	3b01      	subs	r3, #1
  4009a0:	1a9b      	subs	r3, r3, r2
  4009a2:	f023 0303 	bic.w	r3, r3, #3
  4009a6:	3304      	adds	r3, #4
  4009a8:	4413      	add	r3, r2
                *pDest++ = 0;
  4009aa:	2100      	movs	r1, #0
  4009ac:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4009b0:	4293      	cmp	r3, r2
  4009b2:	d1fb      	bne.n	4009ac <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4009b4:	4a18      	ldr	r2, [pc, #96]	; (400a18 <Reset_Handler+0xb0>)
  4009b6:	4b19      	ldr	r3, [pc, #100]	; (400a1c <Reset_Handler+0xb4>)
  4009b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4009bc:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4009be:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4009c2:	fab3 f383 	clz	r3, r3
  4009c6:	095b      	lsrs	r3, r3, #5
  4009c8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4009ca:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4009cc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4009d0:	2200      	movs	r2, #0
  4009d2:	4b13      	ldr	r3, [pc, #76]	; (400a20 <Reset_Handler+0xb8>)
  4009d4:	701a      	strb	r2, [r3, #0]
	return flags;
  4009d6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4009d8:	4a12      	ldr	r2, [pc, #72]	; (400a24 <Reset_Handler+0xbc>)
  4009da:	6813      	ldr	r3, [r2, #0]
  4009dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4009e0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4009e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009e6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4009ea:	b129      	cbz	r1, 4009f8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4009ec:	2201      	movs	r2, #1
  4009ee:	4b0c      	ldr	r3, [pc, #48]	; (400a20 <Reset_Handler+0xb8>)
  4009f0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4009f2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4009f6:	b662      	cpsie	i
        __libc_init_array();
  4009f8:	4b0b      	ldr	r3, [pc, #44]	; (400a28 <Reset_Handler+0xc0>)
  4009fa:	4798      	blx	r3
        main();
  4009fc:	4b0b      	ldr	r3, [pc, #44]	; (400a2c <Reset_Handler+0xc4>)
  4009fe:	4798      	blx	r3
  400a00:	e7fe      	b.n	400a00 <Reset_Handler+0x98>
  400a02:	bf00      	nop
  400a04:	20400000 	.word	0x20400000
  400a08:	00405b64 	.word	0x00405b64
  400a0c:	204009c0 	.word	0x204009c0
  400a10:	20400ab8 	.word	0x20400ab8
  400a14:	204009c0 	.word	0x204009c0
  400a18:	e000ed00 	.word	0xe000ed00
  400a1c:	00400000 	.word	0x00400000
  400a20:	2040000a 	.word	0x2040000a
  400a24:	e000ed88 	.word	0xe000ed88
  400a28:	00400f25 	.word	0x00400f25
  400a2c:	00400e65 	.word	0x00400e65

00400a30 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400a30:	4b3b      	ldr	r3, [pc, #236]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a34:	f003 0303 	and.w	r3, r3, #3
  400a38:	2b01      	cmp	r3, #1
  400a3a:	d01d      	beq.n	400a78 <SystemCoreClockUpdate+0x48>
  400a3c:	b183      	cbz	r3, 400a60 <SystemCoreClockUpdate+0x30>
  400a3e:	2b02      	cmp	r3, #2
  400a40:	d036      	beq.n	400ab0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400a42:	4b37      	ldr	r3, [pc, #220]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a46:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a4a:	2b70      	cmp	r3, #112	; 0x70
  400a4c:	d05f      	beq.n	400b0e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400a4e:	4b34      	ldr	r3, [pc, #208]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400a52:	4934      	ldr	r1, [pc, #208]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a54:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400a58:	680b      	ldr	r3, [r1, #0]
  400a5a:	40d3      	lsrs	r3, r2
  400a5c:	600b      	str	r3, [r1, #0]
  400a5e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400a60:	4b31      	ldr	r3, [pc, #196]	; (400b28 <SystemCoreClockUpdate+0xf8>)
  400a62:	695b      	ldr	r3, [r3, #20]
  400a64:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a68:	bf14      	ite	ne
  400a6a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a6e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a72:	4b2c      	ldr	r3, [pc, #176]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a74:	601a      	str	r2, [r3, #0]
  400a76:	e7e4      	b.n	400a42 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400a78:	4b29      	ldr	r3, [pc, #164]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a7a:	6a1b      	ldr	r3, [r3, #32]
  400a7c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a80:	d003      	beq.n	400a8a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400a82:	4a2a      	ldr	r2, [pc, #168]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400a84:	4b27      	ldr	r3, [pc, #156]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a86:	601a      	str	r2, [r3, #0]
  400a88:	e7db      	b.n	400a42 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a8a:	4a29      	ldr	r2, [pc, #164]	; (400b30 <SystemCoreClockUpdate+0x100>)
  400a8c:	4b25      	ldr	r3, [pc, #148]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400a8e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400a90:	4b23      	ldr	r3, [pc, #140]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400a92:	6a1b      	ldr	r3, [r3, #32]
  400a94:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a98:	2b10      	cmp	r3, #16
  400a9a:	d005      	beq.n	400aa8 <SystemCoreClockUpdate+0x78>
  400a9c:	2b20      	cmp	r3, #32
  400a9e:	d1d0      	bne.n	400a42 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400aa0:	4a22      	ldr	r2, [pc, #136]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400aa2:	4b20      	ldr	r3, [pc, #128]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400aa4:	601a      	str	r2, [r3, #0]
          break;
  400aa6:	e7cc      	b.n	400a42 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400aa8:	4a22      	ldr	r2, [pc, #136]	; (400b34 <SystemCoreClockUpdate+0x104>)
  400aaa:	4b1e      	ldr	r3, [pc, #120]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400aac:	601a      	str	r2, [r3, #0]
          break;
  400aae:	e7c8      	b.n	400a42 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ab0:	4b1b      	ldr	r3, [pc, #108]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400ab2:	6a1b      	ldr	r3, [r3, #32]
  400ab4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400ab8:	d016      	beq.n	400ae8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400aba:	4a1c      	ldr	r2, [pc, #112]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400abc:	4b19      	ldr	r3, [pc, #100]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400abe:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400ac0:	4b17      	ldr	r3, [pc, #92]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ac4:	f003 0303 	and.w	r3, r3, #3
  400ac8:	2b02      	cmp	r3, #2
  400aca:	d1ba      	bne.n	400a42 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400acc:	4a14      	ldr	r2, [pc, #80]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400ace:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ad0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400ad2:	4814      	ldr	r0, [pc, #80]	; (400b24 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ad4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400ad8:	6803      	ldr	r3, [r0, #0]
  400ada:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ade:	b2d2      	uxtb	r2, r2
  400ae0:	fbb3 f3f2 	udiv	r3, r3, r2
  400ae4:	6003      	str	r3, [r0, #0]
  400ae6:	e7ac      	b.n	400a42 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ae8:	4a11      	ldr	r2, [pc, #68]	; (400b30 <SystemCoreClockUpdate+0x100>)
  400aea:	4b0e      	ldr	r3, [pc, #56]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400aec:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400aee:	4b0c      	ldr	r3, [pc, #48]	; (400b20 <SystemCoreClockUpdate+0xf0>)
  400af0:	6a1b      	ldr	r3, [r3, #32]
  400af2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400af6:	2b10      	cmp	r3, #16
  400af8:	d005      	beq.n	400b06 <SystemCoreClockUpdate+0xd6>
  400afa:	2b20      	cmp	r3, #32
  400afc:	d1e0      	bne.n	400ac0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400afe:	4a0b      	ldr	r2, [pc, #44]	; (400b2c <SystemCoreClockUpdate+0xfc>)
  400b00:	4b08      	ldr	r3, [pc, #32]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400b02:	601a      	str	r2, [r3, #0]
          break;
  400b04:	e7dc      	b.n	400ac0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400b06:	4a0b      	ldr	r2, [pc, #44]	; (400b34 <SystemCoreClockUpdate+0x104>)
  400b08:	4b06      	ldr	r3, [pc, #24]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400b0a:	601a      	str	r2, [r3, #0]
          break;
  400b0c:	e7d8      	b.n	400ac0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400b0e:	4a05      	ldr	r2, [pc, #20]	; (400b24 <SystemCoreClockUpdate+0xf4>)
  400b10:	6813      	ldr	r3, [r2, #0]
  400b12:	4909      	ldr	r1, [pc, #36]	; (400b38 <SystemCoreClockUpdate+0x108>)
  400b14:	fba1 1303 	umull	r1, r3, r1, r3
  400b18:	085b      	lsrs	r3, r3, #1
  400b1a:	6013      	str	r3, [r2, #0]
  400b1c:	4770      	bx	lr
  400b1e:	bf00      	nop
  400b20:	400e0600 	.word	0x400e0600
  400b24:	2040000c 	.word	0x2040000c
  400b28:	400e1810 	.word	0x400e1810
  400b2c:	00b71b00 	.word	0x00b71b00
  400b30:	003d0900 	.word	0x003d0900
  400b34:	007a1200 	.word	0x007a1200
  400b38:	aaaaaaab 	.word	0xaaaaaaab

00400b3c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400b3c:	4b16      	ldr	r3, [pc, #88]	; (400b98 <system_init_flash+0x5c>)
  400b3e:	4298      	cmp	r0, r3
  400b40:	d913      	bls.n	400b6a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400b42:	4b16      	ldr	r3, [pc, #88]	; (400b9c <system_init_flash+0x60>)
  400b44:	4298      	cmp	r0, r3
  400b46:	d915      	bls.n	400b74 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400b48:	4b15      	ldr	r3, [pc, #84]	; (400ba0 <system_init_flash+0x64>)
  400b4a:	4298      	cmp	r0, r3
  400b4c:	d916      	bls.n	400b7c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400b4e:	4b15      	ldr	r3, [pc, #84]	; (400ba4 <system_init_flash+0x68>)
  400b50:	4298      	cmp	r0, r3
  400b52:	d917      	bls.n	400b84 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400b54:	4b14      	ldr	r3, [pc, #80]	; (400ba8 <system_init_flash+0x6c>)
  400b56:	4298      	cmp	r0, r3
  400b58:	d918      	bls.n	400b8c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400b5a:	4b14      	ldr	r3, [pc, #80]	; (400bac <system_init_flash+0x70>)
  400b5c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b5e:	bf94      	ite	ls
  400b60:	4a13      	ldrls	r2, [pc, #76]	; (400bb0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400b62:	4a14      	ldrhi	r2, [pc, #80]	; (400bb4 <system_init_flash+0x78>)
  400b64:	4b14      	ldr	r3, [pc, #80]	; (400bb8 <system_init_flash+0x7c>)
  400b66:	601a      	str	r2, [r3, #0]
  400b68:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400b6e:	4b12      	ldr	r3, [pc, #72]	; (400bb8 <system_init_flash+0x7c>)
  400b70:	601a      	str	r2, [r3, #0]
  400b72:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b74:	4a11      	ldr	r2, [pc, #68]	; (400bbc <system_init_flash+0x80>)
  400b76:	4b10      	ldr	r3, [pc, #64]	; (400bb8 <system_init_flash+0x7c>)
  400b78:	601a      	str	r2, [r3, #0]
  400b7a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400b7c:	4a10      	ldr	r2, [pc, #64]	; (400bc0 <system_init_flash+0x84>)
  400b7e:	4b0e      	ldr	r3, [pc, #56]	; (400bb8 <system_init_flash+0x7c>)
  400b80:	601a      	str	r2, [r3, #0]
  400b82:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400b84:	4a0f      	ldr	r2, [pc, #60]	; (400bc4 <system_init_flash+0x88>)
  400b86:	4b0c      	ldr	r3, [pc, #48]	; (400bb8 <system_init_flash+0x7c>)
  400b88:	601a      	str	r2, [r3, #0]
  400b8a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400b8c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400b90:	4b09      	ldr	r3, [pc, #36]	; (400bb8 <system_init_flash+0x7c>)
  400b92:	601a      	str	r2, [r3, #0]
  400b94:	4770      	bx	lr
  400b96:	bf00      	nop
  400b98:	015ef3bf 	.word	0x015ef3bf
  400b9c:	02bde77f 	.word	0x02bde77f
  400ba0:	041cdb3f 	.word	0x041cdb3f
  400ba4:	057bceff 	.word	0x057bceff
  400ba8:	06dac2bf 	.word	0x06dac2bf
  400bac:	0839b67f 	.word	0x0839b67f
  400bb0:	04000500 	.word	0x04000500
  400bb4:	04000600 	.word	0x04000600
  400bb8:	400e0c00 	.word	0x400e0c00
  400bbc:	04000100 	.word	0x04000100
  400bc0:	04000200 	.word	0x04000200
  400bc4:	04000300 	.word	0x04000300

00400bc8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400bc8:	4b0a      	ldr	r3, [pc, #40]	; (400bf4 <_sbrk+0x2c>)
  400bca:	681b      	ldr	r3, [r3, #0]
  400bcc:	b153      	cbz	r3, 400be4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400bce:	4b09      	ldr	r3, [pc, #36]	; (400bf4 <_sbrk+0x2c>)
  400bd0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400bd2:	181a      	adds	r2, r3, r0
  400bd4:	4908      	ldr	r1, [pc, #32]	; (400bf8 <_sbrk+0x30>)
  400bd6:	4291      	cmp	r1, r2
  400bd8:	db08      	blt.n	400bec <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400bda:	4610      	mov	r0, r2
  400bdc:	4a05      	ldr	r2, [pc, #20]	; (400bf4 <_sbrk+0x2c>)
  400bde:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400be0:	4618      	mov	r0, r3
  400be2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400be4:	4a05      	ldr	r2, [pc, #20]	; (400bfc <_sbrk+0x34>)
  400be6:	4b03      	ldr	r3, [pc, #12]	; (400bf4 <_sbrk+0x2c>)
  400be8:	601a      	str	r2, [r3, #0]
  400bea:	e7f0      	b.n	400bce <_sbrk+0x6>
		return (caddr_t) -1;	
  400bec:	f04f 30ff 	mov.w	r0, #4294967295
}
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	20400a50 	.word	0x20400a50
  400bf8:	2045fffc 	.word	0x2045fffc
  400bfc:	20402cb8 	.word	0x20402cb8

00400c00 <SysTick_Handler>:
volatile uint8_t volume;
//void USART0_Handler();


void SysTick_Handler() {
	g_systimer++;	
  400c00:	4a02      	ldr	r2, [pc, #8]	; (400c0c <SysTick_Handler+0xc>)
  400c02:	6813      	ldr	r3, [r2, #0]
  400c04:	3301      	adds	r3, #1
  400c06:	6013      	str	r3, [r2, #0]
  400c08:	4770      	bx	lr
  400c0a:	bf00      	nop
  400c0c:	20400a54 	.word	0x20400a54

00400c10 <usart_put_string>:
}

void usart_put_string(Usart *usart, char str[]) {
  400c10:	b538      	push	{r3, r4, r5, lr}
  400c12:	4605      	mov	r5, r0
  400c14:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  400c16:	4608      	mov	r0, r1
  400c18:	4b03      	ldr	r3, [pc, #12]	; (400c28 <usart_put_string+0x18>)
  400c1a:	4798      	blx	r3
  400c1c:	4602      	mov	r2, r0
  400c1e:	4621      	mov	r1, r4
  400c20:	4628      	mov	r0, r5
  400c22:	4b02      	ldr	r3, [pc, #8]	; (400c2c <usart_put_string+0x1c>)
  400c24:	4798      	blx	r3
  400c26:	bd38      	pop	{r3, r4, r5, pc}
  400c28:	00401081 	.word	0x00401081
  400c2c:	004002c1 	.word	0x004002c1

00400c30 <usart_get_string>:
}

int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  400c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c34:	b085      	sub	sp, #20
  400c36:	9001      	str	r0, [sp, #4]
  400c38:	468b      	mov	fp, r1
  400c3a:	461f      	mov	r7, r3
	long timestart = g_systimer;
  400c3c:	4b10      	ldr	r3, [pc, #64]	; (400c80 <usart_get_string+0x50>)
  400c3e:	681e      	ldr	r6, [r3, #0]
  400c40:	f101 3aff 	add.w	sl, r1, #4294967295
  400c44:	f102 38ff 	add.w	r8, r2, #4294967295
	uint32_t rx;
	uint32_t counter = 0;
  400c48:	2400      	movs	r4, #0
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  400c4a:	461d      	mov	r5, r3
		if(usart_read(usart, &rx) == 0) {
  400c4c:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400c84 <usart_get_string+0x54>
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  400c50:	682b      	ldr	r3, [r5, #0]
  400c52:	1b9b      	subs	r3, r3, r6
  400c54:	42bb      	cmp	r3, r7
  400c56:	da0c      	bge.n	400c72 <usart_get_string+0x42>
  400c58:	4544      	cmp	r4, r8
  400c5a:	d00a      	beq.n	400c72 <usart_get_string+0x42>
		if(usart_read(usart, &rx) == 0) {
  400c5c:	a903      	add	r1, sp, #12
  400c5e:	9801      	ldr	r0, [sp, #4]
  400c60:	47c8      	blx	r9
  400c62:	2800      	cmp	r0, #0
  400c64:	d1f4      	bne.n	400c50 <usart_get_string+0x20>
			timestart = g_systimer; // reset timeout
  400c66:	682e      	ldr	r6, [r5, #0]
			buffer[counter++] = rx;
  400c68:	3401      	adds	r4, #1
  400c6a:	9b03      	ldr	r3, [sp, #12]
  400c6c:	f80a 3f01 	strb.w	r3, [sl, #1]!
  400c70:	e7ee      	b.n	400c50 <usart_get_string+0x20>
		}
	}
	buffer[counter] = 0x00;
  400c72:	2300      	movs	r3, #0
  400c74:	f80b 3004 	strb.w	r3, [fp, r4]
	return counter;
}
  400c78:	4620      	mov	r0, r4
  400c7a:	b005      	add	sp, #20
  400c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c80:	20400a54 	.word	0x20400a54
  400c84:	004002a7 	.word	0x004002a7

00400c88 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  400c88:	b570      	push	{r4, r5, r6, lr}
  400c8a:	4604      	mov	r4, r0
  400c8c:	460d      	mov	r5, r1
  400c8e:	4616      	mov	r6, r2
	usart_put_string(usart, buffer_tx);
  400c90:	4619      	mov	r1, r3
  400c92:	4b04      	ldr	r3, [pc, #16]	; (400ca4 <usart_send_command+0x1c>)
  400c94:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  400c96:	9b04      	ldr	r3, [sp, #16]
  400c98:	4632      	mov	r2, r6
  400c9a:	4629      	mov	r1, r5
  400c9c:	4620      	mov	r0, r4
  400c9e:	4c02      	ldr	r4, [pc, #8]	; (400ca8 <usart_send_command+0x20>)
  400ca0:	47a0      	blx	r4
  400ca2:	bd70      	pop	{r4, r5, r6, pc}
  400ca4:	00400c11 	.word	0x00400c11
  400ca8:	00400c31 	.word	0x00400c31

00400cac <usart_log>:
}

void usart_log(char* name, char* log) {
  400cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400cae:	4607      	mov	r7, r0
  400cb0:	460e      	mov	r6, r1
	usart_put_string(USART1, "[");
  400cb2:	4d09      	ldr	r5, [pc, #36]	; (400cd8 <usart_log+0x2c>)
  400cb4:	4909      	ldr	r1, [pc, #36]	; (400cdc <usart_log+0x30>)
  400cb6:	4628      	mov	r0, r5
  400cb8:	4c09      	ldr	r4, [pc, #36]	; (400ce0 <usart_log+0x34>)
  400cba:	47a0      	blx	r4
	usart_put_string(USART1, name);
  400cbc:	4639      	mov	r1, r7
  400cbe:	4628      	mov	r0, r5
  400cc0:	47a0      	blx	r4
	usart_put_string(USART1, "] ");
  400cc2:	4908      	ldr	r1, [pc, #32]	; (400ce4 <usart_log+0x38>)
  400cc4:	4628      	mov	r0, r5
  400cc6:	47a0      	blx	r4
	usart_put_string(USART1, log);
  400cc8:	4631      	mov	r1, r6
  400cca:	4628      	mov	r0, r5
  400ccc:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  400cce:	4906      	ldr	r1, [pc, #24]	; (400ce8 <usart_log+0x3c>)
  400cd0:	4628      	mov	r0, r5
  400cd2:	47a0      	blx	r4
  400cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cd6:	bf00      	nop
  400cd8:	40028000 	.word	0x40028000
  400cdc:	004058a8 	.word	0x004058a8
  400ce0:	00400c11 	.word	0x00400c11
  400ce4:	004058ac 	.word	0x004058ac
  400ce8:	0040587c 	.word	0x0040587c

00400cec <config_console>:
}

void config_console(void) {
  400cec:	b570      	push	{r4, r5, r6, lr}
  400cee:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  400cf0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400cf4:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400cf6:	23c0      	movs	r3, #192	; 0xc0
  400cf8:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400cfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cfe:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400d00:	2300      	movs	r3, #0
  400d02:	9303      	str	r3, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400d04:	9304      	str	r3, [sp, #16]
  400d06:	200e      	movs	r0, #14
  400d08:	4b09      	ldr	r3, [pc, #36]	; (400d30 <config_console+0x44>)
  400d0a:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  400d0c:	4c09      	ldr	r4, [pc, #36]	; (400d34 <config_console+0x48>)
  400d0e:	4a0a      	ldr	r2, [pc, #40]	; (400d38 <config_console+0x4c>)
  400d10:	4669      	mov	r1, sp
  400d12:	4620      	mov	r0, r4
  400d14:	4b09      	ldr	r3, [pc, #36]	; (400d3c <config_console+0x50>)
  400d16:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400d18:	4620      	mov	r0, r4
  400d1a:	4e09      	ldr	r6, [pc, #36]	; (400d40 <config_console+0x54>)
  400d1c:	47b0      	blx	r6
		usart_enable_rx(p_usart);
  400d1e:	4620      	mov	r0, r4
  400d20:	4d08      	ldr	r5, [pc, #32]	; (400d44 <config_console+0x58>)
  400d22:	47a8      	blx	r5
	config.baudrate = 115200;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART1, &config);
	usart_enable_tx(USART1);
  400d24:	4620      	mov	r0, r4
  400d26:	47b0      	blx	r6
	usart_enable_rx(USART1);
  400d28:	4620      	mov	r0, r4
  400d2a:	47a8      	blx	r5
}
  400d2c:	b006      	add	sp, #24
  400d2e:	bd70      	pop	{r4, r5, r6, pc}
  400d30:	00400911 	.word	0x00400911
  400d34:	40028000 	.word	0x40028000
  400d38:	08f0d180 	.word	0x08f0d180
  400d3c:	00400231 	.word	0x00400231
  400d40:	00400285 	.word	0x00400285
  400d44:	0040028b 	.word	0x0040028b

00400d48 <hm10_config_server>:

void hm10_config_server(void) {
  400d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d4c:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  400d4e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  400d52:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400d54:	23c0      	movs	r3, #192	; 0xc0
  400d56:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400d58:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d5c:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400d5e:	2500      	movs	r5, #0
  400d60:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400d62:	9504      	str	r5, [sp, #16]
  400d64:	200d      	movs	r0, #13
  400d66:	4e13      	ldr	r6, [pc, #76]	; (400db4 <hm10_config_server+0x6c>)
  400d68:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  400d6a:	4c13      	ldr	r4, [pc, #76]	; (400db8 <hm10_config_server+0x70>)
  400d6c:	4a13      	ldr	r2, [pc, #76]	; (400dbc <hm10_config_server+0x74>)
  400d6e:	4669      	mov	r1, sp
  400d70:	4620      	mov	r0, r4
  400d72:	4b13      	ldr	r3, [pc, #76]	; (400dc0 <hm10_config_server+0x78>)
  400d74:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400d76:	4620      	mov	r0, r4
  400d78:	f8df 8054 	ldr.w	r8, [pc, #84]	; 400dd0 <hm10_config_server+0x88>
  400d7c:	47c0      	blx	r8
		usart_enable_rx(p_usart);
  400d7e:	4620      	mov	r0, r4
  400d80:	4f10      	ldr	r7, [pc, #64]	; (400dc4 <hm10_config_server+0x7c>)
  400d82:	47b8      	blx	r7
	config.baudrate = 9600;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART0, &config);
	usart_enable_tx(USART0);
  400d84:	4620      	mov	r0, r4
  400d86:	47c0      	blx	r8
	usart_enable_rx(USART0);
  400d88:	4620      	mov	r0, r4
  400d8a:	47b8      	blx	r7
  400d8c:	200b      	movs	r0, #11
  400d8e:	47b0      	blx	r6
	sysclk_enable_peripheral_clock(ID_PIOB);
	//usart_init_rs232(USART0, &config, sysclk_get_peripheral_hz());


	// RX - PB0  TX - PB1
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  400d90:	4e0d      	ldr	r6, [pc, #52]	; (400dc8 <hm10_config_server+0x80>)
  400d92:	462b      	mov	r3, r5
  400d94:	2201      	movs	r2, #1
  400d96:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d9a:	4630      	mov	r0, r6
  400d9c:	4c0b      	ldr	r4, [pc, #44]	; (400dcc <hm10_config_server+0x84>)
  400d9e:	47a0      	blx	r4
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  400da0:	462b      	mov	r3, r5
  400da2:	2202      	movs	r2, #2
  400da4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400da8:	4630      	mov	r0, r6
  400daa:	47a0      	blx	r4
	//usart_enable_interrupt(USART0, US_IER_RXRDY);
	//NVIC_SetPriority(ID_USART0, 1);
	//NVIC_EnableIRQ(ID_USART0);


}
  400dac:	b006      	add	sp, #24
  400dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400db2:	bf00      	nop
  400db4:	00400911 	.word	0x00400911
  400db8:	40024000 	.word	0x40024000
  400dbc:	08f0d180 	.word	0x08f0d180
  400dc0:	00400231 	.word	0x00400231
  400dc4:	0040028b 	.word	0x0040028b
  400dc8:	400e1000 	.word	0x400e1000
  400dcc:	004006a5 	.word	0x004006a5
  400dd0:	00400285 	.word	0x00400285

00400dd4 <hm10_server_init>:
	// RX - PD28 TX - PD30
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 28), PIO_DEFAULT);
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 30), PIO_DEFAULT);
}
*/
int hm10_server_init(void) {
  400dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400dd6:	b0a3      	sub	sp, #140	; 0x8c
	char buffer_rx[128];
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  400dd8:	4e1a      	ldr	r6, [pc, #104]	; (400e44 <hm10_server_init+0x70>)
  400dda:	4d1b      	ldr	r5, [pc, #108]	; (400e48 <hm10_server_init+0x74>)
  400ddc:	27c8      	movs	r7, #200	; 0xc8
  400dde:	9700      	str	r7, [sp, #0]
  400de0:	4633      	mov	r3, r6
  400de2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400de6:	a902      	add	r1, sp, #8
  400de8:	4628      	mov	r0, r5
  400dea:	4c18      	ldr	r4, [pc, #96]	; (400e4c <hm10_server_init+0x78>)
  400dec:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  400dee:	9700      	str	r7, [sp, #0]
  400df0:	4633      	mov	r3, r6
  400df2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400df6:	a902      	add	r1, sp, #8
  400df8:	4628      	mov	r0, r5
  400dfa:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  400dfc:	9700      	str	r7, [sp, #0]
  400dfe:	4633      	mov	r3, r6
  400e00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e04:	a902      	add	r1, sp, #8
  400e06:	4628      	mov	r0, r5
  400e08:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+RESET", 400);	
  400e0a:	f44f 76c8 	mov.w	r6, #400	; 0x190
  400e0e:	9600      	str	r6, [sp, #0]
  400e10:	4b0f      	ldr	r3, [pc, #60]	; (400e50 <hm10_server_init+0x7c>)
  400e12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e16:	a902      	add	r1, sp, #8
  400e18:	4628      	mov	r0, r5
  400e1a:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+NAMEServer", 400);
  400e1c:	9600      	str	r6, [sp, #0]
  400e1e:	4b0d      	ldr	r3, [pc, #52]	; (400e54 <hm10_server_init+0x80>)
  400e20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e24:	a902      	add	r1, sp, #8
  400e26:	4628      	mov	r0, r5
  400e28:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+ROLE0", 400);
  400e2a:	9600      	str	r6, [sp, #0]
  400e2c:	4b0a      	ldr	r3, [pc, #40]	; (400e58 <hm10_server_init+0x84>)
  400e2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e32:	a902      	add	r1, sp, #8
  400e34:	4628      	mov	r0, r5
  400e36:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  400e38:	a902      	add	r1, sp, #8
  400e3a:	4808      	ldr	r0, [pc, #32]	; (400e5c <hm10_server_init+0x88>)
  400e3c:	4b08      	ldr	r3, [pc, #32]	; (400e60 <hm10_server_init+0x8c>)
  400e3e:	4798      	blx	r3
}
  400e40:	b023      	add	sp, #140	; 0x8c
  400e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400e44:	0040582c 	.word	0x0040582c
  400e48:	40024000 	.word	0x40024000
  400e4c:	00400c89 	.word	0x00400c89
  400e50:	00405830 	.word	0x00405830
  400e54:	0040583c 	.word	0x0040583c
  400e58:	0040584c 	.word	0x0040584c
  400e5c:	00405858 	.word	0x00405858
  400e60:	00400cad 	.word	0x00400cad

00400e64 <main>:
	usart_log("hm10_client_init", buffer_rx);
	
}
*/
int main (void)
{
  400e64:	b500      	push	{lr}
  400e66:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
	board_init();
  400e6a:	4b1a      	ldr	r3, [pc, #104]	; (400ed4 <main+0x70>)
  400e6c:	4798      	blx	r3
	sysclk_init();
  400e6e:	4b1a      	ldr	r3, [pc, #104]	; (400ed8 <main+0x74>)
  400e70:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400e72:	4b1a      	ldr	r3, [pc, #104]	; (400edc <main+0x78>)
  400e74:	4a1a      	ldr	r2, [pc, #104]	; (400ee0 <main+0x7c>)
  400e76:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400e78:	21e0      	movs	r1, #224	; 0xe0
  400e7a:	4a1a      	ldr	r2, [pc, #104]	; (400ee4 <main+0x80>)
  400e7c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400e80:	2200      	movs	r2, #0
  400e82:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400e84:	2207      	movs	r2, #7
  400e86:	601a      	str	r2, [r3, #0]
	delay_init();
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
	config_console();
  400e88:	4b17      	ldr	r3, [pc, #92]	; (400ee8 <main+0x84>)
  400e8a:	4798      	blx	r3
	
	
	
	usart_put_string(USART1, "Inicializando...\r\n");
  400e8c:	4d17      	ldr	r5, [pc, #92]	; (400eec <main+0x88>)
  400e8e:	4918      	ldr	r1, [pc, #96]	; (400ef0 <main+0x8c>)
  400e90:	4628      	mov	r0, r5
  400e92:	4c18      	ldr	r4, [pc, #96]	; (400ef4 <main+0x90>)
  400e94:	47a0      	blx	r4
	usart_put_string(USART1, "Config HC05 Server...\r\n");
  400e96:	4918      	ldr	r1, [pc, #96]	; (400ef8 <main+0x94>)
  400e98:	4628      	mov	r0, r5
  400e9a:	47a0      	blx	r4
	hm10_config_server();
  400e9c:	4b17      	ldr	r3, [pc, #92]	; (400efc <main+0x98>)
  400e9e:	4798      	blx	r3
	hm10_server_init();
  400ea0:	4b17      	ldr	r3, [pc, #92]	; (400f00 <main+0x9c>)
  400ea2:	4798      	blx	r3
	while(1) {
		//usart_put_string(USART0, "Tchau\n");
		//usart_get_string(USART0, buffer, 1024, 1000);


		usart_get_string(USART0, buffer, 1024, 100);
  400ea4:	4e17      	ldr	r6, [pc, #92]	; (400f04 <main+0xa0>)
  400ea6:	4d18      	ldr	r5, [pc, #96]	; (400f08 <main+0xa4>)
		usart_log("Volume", buffer);
  400ea8:	4c18      	ldr	r4, [pc, #96]	; (400f0c <main+0xa8>)
		usart_get_string(USART0, buffer, 1024, 100);
  400eaa:	2364      	movs	r3, #100	; 0x64
  400eac:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400eb0:	4669      	mov	r1, sp
  400eb2:	4630      	mov	r0, r6
  400eb4:	47a8      	blx	r5
		usart_log("Volume", buffer);
  400eb6:	4669      	mov	r1, sp
  400eb8:	4620      	mov	r0, r4
  400eba:	4b15      	ldr	r3, [pc, #84]	; (400f10 <main+0xac>)
  400ebc:	4798      	blx	r3
		sprintf(volume, "%d \n", buffer);
  400ebe:	4b15      	ldr	r3, [pc, #84]	; (400f14 <main+0xb0>)
  400ec0:	7818      	ldrb	r0, [r3, #0]
  400ec2:	466a      	mov	r2, sp
  400ec4:	4914      	ldr	r1, [pc, #80]	; (400f18 <main+0xb4>)
  400ec6:	4b15      	ldr	r3, [pc, #84]	; (400f1c <main+0xb8>)
  400ec8:	4798      	blx	r3
		delay_ms(1);
  400eca:	f24c 508e 	movw	r0, #50574	; 0xc58e
  400ece:	4b14      	ldr	r3, [pc, #80]	; (400f20 <main+0xbc>)
  400ed0:	4798      	blx	r3
  400ed2:	e7ea      	b.n	400eaa <main+0x46>
  400ed4:	0040041d 	.word	0x0040041d
  400ed8:	004003ad 	.word	0x004003ad
  400edc:	e000e010 	.word	0xe000e010
  400ee0:	000493df 	.word	0x000493df
  400ee4:	e000ed00 	.word	0xe000ed00
  400ee8:	00400ced 	.word	0x00400ced
  400eec:	40028000 	.word	0x40028000
  400ef0:	0040586c 	.word	0x0040586c
  400ef4:	00400c11 	.word	0x00400c11
  400ef8:	00405880 	.word	0x00405880
  400efc:	00400d49 	.word	0x00400d49
  400f00:	00400dd5 	.word	0x00400dd5
  400f04:	40024000 	.word	0x40024000
  400f08:	00400c31 	.word	0x00400c31
  400f0c:	00405898 	.word	0x00405898
  400f10:	00400cad 	.word	0x00400cad
  400f14:	20400a8c 	.word	0x20400a8c
  400f18:	004058a0 	.word	0x004058a0
  400f1c:	00401011 	.word	0x00401011
  400f20:	20400001 	.word	0x20400001

00400f24 <__libc_init_array>:
  400f24:	b570      	push	{r4, r5, r6, lr}
  400f26:	4e0f      	ldr	r6, [pc, #60]	; (400f64 <__libc_init_array+0x40>)
  400f28:	4d0f      	ldr	r5, [pc, #60]	; (400f68 <__libc_init_array+0x44>)
  400f2a:	1b76      	subs	r6, r6, r5
  400f2c:	10b6      	asrs	r6, r6, #2
  400f2e:	bf18      	it	ne
  400f30:	2400      	movne	r4, #0
  400f32:	d005      	beq.n	400f40 <__libc_init_array+0x1c>
  400f34:	3401      	adds	r4, #1
  400f36:	f855 3b04 	ldr.w	r3, [r5], #4
  400f3a:	4798      	blx	r3
  400f3c:	42a6      	cmp	r6, r4
  400f3e:	d1f9      	bne.n	400f34 <__libc_init_array+0x10>
  400f40:	4e0a      	ldr	r6, [pc, #40]	; (400f6c <__libc_init_array+0x48>)
  400f42:	4d0b      	ldr	r5, [pc, #44]	; (400f70 <__libc_init_array+0x4c>)
  400f44:	1b76      	subs	r6, r6, r5
  400f46:	f004 fdf7 	bl	405b38 <_init>
  400f4a:	10b6      	asrs	r6, r6, #2
  400f4c:	bf18      	it	ne
  400f4e:	2400      	movne	r4, #0
  400f50:	d006      	beq.n	400f60 <__libc_init_array+0x3c>
  400f52:	3401      	adds	r4, #1
  400f54:	f855 3b04 	ldr.w	r3, [r5], #4
  400f58:	4798      	blx	r3
  400f5a:	42a6      	cmp	r6, r4
  400f5c:	d1f9      	bne.n	400f52 <__libc_init_array+0x2e>
  400f5e:	bd70      	pop	{r4, r5, r6, pc}
  400f60:	bd70      	pop	{r4, r5, r6, pc}
  400f62:	bf00      	nop
  400f64:	00405b44 	.word	0x00405b44
  400f68:	00405b44 	.word	0x00405b44
  400f6c:	00405b4c 	.word	0x00405b4c
  400f70:	00405b44 	.word	0x00405b44

00400f74 <memset>:
  400f74:	b470      	push	{r4, r5, r6}
  400f76:	0786      	lsls	r6, r0, #30
  400f78:	d046      	beq.n	401008 <memset+0x94>
  400f7a:	1e54      	subs	r4, r2, #1
  400f7c:	2a00      	cmp	r2, #0
  400f7e:	d041      	beq.n	401004 <memset+0x90>
  400f80:	b2ca      	uxtb	r2, r1
  400f82:	4603      	mov	r3, r0
  400f84:	e002      	b.n	400f8c <memset+0x18>
  400f86:	f114 34ff 	adds.w	r4, r4, #4294967295
  400f8a:	d33b      	bcc.n	401004 <memset+0x90>
  400f8c:	f803 2b01 	strb.w	r2, [r3], #1
  400f90:	079d      	lsls	r5, r3, #30
  400f92:	d1f8      	bne.n	400f86 <memset+0x12>
  400f94:	2c03      	cmp	r4, #3
  400f96:	d92e      	bls.n	400ff6 <memset+0x82>
  400f98:	b2cd      	uxtb	r5, r1
  400f9a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400f9e:	2c0f      	cmp	r4, #15
  400fa0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400fa4:	d919      	bls.n	400fda <memset+0x66>
  400fa6:	f103 0210 	add.w	r2, r3, #16
  400faa:	4626      	mov	r6, r4
  400fac:	3e10      	subs	r6, #16
  400fae:	2e0f      	cmp	r6, #15
  400fb0:	f842 5c10 	str.w	r5, [r2, #-16]
  400fb4:	f842 5c0c 	str.w	r5, [r2, #-12]
  400fb8:	f842 5c08 	str.w	r5, [r2, #-8]
  400fbc:	f842 5c04 	str.w	r5, [r2, #-4]
  400fc0:	f102 0210 	add.w	r2, r2, #16
  400fc4:	d8f2      	bhi.n	400fac <memset+0x38>
  400fc6:	f1a4 0210 	sub.w	r2, r4, #16
  400fca:	f022 020f 	bic.w	r2, r2, #15
  400fce:	f004 040f 	and.w	r4, r4, #15
  400fd2:	3210      	adds	r2, #16
  400fd4:	2c03      	cmp	r4, #3
  400fd6:	4413      	add	r3, r2
  400fd8:	d90d      	bls.n	400ff6 <memset+0x82>
  400fda:	461e      	mov	r6, r3
  400fdc:	4622      	mov	r2, r4
  400fde:	3a04      	subs	r2, #4
  400fe0:	2a03      	cmp	r2, #3
  400fe2:	f846 5b04 	str.w	r5, [r6], #4
  400fe6:	d8fa      	bhi.n	400fde <memset+0x6a>
  400fe8:	1f22      	subs	r2, r4, #4
  400fea:	f022 0203 	bic.w	r2, r2, #3
  400fee:	3204      	adds	r2, #4
  400ff0:	4413      	add	r3, r2
  400ff2:	f004 0403 	and.w	r4, r4, #3
  400ff6:	b12c      	cbz	r4, 401004 <memset+0x90>
  400ff8:	b2c9      	uxtb	r1, r1
  400ffa:	441c      	add	r4, r3
  400ffc:	f803 1b01 	strb.w	r1, [r3], #1
  401000:	429c      	cmp	r4, r3
  401002:	d1fb      	bne.n	400ffc <memset+0x88>
  401004:	bc70      	pop	{r4, r5, r6}
  401006:	4770      	bx	lr
  401008:	4614      	mov	r4, r2
  40100a:	4603      	mov	r3, r0
  40100c:	e7c2      	b.n	400f94 <memset+0x20>
  40100e:	bf00      	nop

00401010 <sprintf>:
  401010:	b40e      	push	{r1, r2, r3}
  401012:	b5f0      	push	{r4, r5, r6, r7, lr}
  401014:	b09c      	sub	sp, #112	; 0x70
  401016:	ab21      	add	r3, sp, #132	; 0x84
  401018:	490f      	ldr	r1, [pc, #60]	; (401058 <sprintf+0x48>)
  40101a:	f853 2b04 	ldr.w	r2, [r3], #4
  40101e:	9301      	str	r3, [sp, #4]
  401020:	4605      	mov	r5, r0
  401022:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401026:	6808      	ldr	r0, [r1, #0]
  401028:	9502      	str	r5, [sp, #8]
  40102a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40102e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401032:	a902      	add	r1, sp, #8
  401034:	9506      	str	r5, [sp, #24]
  401036:	f8ad 7014 	strh.w	r7, [sp, #20]
  40103a:	9404      	str	r4, [sp, #16]
  40103c:	9407      	str	r4, [sp, #28]
  40103e:	f8ad 6016 	strh.w	r6, [sp, #22]
  401042:	f000 f88b 	bl	40115c <_svfprintf_r>
  401046:	9b02      	ldr	r3, [sp, #8]
  401048:	2200      	movs	r2, #0
  40104a:	701a      	strb	r2, [r3, #0]
  40104c:	b01c      	add	sp, #112	; 0x70
  40104e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401052:	b003      	add	sp, #12
  401054:	4770      	bx	lr
  401056:	bf00      	nop
  401058:	20400010 	.word	0x20400010
	...

00401080 <strlen>:
  401080:	f890 f000 	pld	[r0]
  401084:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401088:	f020 0107 	bic.w	r1, r0, #7
  40108c:	f06f 0c00 	mvn.w	ip, #0
  401090:	f010 0407 	ands.w	r4, r0, #7
  401094:	f891 f020 	pld	[r1, #32]
  401098:	f040 8049 	bne.w	40112e <strlen+0xae>
  40109c:	f04f 0400 	mov.w	r4, #0
  4010a0:	f06f 0007 	mvn.w	r0, #7
  4010a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4010a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4010ac:	f100 0008 	add.w	r0, r0, #8
  4010b0:	fa82 f24c 	uadd8	r2, r2, ip
  4010b4:	faa4 f28c 	sel	r2, r4, ip
  4010b8:	fa83 f34c 	uadd8	r3, r3, ip
  4010bc:	faa2 f38c 	sel	r3, r2, ip
  4010c0:	bb4b      	cbnz	r3, 401116 <strlen+0x96>
  4010c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4010c6:	fa82 f24c 	uadd8	r2, r2, ip
  4010ca:	f100 0008 	add.w	r0, r0, #8
  4010ce:	faa4 f28c 	sel	r2, r4, ip
  4010d2:	fa83 f34c 	uadd8	r3, r3, ip
  4010d6:	faa2 f38c 	sel	r3, r2, ip
  4010da:	b9e3      	cbnz	r3, 401116 <strlen+0x96>
  4010dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4010e0:	fa82 f24c 	uadd8	r2, r2, ip
  4010e4:	f100 0008 	add.w	r0, r0, #8
  4010e8:	faa4 f28c 	sel	r2, r4, ip
  4010ec:	fa83 f34c 	uadd8	r3, r3, ip
  4010f0:	faa2 f38c 	sel	r3, r2, ip
  4010f4:	b97b      	cbnz	r3, 401116 <strlen+0x96>
  4010f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4010fa:	f101 0120 	add.w	r1, r1, #32
  4010fe:	fa82 f24c 	uadd8	r2, r2, ip
  401102:	f100 0008 	add.w	r0, r0, #8
  401106:	faa4 f28c 	sel	r2, r4, ip
  40110a:	fa83 f34c 	uadd8	r3, r3, ip
  40110e:	faa2 f38c 	sel	r3, r2, ip
  401112:	2b00      	cmp	r3, #0
  401114:	d0c6      	beq.n	4010a4 <strlen+0x24>
  401116:	2a00      	cmp	r2, #0
  401118:	bf04      	itt	eq
  40111a:	3004      	addeq	r0, #4
  40111c:	461a      	moveq	r2, r3
  40111e:	ba12      	rev	r2, r2
  401120:	fab2 f282 	clz	r2, r2
  401124:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401128:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40112c:	4770      	bx	lr
  40112e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401132:	f004 0503 	and.w	r5, r4, #3
  401136:	f1c4 0000 	rsb	r0, r4, #0
  40113a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40113e:	f014 0f04 	tst.w	r4, #4
  401142:	f891 f040 	pld	[r1, #64]	; 0x40
  401146:	fa0c f505 	lsl.w	r5, ip, r5
  40114a:	ea62 0205 	orn	r2, r2, r5
  40114e:	bf1c      	itt	ne
  401150:	ea63 0305 	ornne	r3, r3, r5
  401154:	4662      	movne	r2, ip
  401156:	f04f 0400 	mov.w	r4, #0
  40115a:	e7a9      	b.n	4010b0 <strlen+0x30>

0040115c <_svfprintf_r>:
  40115c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401160:	b0c3      	sub	sp, #268	; 0x10c
  401162:	460c      	mov	r4, r1
  401164:	910b      	str	r1, [sp, #44]	; 0x2c
  401166:	4692      	mov	sl, r2
  401168:	930f      	str	r3, [sp, #60]	; 0x3c
  40116a:	900c      	str	r0, [sp, #48]	; 0x30
  40116c:	f002 fa0c 	bl	403588 <_localeconv_r>
  401170:	6803      	ldr	r3, [r0, #0]
  401172:	931a      	str	r3, [sp, #104]	; 0x68
  401174:	4618      	mov	r0, r3
  401176:	f7ff ff83 	bl	401080 <strlen>
  40117a:	89a3      	ldrh	r3, [r4, #12]
  40117c:	9019      	str	r0, [sp, #100]	; 0x64
  40117e:	0619      	lsls	r1, r3, #24
  401180:	d503      	bpl.n	40118a <_svfprintf_r+0x2e>
  401182:	6923      	ldr	r3, [r4, #16]
  401184:	2b00      	cmp	r3, #0
  401186:	f001 8003 	beq.w	402190 <_svfprintf_r+0x1034>
  40118a:	2300      	movs	r3, #0
  40118c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401190:	9313      	str	r3, [sp, #76]	; 0x4c
  401192:	9315      	str	r3, [sp, #84]	; 0x54
  401194:	9314      	str	r3, [sp, #80]	; 0x50
  401196:	9327      	str	r3, [sp, #156]	; 0x9c
  401198:	9326      	str	r3, [sp, #152]	; 0x98
  40119a:	9318      	str	r3, [sp, #96]	; 0x60
  40119c:	931b      	str	r3, [sp, #108]	; 0x6c
  40119e:	9309      	str	r3, [sp, #36]	; 0x24
  4011a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4011a4:	46c8      	mov	r8, r9
  4011a6:	9316      	str	r3, [sp, #88]	; 0x58
  4011a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4011aa:	f89a 3000 	ldrb.w	r3, [sl]
  4011ae:	4654      	mov	r4, sl
  4011b0:	b1e3      	cbz	r3, 4011ec <_svfprintf_r+0x90>
  4011b2:	2b25      	cmp	r3, #37	; 0x25
  4011b4:	d102      	bne.n	4011bc <_svfprintf_r+0x60>
  4011b6:	e019      	b.n	4011ec <_svfprintf_r+0x90>
  4011b8:	2b25      	cmp	r3, #37	; 0x25
  4011ba:	d003      	beq.n	4011c4 <_svfprintf_r+0x68>
  4011bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4011c0:	2b00      	cmp	r3, #0
  4011c2:	d1f9      	bne.n	4011b8 <_svfprintf_r+0x5c>
  4011c4:	eba4 050a 	sub.w	r5, r4, sl
  4011c8:	b185      	cbz	r5, 4011ec <_svfprintf_r+0x90>
  4011ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4011cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4011ce:	f8c8 a000 	str.w	sl, [r8]
  4011d2:	3301      	adds	r3, #1
  4011d4:	442a      	add	r2, r5
  4011d6:	2b07      	cmp	r3, #7
  4011d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4011dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4011de:	9326      	str	r3, [sp, #152]	; 0x98
  4011e0:	dc7f      	bgt.n	4012e2 <_svfprintf_r+0x186>
  4011e2:	f108 0808 	add.w	r8, r8, #8
  4011e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4011e8:	442b      	add	r3, r5
  4011ea:	9309      	str	r3, [sp, #36]	; 0x24
  4011ec:	7823      	ldrb	r3, [r4, #0]
  4011ee:	2b00      	cmp	r3, #0
  4011f0:	d07f      	beq.n	4012f2 <_svfprintf_r+0x196>
  4011f2:	2300      	movs	r3, #0
  4011f4:	461a      	mov	r2, r3
  4011f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4011fa:	4619      	mov	r1, r3
  4011fc:	930d      	str	r3, [sp, #52]	; 0x34
  4011fe:	469b      	mov	fp, r3
  401200:	f04f 30ff 	mov.w	r0, #4294967295
  401204:	7863      	ldrb	r3, [r4, #1]
  401206:	900a      	str	r0, [sp, #40]	; 0x28
  401208:	f104 0a01 	add.w	sl, r4, #1
  40120c:	f10a 0a01 	add.w	sl, sl, #1
  401210:	f1a3 0020 	sub.w	r0, r3, #32
  401214:	2858      	cmp	r0, #88	; 0x58
  401216:	f200 83c1 	bhi.w	40199c <_svfprintf_r+0x840>
  40121a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40121e:	0238      	.short	0x0238
  401220:	03bf03bf 	.word	0x03bf03bf
  401224:	03bf0240 	.word	0x03bf0240
  401228:	03bf03bf 	.word	0x03bf03bf
  40122c:	03bf03bf 	.word	0x03bf03bf
  401230:	024503bf 	.word	0x024503bf
  401234:	03bf0203 	.word	0x03bf0203
  401238:	026b005d 	.word	0x026b005d
  40123c:	028603bf 	.word	0x028603bf
  401240:	039d039d 	.word	0x039d039d
  401244:	039d039d 	.word	0x039d039d
  401248:	039d039d 	.word	0x039d039d
  40124c:	039d039d 	.word	0x039d039d
  401250:	03bf039d 	.word	0x03bf039d
  401254:	03bf03bf 	.word	0x03bf03bf
  401258:	03bf03bf 	.word	0x03bf03bf
  40125c:	03bf03bf 	.word	0x03bf03bf
  401260:	03bf03bf 	.word	0x03bf03bf
  401264:	033703bf 	.word	0x033703bf
  401268:	03bf0357 	.word	0x03bf0357
  40126c:	03bf0357 	.word	0x03bf0357
  401270:	03bf03bf 	.word	0x03bf03bf
  401274:	039803bf 	.word	0x039803bf
  401278:	03bf03bf 	.word	0x03bf03bf
  40127c:	03bf03ad 	.word	0x03bf03ad
  401280:	03bf03bf 	.word	0x03bf03bf
  401284:	03bf03bf 	.word	0x03bf03bf
  401288:	03bf0259 	.word	0x03bf0259
  40128c:	031e03bf 	.word	0x031e03bf
  401290:	03bf03bf 	.word	0x03bf03bf
  401294:	03bf03bf 	.word	0x03bf03bf
  401298:	03bf03bf 	.word	0x03bf03bf
  40129c:	03bf03bf 	.word	0x03bf03bf
  4012a0:	03bf03bf 	.word	0x03bf03bf
  4012a4:	02db02c6 	.word	0x02db02c6
  4012a8:	03570357 	.word	0x03570357
  4012ac:	028b0357 	.word	0x028b0357
  4012b0:	03bf02db 	.word	0x03bf02db
  4012b4:	029003bf 	.word	0x029003bf
  4012b8:	029d03bf 	.word	0x029d03bf
  4012bc:	02b401cc 	.word	0x02b401cc
  4012c0:	03bf0208 	.word	0x03bf0208
  4012c4:	03bf01e1 	.word	0x03bf01e1
  4012c8:	03bf007e 	.word	0x03bf007e
  4012cc:	020d03bf 	.word	0x020d03bf
  4012d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4012d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4012d4:	4240      	negs	r0, r0
  4012d6:	900d      	str	r0, [sp, #52]	; 0x34
  4012d8:	f04b 0b04 	orr.w	fp, fp, #4
  4012dc:	f89a 3000 	ldrb.w	r3, [sl]
  4012e0:	e794      	b.n	40120c <_svfprintf_r+0xb0>
  4012e2:	aa25      	add	r2, sp, #148	; 0x94
  4012e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4012e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4012e8:	f003 f814 	bl	404314 <__ssprint_r>
  4012ec:	b940      	cbnz	r0, 401300 <_svfprintf_r+0x1a4>
  4012ee:	46c8      	mov	r8, r9
  4012f0:	e779      	b.n	4011e6 <_svfprintf_r+0x8a>
  4012f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4012f4:	b123      	cbz	r3, 401300 <_svfprintf_r+0x1a4>
  4012f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4012f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4012fa:	aa25      	add	r2, sp, #148	; 0x94
  4012fc:	f003 f80a 	bl	404314 <__ssprint_r>
  401300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401302:	899b      	ldrh	r3, [r3, #12]
  401304:	f013 0f40 	tst.w	r3, #64	; 0x40
  401308:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40130a:	bf18      	it	ne
  40130c:	f04f 33ff 	movne.w	r3, #4294967295
  401310:	9309      	str	r3, [sp, #36]	; 0x24
  401312:	9809      	ldr	r0, [sp, #36]	; 0x24
  401314:	b043      	add	sp, #268	; 0x10c
  401316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40131a:	f01b 0f20 	tst.w	fp, #32
  40131e:	9311      	str	r3, [sp, #68]	; 0x44
  401320:	f040 81dd 	bne.w	4016de <_svfprintf_r+0x582>
  401324:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401326:	f01b 0f10 	tst.w	fp, #16
  40132a:	4613      	mov	r3, r2
  40132c:	f040 856e 	bne.w	401e0c <_svfprintf_r+0xcb0>
  401330:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401334:	f000 856a 	beq.w	401e0c <_svfprintf_r+0xcb0>
  401338:	8814      	ldrh	r4, [r2, #0]
  40133a:	3204      	adds	r2, #4
  40133c:	2500      	movs	r5, #0
  40133e:	2301      	movs	r3, #1
  401340:	920f      	str	r2, [sp, #60]	; 0x3c
  401342:	2700      	movs	r7, #0
  401344:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401348:	990a      	ldr	r1, [sp, #40]	; 0x28
  40134a:	1c4a      	adds	r2, r1, #1
  40134c:	f000 8265 	beq.w	40181a <_svfprintf_r+0x6be>
  401350:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401354:	9207      	str	r2, [sp, #28]
  401356:	ea54 0205 	orrs.w	r2, r4, r5
  40135a:	f040 8264 	bne.w	401826 <_svfprintf_r+0x6ca>
  40135e:	2900      	cmp	r1, #0
  401360:	f040 843c 	bne.w	401bdc <_svfprintf_r+0xa80>
  401364:	2b00      	cmp	r3, #0
  401366:	f040 84d7 	bne.w	401d18 <_svfprintf_r+0xbbc>
  40136a:	f01b 0301 	ands.w	r3, fp, #1
  40136e:	930e      	str	r3, [sp, #56]	; 0x38
  401370:	f000 8604 	beq.w	401f7c <_svfprintf_r+0xe20>
  401374:	ae42      	add	r6, sp, #264	; 0x108
  401376:	2330      	movs	r3, #48	; 0x30
  401378:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40137c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40137e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401380:	4293      	cmp	r3, r2
  401382:	bfb8      	it	lt
  401384:	4613      	movlt	r3, r2
  401386:	9308      	str	r3, [sp, #32]
  401388:	2300      	movs	r3, #0
  40138a:	9312      	str	r3, [sp, #72]	; 0x48
  40138c:	b117      	cbz	r7, 401394 <_svfprintf_r+0x238>
  40138e:	9b08      	ldr	r3, [sp, #32]
  401390:	3301      	adds	r3, #1
  401392:	9308      	str	r3, [sp, #32]
  401394:	9b07      	ldr	r3, [sp, #28]
  401396:	f013 0302 	ands.w	r3, r3, #2
  40139a:	9310      	str	r3, [sp, #64]	; 0x40
  40139c:	d002      	beq.n	4013a4 <_svfprintf_r+0x248>
  40139e:	9b08      	ldr	r3, [sp, #32]
  4013a0:	3302      	adds	r3, #2
  4013a2:	9308      	str	r3, [sp, #32]
  4013a4:	9b07      	ldr	r3, [sp, #28]
  4013a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4013aa:	f040 830e 	bne.w	4019ca <_svfprintf_r+0x86e>
  4013ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4013b0:	9a08      	ldr	r2, [sp, #32]
  4013b2:	eba3 0b02 	sub.w	fp, r3, r2
  4013b6:	f1bb 0f00 	cmp.w	fp, #0
  4013ba:	f340 8306 	ble.w	4019ca <_svfprintf_r+0x86e>
  4013be:	f1bb 0f10 	cmp.w	fp, #16
  4013c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4013c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4013c6:	dd29      	ble.n	40141c <_svfprintf_r+0x2c0>
  4013c8:	4643      	mov	r3, r8
  4013ca:	4621      	mov	r1, r4
  4013cc:	46a8      	mov	r8, r5
  4013ce:	2710      	movs	r7, #16
  4013d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4013d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4013d4:	e006      	b.n	4013e4 <_svfprintf_r+0x288>
  4013d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4013da:	f1bb 0f10 	cmp.w	fp, #16
  4013de:	f103 0308 	add.w	r3, r3, #8
  4013e2:	dd18      	ble.n	401416 <_svfprintf_r+0x2ba>
  4013e4:	3201      	adds	r2, #1
  4013e6:	48b7      	ldr	r0, [pc, #732]	; (4016c4 <_svfprintf_r+0x568>)
  4013e8:	9226      	str	r2, [sp, #152]	; 0x98
  4013ea:	3110      	adds	r1, #16
  4013ec:	2a07      	cmp	r2, #7
  4013ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4013f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4013f4:	ddef      	ble.n	4013d6 <_svfprintf_r+0x27a>
  4013f6:	aa25      	add	r2, sp, #148	; 0x94
  4013f8:	4629      	mov	r1, r5
  4013fa:	4620      	mov	r0, r4
  4013fc:	f002 ff8a 	bl	404314 <__ssprint_r>
  401400:	2800      	cmp	r0, #0
  401402:	f47f af7d 	bne.w	401300 <_svfprintf_r+0x1a4>
  401406:	f1ab 0b10 	sub.w	fp, fp, #16
  40140a:	f1bb 0f10 	cmp.w	fp, #16
  40140e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401410:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401412:	464b      	mov	r3, r9
  401414:	dce6      	bgt.n	4013e4 <_svfprintf_r+0x288>
  401416:	4645      	mov	r5, r8
  401418:	460c      	mov	r4, r1
  40141a:	4698      	mov	r8, r3
  40141c:	3201      	adds	r2, #1
  40141e:	4ba9      	ldr	r3, [pc, #676]	; (4016c4 <_svfprintf_r+0x568>)
  401420:	9226      	str	r2, [sp, #152]	; 0x98
  401422:	445c      	add	r4, fp
  401424:	2a07      	cmp	r2, #7
  401426:	9427      	str	r4, [sp, #156]	; 0x9c
  401428:	e888 0808 	stmia.w	r8, {r3, fp}
  40142c:	f300 8498 	bgt.w	401d60 <_svfprintf_r+0xc04>
  401430:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401434:	f108 0808 	add.w	r8, r8, #8
  401438:	b177      	cbz	r7, 401458 <_svfprintf_r+0x2fc>
  40143a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40143c:	3301      	adds	r3, #1
  40143e:	3401      	adds	r4, #1
  401440:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401444:	2201      	movs	r2, #1
  401446:	2b07      	cmp	r3, #7
  401448:	9427      	str	r4, [sp, #156]	; 0x9c
  40144a:	9326      	str	r3, [sp, #152]	; 0x98
  40144c:	e888 0006 	stmia.w	r8, {r1, r2}
  401450:	f300 83db 	bgt.w	401c0a <_svfprintf_r+0xaae>
  401454:	f108 0808 	add.w	r8, r8, #8
  401458:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40145a:	b16b      	cbz	r3, 401478 <_svfprintf_r+0x31c>
  40145c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40145e:	3301      	adds	r3, #1
  401460:	3402      	adds	r4, #2
  401462:	a91e      	add	r1, sp, #120	; 0x78
  401464:	2202      	movs	r2, #2
  401466:	2b07      	cmp	r3, #7
  401468:	9427      	str	r4, [sp, #156]	; 0x9c
  40146a:	9326      	str	r3, [sp, #152]	; 0x98
  40146c:	e888 0006 	stmia.w	r8, {r1, r2}
  401470:	f300 83d6 	bgt.w	401c20 <_svfprintf_r+0xac4>
  401474:	f108 0808 	add.w	r8, r8, #8
  401478:	2d80      	cmp	r5, #128	; 0x80
  40147a:	f000 8315 	beq.w	401aa8 <_svfprintf_r+0x94c>
  40147e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401480:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401482:	1a9f      	subs	r7, r3, r2
  401484:	2f00      	cmp	r7, #0
  401486:	dd36      	ble.n	4014f6 <_svfprintf_r+0x39a>
  401488:	2f10      	cmp	r7, #16
  40148a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40148c:	4d8e      	ldr	r5, [pc, #568]	; (4016c8 <_svfprintf_r+0x56c>)
  40148e:	dd27      	ble.n	4014e0 <_svfprintf_r+0x384>
  401490:	4642      	mov	r2, r8
  401492:	4621      	mov	r1, r4
  401494:	46b0      	mov	r8, r6
  401496:	f04f 0b10 	mov.w	fp, #16
  40149a:	462e      	mov	r6, r5
  40149c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40149e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4014a0:	e004      	b.n	4014ac <_svfprintf_r+0x350>
  4014a2:	3f10      	subs	r7, #16
  4014a4:	2f10      	cmp	r7, #16
  4014a6:	f102 0208 	add.w	r2, r2, #8
  4014aa:	dd15      	ble.n	4014d8 <_svfprintf_r+0x37c>
  4014ac:	3301      	adds	r3, #1
  4014ae:	3110      	adds	r1, #16
  4014b0:	2b07      	cmp	r3, #7
  4014b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4014b4:	9326      	str	r3, [sp, #152]	; 0x98
  4014b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4014ba:	ddf2      	ble.n	4014a2 <_svfprintf_r+0x346>
  4014bc:	aa25      	add	r2, sp, #148	; 0x94
  4014be:	4629      	mov	r1, r5
  4014c0:	4620      	mov	r0, r4
  4014c2:	f002 ff27 	bl	404314 <__ssprint_r>
  4014c6:	2800      	cmp	r0, #0
  4014c8:	f47f af1a 	bne.w	401300 <_svfprintf_r+0x1a4>
  4014cc:	3f10      	subs	r7, #16
  4014ce:	2f10      	cmp	r7, #16
  4014d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4014d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4014d4:	464a      	mov	r2, r9
  4014d6:	dce9      	bgt.n	4014ac <_svfprintf_r+0x350>
  4014d8:	4635      	mov	r5, r6
  4014da:	460c      	mov	r4, r1
  4014dc:	4646      	mov	r6, r8
  4014de:	4690      	mov	r8, r2
  4014e0:	3301      	adds	r3, #1
  4014e2:	443c      	add	r4, r7
  4014e4:	2b07      	cmp	r3, #7
  4014e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4014e8:	9326      	str	r3, [sp, #152]	; 0x98
  4014ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4014ee:	f300 8381 	bgt.w	401bf4 <_svfprintf_r+0xa98>
  4014f2:	f108 0808 	add.w	r8, r8, #8
  4014f6:	9b07      	ldr	r3, [sp, #28]
  4014f8:	05df      	lsls	r7, r3, #23
  4014fa:	f100 8268 	bmi.w	4019ce <_svfprintf_r+0x872>
  4014fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401500:	990e      	ldr	r1, [sp, #56]	; 0x38
  401502:	f8c8 6000 	str.w	r6, [r8]
  401506:	3301      	adds	r3, #1
  401508:	440c      	add	r4, r1
  40150a:	2b07      	cmp	r3, #7
  40150c:	9427      	str	r4, [sp, #156]	; 0x9c
  40150e:	f8c8 1004 	str.w	r1, [r8, #4]
  401512:	9326      	str	r3, [sp, #152]	; 0x98
  401514:	f300 834d 	bgt.w	401bb2 <_svfprintf_r+0xa56>
  401518:	f108 0808 	add.w	r8, r8, #8
  40151c:	9b07      	ldr	r3, [sp, #28]
  40151e:	075b      	lsls	r3, r3, #29
  401520:	d53a      	bpl.n	401598 <_svfprintf_r+0x43c>
  401522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401524:	9a08      	ldr	r2, [sp, #32]
  401526:	1a9d      	subs	r5, r3, r2
  401528:	2d00      	cmp	r5, #0
  40152a:	dd35      	ble.n	401598 <_svfprintf_r+0x43c>
  40152c:	2d10      	cmp	r5, #16
  40152e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401530:	dd20      	ble.n	401574 <_svfprintf_r+0x418>
  401532:	2610      	movs	r6, #16
  401534:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401536:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40153a:	e004      	b.n	401546 <_svfprintf_r+0x3ea>
  40153c:	3d10      	subs	r5, #16
  40153e:	2d10      	cmp	r5, #16
  401540:	f108 0808 	add.w	r8, r8, #8
  401544:	dd16      	ble.n	401574 <_svfprintf_r+0x418>
  401546:	3301      	adds	r3, #1
  401548:	4a5e      	ldr	r2, [pc, #376]	; (4016c4 <_svfprintf_r+0x568>)
  40154a:	9326      	str	r3, [sp, #152]	; 0x98
  40154c:	3410      	adds	r4, #16
  40154e:	2b07      	cmp	r3, #7
  401550:	9427      	str	r4, [sp, #156]	; 0x9c
  401552:	e888 0044 	stmia.w	r8, {r2, r6}
  401556:	ddf1      	ble.n	40153c <_svfprintf_r+0x3e0>
  401558:	aa25      	add	r2, sp, #148	; 0x94
  40155a:	4659      	mov	r1, fp
  40155c:	4638      	mov	r0, r7
  40155e:	f002 fed9 	bl	404314 <__ssprint_r>
  401562:	2800      	cmp	r0, #0
  401564:	f47f aecc 	bne.w	401300 <_svfprintf_r+0x1a4>
  401568:	3d10      	subs	r5, #16
  40156a:	2d10      	cmp	r5, #16
  40156c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40156e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401570:	46c8      	mov	r8, r9
  401572:	dce8      	bgt.n	401546 <_svfprintf_r+0x3ea>
  401574:	3301      	adds	r3, #1
  401576:	4a53      	ldr	r2, [pc, #332]	; (4016c4 <_svfprintf_r+0x568>)
  401578:	9326      	str	r3, [sp, #152]	; 0x98
  40157a:	442c      	add	r4, r5
  40157c:	2b07      	cmp	r3, #7
  40157e:	9427      	str	r4, [sp, #156]	; 0x9c
  401580:	e888 0024 	stmia.w	r8, {r2, r5}
  401584:	dd08      	ble.n	401598 <_svfprintf_r+0x43c>
  401586:	aa25      	add	r2, sp, #148	; 0x94
  401588:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40158a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40158c:	f002 fec2 	bl	404314 <__ssprint_r>
  401590:	2800      	cmp	r0, #0
  401592:	f47f aeb5 	bne.w	401300 <_svfprintf_r+0x1a4>
  401596:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401598:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40159a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40159c:	9908      	ldr	r1, [sp, #32]
  40159e:	428a      	cmp	r2, r1
  4015a0:	bfac      	ite	ge
  4015a2:	189b      	addge	r3, r3, r2
  4015a4:	185b      	addlt	r3, r3, r1
  4015a6:	9309      	str	r3, [sp, #36]	; 0x24
  4015a8:	2c00      	cmp	r4, #0
  4015aa:	f040 830d 	bne.w	401bc8 <_svfprintf_r+0xa6c>
  4015ae:	2300      	movs	r3, #0
  4015b0:	9326      	str	r3, [sp, #152]	; 0x98
  4015b2:	46c8      	mov	r8, r9
  4015b4:	e5f9      	b.n	4011aa <_svfprintf_r+0x4e>
  4015b6:	9311      	str	r3, [sp, #68]	; 0x44
  4015b8:	f01b 0320 	ands.w	r3, fp, #32
  4015bc:	f040 81e3 	bne.w	401986 <_svfprintf_r+0x82a>
  4015c0:	f01b 0210 	ands.w	r2, fp, #16
  4015c4:	f040 842e 	bne.w	401e24 <_svfprintf_r+0xcc8>
  4015c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4015cc:	f000 842a 	beq.w	401e24 <_svfprintf_r+0xcc8>
  4015d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4015d2:	4613      	mov	r3, r2
  4015d4:	460a      	mov	r2, r1
  4015d6:	3204      	adds	r2, #4
  4015d8:	880c      	ldrh	r4, [r1, #0]
  4015da:	920f      	str	r2, [sp, #60]	; 0x3c
  4015dc:	2500      	movs	r5, #0
  4015de:	e6b0      	b.n	401342 <_svfprintf_r+0x1e6>
  4015e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4015e2:	9311      	str	r3, [sp, #68]	; 0x44
  4015e4:	6816      	ldr	r6, [r2, #0]
  4015e6:	2400      	movs	r4, #0
  4015e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4015ec:	1d15      	adds	r5, r2, #4
  4015ee:	2e00      	cmp	r6, #0
  4015f0:	f000 86a7 	beq.w	402342 <_svfprintf_r+0x11e6>
  4015f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4015f6:	1c53      	adds	r3, r2, #1
  4015f8:	f000 8609 	beq.w	40220e <_svfprintf_r+0x10b2>
  4015fc:	4621      	mov	r1, r4
  4015fe:	4630      	mov	r0, r6
  401600:	f002 fa86 	bl	403b10 <memchr>
  401604:	2800      	cmp	r0, #0
  401606:	f000 86e1 	beq.w	4023cc <_svfprintf_r+0x1270>
  40160a:	1b83      	subs	r3, r0, r6
  40160c:	930e      	str	r3, [sp, #56]	; 0x38
  40160e:	940a      	str	r4, [sp, #40]	; 0x28
  401610:	950f      	str	r5, [sp, #60]	; 0x3c
  401612:	f8cd b01c 	str.w	fp, [sp, #28]
  401616:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40161a:	9308      	str	r3, [sp, #32]
  40161c:	9412      	str	r4, [sp, #72]	; 0x48
  40161e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401622:	e6b3      	b.n	40138c <_svfprintf_r+0x230>
  401624:	f89a 3000 	ldrb.w	r3, [sl]
  401628:	2201      	movs	r2, #1
  40162a:	212b      	movs	r1, #43	; 0x2b
  40162c:	e5ee      	b.n	40120c <_svfprintf_r+0xb0>
  40162e:	f04b 0b20 	orr.w	fp, fp, #32
  401632:	f89a 3000 	ldrb.w	r3, [sl]
  401636:	e5e9      	b.n	40120c <_svfprintf_r+0xb0>
  401638:	9311      	str	r3, [sp, #68]	; 0x44
  40163a:	2a00      	cmp	r2, #0
  40163c:	f040 8795 	bne.w	40256a <_svfprintf_r+0x140e>
  401640:	4b22      	ldr	r3, [pc, #136]	; (4016cc <_svfprintf_r+0x570>)
  401642:	9318      	str	r3, [sp, #96]	; 0x60
  401644:	f01b 0f20 	tst.w	fp, #32
  401648:	f040 8111 	bne.w	40186e <_svfprintf_r+0x712>
  40164c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40164e:	f01b 0f10 	tst.w	fp, #16
  401652:	4613      	mov	r3, r2
  401654:	f040 83e1 	bne.w	401e1a <_svfprintf_r+0xcbe>
  401658:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40165c:	f000 83dd 	beq.w	401e1a <_svfprintf_r+0xcbe>
  401660:	3304      	adds	r3, #4
  401662:	8814      	ldrh	r4, [r2, #0]
  401664:	930f      	str	r3, [sp, #60]	; 0x3c
  401666:	2500      	movs	r5, #0
  401668:	f01b 0f01 	tst.w	fp, #1
  40166c:	f000 810c 	beq.w	401888 <_svfprintf_r+0x72c>
  401670:	ea54 0305 	orrs.w	r3, r4, r5
  401674:	f000 8108 	beq.w	401888 <_svfprintf_r+0x72c>
  401678:	2330      	movs	r3, #48	; 0x30
  40167a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40167e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401682:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401686:	f04b 0b02 	orr.w	fp, fp, #2
  40168a:	2302      	movs	r3, #2
  40168c:	e659      	b.n	401342 <_svfprintf_r+0x1e6>
  40168e:	f89a 3000 	ldrb.w	r3, [sl]
  401692:	2900      	cmp	r1, #0
  401694:	f47f adba 	bne.w	40120c <_svfprintf_r+0xb0>
  401698:	2201      	movs	r2, #1
  40169a:	2120      	movs	r1, #32
  40169c:	e5b6      	b.n	40120c <_svfprintf_r+0xb0>
  40169e:	f04b 0b01 	orr.w	fp, fp, #1
  4016a2:	f89a 3000 	ldrb.w	r3, [sl]
  4016a6:	e5b1      	b.n	40120c <_svfprintf_r+0xb0>
  4016a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4016aa:	6823      	ldr	r3, [r4, #0]
  4016ac:	930d      	str	r3, [sp, #52]	; 0x34
  4016ae:	4618      	mov	r0, r3
  4016b0:	2800      	cmp	r0, #0
  4016b2:	4623      	mov	r3, r4
  4016b4:	f103 0304 	add.w	r3, r3, #4
  4016b8:	f6ff ae0a 	blt.w	4012d0 <_svfprintf_r+0x174>
  4016bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4016be:	f89a 3000 	ldrb.w	r3, [sl]
  4016c2:	e5a3      	b.n	40120c <_svfprintf_r+0xb0>
  4016c4:	004058f8 	.word	0x004058f8
  4016c8:	00405908 	.word	0x00405908
  4016cc:	004058d8 	.word	0x004058d8
  4016d0:	f04b 0b10 	orr.w	fp, fp, #16
  4016d4:	f01b 0f20 	tst.w	fp, #32
  4016d8:	9311      	str	r3, [sp, #68]	; 0x44
  4016da:	f43f ae23 	beq.w	401324 <_svfprintf_r+0x1c8>
  4016de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4016e0:	3507      	adds	r5, #7
  4016e2:	f025 0307 	bic.w	r3, r5, #7
  4016e6:	f103 0208 	add.w	r2, r3, #8
  4016ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4016ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4016f0:	2301      	movs	r3, #1
  4016f2:	e626      	b.n	401342 <_svfprintf_r+0x1e6>
  4016f4:	f89a 3000 	ldrb.w	r3, [sl]
  4016f8:	2b2a      	cmp	r3, #42	; 0x2a
  4016fa:	f10a 0401 	add.w	r4, sl, #1
  4016fe:	f000 8727 	beq.w	402550 <_svfprintf_r+0x13f4>
  401702:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401706:	2809      	cmp	r0, #9
  401708:	46a2      	mov	sl, r4
  40170a:	f200 86ad 	bhi.w	402468 <_svfprintf_r+0x130c>
  40170e:	2300      	movs	r3, #0
  401710:	461c      	mov	r4, r3
  401712:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401716:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40171a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40171e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401722:	2809      	cmp	r0, #9
  401724:	d9f5      	bls.n	401712 <_svfprintf_r+0x5b6>
  401726:	940a      	str	r4, [sp, #40]	; 0x28
  401728:	e572      	b.n	401210 <_svfprintf_r+0xb4>
  40172a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40172e:	f89a 3000 	ldrb.w	r3, [sl]
  401732:	e56b      	b.n	40120c <_svfprintf_r+0xb0>
  401734:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401738:	f89a 3000 	ldrb.w	r3, [sl]
  40173c:	e566      	b.n	40120c <_svfprintf_r+0xb0>
  40173e:	f89a 3000 	ldrb.w	r3, [sl]
  401742:	2b6c      	cmp	r3, #108	; 0x6c
  401744:	bf03      	ittte	eq
  401746:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40174a:	f04b 0b20 	orreq.w	fp, fp, #32
  40174e:	f10a 0a01 	addeq.w	sl, sl, #1
  401752:	f04b 0b10 	orrne.w	fp, fp, #16
  401756:	e559      	b.n	40120c <_svfprintf_r+0xb0>
  401758:	2a00      	cmp	r2, #0
  40175a:	f040 8711 	bne.w	402580 <_svfprintf_r+0x1424>
  40175e:	f01b 0f20 	tst.w	fp, #32
  401762:	f040 84f9 	bne.w	402158 <_svfprintf_r+0xffc>
  401766:	f01b 0f10 	tst.w	fp, #16
  40176a:	f040 84ac 	bne.w	4020c6 <_svfprintf_r+0xf6a>
  40176e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401772:	f000 84a8 	beq.w	4020c6 <_svfprintf_r+0xf6a>
  401776:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401778:	6813      	ldr	r3, [r2, #0]
  40177a:	3204      	adds	r2, #4
  40177c:	920f      	str	r2, [sp, #60]	; 0x3c
  40177e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401782:	801a      	strh	r2, [r3, #0]
  401784:	e511      	b.n	4011aa <_svfprintf_r+0x4e>
  401786:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401788:	4bb3      	ldr	r3, [pc, #716]	; (401a58 <_svfprintf_r+0x8fc>)
  40178a:	680c      	ldr	r4, [r1, #0]
  40178c:	9318      	str	r3, [sp, #96]	; 0x60
  40178e:	2230      	movs	r2, #48	; 0x30
  401790:	2378      	movs	r3, #120	; 0x78
  401792:	3104      	adds	r1, #4
  401794:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401798:	9311      	str	r3, [sp, #68]	; 0x44
  40179a:	f04b 0b02 	orr.w	fp, fp, #2
  40179e:	910f      	str	r1, [sp, #60]	; 0x3c
  4017a0:	2500      	movs	r5, #0
  4017a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4017a6:	2302      	movs	r3, #2
  4017a8:	e5cb      	b.n	401342 <_svfprintf_r+0x1e6>
  4017aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4017ac:	9311      	str	r3, [sp, #68]	; 0x44
  4017ae:	680a      	ldr	r2, [r1, #0]
  4017b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4017b4:	2300      	movs	r3, #0
  4017b6:	460a      	mov	r2, r1
  4017b8:	461f      	mov	r7, r3
  4017ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4017be:	3204      	adds	r2, #4
  4017c0:	2301      	movs	r3, #1
  4017c2:	9308      	str	r3, [sp, #32]
  4017c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4017c8:	970a      	str	r7, [sp, #40]	; 0x28
  4017ca:	9712      	str	r7, [sp, #72]	; 0x48
  4017cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4017ce:	930e      	str	r3, [sp, #56]	; 0x38
  4017d0:	ae28      	add	r6, sp, #160	; 0xa0
  4017d2:	e5df      	b.n	401394 <_svfprintf_r+0x238>
  4017d4:	9311      	str	r3, [sp, #68]	; 0x44
  4017d6:	2a00      	cmp	r2, #0
  4017d8:	f040 86ea 	bne.w	4025b0 <_svfprintf_r+0x1454>
  4017dc:	f01b 0f20 	tst.w	fp, #32
  4017e0:	d15d      	bne.n	40189e <_svfprintf_r+0x742>
  4017e2:	f01b 0f10 	tst.w	fp, #16
  4017e6:	f040 8308 	bne.w	401dfa <_svfprintf_r+0xc9e>
  4017ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4017ee:	f000 8304 	beq.w	401dfa <_svfprintf_r+0xc9e>
  4017f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4017f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4017f8:	3104      	adds	r1, #4
  4017fa:	17e5      	asrs	r5, r4, #31
  4017fc:	4622      	mov	r2, r4
  4017fe:	462b      	mov	r3, r5
  401800:	910f      	str	r1, [sp, #60]	; 0x3c
  401802:	2a00      	cmp	r2, #0
  401804:	f173 0300 	sbcs.w	r3, r3, #0
  401808:	db58      	blt.n	4018bc <_svfprintf_r+0x760>
  40180a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40180c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401810:	1c4a      	adds	r2, r1, #1
  401812:	f04f 0301 	mov.w	r3, #1
  401816:	f47f ad9b 	bne.w	401350 <_svfprintf_r+0x1f4>
  40181a:	ea54 0205 	orrs.w	r2, r4, r5
  40181e:	f000 81df 	beq.w	401be0 <_svfprintf_r+0xa84>
  401822:	f8cd b01c 	str.w	fp, [sp, #28]
  401826:	2b01      	cmp	r3, #1
  401828:	f000 827b 	beq.w	401d22 <_svfprintf_r+0xbc6>
  40182c:	2b02      	cmp	r3, #2
  40182e:	f040 8206 	bne.w	401c3e <_svfprintf_r+0xae2>
  401832:	9818      	ldr	r0, [sp, #96]	; 0x60
  401834:	464e      	mov	r6, r9
  401836:	0923      	lsrs	r3, r4, #4
  401838:	f004 010f 	and.w	r1, r4, #15
  40183c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401840:	092a      	lsrs	r2, r5, #4
  401842:	461c      	mov	r4, r3
  401844:	4615      	mov	r5, r2
  401846:	5c43      	ldrb	r3, [r0, r1]
  401848:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40184c:	ea54 0305 	orrs.w	r3, r4, r5
  401850:	d1f1      	bne.n	401836 <_svfprintf_r+0x6da>
  401852:	eba9 0306 	sub.w	r3, r9, r6
  401856:	930e      	str	r3, [sp, #56]	; 0x38
  401858:	e590      	b.n	40137c <_svfprintf_r+0x220>
  40185a:	9311      	str	r3, [sp, #68]	; 0x44
  40185c:	2a00      	cmp	r2, #0
  40185e:	f040 86a3 	bne.w	4025a8 <_svfprintf_r+0x144c>
  401862:	4b7e      	ldr	r3, [pc, #504]	; (401a5c <_svfprintf_r+0x900>)
  401864:	9318      	str	r3, [sp, #96]	; 0x60
  401866:	f01b 0f20 	tst.w	fp, #32
  40186a:	f43f aeef 	beq.w	40164c <_svfprintf_r+0x4f0>
  40186e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401870:	3507      	adds	r5, #7
  401872:	f025 0307 	bic.w	r3, r5, #7
  401876:	f103 0208 	add.w	r2, r3, #8
  40187a:	f01b 0f01 	tst.w	fp, #1
  40187e:	920f      	str	r2, [sp, #60]	; 0x3c
  401880:	e9d3 4500 	ldrd	r4, r5, [r3]
  401884:	f47f aef4 	bne.w	401670 <_svfprintf_r+0x514>
  401888:	2302      	movs	r3, #2
  40188a:	e55a      	b.n	401342 <_svfprintf_r+0x1e6>
  40188c:	9311      	str	r3, [sp, #68]	; 0x44
  40188e:	2a00      	cmp	r2, #0
  401890:	f040 8686 	bne.w	4025a0 <_svfprintf_r+0x1444>
  401894:	f04b 0b10 	orr.w	fp, fp, #16
  401898:	f01b 0f20 	tst.w	fp, #32
  40189c:	d0a1      	beq.n	4017e2 <_svfprintf_r+0x686>
  40189e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4018a0:	3507      	adds	r5, #7
  4018a2:	f025 0507 	bic.w	r5, r5, #7
  4018a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4018aa:	2a00      	cmp	r2, #0
  4018ac:	f105 0108 	add.w	r1, r5, #8
  4018b0:	461d      	mov	r5, r3
  4018b2:	f173 0300 	sbcs.w	r3, r3, #0
  4018b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4018b8:	4614      	mov	r4, r2
  4018ba:	daa6      	bge.n	40180a <_svfprintf_r+0x6ae>
  4018bc:	272d      	movs	r7, #45	; 0x2d
  4018be:	4264      	negs	r4, r4
  4018c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4018c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4018c8:	2301      	movs	r3, #1
  4018ca:	e53d      	b.n	401348 <_svfprintf_r+0x1ec>
  4018cc:	9311      	str	r3, [sp, #68]	; 0x44
  4018ce:	2a00      	cmp	r2, #0
  4018d0:	f040 8662 	bne.w	402598 <_svfprintf_r+0x143c>
  4018d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4018d6:	3507      	adds	r5, #7
  4018d8:	f025 0307 	bic.w	r3, r5, #7
  4018dc:	f103 0208 	add.w	r2, r3, #8
  4018e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4018e2:	681a      	ldr	r2, [r3, #0]
  4018e4:	9215      	str	r2, [sp, #84]	; 0x54
  4018e6:	685b      	ldr	r3, [r3, #4]
  4018e8:	9314      	str	r3, [sp, #80]	; 0x50
  4018ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4018ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4018ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4018f2:	4628      	mov	r0, r5
  4018f4:	4621      	mov	r1, r4
  4018f6:	f04f 32ff 	mov.w	r2, #4294967295
  4018fa:	4b59      	ldr	r3, [pc, #356]	; (401a60 <_svfprintf_r+0x904>)
  4018fc:	f003 fdd0 	bl	4054a0 <__aeabi_dcmpun>
  401900:	2800      	cmp	r0, #0
  401902:	f040 834a 	bne.w	401f9a <_svfprintf_r+0xe3e>
  401906:	4628      	mov	r0, r5
  401908:	4621      	mov	r1, r4
  40190a:	f04f 32ff 	mov.w	r2, #4294967295
  40190e:	4b54      	ldr	r3, [pc, #336]	; (401a60 <_svfprintf_r+0x904>)
  401910:	f003 fda8 	bl	405464 <__aeabi_dcmple>
  401914:	2800      	cmp	r0, #0
  401916:	f040 8340 	bne.w	401f9a <_svfprintf_r+0xe3e>
  40191a:	a815      	add	r0, sp, #84	; 0x54
  40191c:	c80d      	ldmia	r0, {r0, r2, r3}
  40191e:	9914      	ldr	r1, [sp, #80]	; 0x50
  401920:	f003 fd96 	bl	405450 <__aeabi_dcmplt>
  401924:	2800      	cmp	r0, #0
  401926:	f040 8530 	bne.w	40238a <_svfprintf_r+0x122e>
  40192a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40192e:	4e4d      	ldr	r6, [pc, #308]	; (401a64 <_svfprintf_r+0x908>)
  401930:	4b4d      	ldr	r3, [pc, #308]	; (401a68 <_svfprintf_r+0x90c>)
  401932:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401936:	9007      	str	r0, [sp, #28]
  401938:	9811      	ldr	r0, [sp, #68]	; 0x44
  40193a:	2203      	movs	r2, #3
  40193c:	2100      	movs	r1, #0
  40193e:	9208      	str	r2, [sp, #32]
  401940:	910a      	str	r1, [sp, #40]	; 0x28
  401942:	2847      	cmp	r0, #71	; 0x47
  401944:	bfd8      	it	le
  401946:	461e      	movle	r6, r3
  401948:	920e      	str	r2, [sp, #56]	; 0x38
  40194a:	9112      	str	r1, [sp, #72]	; 0x48
  40194c:	e51e      	b.n	40138c <_svfprintf_r+0x230>
  40194e:	f04b 0b08 	orr.w	fp, fp, #8
  401952:	f89a 3000 	ldrb.w	r3, [sl]
  401956:	e459      	b.n	40120c <_svfprintf_r+0xb0>
  401958:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40195c:	2300      	movs	r3, #0
  40195e:	461c      	mov	r4, r3
  401960:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401964:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401968:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40196c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401970:	2809      	cmp	r0, #9
  401972:	d9f5      	bls.n	401960 <_svfprintf_r+0x804>
  401974:	940d      	str	r4, [sp, #52]	; 0x34
  401976:	e44b      	b.n	401210 <_svfprintf_r+0xb4>
  401978:	f04b 0b10 	orr.w	fp, fp, #16
  40197c:	9311      	str	r3, [sp, #68]	; 0x44
  40197e:	f01b 0320 	ands.w	r3, fp, #32
  401982:	f43f ae1d 	beq.w	4015c0 <_svfprintf_r+0x464>
  401986:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401988:	3507      	adds	r5, #7
  40198a:	f025 0307 	bic.w	r3, r5, #7
  40198e:	f103 0208 	add.w	r2, r3, #8
  401992:	e9d3 4500 	ldrd	r4, r5, [r3]
  401996:	920f      	str	r2, [sp, #60]	; 0x3c
  401998:	2300      	movs	r3, #0
  40199a:	e4d2      	b.n	401342 <_svfprintf_r+0x1e6>
  40199c:	9311      	str	r3, [sp, #68]	; 0x44
  40199e:	2a00      	cmp	r2, #0
  4019a0:	f040 85e7 	bne.w	402572 <_svfprintf_r+0x1416>
  4019a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4019a6:	2a00      	cmp	r2, #0
  4019a8:	f43f aca3 	beq.w	4012f2 <_svfprintf_r+0x196>
  4019ac:	2300      	movs	r3, #0
  4019ae:	2101      	movs	r1, #1
  4019b0:	461f      	mov	r7, r3
  4019b2:	9108      	str	r1, [sp, #32]
  4019b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4019b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4019bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4019c0:	930a      	str	r3, [sp, #40]	; 0x28
  4019c2:	9312      	str	r3, [sp, #72]	; 0x48
  4019c4:	910e      	str	r1, [sp, #56]	; 0x38
  4019c6:	ae28      	add	r6, sp, #160	; 0xa0
  4019c8:	e4e4      	b.n	401394 <_svfprintf_r+0x238>
  4019ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4019cc:	e534      	b.n	401438 <_svfprintf_r+0x2dc>
  4019ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4019d0:	2b65      	cmp	r3, #101	; 0x65
  4019d2:	f340 80a7 	ble.w	401b24 <_svfprintf_r+0x9c8>
  4019d6:	a815      	add	r0, sp, #84	; 0x54
  4019d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4019da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4019dc:	f003 fd2e 	bl	40543c <__aeabi_dcmpeq>
  4019e0:	2800      	cmp	r0, #0
  4019e2:	f000 8150 	beq.w	401c86 <_svfprintf_r+0xb2a>
  4019e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019e8:	4a20      	ldr	r2, [pc, #128]	; (401a6c <_svfprintf_r+0x910>)
  4019ea:	f8c8 2000 	str.w	r2, [r8]
  4019ee:	3301      	adds	r3, #1
  4019f0:	3401      	adds	r4, #1
  4019f2:	2201      	movs	r2, #1
  4019f4:	2b07      	cmp	r3, #7
  4019f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4019f8:	9326      	str	r3, [sp, #152]	; 0x98
  4019fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4019fe:	f300 836a 	bgt.w	4020d6 <_svfprintf_r+0xf7a>
  401a02:	f108 0808 	add.w	r8, r8, #8
  401a06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401a08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401a0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401a0c:	4293      	cmp	r3, r2
  401a0e:	db03      	blt.n	401a18 <_svfprintf_r+0x8bc>
  401a10:	9b07      	ldr	r3, [sp, #28]
  401a12:	07dd      	lsls	r5, r3, #31
  401a14:	f57f ad82 	bpl.w	40151c <_svfprintf_r+0x3c0>
  401a18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  401a1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  401a1e:	f8c8 2000 	str.w	r2, [r8]
  401a22:	3301      	adds	r3, #1
  401a24:	440c      	add	r4, r1
  401a26:	2b07      	cmp	r3, #7
  401a28:	f8c8 1004 	str.w	r1, [r8, #4]
  401a2c:	9427      	str	r4, [sp, #156]	; 0x9c
  401a2e:	9326      	str	r3, [sp, #152]	; 0x98
  401a30:	f300 839e 	bgt.w	402170 <_svfprintf_r+0x1014>
  401a34:	f108 0808 	add.w	r8, r8, #8
  401a38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401a3a:	1e5e      	subs	r6, r3, #1
  401a3c:	2e00      	cmp	r6, #0
  401a3e:	f77f ad6d 	ble.w	40151c <_svfprintf_r+0x3c0>
  401a42:	2e10      	cmp	r6, #16
  401a44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a46:	4d0a      	ldr	r5, [pc, #40]	; (401a70 <_svfprintf_r+0x914>)
  401a48:	f340 81f5 	ble.w	401e36 <_svfprintf_r+0xcda>
  401a4c:	4622      	mov	r2, r4
  401a4e:	2710      	movs	r7, #16
  401a50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401a54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401a56:	e013      	b.n	401a80 <_svfprintf_r+0x924>
  401a58:	004058d8 	.word	0x004058d8
  401a5c:	004058c4 	.word	0x004058c4
  401a60:	7fefffff 	.word	0x7fefffff
  401a64:	004058b8 	.word	0x004058b8
  401a68:	004058b4 	.word	0x004058b4
  401a6c:	004058f4 	.word	0x004058f4
  401a70:	00405908 	.word	0x00405908
  401a74:	f108 0808 	add.w	r8, r8, #8
  401a78:	3e10      	subs	r6, #16
  401a7a:	2e10      	cmp	r6, #16
  401a7c:	f340 81da 	ble.w	401e34 <_svfprintf_r+0xcd8>
  401a80:	3301      	adds	r3, #1
  401a82:	3210      	adds	r2, #16
  401a84:	2b07      	cmp	r3, #7
  401a86:	9227      	str	r2, [sp, #156]	; 0x9c
  401a88:	9326      	str	r3, [sp, #152]	; 0x98
  401a8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  401a8e:	ddf1      	ble.n	401a74 <_svfprintf_r+0x918>
  401a90:	aa25      	add	r2, sp, #148	; 0x94
  401a92:	4621      	mov	r1, r4
  401a94:	4658      	mov	r0, fp
  401a96:	f002 fc3d 	bl	404314 <__ssprint_r>
  401a9a:	2800      	cmp	r0, #0
  401a9c:	f47f ac30 	bne.w	401300 <_svfprintf_r+0x1a4>
  401aa0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401aa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401aa4:	46c8      	mov	r8, r9
  401aa6:	e7e7      	b.n	401a78 <_svfprintf_r+0x91c>
  401aa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401aaa:	9a08      	ldr	r2, [sp, #32]
  401aac:	1a9f      	subs	r7, r3, r2
  401aae:	2f00      	cmp	r7, #0
  401ab0:	f77f ace5 	ble.w	40147e <_svfprintf_r+0x322>
  401ab4:	2f10      	cmp	r7, #16
  401ab6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ab8:	4db6      	ldr	r5, [pc, #728]	; (401d94 <_svfprintf_r+0xc38>)
  401aba:	dd27      	ble.n	401b0c <_svfprintf_r+0x9b0>
  401abc:	4642      	mov	r2, r8
  401abe:	4621      	mov	r1, r4
  401ac0:	46b0      	mov	r8, r6
  401ac2:	f04f 0b10 	mov.w	fp, #16
  401ac6:	462e      	mov	r6, r5
  401ac8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401aca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401acc:	e004      	b.n	401ad8 <_svfprintf_r+0x97c>
  401ace:	3f10      	subs	r7, #16
  401ad0:	2f10      	cmp	r7, #16
  401ad2:	f102 0208 	add.w	r2, r2, #8
  401ad6:	dd15      	ble.n	401b04 <_svfprintf_r+0x9a8>
  401ad8:	3301      	adds	r3, #1
  401ada:	3110      	adds	r1, #16
  401adc:	2b07      	cmp	r3, #7
  401ade:	9127      	str	r1, [sp, #156]	; 0x9c
  401ae0:	9326      	str	r3, [sp, #152]	; 0x98
  401ae2:	e882 0840 	stmia.w	r2, {r6, fp}
  401ae6:	ddf2      	ble.n	401ace <_svfprintf_r+0x972>
  401ae8:	aa25      	add	r2, sp, #148	; 0x94
  401aea:	4629      	mov	r1, r5
  401aec:	4620      	mov	r0, r4
  401aee:	f002 fc11 	bl	404314 <__ssprint_r>
  401af2:	2800      	cmp	r0, #0
  401af4:	f47f ac04 	bne.w	401300 <_svfprintf_r+0x1a4>
  401af8:	3f10      	subs	r7, #16
  401afa:	2f10      	cmp	r7, #16
  401afc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401afe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b00:	464a      	mov	r2, r9
  401b02:	dce9      	bgt.n	401ad8 <_svfprintf_r+0x97c>
  401b04:	4635      	mov	r5, r6
  401b06:	460c      	mov	r4, r1
  401b08:	4646      	mov	r6, r8
  401b0a:	4690      	mov	r8, r2
  401b0c:	3301      	adds	r3, #1
  401b0e:	443c      	add	r4, r7
  401b10:	2b07      	cmp	r3, #7
  401b12:	9427      	str	r4, [sp, #156]	; 0x9c
  401b14:	9326      	str	r3, [sp, #152]	; 0x98
  401b16:	e888 00a0 	stmia.w	r8, {r5, r7}
  401b1a:	f300 8232 	bgt.w	401f82 <_svfprintf_r+0xe26>
  401b1e:	f108 0808 	add.w	r8, r8, #8
  401b22:	e4ac      	b.n	40147e <_svfprintf_r+0x322>
  401b24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401b26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401b28:	2b01      	cmp	r3, #1
  401b2a:	f340 81fe 	ble.w	401f2a <_svfprintf_r+0xdce>
  401b2e:	3701      	adds	r7, #1
  401b30:	3401      	adds	r4, #1
  401b32:	2301      	movs	r3, #1
  401b34:	2f07      	cmp	r7, #7
  401b36:	9427      	str	r4, [sp, #156]	; 0x9c
  401b38:	9726      	str	r7, [sp, #152]	; 0x98
  401b3a:	f8c8 6000 	str.w	r6, [r8]
  401b3e:	f8c8 3004 	str.w	r3, [r8, #4]
  401b42:	f300 8203 	bgt.w	401f4c <_svfprintf_r+0xdf0>
  401b46:	f108 0808 	add.w	r8, r8, #8
  401b4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401b4c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  401b4e:	f8c8 3000 	str.w	r3, [r8]
  401b52:	3701      	adds	r7, #1
  401b54:	4414      	add	r4, r2
  401b56:	2f07      	cmp	r7, #7
  401b58:	9427      	str	r4, [sp, #156]	; 0x9c
  401b5a:	9726      	str	r7, [sp, #152]	; 0x98
  401b5c:	f8c8 2004 	str.w	r2, [r8, #4]
  401b60:	f300 8200 	bgt.w	401f64 <_svfprintf_r+0xe08>
  401b64:	f108 0808 	add.w	r8, r8, #8
  401b68:	a815      	add	r0, sp, #84	; 0x54
  401b6a:	c80d      	ldmia	r0, {r0, r2, r3}
  401b6c:	9914      	ldr	r1, [sp, #80]	; 0x50
  401b6e:	f003 fc65 	bl	40543c <__aeabi_dcmpeq>
  401b72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401b74:	2800      	cmp	r0, #0
  401b76:	f040 8101 	bne.w	401d7c <_svfprintf_r+0xc20>
  401b7a:	3b01      	subs	r3, #1
  401b7c:	3701      	adds	r7, #1
  401b7e:	3601      	adds	r6, #1
  401b80:	441c      	add	r4, r3
  401b82:	2f07      	cmp	r7, #7
  401b84:	9726      	str	r7, [sp, #152]	; 0x98
  401b86:	9427      	str	r4, [sp, #156]	; 0x9c
  401b88:	f8c8 6000 	str.w	r6, [r8]
  401b8c:	f8c8 3004 	str.w	r3, [r8, #4]
  401b90:	f300 8127 	bgt.w	401de2 <_svfprintf_r+0xc86>
  401b94:	f108 0808 	add.w	r8, r8, #8
  401b98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  401b9a:	f8c8 2004 	str.w	r2, [r8, #4]
  401b9e:	3701      	adds	r7, #1
  401ba0:	4414      	add	r4, r2
  401ba2:	ab21      	add	r3, sp, #132	; 0x84
  401ba4:	2f07      	cmp	r7, #7
  401ba6:	9427      	str	r4, [sp, #156]	; 0x9c
  401ba8:	9726      	str	r7, [sp, #152]	; 0x98
  401baa:	f8c8 3000 	str.w	r3, [r8]
  401bae:	f77f acb3 	ble.w	401518 <_svfprintf_r+0x3bc>
  401bb2:	aa25      	add	r2, sp, #148	; 0x94
  401bb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401bb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401bb8:	f002 fbac 	bl	404314 <__ssprint_r>
  401bbc:	2800      	cmp	r0, #0
  401bbe:	f47f ab9f 	bne.w	401300 <_svfprintf_r+0x1a4>
  401bc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401bc4:	46c8      	mov	r8, r9
  401bc6:	e4a9      	b.n	40151c <_svfprintf_r+0x3c0>
  401bc8:	aa25      	add	r2, sp, #148	; 0x94
  401bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401bcc:	980c      	ldr	r0, [sp, #48]	; 0x30
  401bce:	f002 fba1 	bl	404314 <__ssprint_r>
  401bd2:	2800      	cmp	r0, #0
  401bd4:	f43f aceb 	beq.w	4015ae <_svfprintf_r+0x452>
  401bd8:	f7ff bb92 	b.w	401300 <_svfprintf_r+0x1a4>
  401bdc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  401be0:	2b01      	cmp	r3, #1
  401be2:	f000 8134 	beq.w	401e4e <_svfprintf_r+0xcf2>
  401be6:	2b02      	cmp	r3, #2
  401be8:	d125      	bne.n	401c36 <_svfprintf_r+0xada>
  401bea:	f8cd b01c 	str.w	fp, [sp, #28]
  401bee:	2400      	movs	r4, #0
  401bf0:	2500      	movs	r5, #0
  401bf2:	e61e      	b.n	401832 <_svfprintf_r+0x6d6>
  401bf4:	aa25      	add	r2, sp, #148	; 0x94
  401bf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401bf8:	980c      	ldr	r0, [sp, #48]	; 0x30
  401bfa:	f002 fb8b 	bl	404314 <__ssprint_r>
  401bfe:	2800      	cmp	r0, #0
  401c00:	f47f ab7e 	bne.w	401300 <_svfprintf_r+0x1a4>
  401c04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c06:	46c8      	mov	r8, r9
  401c08:	e475      	b.n	4014f6 <_svfprintf_r+0x39a>
  401c0a:	aa25      	add	r2, sp, #148	; 0x94
  401c0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c10:	f002 fb80 	bl	404314 <__ssprint_r>
  401c14:	2800      	cmp	r0, #0
  401c16:	f47f ab73 	bne.w	401300 <_svfprintf_r+0x1a4>
  401c1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c1c:	46c8      	mov	r8, r9
  401c1e:	e41b      	b.n	401458 <_svfprintf_r+0x2fc>
  401c20:	aa25      	add	r2, sp, #148	; 0x94
  401c22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c24:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c26:	f002 fb75 	bl	404314 <__ssprint_r>
  401c2a:	2800      	cmp	r0, #0
  401c2c:	f47f ab68 	bne.w	401300 <_svfprintf_r+0x1a4>
  401c30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c32:	46c8      	mov	r8, r9
  401c34:	e420      	b.n	401478 <_svfprintf_r+0x31c>
  401c36:	f8cd b01c 	str.w	fp, [sp, #28]
  401c3a:	2400      	movs	r4, #0
  401c3c:	2500      	movs	r5, #0
  401c3e:	4649      	mov	r1, r9
  401c40:	e000      	b.n	401c44 <_svfprintf_r+0xae8>
  401c42:	4631      	mov	r1, r6
  401c44:	08e2      	lsrs	r2, r4, #3
  401c46:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401c4a:	08e8      	lsrs	r0, r5, #3
  401c4c:	f004 0307 	and.w	r3, r4, #7
  401c50:	4605      	mov	r5, r0
  401c52:	4614      	mov	r4, r2
  401c54:	3330      	adds	r3, #48	; 0x30
  401c56:	ea54 0205 	orrs.w	r2, r4, r5
  401c5a:	f801 3c01 	strb.w	r3, [r1, #-1]
  401c5e:	f101 36ff 	add.w	r6, r1, #4294967295
  401c62:	d1ee      	bne.n	401c42 <_svfprintf_r+0xae6>
  401c64:	9a07      	ldr	r2, [sp, #28]
  401c66:	07d2      	lsls	r2, r2, #31
  401c68:	f57f adf3 	bpl.w	401852 <_svfprintf_r+0x6f6>
  401c6c:	2b30      	cmp	r3, #48	; 0x30
  401c6e:	f43f adf0 	beq.w	401852 <_svfprintf_r+0x6f6>
  401c72:	3902      	subs	r1, #2
  401c74:	2330      	movs	r3, #48	; 0x30
  401c76:	f806 3c01 	strb.w	r3, [r6, #-1]
  401c7a:	eba9 0301 	sub.w	r3, r9, r1
  401c7e:	930e      	str	r3, [sp, #56]	; 0x38
  401c80:	460e      	mov	r6, r1
  401c82:	f7ff bb7b 	b.w	40137c <_svfprintf_r+0x220>
  401c86:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401c88:	2900      	cmp	r1, #0
  401c8a:	f340 822e 	ble.w	4020ea <_svfprintf_r+0xf8e>
  401c8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401c90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401c92:	4293      	cmp	r3, r2
  401c94:	bfa8      	it	ge
  401c96:	4613      	movge	r3, r2
  401c98:	2b00      	cmp	r3, #0
  401c9a:	461f      	mov	r7, r3
  401c9c:	dd0d      	ble.n	401cba <_svfprintf_r+0xb5e>
  401c9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ca0:	f8c8 6000 	str.w	r6, [r8]
  401ca4:	3301      	adds	r3, #1
  401ca6:	443c      	add	r4, r7
  401ca8:	2b07      	cmp	r3, #7
  401caa:	9427      	str	r4, [sp, #156]	; 0x9c
  401cac:	f8c8 7004 	str.w	r7, [r8, #4]
  401cb0:	9326      	str	r3, [sp, #152]	; 0x98
  401cb2:	f300 831f 	bgt.w	4022f4 <_svfprintf_r+0x1198>
  401cb6:	f108 0808 	add.w	r8, r8, #8
  401cba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401cbc:	2f00      	cmp	r7, #0
  401cbe:	bfa8      	it	ge
  401cc0:	1bdb      	subge	r3, r3, r7
  401cc2:	2b00      	cmp	r3, #0
  401cc4:	461f      	mov	r7, r3
  401cc6:	f340 80d6 	ble.w	401e76 <_svfprintf_r+0xd1a>
  401cca:	2f10      	cmp	r7, #16
  401ccc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401cce:	4d31      	ldr	r5, [pc, #196]	; (401d94 <_svfprintf_r+0xc38>)
  401cd0:	f340 81ed 	ble.w	4020ae <_svfprintf_r+0xf52>
  401cd4:	4642      	mov	r2, r8
  401cd6:	4621      	mov	r1, r4
  401cd8:	46b0      	mov	r8, r6
  401cda:	f04f 0b10 	mov.w	fp, #16
  401cde:	462e      	mov	r6, r5
  401ce0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401ce2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401ce4:	e004      	b.n	401cf0 <_svfprintf_r+0xb94>
  401ce6:	3208      	adds	r2, #8
  401ce8:	3f10      	subs	r7, #16
  401cea:	2f10      	cmp	r7, #16
  401cec:	f340 81db 	ble.w	4020a6 <_svfprintf_r+0xf4a>
  401cf0:	3301      	adds	r3, #1
  401cf2:	3110      	adds	r1, #16
  401cf4:	2b07      	cmp	r3, #7
  401cf6:	9127      	str	r1, [sp, #156]	; 0x9c
  401cf8:	9326      	str	r3, [sp, #152]	; 0x98
  401cfa:	e882 0840 	stmia.w	r2, {r6, fp}
  401cfe:	ddf2      	ble.n	401ce6 <_svfprintf_r+0xb8a>
  401d00:	aa25      	add	r2, sp, #148	; 0x94
  401d02:	4629      	mov	r1, r5
  401d04:	4620      	mov	r0, r4
  401d06:	f002 fb05 	bl	404314 <__ssprint_r>
  401d0a:	2800      	cmp	r0, #0
  401d0c:	f47f aaf8 	bne.w	401300 <_svfprintf_r+0x1a4>
  401d10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401d12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d14:	464a      	mov	r2, r9
  401d16:	e7e7      	b.n	401ce8 <_svfprintf_r+0xb8c>
  401d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401d1a:	930e      	str	r3, [sp, #56]	; 0x38
  401d1c:	464e      	mov	r6, r9
  401d1e:	f7ff bb2d 	b.w	40137c <_svfprintf_r+0x220>
  401d22:	2d00      	cmp	r5, #0
  401d24:	bf08      	it	eq
  401d26:	2c0a      	cmpeq	r4, #10
  401d28:	f0c0 808f 	bcc.w	401e4a <_svfprintf_r+0xcee>
  401d2c:	464e      	mov	r6, r9
  401d2e:	4620      	mov	r0, r4
  401d30:	4629      	mov	r1, r5
  401d32:	220a      	movs	r2, #10
  401d34:	2300      	movs	r3, #0
  401d36:	f003 fbf1 	bl	40551c <__aeabi_uldivmod>
  401d3a:	3230      	adds	r2, #48	; 0x30
  401d3c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  401d40:	4620      	mov	r0, r4
  401d42:	4629      	mov	r1, r5
  401d44:	2300      	movs	r3, #0
  401d46:	220a      	movs	r2, #10
  401d48:	f003 fbe8 	bl	40551c <__aeabi_uldivmod>
  401d4c:	4604      	mov	r4, r0
  401d4e:	460d      	mov	r5, r1
  401d50:	ea54 0305 	orrs.w	r3, r4, r5
  401d54:	d1eb      	bne.n	401d2e <_svfprintf_r+0xbd2>
  401d56:	eba9 0306 	sub.w	r3, r9, r6
  401d5a:	930e      	str	r3, [sp, #56]	; 0x38
  401d5c:	f7ff bb0e 	b.w	40137c <_svfprintf_r+0x220>
  401d60:	aa25      	add	r2, sp, #148	; 0x94
  401d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d64:	980c      	ldr	r0, [sp, #48]	; 0x30
  401d66:	f002 fad5 	bl	404314 <__ssprint_r>
  401d6a:	2800      	cmp	r0, #0
  401d6c:	f47f aac8 	bne.w	401300 <_svfprintf_r+0x1a4>
  401d70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401d74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401d76:	46c8      	mov	r8, r9
  401d78:	f7ff bb5e 	b.w	401438 <_svfprintf_r+0x2dc>
  401d7c:	1e5e      	subs	r6, r3, #1
  401d7e:	2e00      	cmp	r6, #0
  401d80:	f77f af0a 	ble.w	401b98 <_svfprintf_r+0xa3c>
  401d84:	2e10      	cmp	r6, #16
  401d86:	4d03      	ldr	r5, [pc, #12]	; (401d94 <_svfprintf_r+0xc38>)
  401d88:	dd22      	ble.n	401dd0 <_svfprintf_r+0xc74>
  401d8a:	4622      	mov	r2, r4
  401d8c:	f04f 0b10 	mov.w	fp, #16
  401d90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401d92:	e006      	b.n	401da2 <_svfprintf_r+0xc46>
  401d94:	00405908 	.word	0x00405908
  401d98:	3e10      	subs	r6, #16
  401d9a:	2e10      	cmp	r6, #16
  401d9c:	f108 0808 	add.w	r8, r8, #8
  401da0:	dd15      	ble.n	401dce <_svfprintf_r+0xc72>
  401da2:	3701      	adds	r7, #1
  401da4:	3210      	adds	r2, #16
  401da6:	2f07      	cmp	r7, #7
  401da8:	9227      	str	r2, [sp, #156]	; 0x9c
  401daa:	9726      	str	r7, [sp, #152]	; 0x98
  401dac:	e888 0820 	stmia.w	r8, {r5, fp}
  401db0:	ddf2      	ble.n	401d98 <_svfprintf_r+0xc3c>
  401db2:	aa25      	add	r2, sp, #148	; 0x94
  401db4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401db6:	4620      	mov	r0, r4
  401db8:	f002 faac 	bl	404314 <__ssprint_r>
  401dbc:	2800      	cmp	r0, #0
  401dbe:	f47f aa9f 	bne.w	401300 <_svfprintf_r+0x1a4>
  401dc2:	3e10      	subs	r6, #16
  401dc4:	2e10      	cmp	r6, #16
  401dc6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401dc8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401dca:	46c8      	mov	r8, r9
  401dcc:	dce9      	bgt.n	401da2 <_svfprintf_r+0xc46>
  401dce:	4614      	mov	r4, r2
  401dd0:	3701      	adds	r7, #1
  401dd2:	4434      	add	r4, r6
  401dd4:	2f07      	cmp	r7, #7
  401dd6:	9427      	str	r4, [sp, #156]	; 0x9c
  401dd8:	9726      	str	r7, [sp, #152]	; 0x98
  401dda:	e888 0060 	stmia.w	r8, {r5, r6}
  401dde:	f77f aed9 	ble.w	401b94 <_svfprintf_r+0xa38>
  401de2:	aa25      	add	r2, sp, #148	; 0x94
  401de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401de6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401de8:	f002 fa94 	bl	404314 <__ssprint_r>
  401dec:	2800      	cmp	r0, #0
  401dee:	f47f aa87 	bne.w	401300 <_svfprintf_r+0x1a4>
  401df2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401df4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401df6:	46c8      	mov	r8, r9
  401df8:	e6ce      	b.n	401b98 <_svfprintf_r+0xa3c>
  401dfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401dfc:	6814      	ldr	r4, [r2, #0]
  401dfe:	4613      	mov	r3, r2
  401e00:	3304      	adds	r3, #4
  401e02:	17e5      	asrs	r5, r4, #31
  401e04:	930f      	str	r3, [sp, #60]	; 0x3c
  401e06:	4622      	mov	r2, r4
  401e08:	462b      	mov	r3, r5
  401e0a:	e4fa      	b.n	401802 <_svfprintf_r+0x6a6>
  401e0c:	3204      	adds	r2, #4
  401e0e:	681c      	ldr	r4, [r3, #0]
  401e10:	920f      	str	r2, [sp, #60]	; 0x3c
  401e12:	2301      	movs	r3, #1
  401e14:	2500      	movs	r5, #0
  401e16:	f7ff ba94 	b.w	401342 <_svfprintf_r+0x1e6>
  401e1a:	681c      	ldr	r4, [r3, #0]
  401e1c:	3304      	adds	r3, #4
  401e1e:	930f      	str	r3, [sp, #60]	; 0x3c
  401e20:	2500      	movs	r5, #0
  401e22:	e421      	b.n	401668 <_svfprintf_r+0x50c>
  401e24:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401e26:	460a      	mov	r2, r1
  401e28:	3204      	adds	r2, #4
  401e2a:	680c      	ldr	r4, [r1, #0]
  401e2c:	920f      	str	r2, [sp, #60]	; 0x3c
  401e2e:	2500      	movs	r5, #0
  401e30:	f7ff ba87 	b.w	401342 <_svfprintf_r+0x1e6>
  401e34:	4614      	mov	r4, r2
  401e36:	3301      	adds	r3, #1
  401e38:	4434      	add	r4, r6
  401e3a:	2b07      	cmp	r3, #7
  401e3c:	9427      	str	r4, [sp, #156]	; 0x9c
  401e3e:	9326      	str	r3, [sp, #152]	; 0x98
  401e40:	e888 0060 	stmia.w	r8, {r5, r6}
  401e44:	f77f ab68 	ble.w	401518 <_svfprintf_r+0x3bc>
  401e48:	e6b3      	b.n	401bb2 <_svfprintf_r+0xa56>
  401e4a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  401e4e:	f8cd b01c 	str.w	fp, [sp, #28]
  401e52:	ae42      	add	r6, sp, #264	; 0x108
  401e54:	3430      	adds	r4, #48	; 0x30
  401e56:	2301      	movs	r3, #1
  401e58:	f806 4d41 	strb.w	r4, [r6, #-65]!
  401e5c:	930e      	str	r3, [sp, #56]	; 0x38
  401e5e:	f7ff ba8d 	b.w	40137c <_svfprintf_r+0x220>
  401e62:	aa25      	add	r2, sp, #148	; 0x94
  401e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e66:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e68:	f002 fa54 	bl	404314 <__ssprint_r>
  401e6c:	2800      	cmp	r0, #0
  401e6e:	f47f aa47 	bne.w	401300 <_svfprintf_r+0x1a4>
  401e72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e74:	46c8      	mov	r8, r9
  401e76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401e78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401e7a:	429a      	cmp	r2, r3
  401e7c:	db44      	blt.n	401f08 <_svfprintf_r+0xdac>
  401e7e:	9b07      	ldr	r3, [sp, #28]
  401e80:	07d9      	lsls	r1, r3, #31
  401e82:	d441      	bmi.n	401f08 <_svfprintf_r+0xdac>
  401e84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401e86:	9812      	ldr	r0, [sp, #72]	; 0x48
  401e88:	1a9a      	subs	r2, r3, r2
  401e8a:	1a1d      	subs	r5, r3, r0
  401e8c:	4295      	cmp	r5, r2
  401e8e:	bfa8      	it	ge
  401e90:	4615      	movge	r5, r2
  401e92:	2d00      	cmp	r5, #0
  401e94:	dd0e      	ble.n	401eb4 <_svfprintf_r+0xd58>
  401e96:	9926      	ldr	r1, [sp, #152]	; 0x98
  401e98:	f8c8 5004 	str.w	r5, [r8, #4]
  401e9c:	3101      	adds	r1, #1
  401e9e:	4406      	add	r6, r0
  401ea0:	442c      	add	r4, r5
  401ea2:	2907      	cmp	r1, #7
  401ea4:	f8c8 6000 	str.w	r6, [r8]
  401ea8:	9427      	str	r4, [sp, #156]	; 0x9c
  401eaa:	9126      	str	r1, [sp, #152]	; 0x98
  401eac:	f300 823b 	bgt.w	402326 <_svfprintf_r+0x11ca>
  401eb0:	f108 0808 	add.w	r8, r8, #8
  401eb4:	2d00      	cmp	r5, #0
  401eb6:	bfac      	ite	ge
  401eb8:	1b56      	subge	r6, r2, r5
  401eba:	4616      	movlt	r6, r2
  401ebc:	2e00      	cmp	r6, #0
  401ebe:	f77f ab2d 	ble.w	40151c <_svfprintf_r+0x3c0>
  401ec2:	2e10      	cmp	r6, #16
  401ec4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ec6:	4db0      	ldr	r5, [pc, #704]	; (402188 <_svfprintf_r+0x102c>)
  401ec8:	ddb5      	ble.n	401e36 <_svfprintf_r+0xcda>
  401eca:	4622      	mov	r2, r4
  401ecc:	2710      	movs	r7, #16
  401ece:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401ed2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401ed4:	e004      	b.n	401ee0 <_svfprintf_r+0xd84>
  401ed6:	f108 0808 	add.w	r8, r8, #8
  401eda:	3e10      	subs	r6, #16
  401edc:	2e10      	cmp	r6, #16
  401ede:	dda9      	ble.n	401e34 <_svfprintf_r+0xcd8>
  401ee0:	3301      	adds	r3, #1
  401ee2:	3210      	adds	r2, #16
  401ee4:	2b07      	cmp	r3, #7
  401ee6:	9227      	str	r2, [sp, #156]	; 0x9c
  401ee8:	9326      	str	r3, [sp, #152]	; 0x98
  401eea:	e888 00a0 	stmia.w	r8, {r5, r7}
  401eee:	ddf2      	ble.n	401ed6 <_svfprintf_r+0xd7a>
  401ef0:	aa25      	add	r2, sp, #148	; 0x94
  401ef2:	4621      	mov	r1, r4
  401ef4:	4658      	mov	r0, fp
  401ef6:	f002 fa0d 	bl	404314 <__ssprint_r>
  401efa:	2800      	cmp	r0, #0
  401efc:	f47f aa00 	bne.w	401300 <_svfprintf_r+0x1a4>
  401f00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401f02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f04:	46c8      	mov	r8, r9
  401f06:	e7e8      	b.n	401eda <_svfprintf_r+0xd7e>
  401f08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f0a:	9819      	ldr	r0, [sp, #100]	; 0x64
  401f0c:	991a      	ldr	r1, [sp, #104]	; 0x68
  401f0e:	f8c8 1000 	str.w	r1, [r8]
  401f12:	3301      	adds	r3, #1
  401f14:	4404      	add	r4, r0
  401f16:	2b07      	cmp	r3, #7
  401f18:	9427      	str	r4, [sp, #156]	; 0x9c
  401f1a:	f8c8 0004 	str.w	r0, [r8, #4]
  401f1e:	9326      	str	r3, [sp, #152]	; 0x98
  401f20:	f300 81f5 	bgt.w	40230e <_svfprintf_r+0x11b2>
  401f24:	f108 0808 	add.w	r8, r8, #8
  401f28:	e7ac      	b.n	401e84 <_svfprintf_r+0xd28>
  401f2a:	9b07      	ldr	r3, [sp, #28]
  401f2c:	07da      	lsls	r2, r3, #31
  401f2e:	f53f adfe 	bmi.w	401b2e <_svfprintf_r+0x9d2>
  401f32:	3701      	adds	r7, #1
  401f34:	3401      	adds	r4, #1
  401f36:	2301      	movs	r3, #1
  401f38:	2f07      	cmp	r7, #7
  401f3a:	9427      	str	r4, [sp, #156]	; 0x9c
  401f3c:	9726      	str	r7, [sp, #152]	; 0x98
  401f3e:	f8c8 6000 	str.w	r6, [r8]
  401f42:	f8c8 3004 	str.w	r3, [r8, #4]
  401f46:	f77f ae25 	ble.w	401b94 <_svfprintf_r+0xa38>
  401f4a:	e74a      	b.n	401de2 <_svfprintf_r+0xc86>
  401f4c:	aa25      	add	r2, sp, #148	; 0x94
  401f4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f50:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f52:	f002 f9df 	bl	404314 <__ssprint_r>
  401f56:	2800      	cmp	r0, #0
  401f58:	f47f a9d2 	bne.w	401300 <_svfprintf_r+0x1a4>
  401f5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401f60:	46c8      	mov	r8, r9
  401f62:	e5f2      	b.n	401b4a <_svfprintf_r+0x9ee>
  401f64:	aa25      	add	r2, sp, #148	; 0x94
  401f66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f68:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f6a:	f002 f9d3 	bl	404314 <__ssprint_r>
  401f6e:	2800      	cmp	r0, #0
  401f70:	f47f a9c6 	bne.w	401300 <_svfprintf_r+0x1a4>
  401f74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f76:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401f78:	46c8      	mov	r8, r9
  401f7a:	e5f5      	b.n	401b68 <_svfprintf_r+0xa0c>
  401f7c:	464e      	mov	r6, r9
  401f7e:	f7ff b9fd 	b.w	40137c <_svfprintf_r+0x220>
  401f82:	aa25      	add	r2, sp, #148	; 0x94
  401f84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f86:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f88:	f002 f9c4 	bl	404314 <__ssprint_r>
  401f8c:	2800      	cmp	r0, #0
  401f8e:	f47f a9b7 	bne.w	401300 <_svfprintf_r+0x1a4>
  401f92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f94:	46c8      	mov	r8, r9
  401f96:	f7ff ba72 	b.w	40147e <_svfprintf_r+0x322>
  401f9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  401f9c:	4622      	mov	r2, r4
  401f9e:	4620      	mov	r0, r4
  401fa0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  401fa2:	4623      	mov	r3, r4
  401fa4:	4621      	mov	r1, r4
  401fa6:	f003 fa7b 	bl	4054a0 <__aeabi_dcmpun>
  401faa:	2800      	cmp	r0, #0
  401fac:	f040 8286 	bne.w	4024bc <_svfprintf_r+0x1360>
  401fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401fb2:	3301      	adds	r3, #1
  401fb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401fb6:	f023 0320 	bic.w	r3, r3, #32
  401fba:	930e      	str	r3, [sp, #56]	; 0x38
  401fbc:	f000 81e2 	beq.w	402384 <_svfprintf_r+0x1228>
  401fc0:	2b47      	cmp	r3, #71	; 0x47
  401fc2:	f000 811e 	beq.w	402202 <_svfprintf_r+0x10a6>
  401fc6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  401fca:	9307      	str	r3, [sp, #28]
  401fcc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401fce:	1e1f      	subs	r7, r3, #0
  401fd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401fd2:	9308      	str	r3, [sp, #32]
  401fd4:	bfbb      	ittet	lt
  401fd6:	463b      	movlt	r3, r7
  401fd8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  401fdc:	2300      	movge	r3, #0
  401fde:	232d      	movlt	r3, #45	; 0x2d
  401fe0:	9310      	str	r3, [sp, #64]	; 0x40
  401fe2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401fe4:	2b66      	cmp	r3, #102	; 0x66
  401fe6:	f000 81bb 	beq.w	402360 <_svfprintf_r+0x1204>
  401fea:	2b46      	cmp	r3, #70	; 0x46
  401fec:	f000 80df 	beq.w	4021ae <_svfprintf_r+0x1052>
  401ff0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401ff2:	9a08      	ldr	r2, [sp, #32]
  401ff4:	2b45      	cmp	r3, #69	; 0x45
  401ff6:	bf0c      	ite	eq
  401ff8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  401ffa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  401ffc:	a823      	add	r0, sp, #140	; 0x8c
  401ffe:	a920      	add	r1, sp, #128	; 0x80
  402000:	bf08      	it	eq
  402002:	1c5d      	addeq	r5, r3, #1
  402004:	9004      	str	r0, [sp, #16]
  402006:	9103      	str	r1, [sp, #12]
  402008:	a81f      	add	r0, sp, #124	; 0x7c
  40200a:	2102      	movs	r1, #2
  40200c:	463b      	mov	r3, r7
  40200e:	9002      	str	r0, [sp, #8]
  402010:	9501      	str	r5, [sp, #4]
  402012:	9100      	str	r1, [sp, #0]
  402014:	980c      	ldr	r0, [sp, #48]	; 0x30
  402016:	f000 fb73 	bl	402700 <_dtoa_r>
  40201a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40201c:	2b67      	cmp	r3, #103	; 0x67
  40201e:	4606      	mov	r6, r0
  402020:	f040 81e0 	bne.w	4023e4 <_svfprintf_r+0x1288>
  402024:	f01b 0f01 	tst.w	fp, #1
  402028:	f000 8246 	beq.w	4024b8 <_svfprintf_r+0x135c>
  40202c:	1974      	adds	r4, r6, r5
  40202e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402030:	9808      	ldr	r0, [sp, #32]
  402032:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402034:	4639      	mov	r1, r7
  402036:	f003 fa01 	bl	40543c <__aeabi_dcmpeq>
  40203a:	2800      	cmp	r0, #0
  40203c:	f040 8165 	bne.w	40230a <_svfprintf_r+0x11ae>
  402040:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402042:	42a3      	cmp	r3, r4
  402044:	d206      	bcs.n	402054 <_svfprintf_r+0xef8>
  402046:	2130      	movs	r1, #48	; 0x30
  402048:	1c5a      	adds	r2, r3, #1
  40204a:	9223      	str	r2, [sp, #140]	; 0x8c
  40204c:	7019      	strb	r1, [r3, #0]
  40204e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402050:	429c      	cmp	r4, r3
  402052:	d8f9      	bhi.n	402048 <_svfprintf_r+0xeec>
  402054:	1b9b      	subs	r3, r3, r6
  402056:	9313      	str	r3, [sp, #76]	; 0x4c
  402058:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40205a:	2b47      	cmp	r3, #71	; 0x47
  40205c:	f000 80e9 	beq.w	402232 <_svfprintf_r+0x10d6>
  402060:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402062:	2b65      	cmp	r3, #101	; 0x65
  402064:	f340 81cd 	ble.w	402402 <_svfprintf_r+0x12a6>
  402068:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40206a:	2b66      	cmp	r3, #102	; 0x66
  40206c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40206e:	9312      	str	r3, [sp, #72]	; 0x48
  402070:	f000 819e 	beq.w	4023b0 <_svfprintf_r+0x1254>
  402074:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402076:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402078:	4619      	mov	r1, r3
  40207a:	4291      	cmp	r1, r2
  40207c:	f300 818a 	bgt.w	402394 <_svfprintf_r+0x1238>
  402080:	f01b 0f01 	tst.w	fp, #1
  402084:	f040 8213 	bne.w	4024ae <_svfprintf_r+0x1352>
  402088:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40208c:	9308      	str	r3, [sp, #32]
  40208e:	2367      	movs	r3, #103	; 0x67
  402090:	920e      	str	r2, [sp, #56]	; 0x38
  402092:	9311      	str	r3, [sp, #68]	; 0x44
  402094:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402096:	2b00      	cmp	r3, #0
  402098:	f040 80c4 	bne.w	402224 <_svfprintf_r+0x10c8>
  40209c:	930a      	str	r3, [sp, #40]	; 0x28
  40209e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4020a2:	f7ff b973 	b.w	40138c <_svfprintf_r+0x230>
  4020a6:	4635      	mov	r5, r6
  4020a8:	460c      	mov	r4, r1
  4020aa:	4646      	mov	r6, r8
  4020ac:	4690      	mov	r8, r2
  4020ae:	3301      	adds	r3, #1
  4020b0:	443c      	add	r4, r7
  4020b2:	2b07      	cmp	r3, #7
  4020b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4020b6:	9326      	str	r3, [sp, #152]	; 0x98
  4020b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4020bc:	f73f aed1 	bgt.w	401e62 <_svfprintf_r+0xd06>
  4020c0:	f108 0808 	add.w	r8, r8, #8
  4020c4:	e6d7      	b.n	401e76 <_svfprintf_r+0xd1a>
  4020c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020c8:	6813      	ldr	r3, [r2, #0]
  4020ca:	3204      	adds	r2, #4
  4020cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4020ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4020d0:	601a      	str	r2, [r3, #0]
  4020d2:	f7ff b86a 	b.w	4011aa <_svfprintf_r+0x4e>
  4020d6:	aa25      	add	r2, sp, #148	; 0x94
  4020d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020dc:	f002 f91a 	bl	404314 <__ssprint_r>
  4020e0:	2800      	cmp	r0, #0
  4020e2:	f47f a90d 	bne.w	401300 <_svfprintf_r+0x1a4>
  4020e6:	46c8      	mov	r8, r9
  4020e8:	e48d      	b.n	401a06 <_svfprintf_r+0x8aa>
  4020ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020ec:	4a27      	ldr	r2, [pc, #156]	; (40218c <_svfprintf_r+0x1030>)
  4020ee:	f8c8 2000 	str.w	r2, [r8]
  4020f2:	3301      	adds	r3, #1
  4020f4:	3401      	adds	r4, #1
  4020f6:	2201      	movs	r2, #1
  4020f8:	2b07      	cmp	r3, #7
  4020fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4020fc:	9326      	str	r3, [sp, #152]	; 0x98
  4020fe:	f8c8 2004 	str.w	r2, [r8, #4]
  402102:	dc72      	bgt.n	4021ea <_svfprintf_r+0x108e>
  402104:	f108 0808 	add.w	r8, r8, #8
  402108:	b929      	cbnz	r1, 402116 <_svfprintf_r+0xfba>
  40210a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40210c:	b91b      	cbnz	r3, 402116 <_svfprintf_r+0xfba>
  40210e:	9b07      	ldr	r3, [sp, #28]
  402110:	07d8      	lsls	r0, r3, #31
  402112:	f57f aa03 	bpl.w	40151c <_svfprintf_r+0x3c0>
  402116:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402118:	9819      	ldr	r0, [sp, #100]	; 0x64
  40211a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40211c:	f8c8 2000 	str.w	r2, [r8]
  402120:	3301      	adds	r3, #1
  402122:	4602      	mov	r2, r0
  402124:	4422      	add	r2, r4
  402126:	2b07      	cmp	r3, #7
  402128:	9227      	str	r2, [sp, #156]	; 0x9c
  40212a:	f8c8 0004 	str.w	r0, [r8, #4]
  40212e:	9326      	str	r3, [sp, #152]	; 0x98
  402130:	f300 818d 	bgt.w	40244e <_svfprintf_r+0x12f2>
  402134:	f108 0808 	add.w	r8, r8, #8
  402138:	2900      	cmp	r1, #0
  40213a:	f2c0 8165 	blt.w	402408 <_svfprintf_r+0x12ac>
  40213e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402140:	f8c8 6000 	str.w	r6, [r8]
  402144:	3301      	adds	r3, #1
  402146:	188c      	adds	r4, r1, r2
  402148:	2b07      	cmp	r3, #7
  40214a:	9427      	str	r4, [sp, #156]	; 0x9c
  40214c:	9326      	str	r3, [sp, #152]	; 0x98
  40214e:	f8c8 1004 	str.w	r1, [r8, #4]
  402152:	f77f a9e1 	ble.w	401518 <_svfprintf_r+0x3bc>
  402156:	e52c      	b.n	401bb2 <_svfprintf_r+0xa56>
  402158:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40215a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40215c:	6813      	ldr	r3, [r2, #0]
  40215e:	17cd      	asrs	r5, r1, #31
  402160:	4608      	mov	r0, r1
  402162:	3204      	adds	r2, #4
  402164:	4629      	mov	r1, r5
  402166:	920f      	str	r2, [sp, #60]	; 0x3c
  402168:	e9c3 0100 	strd	r0, r1, [r3]
  40216c:	f7ff b81d 	b.w	4011aa <_svfprintf_r+0x4e>
  402170:	aa25      	add	r2, sp, #148	; 0x94
  402172:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402174:	980c      	ldr	r0, [sp, #48]	; 0x30
  402176:	f002 f8cd 	bl	404314 <__ssprint_r>
  40217a:	2800      	cmp	r0, #0
  40217c:	f47f a8c0 	bne.w	401300 <_svfprintf_r+0x1a4>
  402180:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402182:	46c8      	mov	r8, r9
  402184:	e458      	b.n	401a38 <_svfprintf_r+0x8dc>
  402186:	bf00      	nop
  402188:	00405908 	.word	0x00405908
  40218c:	004058f4 	.word	0x004058f4
  402190:	2140      	movs	r1, #64	; 0x40
  402192:	980c      	ldr	r0, [sp, #48]	; 0x30
  402194:	f001 fa0a 	bl	4035ac <_malloc_r>
  402198:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40219a:	6010      	str	r0, [r2, #0]
  40219c:	6110      	str	r0, [r2, #16]
  40219e:	2800      	cmp	r0, #0
  4021a0:	f000 81f2 	beq.w	402588 <_svfprintf_r+0x142c>
  4021a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4021a6:	2340      	movs	r3, #64	; 0x40
  4021a8:	6153      	str	r3, [r2, #20]
  4021aa:	f7fe bfee 	b.w	40118a <_svfprintf_r+0x2e>
  4021ae:	a823      	add	r0, sp, #140	; 0x8c
  4021b0:	a920      	add	r1, sp, #128	; 0x80
  4021b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4021b4:	9004      	str	r0, [sp, #16]
  4021b6:	9103      	str	r1, [sp, #12]
  4021b8:	a81f      	add	r0, sp, #124	; 0x7c
  4021ba:	2103      	movs	r1, #3
  4021bc:	9002      	str	r0, [sp, #8]
  4021be:	9a08      	ldr	r2, [sp, #32]
  4021c0:	9401      	str	r4, [sp, #4]
  4021c2:	463b      	mov	r3, r7
  4021c4:	9100      	str	r1, [sp, #0]
  4021c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021c8:	f000 fa9a 	bl	402700 <_dtoa_r>
  4021cc:	4625      	mov	r5, r4
  4021ce:	4606      	mov	r6, r0
  4021d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4021d2:	2b46      	cmp	r3, #70	; 0x46
  4021d4:	eb06 0405 	add.w	r4, r6, r5
  4021d8:	f47f af29 	bne.w	40202e <_svfprintf_r+0xed2>
  4021dc:	7833      	ldrb	r3, [r6, #0]
  4021de:	2b30      	cmp	r3, #48	; 0x30
  4021e0:	f000 8178 	beq.w	4024d4 <_svfprintf_r+0x1378>
  4021e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4021e6:	442c      	add	r4, r5
  4021e8:	e721      	b.n	40202e <_svfprintf_r+0xed2>
  4021ea:	aa25      	add	r2, sp, #148	; 0x94
  4021ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021f0:	f002 f890 	bl	404314 <__ssprint_r>
  4021f4:	2800      	cmp	r0, #0
  4021f6:	f47f a883 	bne.w	401300 <_svfprintf_r+0x1a4>
  4021fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4021fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021fe:	46c8      	mov	r8, r9
  402200:	e782      	b.n	402108 <_svfprintf_r+0xfac>
  402202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402204:	2b00      	cmp	r3, #0
  402206:	bf08      	it	eq
  402208:	2301      	moveq	r3, #1
  40220a:	930a      	str	r3, [sp, #40]	; 0x28
  40220c:	e6db      	b.n	401fc6 <_svfprintf_r+0xe6a>
  40220e:	4630      	mov	r0, r6
  402210:	940a      	str	r4, [sp, #40]	; 0x28
  402212:	f7fe ff35 	bl	401080 <strlen>
  402216:	950f      	str	r5, [sp, #60]	; 0x3c
  402218:	900e      	str	r0, [sp, #56]	; 0x38
  40221a:	f8cd b01c 	str.w	fp, [sp, #28]
  40221e:	4603      	mov	r3, r0
  402220:	f7ff b9f9 	b.w	401616 <_svfprintf_r+0x4ba>
  402224:	272d      	movs	r7, #45	; 0x2d
  402226:	2300      	movs	r3, #0
  402228:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40222c:	930a      	str	r3, [sp, #40]	; 0x28
  40222e:	f7ff b8ae 	b.w	40138e <_svfprintf_r+0x232>
  402232:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402234:	9312      	str	r3, [sp, #72]	; 0x48
  402236:	461a      	mov	r2, r3
  402238:	3303      	adds	r3, #3
  40223a:	db04      	blt.n	402246 <_svfprintf_r+0x10ea>
  40223c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40223e:	4619      	mov	r1, r3
  402240:	4291      	cmp	r1, r2
  402242:	f6bf af17 	bge.w	402074 <_svfprintf_r+0xf18>
  402246:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402248:	3b02      	subs	r3, #2
  40224a:	9311      	str	r3, [sp, #68]	; 0x44
  40224c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402250:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402254:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402256:	3b01      	subs	r3, #1
  402258:	2b00      	cmp	r3, #0
  40225a:	931f      	str	r3, [sp, #124]	; 0x7c
  40225c:	bfbd      	ittte	lt
  40225e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402260:	f1c3 0301 	rsblt	r3, r3, #1
  402264:	222d      	movlt	r2, #45	; 0x2d
  402266:	222b      	movge	r2, #43	; 0x2b
  402268:	2b09      	cmp	r3, #9
  40226a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40226e:	f340 8116 	ble.w	40249e <_svfprintf_r+0x1342>
  402272:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402276:	4620      	mov	r0, r4
  402278:	4dab      	ldr	r5, [pc, #684]	; (402528 <_svfprintf_r+0x13cc>)
  40227a:	e000      	b.n	40227e <_svfprintf_r+0x1122>
  40227c:	4610      	mov	r0, r2
  40227e:	fb85 1203 	smull	r1, r2, r5, r3
  402282:	17d9      	asrs	r1, r3, #31
  402284:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402288:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40228c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402290:	3230      	adds	r2, #48	; 0x30
  402292:	2909      	cmp	r1, #9
  402294:	f800 2c01 	strb.w	r2, [r0, #-1]
  402298:	460b      	mov	r3, r1
  40229a:	f100 32ff 	add.w	r2, r0, #4294967295
  40229e:	dced      	bgt.n	40227c <_svfprintf_r+0x1120>
  4022a0:	3330      	adds	r3, #48	; 0x30
  4022a2:	3802      	subs	r0, #2
  4022a4:	b2d9      	uxtb	r1, r3
  4022a6:	4284      	cmp	r4, r0
  4022a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4022ac:	f240 8165 	bls.w	40257a <_svfprintf_r+0x141e>
  4022b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4022b4:	4613      	mov	r3, r2
  4022b6:	e001      	b.n	4022bc <_svfprintf_r+0x1160>
  4022b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4022bc:	f800 1b01 	strb.w	r1, [r0], #1
  4022c0:	42a3      	cmp	r3, r4
  4022c2:	d1f9      	bne.n	4022b8 <_svfprintf_r+0x115c>
  4022c4:	3301      	adds	r3, #1
  4022c6:	1a9b      	subs	r3, r3, r2
  4022c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4022cc:	4413      	add	r3, r2
  4022ce:	aa21      	add	r2, sp, #132	; 0x84
  4022d0:	1a9b      	subs	r3, r3, r2
  4022d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4022d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4022d6:	2a01      	cmp	r2, #1
  4022d8:	4413      	add	r3, r2
  4022da:	930e      	str	r3, [sp, #56]	; 0x38
  4022dc:	f340 8119 	ble.w	402512 <_svfprintf_r+0x13b6>
  4022e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4022e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4022e4:	4413      	add	r3, r2
  4022e6:	930e      	str	r3, [sp, #56]	; 0x38
  4022e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4022ec:	9308      	str	r3, [sp, #32]
  4022ee:	2300      	movs	r3, #0
  4022f0:	9312      	str	r3, [sp, #72]	; 0x48
  4022f2:	e6cf      	b.n	402094 <_svfprintf_r+0xf38>
  4022f4:	aa25      	add	r2, sp, #148	; 0x94
  4022f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022fa:	f002 f80b 	bl	404314 <__ssprint_r>
  4022fe:	2800      	cmp	r0, #0
  402300:	f47e affe 	bne.w	401300 <_svfprintf_r+0x1a4>
  402304:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402306:	46c8      	mov	r8, r9
  402308:	e4d7      	b.n	401cba <_svfprintf_r+0xb5e>
  40230a:	4623      	mov	r3, r4
  40230c:	e6a2      	b.n	402054 <_svfprintf_r+0xef8>
  40230e:	aa25      	add	r2, sp, #148	; 0x94
  402310:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402312:	980c      	ldr	r0, [sp, #48]	; 0x30
  402314:	f001 fffe 	bl	404314 <__ssprint_r>
  402318:	2800      	cmp	r0, #0
  40231a:	f47e aff1 	bne.w	401300 <_svfprintf_r+0x1a4>
  40231e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402320:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402322:	46c8      	mov	r8, r9
  402324:	e5ae      	b.n	401e84 <_svfprintf_r+0xd28>
  402326:	aa25      	add	r2, sp, #148	; 0x94
  402328:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40232a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40232c:	f001 fff2 	bl	404314 <__ssprint_r>
  402330:	2800      	cmp	r0, #0
  402332:	f47e afe5 	bne.w	401300 <_svfprintf_r+0x1a4>
  402336:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402338:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40233a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40233c:	1a9a      	subs	r2, r3, r2
  40233e:	46c8      	mov	r8, r9
  402340:	e5b8      	b.n	401eb4 <_svfprintf_r+0xd58>
  402342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402344:	9612      	str	r6, [sp, #72]	; 0x48
  402346:	2b06      	cmp	r3, #6
  402348:	bf28      	it	cs
  40234a:	2306      	movcs	r3, #6
  40234c:	960a      	str	r6, [sp, #40]	; 0x28
  40234e:	4637      	mov	r7, r6
  402350:	9308      	str	r3, [sp, #32]
  402352:	950f      	str	r5, [sp, #60]	; 0x3c
  402354:	f8cd b01c 	str.w	fp, [sp, #28]
  402358:	930e      	str	r3, [sp, #56]	; 0x38
  40235a:	4e74      	ldr	r6, [pc, #464]	; (40252c <_svfprintf_r+0x13d0>)
  40235c:	f7ff b816 	b.w	40138c <_svfprintf_r+0x230>
  402360:	a823      	add	r0, sp, #140	; 0x8c
  402362:	a920      	add	r1, sp, #128	; 0x80
  402364:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402366:	9004      	str	r0, [sp, #16]
  402368:	9103      	str	r1, [sp, #12]
  40236a:	a81f      	add	r0, sp, #124	; 0x7c
  40236c:	2103      	movs	r1, #3
  40236e:	9002      	str	r0, [sp, #8]
  402370:	9a08      	ldr	r2, [sp, #32]
  402372:	9501      	str	r5, [sp, #4]
  402374:	463b      	mov	r3, r7
  402376:	9100      	str	r1, [sp, #0]
  402378:	980c      	ldr	r0, [sp, #48]	; 0x30
  40237a:	f000 f9c1 	bl	402700 <_dtoa_r>
  40237e:	4606      	mov	r6, r0
  402380:	1944      	adds	r4, r0, r5
  402382:	e72b      	b.n	4021dc <_svfprintf_r+0x1080>
  402384:	2306      	movs	r3, #6
  402386:	930a      	str	r3, [sp, #40]	; 0x28
  402388:	e61d      	b.n	401fc6 <_svfprintf_r+0xe6a>
  40238a:	272d      	movs	r7, #45	; 0x2d
  40238c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402390:	f7ff bacd 	b.w	40192e <_svfprintf_r+0x7d2>
  402394:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402396:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402398:	4413      	add	r3, r2
  40239a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40239c:	930e      	str	r3, [sp, #56]	; 0x38
  40239e:	2a00      	cmp	r2, #0
  4023a0:	f340 80b0 	ble.w	402504 <_svfprintf_r+0x13a8>
  4023a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4023a8:	9308      	str	r3, [sp, #32]
  4023aa:	2367      	movs	r3, #103	; 0x67
  4023ac:	9311      	str	r3, [sp, #68]	; 0x44
  4023ae:	e671      	b.n	402094 <_svfprintf_r+0xf38>
  4023b0:	2b00      	cmp	r3, #0
  4023b2:	f340 80c3 	ble.w	40253c <_svfprintf_r+0x13e0>
  4023b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4023b8:	2a00      	cmp	r2, #0
  4023ba:	f040 8099 	bne.w	4024f0 <_svfprintf_r+0x1394>
  4023be:	f01b 0f01 	tst.w	fp, #1
  4023c2:	f040 8095 	bne.w	4024f0 <_svfprintf_r+0x1394>
  4023c6:	9308      	str	r3, [sp, #32]
  4023c8:	930e      	str	r3, [sp, #56]	; 0x38
  4023ca:	e663      	b.n	402094 <_svfprintf_r+0xf38>
  4023cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023ce:	9308      	str	r3, [sp, #32]
  4023d0:	930e      	str	r3, [sp, #56]	; 0x38
  4023d2:	900a      	str	r0, [sp, #40]	; 0x28
  4023d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4023d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4023da:	9012      	str	r0, [sp, #72]	; 0x48
  4023dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023e0:	f7fe bfd4 	b.w	40138c <_svfprintf_r+0x230>
  4023e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4023e6:	2b47      	cmp	r3, #71	; 0x47
  4023e8:	f47f ae20 	bne.w	40202c <_svfprintf_r+0xed0>
  4023ec:	f01b 0f01 	tst.w	fp, #1
  4023f0:	f47f aeee 	bne.w	4021d0 <_svfprintf_r+0x1074>
  4023f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4023f6:	1b9b      	subs	r3, r3, r6
  4023f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4023fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4023fc:	2b47      	cmp	r3, #71	; 0x47
  4023fe:	f43f af18 	beq.w	402232 <_svfprintf_r+0x10d6>
  402402:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402404:	9312      	str	r3, [sp, #72]	; 0x48
  402406:	e721      	b.n	40224c <_svfprintf_r+0x10f0>
  402408:	424f      	negs	r7, r1
  40240a:	3110      	adds	r1, #16
  40240c:	4d48      	ldr	r5, [pc, #288]	; (402530 <_svfprintf_r+0x13d4>)
  40240e:	da2f      	bge.n	402470 <_svfprintf_r+0x1314>
  402410:	2410      	movs	r4, #16
  402412:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402416:	e004      	b.n	402422 <_svfprintf_r+0x12c6>
  402418:	f108 0808 	add.w	r8, r8, #8
  40241c:	3f10      	subs	r7, #16
  40241e:	2f10      	cmp	r7, #16
  402420:	dd26      	ble.n	402470 <_svfprintf_r+0x1314>
  402422:	3301      	adds	r3, #1
  402424:	3210      	adds	r2, #16
  402426:	2b07      	cmp	r3, #7
  402428:	9227      	str	r2, [sp, #156]	; 0x9c
  40242a:	9326      	str	r3, [sp, #152]	; 0x98
  40242c:	f8c8 5000 	str.w	r5, [r8]
  402430:	f8c8 4004 	str.w	r4, [r8, #4]
  402434:	ddf0      	ble.n	402418 <_svfprintf_r+0x12bc>
  402436:	aa25      	add	r2, sp, #148	; 0x94
  402438:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40243a:	4658      	mov	r0, fp
  40243c:	f001 ff6a 	bl	404314 <__ssprint_r>
  402440:	2800      	cmp	r0, #0
  402442:	f47e af5d 	bne.w	401300 <_svfprintf_r+0x1a4>
  402446:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402448:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40244a:	46c8      	mov	r8, r9
  40244c:	e7e6      	b.n	40241c <_svfprintf_r+0x12c0>
  40244e:	aa25      	add	r2, sp, #148	; 0x94
  402450:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402452:	980c      	ldr	r0, [sp, #48]	; 0x30
  402454:	f001 ff5e 	bl	404314 <__ssprint_r>
  402458:	2800      	cmp	r0, #0
  40245a:	f47e af51 	bne.w	401300 <_svfprintf_r+0x1a4>
  40245e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402460:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402462:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402464:	46c8      	mov	r8, r9
  402466:	e667      	b.n	402138 <_svfprintf_r+0xfdc>
  402468:	2000      	movs	r0, #0
  40246a:	900a      	str	r0, [sp, #40]	; 0x28
  40246c:	f7fe bed0 	b.w	401210 <_svfprintf_r+0xb4>
  402470:	3301      	adds	r3, #1
  402472:	443a      	add	r2, r7
  402474:	2b07      	cmp	r3, #7
  402476:	e888 00a0 	stmia.w	r8, {r5, r7}
  40247a:	9227      	str	r2, [sp, #156]	; 0x9c
  40247c:	9326      	str	r3, [sp, #152]	; 0x98
  40247e:	f108 0808 	add.w	r8, r8, #8
  402482:	f77f ae5c 	ble.w	40213e <_svfprintf_r+0xfe2>
  402486:	aa25      	add	r2, sp, #148	; 0x94
  402488:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40248a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40248c:	f001 ff42 	bl	404314 <__ssprint_r>
  402490:	2800      	cmp	r0, #0
  402492:	f47e af35 	bne.w	401300 <_svfprintf_r+0x1a4>
  402496:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402498:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40249a:	46c8      	mov	r8, r9
  40249c:	e64f      	b.n	40213e <_svfprintf_r+0xfe2>
  40249e:	3330      	adds	r3, #48	; 0x30
  4024a0:	2230      	movs	r2, #48	; 0x30
  4024a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4024a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4024aa:	ab22      	add	r3, sp, #136	; 0x88
  4024ac:	e70f      	b.n	4022ce <_svfprintf_r+0x1172>
  4024ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4024b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4024b2:	4413      	add	r3, r2
  4024b4:	930e      	str	r3, [sp, #56]	; 0x38
  4024b6:	e775      	b.n	4023a4 <_svfprintf_r+0x1248>
  4024b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4024ba:	e5cb      	b.n	402054 <_svfprintf_r+0xef8>
  4024bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4024be:	4e1d      	ldr	r6, [pc, #116]	; (402534 <_svfprintf_r+0x13d8>)
  4024c0:	2b00      	cmp	r3, #0
  4024c2:	bfb6      	itet	lt
  4024c4:	272d      	movlt	r7, #45	; 0x2d
  4024c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4024ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4024ce:	4b1a      	ldr	r3, [pc, #104]	; (402538 <_svfprintf_r+0x13dc>)
  4024d0:	f7ff ba2f 	b.w	401932 <_svfprintf_r+0x7d6>
  4024d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4024d6:	9808      	ldr	r0, [sp, #32]
  4024d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4024da:	4639      	mov	r1, r7
  4024dc:	f002 ffae 	bl	40543c <__aeabi_dcmpeq>
  4024e0:	2800      	cmp	r0, #0
  4024e2:	f47f ae7f 	bne.w	4021e4 <_svfprintf_r+0x1088>
  4024e6:	f1c5 0501 	rsb	r5, r5, #1
  4024ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4024ec:	442c      	add	r4, r5
  4024ee:	e59e      	b.n	40202e <_svfprintf_r+0xed2>
  4024f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4024f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4024f4:	4413      	add	r3, r2
  4024f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4024f8:	441a      	add	r2, r3
  4024fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4024fe:	920e      	str	r2, [sp, #56]	; 0x38
  402500:	9308      	str	r3, [sp, #32]
  402502:	e5c7      	b.n	402094 <_svfprintf_r+0xf38>
  402504:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402508:	f1c3 0301 	rsb	r3, r3, #1
  40250c:	441a      	add	r2, r3
  40250e:	4613      	mov	r3, r2
  402510:	e7d0      	b.n	4024b4 <_svfprintf_r+0x1358>
  402512:	f01b 0301 	ands.w	r3, fp, #1
  402516:	9312      	str	r3, [sp, #72]	; 0x48
  402518:	f47f aee2 	bne.w	4022e0 <_svfprintf_r+0x1184>
  40251c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40251e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402522:	9308      	str	r3, [sp, #32]
  402524:	e5b6      	b.n	402094 <_svfprintf_r+0xf38>
  402526:	bf00      	nop
  402528:	66666667 	.word	0x66666667
  40252c:	004058ec 	.word	0x004058ec
  402530:	00405908 	.word	0x00405908
  402534:	004058c0 	.word	0x004058c0
  402538:	004058bc 	.word	0x004058bc
  40253c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40253e:	b913      	cbnz	r3, 402546 <_svfprintf_r+0x13ea>
  402540:	f01b 0f01 	tst.w	fp, #1
  402544:	d002      	beq.n	40254c <_svfprintf_r+0x13f0>
  402546:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402548:	3301      	adds	r3, #1
  40254a:	e7d4      	b.n	4024f6 <_svfprintf_r+0x139a>
  40254c:	2301      	movs	r3, #1
  40254e:	e73a      	b.n	4023c6 <_svfprintf_r+0x126a>
  402550:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402552:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402556:	6828      	ldr	r0, [r5, #0]
  402558:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40255c:	900a      	str	r0, [sp, #40]	; 0x28
  40255e:	4628      	mov	r0, r5
  402560:	3004      	adds	r0, #4
  402562:	46a2      	mov	sl, r4
  402564:	900f      	str	r0, [sp, #60]	; 0x3c
  402566:	f7fe be51 	b.w	40120c <_svfprintf_r+0xb0>
  40256a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40256e:	f7ff b867 	b.w	401640 <_svfprintf_r+0x4e4>
  402572:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402576:	f7ff ba15 	b.w	4019a4 <_svfprintf_r+0x848>
  40257a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40257e:	e6a6      	b.n	4022ce <_svfprintf_r+0x1172>
  402580:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402584:	f7ff b8eb 	b.w	40175e <_svfprintf_r+0x602>
  402588:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40258a:	230c      	movs	r3, #12
  40258c:	6013      	str	r3, [r2, #0]
  40258e:	f04f 33ff 	mov.w	r3, #4294967295
  402592:	9309      	str	r3, [sp, #36]	; 0x24
  402594:	f7fe bebd 	b.w	401312 <_svfprintf_r+0x1b6>
  402598:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40259c:	f7ff b99a 	b.w	4018d4 <_svfprintf_r+0x778>
  4025a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4025a4:	f7ff b976 	b.w	401894 <_svfprintf_r+0x738>
  4025a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4025ac:	f7ff b959 	b.w	401862 <_svfprintf_r+0x706>
  4025b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4025b4:	f7ff b912 	b.w	4017dc <_svfprintf_r+0x680>

004025b8 <register_fini>:
  4025b8:	4b02      	ldr	r3, [pc, #8]	; (4025c4 <register_fini+0xc>)
  4025ba:	b113      	cbz	r3, 4025c2 <register_fini+0xa>
  4025bc:	4802      	ldr	r0, [pc, #8]	; (4025c8 <register_fini+0x10>)
  4025be:	f000 b805 	b.w	4025cc <atexit>
  4025c2:	4770      	bx	lr
  4025c4:	00000000 	.word	0x00000000
  4025c8:	00403555 	.word	0x00403555

004025cc <atexit>:
  4025cc:	2300      	movs	r3, #0
  4025ce:	4601      	mov	r1, r0
  4025d0:	461a      	mov	r2, r3
  4025d2:	4618      	mov	r0, r3
  4025d4:	f001 bf1c 	b.w	404410 <__register_exitproc>

004025d8 <quorem>:
  4025d8:	6902      	ldr	r2, [r0, #16]
  4025da:	690b      	ldr	r3, [r1, #16]
  4025dc:	4293      	cmp	r3, r2
  4025de:	f300 808d 	bgt.w	4026fc <quorem+0x124>
  4025e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4025e6:	f103 38ff 	add.w	r8, r3, #4294967295
  4025ea:	f101 0714 	add.w	r7, r1, #20
  4025ee:	f100 0b14 	add.w	fp, r0, #20
  4025f2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4025f6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4025fa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4025fe:	b083      	sub	sp, #12
  402600:	3201      	adds	r2, #1
  402602:	fbb3 f9f2 	udiv	r9, r3, r2
  402606:	eb0b 0304 	add.w	r3, fp, r4
  40260a:	9400      	str	r4, [sp, #0]
  40260c:	eb07 0a04 	add.w	sl, r7, r4
  402610:	9301      	str	r3, [sp, #4]
  402612:	f1b9 0f00 	cmp.w	r9, #0
  402616:	d039      	beq.n	40268c <quorem+0xb4>
  402618:	2500      	movs	r5, #0
  40261a:	462e      	mov	r6, r5
  40261c:	46bc      	mov	ip, r7
  40261e:	46de      	mov	lr, fp
  402620:	f85c 4b04 	ldr.w	r4, [ip], #4
  402624:	f8de 3000 	ldr.w	r3, [lr]
  402628:	b2a2      	uxth	r2, r4
  40262a:	fb09 5502 	mla	r5, r9, r2, r5
  40262e:	0c22      	lsrs	r2, r4, #16
  402630:	0c2c      	lsrs	r4, r5, #16
  402632:	fb09 4202 	mla	r2, r9, r2, r4
  402636:	b2ad      	uxth	r5, r5
  402638:	1b75      	subs	r5, r6, r5
  40263a:	b296      	uxth	r6, r2
  40263c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  402640:	fa15 f383 	uxtah	r3, r5, r3
  402644:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402648:	b29b      	uxth	r3, r3
  40264a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40264e:	45e2      	cmp	sl, ip
  402650:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402654:	f84e 3b04 	str.w	r3, [lr], #4
  402658:	ea4f 4626 	mov.w	r6, r6, asr #16
  40265c:	d2e0      	bcs.n	402620 <quorem+0x48>
  40265e:	9b00      	ldr	r3, [sp, #0]
  402660:	f85b 3003 	ldr.w	r3, [fp, r3]
  402664:	b993      	cbnz	r3, 40268c <quorem+0xb4>
  402666:	9c01      	ldr	r4, [sp, #4]
  402668:	1f23      	subs	r3, r4, #4
  40266a:	459b      	cmp	fp, r3
  40266c:	d20c      	bcs.n	402688 <quorem+0xb0>
  40266e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402672:	b94b      	cbnz	r3, 402688 <quorem+0xb0>
  402674:	f1a4 0308 	sub.w	r3, r4, #8
  402678:	e002      	b.n	402680 <quorem+0xa8>
  40267a:	681a      	ldr	r2, [r3, #0]
  40267c:	3b04      	subs	r3, #4
  40267e:	b91a      	cbnz	r2, 402688 <quorem+0xb0>
  402680:	459b      	cmp	fp, r3
  402682:	f108 38ff 	add.w	r8, r8, #4294967295
  402686:	d3f8      	bcc.n	40267a <quorem+0xa2>
  402688:	f8c0 8010 	str.w	r8, [r0, #16]
  40268c:	4604      	mov	r4, r0
  40268e:	f001 fd33 	bl	4040f8 <__mcmp>
  402692:	2800      	cmp	r0, #0
  402694:	db2e      	blt.n	4026f4 <quorem+0x11c>
  402696:	f109 0901 	add.w	r9, r9, #1
  40269a:	465d      	mov	r5, fp
  40269c:	2300      	movs	r3, #0
  40269e:	f857 1b04 	ldr.w	r1, [r7], #4
  4026a2:	6828      	ldr	r0, [r5, #0]
  4026a4:	b28a      	uxth	r2, r1
  4026a6:	1a9a      	subs	r2, r3, r2
  4026a8:	0c0b      	lsrs	r3, r1, #16
  4026aa:	fa12 f280 	uxtah	r2, r2, r0
  4026ae:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4026b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4026b6:	b292      	uxth	r2, r2
  4026b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4026bc:	45ba      	cmp	sl, r7
  4026be:	f845 2b04 	str.w	r2, [r5], #4
  4026c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4026c6:	d2ea      	bcs.n	40269e <quorem+0xc6>
  4026c8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4026cc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4026d0:	b982      	cbnz	r2, 4026f4 <quorem+0x11c>
  4026d2:	1f1a      	subs	r2, r3, #4
  4026d4:	4593      	cmp	fp, r2
  4026d6:	d20b      	bcs.n	4026f0 <quorem+0x118>
  4026d8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4026dc:	b942      	cbnz	r2, 4026f0 <quorem+0x118>
  4026de:	3b08      	subs	r3, #8
  4026e0:	e002      	b.n	4026e8 <quorem+0x110>
  4026e2:	681a      	ldr	r2, [r3, #0]
  4026e4:	3b04      	subs	r3, #4
  4026e6:	b91a      	cbnz	r2, 4026f0 <quorem+0x118>
  4026e8:	459b      	cmp	fp, r3
  4026ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4026ee:	d3f8      	bcc.n	4026e2 <quorem+0x10a>
  4026f0:	f8c4 8010 	str.w	r8, [r4, #16]
  4026f4:	4648      	mov	r0, r9
  4026f6:	b003      	add	sp, #12
  4026f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026fc:	2000      	movs	r0, #0
  4026fe:	4770      	bx	lr

00402700 <_dtoa_r>:
  402700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402704:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402706:	b09b      	sub	sp, #108	; 0x6c
  402708:	4604      	mov	r4, r0
  40270a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40270c:	4692      	mov	sl, r2
  40270e:	469b      	mov	fp, r3
  402710:	b141      	cbz	r1, 402724 <_dtoa_r+0x24>
  402712:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402714:	604a      	str	r2, [r1, #4]
  402716:	2301      	movs	r3, #1
  402718:	4093      	lsls	r3, r2
  40271a:	608b      	str	r3, [r1, #8]
  40271c:	f001 fb14 	bl	403d48 <_Bfree>
  402720:	2300      	movs	r3, #0
  402722:	6423      	str	r3, [r4, #64]	; 0x40
  402724:	f1bb 0f00 	cmp.w	fp, #0
  402728:	465d      	mov	r5, fp
  40272a:	db35      	blt.n	402798 <_dtoa_r+0x98>
  40272c:	2300      	movs	r3, #0
  40272e:	6033      	str	r3, [r6, #0]
  402730:	4b9d      	ldr	r3, [pc, #628]	; (4029a8 <_dtoa_r+0x2a8>)
  402732:	43ab      	bics	r3, r5
  402734:	d015      	beq.n	402762 <_dtoa_r+0x62>
  402736:	4650      	mov	r0, sl
  402738:	4659      	mov	r1, fp
  40273a:	2200      	movs	r2, #0
  40273c:	2300      	movs	r3, #0
  40273e:	f002 fe7d 	bl	40543c <__aeabi_dcmpeq>
  402742:	4680      	mov	r8, r0
  402744:	2800      	cmp	r0, #0
  402746:	d02d      	beq.n	4027a4 <_dtoa_r+0xa4>
  402748:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40274a:	2301      	movs	r3, #1
  40274c:	6013      	str	r3, [r2, #0]
  40274e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402750:	2b00      	cmp	r3, #0
  402752:	f000 80bd 	beq.w	4028d0 <_dtoa_r+0x1d0>
  402756:	4895      	ldr	r0, [pc, #596]	; (4029ac <_dtoa_r+0x2ac>)
  402758:	6018      	str	r0, [r3, #0]
  40275a:	3801      	subs	r0, #1
  40275c:	b01b      	add	sp, #108	; 0x6c
  40275e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402762:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402764:	f242 730f 	movw	r3, #9999	; 0x270f
  402768:	6013      	str	r3, [r2, #0]
  40276a:	f1ba 0f00 	cmp.w	sl, #0
  40276e:	d10d      	bne.n	40278c <_dtoa_r+0x8c>
  402770:	f3c5 0513 	ubfx	r5, r5, #0, #20
  402774:	b955      	cbnz	r5, 40278c <_dtoa_r+0x8c>
  402776:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402778:	488d      	ldr	r0, [pc, #564]	; (4029b0 <_dtoa_r+0x2b0>)
  40277a:	2b00      	cmp	r3, #0
  40277c:	d0ee      	beq.n	40275c <_dtoa_r+0x5c>
  40277e:	f100 0308 	add.w	r3, r0, #8
  402782:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402784:	6013      	str	r3, [r2, #0]
  402786:	b01b      	add	sp, #108	; 0x6c
  402788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40278c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40278e:	4889      	ldr	r0, [pc, #548]	; (4029b4 <_dtoa_r+0x2b4>)
  402790:	2b00      	cmp	r3, #0
  402792:	d0e3      	beq.n	40275c <_dtoa_r+0x5c>
  402794:	1cc3      	adds	r3, r0, #3
  402796:	e7f4      	b.n	402782 <_dtoa_r+0x82>
  402798:	2301      	movs	r3, #1
  40279a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40279e:	6033      	str	r3, [r6, #0]
  4027a0:	46ab      	mov	fp, r5
  4027a2:	e7c5      	b.n	402730 <_dtoa_r+0x30>
  4027a4:	aa18      	add	r2, sp, #96	; 0x60
  4027a6:	ab19      	add	r3, sp, #100	; 0x64
  4027a8:	9201      	str	r2, [sp, #4]
  4027aa:	9300      	str	r3, [sp, #0]
  4027ac:	4652      	mov	r2, sl
  4027ae:	465b      	mov	r3, fp
  4027b0:	4620      	mov	r0, r4
  4027b2:	f001 fd41 	bl	404238 <__d2b>
  4027b6:	0d2b      	lsrs	r3, r5, #20
  4027b8:	4681      	mov	r9, r0
  4027ba:	d071      	beq.n	4028a0 <_dtoa_r+0x1a0>
  4027bc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4027c0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4027c4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4027c6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4027ca:	4650      	mov	r0, sl
  4027cc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4027d0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4027d4:	2200      	movs	r2, #0
  4027d6:	4b78      	ldr	r3, [pc, #480]	; (4029b8 <_dtoa_r+0x2b8>)
  4027d8:	f002 fa14 	bl	404c04 <__aeabi_dsub>
  4027dc:	a36c      	add	r3, pc, #432	; (adr r3, 402990 <_dtoa_r+0x290>)
  4027de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027e2:	f002 fbc3 	bl	404f6c <__aeabi_dmul>
  4027e6:	a36c      	add	r3, pc, #432	; (adr r3, 402998 <_dtoa_r+0x298>)
  4027e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027ec:	f002 fa0c 	bl	404c08 <__adddf3>
  4027f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4027f4:	4630      	mov	r0, r6
  4027f6:	f002 fb53 	bl	404ea0 <__aeabi_i2d>
  4027fa:	a369      	add	r3, pc, #420	; (adr r3, 4029a0 <_dtoa_r+0x2a0>)
  4027fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  402800:	f002 fbb4 	bl	404f6c <__aeabi_dmul>
  402804:	4602      	mov	r2, r0
  402806:	460b      	mov	r3, r1
  402808:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40280c:	f002 f9fc 	bl	404c08 <__adddf3>
  402810:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402814:	f002 fe5a 	bl	4054cc <__aeabi_d2iz>
  402818:	2200      	movs	r2, #0
  40281a:	9002      	str	r0, [sp, #8]
  40281c:	2300      	movs	r3, #0
  40281e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402822:	f002 fe15 	bl	405450 <__aeabi_dcmplt>
  402826:	2800      	cmp	r0, #0
  402828:	f040 8173 	bne.w	402b12 <_dtoa_r+0x412>
  40282c:	9d02      	ldr	r5, [sp, #8]
  40282e:	2d16      	cmp	r5, #22
  402830:	f200 815d 	bhi.w	402aee <_dtoa_r+0x3ee>
  402834:	4b61      	ldr	r3, [pc, #388]	; (4029bc <_dtoa_r+0x2bc>)
  402836:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40283a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40283e:	4652      	mov	r2, sl
  402840:	465b      	mov	r3, fp
  402842:	f002 fe23 	bl	40548c <__aeabi_dcmpgt>
  402846:	2800      	cmp	r0, #0
  402848:	f000 81c5 	beq.w	402bd6 <_dtoa_r+0x4d6>
  40284c:	1e6b      	subs	r3, r5, #1
  40284e:	9302      	str	r3, [sp, #8]
  402850:	2300      	movs	r3, #0
  402852:	930e      	str	r3, [sp, #56]	; 0x38
  402854:	1bbf      	subs	r7, r7, r6
  402856:	1e7b      	subs	r3, r7, #1
  402858:	9306      	str	r3, [sp, #24]
  40285a:	f100 8154 	bmi.w	402b06 <_dtoa_r+0x406>
  40285e:	2300      	movs	r3, #0
  402860:	9308      	str	r3, [sp, #32]
  402862:	9b02      	ldr	r3, [sp, #8]
  402864:	2b00      	cmp	r3, #0
  402866:	f2c0 8145 	blt.w	402af4 <_dtoa_r+0x3f4>
  40286a:	9a06      	ldr	r2, [sp, #24]
  40286c:	930d      	str	r3, [sp, #52]	; 0x34
  40286e:	4611      	mov	r1, r2
  402870:	4419      	add	r1, r3
  402872:	2300      	movs	r3, #0
  402874:	9106      	str	r1, [sp, #24]
  402876:	930c      	str	r3, [sp, #48]	; 0x30
  402878:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40287a:	2b09      	cmp	r3, #9
  40287c:	d82a      	bhi.n	4028d4 <_dtoa_r+0x1d4>
  40287e:	2b05      	cmp	r3, #5
  402880:	f340 865b 	ble.w	40353a <_dtoa_r+0xe3a>
  402884:	3b04      	subs	r3, #4
  402886:	9324      	str	r3, [sp, #144]	; 0x90
  402888:	2500      	movs	r5, #0
  40288a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40288c:	3b02      	subs	r3, #2
  40288e:	2b03      	cmp	r3, #3
  402890:	f200 8642 	bhi.w	403518 <_dtoa_r+0xe18>
  402894:	e8df f013 	tbh	[pc, r3, lsl #1]
  402898:	02c903d4 	.word	0x02c903d4
  40289c:	046103df 	.word	0x046103df
  4028a0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4028a2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4028a4:	443e      	add	r6, r7
  4028a6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4028aa:	2b20      	cmp	r3, #32
  4028ac:	f340 818e 	ble.w	402bcc <_dtoa_r+0x4cc>
  4028b0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4028b4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4028b8:	409d      	lsls	r5, r3
  4028ba:	fa2a f000 	lsr.w	r0, sl, r0
  4028be:	4328      	orrs	r0, r5
  4028c0:	f002 fade 	bl	404e80 <__aeabi_ui2d>
  4028c4:	2301      	movs	r3, #1
  4028c6:	3e01      	subs	r6, #1
  4028c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4028cc:	9314      	str	r3, [sp, #80]	; 0x50
  4028ce:	e781      	b.n	4027d4 <_dtoa_r+0xd4>
  4028d0:	483b      	ldr	r0, [pc, #236]	; (4029c0 <_dtoa_r+0x2c0>)
  4028d2:	e743      	b.n	40275c <_dtoa_r+0x5c>
  4028d4:	2100      	movs	r1, #0
  4028d6:	6461      	str	r1, [r4, #68]	; 0x44
  4028d8:	4620      	mov	r0, r4
  4028da:	9125      	str	r1, [sp, #148]	; 0x94
  4028dc:	f001 fa0e 	bl	403cfc <_Balloc>
  4028e0:	f04f 33ff 	mov.w	r3, #4294967295
  4028e4:	930a      	str	r3, [sp, #40]	; 0x28
  4028e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4028e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4028ea:	2301      	movs	r3, #1
  4028ec:	9004      	str	r0, [sp, #16]
  4028ee:	6420      	str	r0, [r4, #64]	; 0x40
  4028f0:	9224      	str	r2, [sp, #144]	; 0x90
  4028f2:	930b      	str	r3, [sp, #44]	; 0x2c
  4028f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4028f6:	2b00      	cmp	r3, #0
  4028f8:	f2c0 80d9 	blt.w	402aae <_dtoa_r+0x3ae>
  4028fc:	9a02      	ldr	r2, [sp, #8]
  4028fe:	2a0e      	cmp	r2, #14
  402900:	f300 80d5 	bgt.w	402aae <_dtoa_r+0x3ae>
  402904:	4b2d      	ldr	r3, [pc, #180]	; (4029bc <_dtoa_r+0x2bc>)
  402906:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40290a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40290e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402912:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402914:	2b00      	cmp	r3, #0
  402916:	f2c0 83ba 	blt.w	40308e <_dtoa_r+0x98e>
  40291a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40291e:	4650      	mov	r0, sl
  402920:	462a      	mov	r2, r5
  402922:	4633      	mov	r3, r6
  402924:	4659      	mov	r1, fp
  402926:	f002 fc4b 	bl	4051c0 <__aeabi_ddiv>
  40292a:	f002 fdcf 	bl	4054cc <__aeabi_d2iz>
  40292e:	4680      	mov	r8, r0
  402930:	f002 fab6 	bl	404ea0 <__aeabi_i2d>
  402934:	462a      	mov	r2, r5
  402936:	4633      	mov	r3, r6
  402938:	f002 fb18 	bl	404f6c <__aeabi_dmul>
  40293c:	460b      	mov	r3, r1
  40293e:	4602      	mov	r2, r0
  402940:	4659      	mov	r1, fp
  402942:	4650      	mov	r0, sl
  402944:	f002 f95e 	bl	404c04 <__aeabi_dsub>
  402948:	9d04      	ldr	r5, [sp, #16]
  40294a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40294e:	702b      	strb	r3, [r5, #0]
  402950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402952:	2b01      	cmp	r3, #1
  402954:	4606      	mov	r6, r0
  402956:	460f      	mov	r7, r1
  402958:	f105 0501 	add.w	r5, r5, #1
  40295c:	d068      	beq.n	402a30 <_dtoa_r+0x330>
  40295e:	2200      	movs	r2, #0
  402960:	4b18      	ldr	r3, [pc, #96]	; (4029c4 <_dtoa_r+0x2c4>)
  402962:	f002 fb03 	bl	404f6c <__aeabi_dmul>
  402966:	2200      	movs	r2, #0
  402968:	2300      	movs	r3, #0
  40296a:	4606      	mov	r6, r0
  40296c:	460f      	mov	r7, r1
  40296e:	f002 fd65 	bl	40543c <__aeabi_dcmpeq>
  402972:	2800      	cmp	r0, #0
  402974:	f040 8088 	bne.w	402a88 <_dtoa_r+0x388>
  402978:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40297c:	f04f 0a00 	mov.w	sl, #0
  402980:	f8df b040 	ldr.w	fp, [pc, #64]	; 4029c4 <_dtoa_r+0x2c4>
  402984:	940c      	str	r4, [sp, #48]	; 0x30
  402986:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40298a:	e028      	b.n	4029de <_dtoa_r+0x2de>
  40298c:	f3af 8000 	nop.w
  402990:	636f4361 	.word	0x636f4361
  402994:	3fd287a7 	.word	0x3fd287a7
  402998:	8b60c8b3 	.word	0x8b60c8b3
  40299c:	3fc68a28 	.word	0x3fc68a28
  4029a0:	509f79fb 	.word	0x509f79fb
  4029a4:	3fd34413 	.word	0x3fd34413
  4029a8:	7ff00000 	.word	0x7ff00000
  4029ac:	004058f5 	.word	0x004058f5
  4029b0:	00405918 	.word	0x00405918
  4029b4:	00405924 	.word	0x00405924
  4029b8:	3ff80000 	.word	0x3ff80000
  4029bc:	00405950 	.word	0x00405950
  4029c0:	004058f4 	.word	0x004058f4
  4029c4:	40240000 	.word	0x40240000
  4029c8:	f002 fad0 	bl	404f6c <__aeabi_dmul>
  4029cc:	2200      	movs	r2, #0
  4029ce:	2300      	movs	r3, #0
  4029d0:	4606      	mov	r6, r0
  4029d2:	460f      	mov	r7, r1
  4029d4:	f002 fd32 	bl	40543c <__aeabi_dcmpeq>
  4029d8:	2800      	cmp	r0, #0
  4029da:	f040 83c1 	bne.w	403160 <_dtoa_r+0xa60>
  4029de:	4642      	mov	r2, r8
  4029e0:	464b      	mov	r3, r9
  4029e2:	4630      	mov	r0, r6
  4029e4:	4639      	mov	r1, r7
  4029e6:	f002 fbeb 	bl	4051c0 <__aeabi_ddiv>
  4029ea:	f002 fd6f 	bl	4054cc <__aeabi_d2iz>
  4029ee:	4604      	mov	r4, r0
  4029f0:	f002 fa56 	bl	404ea0 <__aeabi_i2d>
  4029f4:	4642      	mov	r2, r8
  4029f6:	464b      	mov	r3, r9
  4029f8:	f002 fab8 	bl	404f6c <__aeabi_dmul>
  4029fc:	4602      	mov	r2, r0
  4029fe:	460b      	mov	r3, r1
  402a00:	4630      	mov	r0, r6
  402a02:	4639      	mov	r1, r7
  402a04:	f002 f8fe 	bl	404c04 <__aeabi_dsub>
  402a08:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  402a0c:	9e04      	ldr	r6, [sp, #16]
  402a0e:	f805 eb01 	strb.w	lr, [r5], #1
  402a12:	eba5 0e06 	sub.w	lr, r5, r6
  402a16:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  402a18:	45b6      	cmp	lr, r6
  402a1a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402a1e:	4652      	mov	r2, sl
  402a20:	465b      	mov	r3, fp
  402a22:	d1d1      	bne.n	4029c8 <_dtoa_r+0x2c8>
  402a24:	46a0      	mov	r8, r4
  402a26:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  402a2a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a2c:	4606      	mov	r6, r0
  402a2e:	460f      	mov	r7, r1
  402a30:	4632      	mov	r2, r6
  402a32:	463b      	mov	r3, r7
  402a34:	4630      	mov	r0, r6
  402a36:	4639      	mov	r1, r7
  402a38:	f002 f8e6 	bl	404c08 <__adddf3>
  402a3c:	4606      	mov	r6, r0
  402a3e:	460f      	mov	r7, r1
  402a40:	4602      	mov	r2, r0
  402a42:	460b      	mov	r3, r1
  402a44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402a48:	f002 fd02 	bl	405450 <__aeabi_dcmplt>
  402a4c:	b948      	cbnz	r0, 402a62 <_dtoa_r+0x362>
  402a4e:	4632      	mov	r2, r6
  402a50:	463b      	mov	r3, r7
  402a52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402a56:	f002 fcf1 	bl	40543c <__aeabi_dcmpeq>
  402a5a:	b1a8      	cbz	r0, 402a88 <_dtoa_r+0x388>
  402a5c:	f018 0f01 	tst.w	r8, #1
  402a60:	d012      	beq.n	402a88 <_dtoa_r+0x388>
  402a62:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402a66:	9a04      	ldr	r2, [sp, #16]
  402a68:	1e6b      	subs	r3, r5, #1
  402a6a:	e004      	b.n	402a76 <_dtoa_r+0x376>
  402a6c:	429a      	cmp	r2, r3
  402a6e:	f000 8401 	beq.w	403274 <_dtoa_r+0xb74>
  402a72:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  402a76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  402a7a:	f103 0501 	add.w	r5, r3, #1
  402a7e:	d0f5      	beq.n	402a6c <_dtoa_r+0x36c>
  402a80:	f108 0801 	add.w	r8, r8, #1
  402a84:	f883 8000 	strb.w	r8, [r3]
  402a88:	4649      	mov	r1, r9
  402a8a:	4620      	mov	r0, r4
  402a8c:	f001 f95c 	bl	403d48 <_Bfree>
  402a90:	2200      	movs	r2, #0
  402a92:	9b02      	ldr	r3, [sp, #8]
  402a94:	702a      	strb	r2, [r5, #0]
  402a96:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402a98:	3301      	adds	r3, #1
  402a9a:	6013      	str	r3, [r2, #0]
  402a9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402a9e:	2b00      	cmp	r3, #0
  402aa0:	f000 839e 	beq.w	4031e0 <_dtoa_r+0xae0>
  402aa4:	9804      	ldr	r0, [sp, #16]
  402aa6:	601d      	str	r5, [r3, #0]
  402aa8:	b01b      	add	sp, #108	; 0x6c
  402aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402aae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402ab0:	2a00      	cmp	r2, #0
  402ab2:	d03e      	beq.n	402b32 <_dtoa_r+0x432>
  402ab4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402ab6:	2a01      	cmp	r2, #1
  402ab8:	f340 8311 	ble.w	4030de <_dtoa_r+0x9de>
  402abc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402abe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402ac0:	1e5f      	subs	r7, r3, #1
  402ac2:	42ba      	cmp	r2, r7
  402ac4:	f2c0 838f 	blt.w	4031e6 <_dtoa_r+0xae6>
  402ac8:	1bd7      	subs	r7, r2, r7
  402aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402acc:	2b00      	cmp	r3, #0
  402ace:	f2c0 848b 	blt.w	4033e8 <_dtoa_r+0xce8>
  402ad2:	9d08      	ldr	r5, [sp, #32]
  402ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ad6:	9a08      	ldr	r2, [sp, #32]
  402ad8:	441a      	add	r2, r3
  402ada:	9208      	str	r2, [sp, #32]
  402adc:	9a06      	ldr	r2, [sp, #24]
  402ade:	2101      	movs	r1, #1
  402ae0:	441a      	add	r2, r3
  402ae2:	4620      	mov	r0, r4
  402ae4:	9206      	str	r2, [sp, #24]
  402ae6:	f001 f9c9 	bl	403e7c <__i2b>
  402aea:	4606      	mov	r6, r0
  402aec:	e024      	b.n	402b38 <_dtoa_r+0x438>
  402aee:	2301      	movs	r3, #1
  402af0:	930e      	str	r3, [sp, #56]	; 0x38
  402af2:	e6af      	b.n	402854 <_dtoa_r+0x154>
  402af4:	9a08      	ldr	r2, [sp, #32]
  402af6:	9b02      	ldr	r3, [sp, #8]
  402af8:	1ad2      	subs	r2, r2, r3
  402afa:	425b      	negs	r3, r3
  402afc:	930c      	str	r3, [sp, #48]	; 0x30
  402afe:	2300      	movs	r3, #0
  402b00:	9208      	str	r2, [sp, #32]
  402b02:	930d      	str	r3, [sp, #52]	; 0x34
  402b04:	e6b8      	b.n	402878 <_dtoa_r+0x178>
  402b06:	f1c7 0301 	rsb	r3, r7, #1
  402b0a:	9308      	str	r3, [sp, #32]
  402b0c:	2300      	movs	r3, #0
  402b0e:	9306      	str	r3, [sp, #24]
  402b10:	e6a7      	b.n	402862 <_dtoa_r+0x162>
  402b12:	9d02      	ldr	r5, [sp, #8]
  402b14:	4628      	mov	r0, r5
  402b16:	f002 f9c3 	bl	404ea0 <__aeabi_i2d>
  402b1a:	4602      	mov	r2, r0
  402b1c:	460b      	mov	r3, r1
  402b1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402b22:	f002 fc8b 	bl	40543c <__aeabi_dcmpeq>
  402b26:	2800      	cmp	r0, #0
  402b28:	f47f ae80 	bne.w	40282c <_dtoa_r+0x12c>
  402b2c:	1e6b      	subs	r3, r5, #1
  402b2e:	9302      	str	r3, [sp, #8]
  402b30:	e67c      	b.n	40282c <_dtoa_r+0x12c>
  402b32:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402b34:	9d08      	ldr	r5, [sp, #32]
  402b36:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  402b38:	2d00      	cmp	r5, #0
  402b3a:	dd0c      	ble.n	402b56 <_dtoa_r+0x456>
  402b3c:	9906      	ldr	r1, [sp, #24]
  402b3e:	2900      	cmp	r1, #0
  402b40:	460b      	mov	r3, r1
  402b42:	dd08      	ble.n	402b56 <_dtoa_r+0x456>
  402b44:	42a9      	cmp	r1, r5
  402b46:	9a08      	ldr	r2, [sp, #32]
  402b48:	bfa8      	it	ge
  402b4a:	462b      	movge	r3, r5
  402b4c:	1ad2      	subs	r2, r2, r3
  402b4e:	1aed      	subs	r5, r5, r3
  402b50:	1acb      	subs	r3, r1, r3
  402b52:	9208      	str	r2, [sp, #32]
  402b54:	9306      	str	r3, [sp, #24]
  402b56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402b58:	b1d3      	cbz	r3, 402b90 <_dtoa_r+0x490>
  402b5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402b5c:	2b00      	cmp	r3, #0
  402b5e:	f000 82b7 	beq.w	4030d0 <_dtoa_r+0x9d0>
  402b62:	2f00      	cmp	r7, #0
  402b64:	dd10      	ble.n	402b88 <_dtoa_r+0x488>
  402b66:	4631      	mov	r1, r6
  402b68:	463a      	mov	r2, r7
  402b6a:	4620      	mov	r0, r4
  402b6c:	f001 fa22 	bl	403fb4 <__pow5mult>
  402b70:	464a      	mov	r2, r9
  402b72:	4601      	mov	r1, r0
  402b74:	4606      	mov	r6, r0
  402b76:	4620      	mov	r0, r4
  402b78:	f001 f98a 	bl	403e90 <__multiply>
  402b7c:	4649      	mov	r1, r9
  402b7e:	4680      	mov	r8, r0
  402b80:	4620      	mov	r0, r4
  402b82:	f001 f8e1 	bl	403d48 <_Bfree>
  402b86:	46c1      	mov	r9, r8
  402b88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402b8a:	1bda      	subs	r2, r3, r7
  402b8c:	f040 82a1 	bne.w	4030d2 <_dtoa_r+0x9d2>
  402b90:	2101      	movs	r1, #1
  402b92:	4620      	mov	r0, r4
  402b94:	f001 f972 	bl	403e7c <__i2b>
  402b98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b9a:	2b00      	cmp	r3, #0
  402b9c:	4680      	mov	r8, r0
  402b9e:	dd1c      	ble.n	402bda <_dtoa_r+0x4da>
  402ba0:	4601      	mov	r1, r0
  402ba2:	461a      	mov	r2, r3
  402ba4:	4620      	mov	r0, r4
  402ba6:	f001 fa05 	bl	403fb4 <__pow5mult>
  402baa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bac:	2b01      	cmp	r3, #1
  402bae:	4680      	mov	r8, r0
  402bb0:	f340 8254 	ble.w	40305c <_dtoa_r+0x95c>
  402bb4:	2300      	movs	r3, #0
  402bb6:	930c      	str	r3, [sp, #48]	; 0x30
  402bb8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  402bbc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  402bc0:	6918      	ldr	r0, [r3, #16]
  402bc2:	f001 f90b 	bl	403ddc <__hi0bits>
  402bc6:	f1c0 0020 	rsb	r0, r0, #32
  402bca:	e010      	b.n	402bee <_dtoa_r+0x4ee>
  402bcc:	f1c3 0520 	rsb	r5, r3, #32
  402bd0:	fa0a f005 	lsl.w	r0, sl, r5
  402bd4:	e674      	b.n	4028c0 <_dtoa_r+0x1c0>
  402bd6:	900e      	str	r0, [sp, #56]	; 0x38
  402bd8:	e63c      	b.n	402854 <_dtoa_r+0x154>
  402bda:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bdc:	2b01      	cmp	r3, #1
  402bde:	f340 8287 	ble.w	4030f0 <_dtoa_r+0x9f0>
  402be2:	2300      	movs	r3, #0
  402be4:	930c      	str	r3, [sp, #48]	; 0x30
  402be6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402be8:	2001      	movs	r0, #1
  402bea:	2b00      	cmp	r3, #0
  402bec:	d1e4      	bne.n	402bb8 <_dtoa_r+0x4b8>
  402bee:	9a06      	ldr	r2, [sp, #24]
  402bf0:	4410      	add	r0, r2
  402bf2:	f010 001f 	ands.w	r0, r0, #31
  402bf6:	f000 80a1 	beq.w	402d3c <_dtoa_r+0x63c>
  402bfa:	f1c0 0320 	rsb	r3, r0, #32
  402bfe:	2b04      	cmp	r3, #4
  402c00:	f340 849e 	ble.w	403540 <_dtoa_r+0xe40>
  402c04:	9b08      	ldr	r3, [sp, #32]
  402c06:	f1c0 001c 	rsb	r0, r0, #28
  402c0a:	4403      	add	r3, r0
  402c0c:	9308      	str	r3, [sp, #32]
  402c0e:	4613      	mov	r3, r2
  402c10:	4403      	add	r3, r0
  402c12:	4405      	add	r5, r0
  402c14:	9306      	str	r3, [sp, #24]
  402c16:	9b08      	ldr	r3, [sp, #32]
  402c18:	2b00      	cmp	r3, #0
  402c1a:	dd05      	ble.n	402c28 <_dtoa_r+0x528>
  402c1c:	4649      	mov	r1, r9
  402c1e:	461a      	mov	r2, r3
  402c20:	4620      	mov	r0, r4
  402c22:	f001 fa17 	bl	404054 <__lshift>
  402c26:	4681      	mov	r9, r0
  402c28:	9b06      	ldr	r3, [sp, #24]
  402c2a:	2b00      	cmp	r3, #0
  402c2c:	dd05      	ble.n	402c3a <_dtoa_r+0x53a>
  402c2e:	4641      	mov	r1, r8
  402c30:	461a      	mov	r2, r3
  402c32:	4620      	mov	r0, r4
  402c34:	f001 fa0e 	bl	404054 <__lshift>
  402c38:	4680      	mov	r8, r0
  402c3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c3c:	2b00      	cmp	r3, #0
  402c3e:	f040 8086 	bne.w	402d4e <_dtoa_r+0x64e>
  402c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c44:	2b00      	cmp	r3, #0
  402c46:	f340 8266 	ble.w	403116 <_dtoa_r+0xa16>
  402c4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402c4c:	2b00      	cmp	r3, #0
  402c4e:	f000 8098 	beq.w	402d82 <_dtoa_r+0x682>
  402c52:	2d00      	cmp	r5, #0
  402c54:	dd05      	ble.n	402c62 <_dtoa_r+0x562>
  402c56:	4631      	mov	r1, r6
  402c58:	462a      	mov	r2, r5
  402c5a:	4620      	mov	r0, r4
  402c5c:	f001 f9fa 	bl	404054 <__lshift>
  402c60:	4606      	mov	r6, r0
  402c62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402c64:	2b00      	cmp	r3, #0
  402c66:	f040 8337 	bne.w	4032d8 <_dtoa_r+0xbd8>
  402c6a:	9606      	str	r6, [sp, #24]
  402c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c6e:	9a04      	ldr	r2, [sp, #16]
  402c70:	f8dd b018 	ldr.w	fp, [sp, #24]
  402c74:	3b01      	subs	r3, #1
  402c76:	18d3      	adds	r3, r2, r3
  402c78:	930b      	str	r3, [sp, #44]	; 0x2c
  402c7a:	f00a 0301 	and.w	r3, sl, #1
  402c7e:	930c      	str	r3, [sp, #48]	; 0x30
  402c80:	4617      	mov	r7, r2
  402c82:	46c2      	mov	sl, r8
  402c84:	4651      	mov	r1, sl
  402c86:	4648      	mov	r0, r9
  402c88:	f7ff fca6 	bl	4025d8 <quorem>
  402c8c:	4631      	mov	r1, r6
  402c8e:	4605      	mov	r5, r0
  402c90:	4648      	mov	r0, r9
  402c92:	f001 fa31 	bl	4040f8 <__mcmp>
  402c96:	465a      	mov	r2, fp
  402c98:	900a      	str	r0, [sp, #40]	; 0x28
  402c9a:	4651      	mov	r1, sl
  402c9c:	4620      	mov	r0, r4
  402c9e:	f001 fa47 	bl	404130 <__mdiff>
  402ca2:	68c2      	ldr	r2, [r0, #12]
  402ca4:	4680      	mov	r8, r0
  402ca6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  402caa:	2a00      	cmp	r2, #0
  402cac:	f040 822b 	bne.w	403106 <_dtoa_r+0xa06>
  402cb0:	4601      	mov	r1, r0
  402cb2:	4648      	mov	r0, r9
  402cb4:	9308      	str	r3, [sp, #32]
  402cb6:	f001 fa1f 	bl	4040f8 <__mcmp>
  402cba:	4641      	mov	r1, r8
  402cbc:	9006      	str	r0, [sp, #24]
  402cbe:	4620      	mov	r0, r4
  402cc0:	f001 f842 	bl	403d48 <_Bfree>
  402cc4:	9a06      	ldr	r2, [sp, #24]
  402cc6:	9b08      	ldr	r3, [sp, #32]
  402cc8:	b932      	cbnz	r2, 402cd8 <_dtoa_r+0x5d8>
  402cca:	9924      	ldr	r1, [sp, #144]	; 0x90
  402ccc:	b921      	cbnz	r1, 402cd8 <_dtoa_r+0x5d8>
  402cce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402cd0:	2a00      	cmp	r2, #0
  402cd2:	f000 83ef 	beq.w	4034b4 <_dtoa_r+0xdb4>
  402cd6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402cd8:	990a      	ldr	r1, [sp, #40]	; 0x28
  402cda:	2900      	cmp	r1, #0
  402cdc:	f2c0 829f 	blt.w	40321e <_dtoa_r+0xb1e>
  402ce0:	d105      	bne.n	402cee <_dtoa_r+0x5ee>
  402ce2:	9924      	ldr	r1, [sp, #144]	; 0x90
  402ce4:	b919      	cbnz	r1, 402cee <_dtoa_r+0x5ee>
  402ce6:	990c      	ldr	r1, [sp, #48]	; 0x30
  402ce8:	2900      	cmp	r1, #0
  402cea:	f000 8298 	beq.w	40321e <_dtoa_r+0xb1e>
  402cee:	2a00      	cmp	r2, #0
  402cf0:	f300 8306 	bgt.w	403300 <_dtoa_r+0xc00>
  402cf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402cf6:	703b      	strb	r3, [r7, #0]
  402cf8:	f107 0801 	add.w	r8, r7, #1
  402cfc:	4297      	cmp	r7, r2
  402cfe:	4645      	mov	r5, r8
  402d00:	f000 830c 	beq.w	40331c <_dtoa_r+0xc1c>
  402d04:	4649      	mov	r1, r9
  402d06:	2300      	movs	r3, #0
  402d08:	220a      	movs	r2, #10
  402d0a:	4620      	mov	r0, r4
  402d0c:	f001 f826 	bl	403d5c <__multadd>
  402d10:	455e      	cmp	r6, fp
  402d12:	4681      	mov	r9, r0
  402d14:	4631      	mov	r1, r6
  402d16:	f04f 0300 	mov.w	r3, #0
  402d1a:	f04f 020a 	mov.w	r2, #10
  402d1e:	4620      	mov	r0, r4
  402d20:	f000 81eb 	beq.w	4030fa <_dtoa_r+0x9fa>
  402d24:	f001 f81a 	bl	403d5c <__multadd>
  402d28:	4659      	mov	r1, fp
  402d2a:	4606      	mov	r6, r0
  402d2c:	2300      	movs	r3, #0
  402d2e:	220a      	movs	r2, #10
  402d30:	4620      	mov	r0, r4
  402d32:	f001 f813 	bl	403d5c <__multadd>
  402d36:	4647      	mov	r7, r8
  402d38:	4683      	mov	fp, r0
  402d3a:	e7a3      	b.n	402c84 <_dtoa_r+0x584>
  402d3c:	201c      	movs	r0, #28
  402d3e:	9b08      	ldr	r3, [sp, #32]
  402d40:	4403      	add	r3, r0
  402d42:	9308      	str	r3, [sp, #32]
  402d44:	9b06      	ldr	r3, [sp, #24]
  402d46:	4403      	add	r3, r0
  402d48:	4405      	add	r5, r0
  402d4a:	9306      	str	r3, [sp, #24]
  402d4c:	e763      	b.n	402c16 <_dtoa_r+0x516>
  402d4e:	4641      	mov	r1, r8
  402d50:	4648      	mov	r0, r9
  402d52:	f001 f9d1 	bl	4040f8 <__mcmp>
  402d56:	2800      	cmp	r0, #0
  402d58:	f6bf af73 	bge.w	402c42 <_dtoa_r+0x542>
  402d5c:	9f02      	ldr	r7, [sp, #8]
  402d5e:	4649      	mov	r1, r9
  402d60:	2300      	movs	r3, #0
  402d62:	220a      	movs	r2, #10
  402d64:	4620      	mov	r0, r4
  402d66:	3f01      	subs	r7, #1
  402d68:	9702      	str	r7, [sp, #8]
  402d6a:	f000 fff7 	bl	403d5c <__multadd>
  402d6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402d70:	4681      	mov	r9, r0
  402d72:	2b00      	cmp	r3, #0
  402d74:	f040 83b6 	bne.w	4034e4 <_dtoa_r+0xde4>
  402d78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402d7a:	2b00      	cmp	r3, #0
  402d7c:	f340 83bf 	ble.w	4034fe <_dtoa_r+0xdfe>
  402d80:	930a      	str	r3, [sp, #40]	; 0x28
  402d82:	f8dd b010 	ldr.w	fp, [sp, #16]
  402d86:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402d88:	465d      	mov	r5, fp
  402d8a:	e002      	b.n	402d92 <_dtoa_r+0x692>
  402d8c:	f000 ffe6 	bl	403d5c <__multadd>
  402d90:	4681      	mov	r9, r0
  402d92:	4641      	mov	r1, r8
  402d94:	4648      	mov	r0, r9
  402d96:	f7ff fc1f 	bl	4025d8 <quorem>
  402d9a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  402d9e:	f805 ab01 	strb.w	sl, [r5], #1
  402da2:	eba5 030b 	sub.w	r3, r5, fp
  402da6:	42bb      	cmp	r3, r7
  402da8:	f04f 020a 	mov.w	r2, #10
  402dac:	f04f 0300 	mov.w	r3, #0
  402db0:	4649      	mov	r1, r9
  402db2:	4620      	mov	r0, r4
  402db4:	dbea      	blt.n	402d8c <_dtoa_r+0x68c>
  402db6:	9b04      	ldr	r3, [sp, #16]
  402db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402dba:	2a01      	cmp	r2, #1
  402dbc:	bfac      	ite	ge
  402dbe:	189b      	addge	r3, r3, r2
  402dc0:	3301      	addlt	r3, #1
  402dc2:	461d      	mov	r5, r3
  402dc4:	f04f 0b00 	mov.w	fp, #0
  402dc8:	4649      	mov	r1, r9
  402dca:	2201      	movs	r2, #1
  402dcc:	4620      	mov	r0, r4
  402dce:	f001 f941 	bl	404054 <__lshift>
  402dd2:	4641      	mov	r1, r8
  402dd4:	4681      	mov	r9, r0
  402dd6:	f001 f98f 	bl	4040f8 <__mcmp>
  402dda:	2800      	cmp	r0, #0
  402ddc:	f340 823d 	ble.w	40325a <_dtoa_r+0xb5a>
  402de0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  402de4:	9904      	ldr	r1, [sp, #16]
  402de6:	1e6b      	subs	r3, r5, #1
  402de8:	e004      	b.n	402df4 <_dtoa_r+0x6f4>
  402dea:	428b      	cmp	r3, r1
  402dec:	f000 81ae 	beq.w	40314c <_dtoa_r+0xa4c>
  402df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  402df4:	2a39      	cmp	r2, #57	; 0x39
  402df6:	f103 0501 	add.w	r5, r3, #1
  402dfa:	d0f6      	beq.n	402dea <_dtoa_r+0x6ea>
  402dfc:	3201      	adds	r2, #1
  402dfe:	701a      	strb	r2, [r3, #0]
  402e00:	4641      	mov	r1, r8
  402e02:	4620      	mov	r0, r4
  402e04:	f000 ffa0 	bl	403d48 <_Bfree>
  402e08:	2e00      	cmp	r6, #0
  402e0a:	f43f ae3d 	beq.w	402a88 <_dtoa_r+0x388>
  402e0e:	f1bb 0f00 	cmp.w	fp, #0
  402e12:	d005      	beq.n	402e20 <_dtoa_r+0x720>
  402e14:	45b3      	cmp	fp, r6
  402e16:	d003      	beq.n	402e20 <_dtoa_r+0x720>
  402e18:	4659      	mov	r1, fp
  402e1a:	4620      	mov	r0, r4
  402e1c:	f000 ff94 	bl	403d48 <_Bfree>
  402e20:	4631      	mov	r1, r6
  402e22:	4620      	mov	r0, r4
  402e24:	f000 ff90 	bl	403d48 <_Bfree>
  402e28:	e62e      	b.n	402a88 <_dtoa_r+0x388>
  402e2a:	2300      	movs	r3, #0
  402e2c:	930b      	str	r3, [sp, #44]	; 0x2c
  402e2e:	9b02      	ldr	r3, [sp, #8]
  402e30:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402e32:	4413      	add	r3, r2
  402e34:	930f      	str	r3, [sp, #60]	; 0x3c
  402e36:	3301      	adds	r3, #1
  402e38:	2b01      	cmp	r3, #1
  402e3a:	461f      	mov	r7, r3
  402e3c:	461e      	mov	r6, r3
  402e3e:	930a      	str	r3, [sp, #40]	; 0x28
  402e40:	bfb8      	it	lt
  402e42:	2701      	movlt	r7, #1
  402e44:	2100      	movs	r1, #0
  402e46:	2f17      	cmp	r7, #23
  402e48:	6461      	str	r1, [r4, #68]	; 0x44
  402e4a:	d90a      	bls.n	402e62 <_dtoa_r+0x762>
  402e4c:	2201      	movs	r2, #1
  402e4e:	2304      	movs	r3, #4
  402e50:	005b      	lsls	r3, r3, #1
  402e52:	f103 0014 	add.w	r0, r3, #20
  402e56:	4287      	cmp	r7, r0
  402e58:	4611      	mov	r1, r2
  402e5a:	f102 0201 	add.w	r2, r2, #1
  402e5e:	d2f7      	bcs.n	402e50 <_dtoa_r+0x750>
  402e60:	6461      	str	r1, [r4, #68]	; 0x44
  402e62:	4620      	mov	r0, r4
  402e64:	f000 ff4a 	bl	403cfc <_Balloc>
  402e68:	2e0e      	cmp	r6, #14
  402e6a:	9004      	str	r0, [sp, #16]
  402e6c:	6420      	str	r0, [r4, #64]	; 0x40
  402e6e:	f63f ad41 	bhi.w	4028f4 <_dtoa_r+0x1f4>
  402e72:	2d00      	cmp	r5, #0
  402e74:	f43f ad3e 	beq.w	4028f4 <_dtoa_r+0x1f4>
  402e78:	9902      	ldr	r1, [sp, #8]
  402e7a:	2900      	cmp	r1, #0
  402e7c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  402e80:	f340 8202 	ble.w	403288 <_dtoa_r+0xb88>
  402e84:	4bb8      	ldr	r3, [pc, #736]	; (403168 <_dtoa_r+0xa68>)
  402e86:	f001 020f 	and.w	r2, r1, #15
  402e8a:	110d      	asrs	r5, r1, #4
  402e8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402e90:	06e9      	lsls	r1, r5, #27
  402e92:	e9d3 6700 	ldrd	r6, r7, [r3]
  402e96:	f140 81ae 	bpl.w	4031f6 <_dtoa_r+0xaf6>
  402e9a:	4bb4      	ldr	r3, [pc, #720]	; (40316c <_dtoa_r+0xa6c>)
  402e9c:	4650      	mov	r0, sl
  402e9e:	4659      	mov	r1, fp
  402ea0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  402ea4:	f002 f98c 	bl	4051c0 <__aeabi_ddiv>
  402ea8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  402eac:	f005 050f 	and.w	r5, r5, #15
  402eb0:	f04f 0a03 	mov.w	sl, #3
  402eb4:	b18d      	cbz	r5, 402eda <_dtoa_r+0x7da>
  402eb6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40316c <_dtoa_r+0xa6c>
  402eba:	07ea      	lsls	r2, r5, #31
  402ebc:	d509      	bpl.n	402ed2 <_dtoa_r+0x7d2>
  402ebe:	4630      	mov	r0, r6
  402ec0:	4639      	mov	r1, r7
  402ec2:	e9d8 2300 	ldrd	r2, r3, [r8]
  402ec6:	f002 f851 	bl	404f6c <__aeabi_dmul>
  402eca:	f10a 0a01 	add.w	sl, sl, #1
  402ece:	4606      	mov	r6, r0
  402ed0:	460f      	mov	r7, r1
  402ed2:	106d      	asrs	r5, r5, #1
  402ed4:	f108 0808 	add.w	r8, r8, #8
  402ed8:	d1ef      	bne.n	402eba <_dtoa_r+0x7ba>
  402eda:	463b      	mov	r3, r7
  402edc:	4632      	mov	r2, r6
  402ede:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  402ee2:	f002 f96d 	bl	4051c0 <__aeabi_ddiv>
  402ee6:	4607      	mov	r7, r0
  402ee8:	4688      	mov	r8, r1
  402eea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402eec:	b143      	cbz	r3, 402f00 <_dtoa_r+0x800>
  402eee:	2200      	movs	r2, #0
  402ef0:	4b9f      	ldr	r3, [pc, #636]	; (403170 <_dtoa_r+0xa70>)
  402ef2:	4638      	mov	r0, r7
  402ef4:	4641      	mov	r1, r8
  402ef6:	f002 faab 	bl	405450 <__aeabi_dcmplt>
  402efa:	2800      	cmp	r0, #0
  402efc:	f040 8286 	bne.w	40340c <_dtoa_r+0xd0c>
  402f00:	4650      	mov	r0, sl
  402f02:	f001 ffcd 	bl	404ea0 <__aeabi_i2d>
  402f06:	463a      	mov	r2, r7
  402f08:	4643      	mov	r3, r8
  402f0a:	f002 f82f 	bl	404f6c <__aeabi_dmul>
  402f0e:	4b99      	ldr	r3, [pc, #612]	; (403174 <_dtoa_r+0xa74>)
  402f10:	2200      	movs	r2, #0
  402f12:	f001 fe79 	bl	404c08 <__adddf3>
  402f16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f18:	4605      	mov	r5, r0
  402f1a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  402f1e:	2b00      	cmp	r3, #0
  402f20:	f000 813e 	beq.w	4031a0 <_dtoa_r+0xaa0>
  402f24:	9b02      	ldr	r3, [sp, #8]
  402f26:	9315      	str	r3, [sp, #84]	; 0x54
  402f28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f2a:	9312      	str	r3, [sp, #72]	; 0x48
  402f2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402f2e:	2b00      	cmp	r3, #0
  402f30:	f000 81fa 	beq.w	403328 <_dtoa_r+0xc28>
  402f34:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f36:	4b8c      	ldr	r3, [pc, #560]	; (403168 <_dtoa_r+0xa68>)
  402f38:	498f      	ldr	r1, [pc, #572]	; (403178 <_dtoa_r+0xa78>)
  402f3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402f3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  402f42:	2000      	movs	r0, #0
  402f44:	f002 f93c 	bl	4051c0 <__aeabi_ddiv>
  402f48:	462a      	mov	r2, r5
  402f4a:	4633      	mov	r3, r6
  402f4c:	f001 fe5a 	bl	404c04 <__aeabi_dsub>
  402f50:	4682      	mov	sl, r0
  402f52:	468b      	mov	fp, r1
  402f54:	4638      	mov	r0, r7
  402f56:	4641      	mov	r1, r8
  402f58:	f002 fab8 	bl	4054cc <__aeabi_d2iz>
  402f5c:	4605      	mov	r5, r0
  402f5e:	f001 ff9f 	bl	404ea0 <__aeabi_i2d>
  402f62:	4602      	mov	r2, r0
  402f64:	460b      	mov	r3, r1
  402f66:	4638      	mov	r0, r7
  402f68:	4641      	mov	r1, r8
  402f6a:	f001 fe4b 	bl	404c04 <__aeabi_dsub>
  402f6e:	3530      	adds	r5, #48	; 0x30
  402f70:	fa5f f885 	uxtb.w	r8, r5
  402f74:	9d04      	ldr	r5, [sp, #16]
  402f76:	4606      	mov	r6, r0
  402f78:	460f      	mov	r7, r1
  402f7a:	f885 8000 	strb.w	r8, [r5]
  402f7e:	4602      	mov	r2, r0
  402f80:	460b      	mov	r3, r1
  402f82:	4650      	mov	r0, sl
  402f84:	4659      	mov	r1, fp
  402f86:	3501      	adds	r5, #1
  402f88:	f002 fa80 	bl	40548c <__aeabi_dcmpgt>
  402f8c:	2800      	cmp	r0, #0
  402f8e:	d154      	bne.n	40303a <_dtoa_r+0x93a>
  402f90:	4632      	mov	r2, r6
  402f92:	463b      	mov	r3, r7
  402f94:	2000      	movs	r0, #0
  402f96:	4976      	ldr	r1, [pc, #472]	; (403170 <_dtoa_r+0xa70>)
  402f98:	f001 fe34 	bl	404c04 <__aeabi_dsub>
  402f9c:	4602      	mov	r2, r0
  402f9e:	460b      	mov	r3, r1
  402fa0:	4650      	mov	r0, sl
  402fa2:	4659      	mov	r1, fp
  402fa4:	f002 fa72 	bl	40548c <__aeabi_dcmpgt>
  402fa8:	2800      	cmp	r0, #0
  402faa:	f040 8270 	bne.w	40348e <_dtoa_r+0xd8e>
  402fae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402fb0:	2a01      	cmp	r2, #1
  402fb2:	f000 8111 	beq.w	4031d8 <_dtoa_r+0xad8>
  402fb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fb8:	9a04      	ldr	r2, [sp, #16]
  402fba:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  402fbe:	4413      	add	r3, r2
  402fc0:	4699      	mov	r9, r3
  402fc2:	e00d      	b.n	402fe0 <_dtoa_r+0x8e0>
  402fc4:	2000      	movs	r0, #0
  402fc6:	496a      	ldr	r1, [pc, #424]	; (403170 <_dtoa_r+0xa70>)
  402fc8:	f001 fe1c 	bl	404c04 <__aeabi_dsub>
  402fcc:	4652      	mov	r2, sl
  402fce:	465b      	mov	r3, fp
  402fd0:	f002 fa3e 	bl	405450 <__aeabi_dcmplt>
  402fd4:	2800      	cmp	r0, #0
  402fd6:	f040 8258 	bne.w	40348a <_dtoa_r+0xd8a>
  402fda:	454d      	cmp	r5, r9
  402fdc:	f000 80fa 	beq.w	4031d4 <_dtoa_r+0xad4>
  402fe0:	4650      	mov	r0, sl
  402fe2:	4659      	mov	r1, fp
  402fe4:	2200      	movs	r2, #0
  402fe6:	4b65      	ldr	r3, [pc, #404]	; (40317c <_dtoa_r+0xa7c>)
  402fe8:	f001 ffc0 	bl	404f6c <__aeabi_dmul>
  402fec:	2200      	movs	r2, #0
  402fee:	4b63      	ldr	r3, [pc, #396]	; (40317c <_dtoa_r+0xa7c>)
  402ff0:	4682      	mov	sl, r0
  402ff2:	468b      	mov	fp, r1
  402ff4:	4630      	mov	r0, r6
  402ff6:	4639      	mov	r1, r7
  402ff8:	f001 ffb8 	bl	404f6c <__aeabi_dmul>
  402ffc:	460f      	mov	r7, r1
  402ffe:	4606      	mov	r6, r0
  403000:	f002 fa64 	bl	4054cc <__aeabi_d2iz>
  403004:	4680      	mov	r8, r0
  403006:	f001 ff4b 	bl	404ea0 <__aeabi_i2d>
  40300a:	4602      	mov	r2, r0
  40300c:	460b      	mov	r3, r1
  40300e:	4630      	mov	r0, r6
  403010:	4639      	mov	r1, r7
  403012:	f001 fdf7 	bl	404c04 <__aeabi_dsub>
  403016:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40301a:	fa5f f888 	uxtb.w	r8, r8
  40301e:	4652      	mov	r2, sl
  403020:	465b      	mov	r3, fp
  403022:	f805 8b01 	strb.w	r8, [r5], #1
  403026:	4606      	mov	r6, r0
  403028:	460f      	mov	r7, r1
  40302a:	f002 fa11 	bl	405450 <__aeabi_dcmplt>
  40302e:	4632      	mov	r2, r6
  403030:	463b      	mov	r3, r7
  403032:	2800      	cmp	r0, #0
  403034:	d0c6      	beq.n	402fc4 <_dtoa_r+0x8c4>
  403036:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40303a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40303c:	9302      	str	r3, [sp, #8]
  40303e:	e523      	b.n	402a88 <_dtoa_r+0x388>
  403040:	2300      	movs	r3, #0
  403042:	930b      	str	r3, [sp, #44]	; 0x2c
  403044:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403046:	2b00      	cmp	r3, #0
  403048:	f340 80dc 	ble.w	403204 <_dtoa_r+0xb04>
  40304c:	461f      	mov	r7, r3
  40304e:	461e      	mov	r6, r3
  403050:	930f      	str	r3, [sp, #60]	; 0x3c
  403052:	930a      	str	r3, [sp, #40]	; 0x28
  403054:	e6f6      	b.n	402e44 <_dtoa_r+0x744>
  403056:	2301      	movs	r3, #1
  403058:	930b      	str	r3, [sp, #44]	; 0x2c
  40305a:	e7f3      	b.n	403044 <_dtoa_r+0x944>
  40305c:	f1ba 0f00 	cmp.w	sl, #0
  403060:	f47f ada8 	bne.w	402bb4 <_dtoa_r+0x4b4>
  403064:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403068:	2b00      	cmp	r3, #0
  40306a:	f47f adba 	bne.w	402be2 <_dtoa_r+0x4e2>
  40306e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403072:	0d3f      	lsrs	r7, r7, #20
  403074:	053f      	lsls	r7, r7, #20
  403076:	2f00      	cmp	r7, #0
  403078:	f000 820d 	beq.w	403496 <_dtoa_r+0xd96>
  40307c:	9b08      	ldr	r3, [sp, #32]
  40307e:	3301      	adds	r3, #1
  403080:	9308      	str	r3, [sp, #32]
  403082:	9b06      	ldr	r3, [sp, #24]
  403084:	3301      	adds	r3, #1
  403086:	9306      	str	r3, [sp, #24]
  403088:	2301      	movs	r3, #1
  40308a:	930c      	str	r3, [sp, #48]	; 0x30
  40308c:	e5ab      	b.n	402be6 <_dtoa_r+0x4e6>
  40308e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403090:	2b00      	cmp	r3, #0
  403092:	f73f ac42 	bgt.w	40291a <_dtoa_r+0x21a>
  403096:	f040 8221 	bne.w	4034dc <_dtoa_r+0xddc>
  40309a:	2200      	movs	r2, #0
  40309c:	4b38      	ldr	r3, [pc, #224]	; (403180 <_dtoa_r+0xa80>)
  40309e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4030a2:	f001 ff63 	bl	404f6c <__aeabi_dmul>
  4030a6:	4652      	mov	r2, sl
  4030a8:	465b      	mov	r3, fp
  4030aa:	f002 f9e5 	bl	405478 <__aeabi_dcmpge>
  4030ae:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4030b2:	4646      	mov	r6, r8
  4030b4:	2800      	cmp	r0, #0
  4030b6:	d041      	beq.n	40313c <_dtoa_r+0xa3c>
  4030b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4030ba:	9d04      	ldr	r5, [sp, #16]
  4030bc:	43db      	mvns	r3, r3
  4030be:	9302      	str	r3, [sp, #8]
  4030c0:	4641      	mov	r1, r8
  4030c2:	4620      	mov	r0, r4
  4030c4:	f000 fe40 	bl	403d48 <_Bfree>
  4030c8:	2e00      	cmp	r6, #0
  4030ca:	f43f acdd 	beq.w	402a88 <_dtoa_r+0x388>
  4030ce:	e6a7      	b.n	402e20 <_dtoa_r+0x720>
  4030d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4030d2:	4649      	mov	r1, r9
  4030d4:	4620      	mov	r0, r4
  4030d6:	f000 ff6d 	bl	403fb4 <__pow5mult>
  4030da:	4681      	mov	r9, r0
  4030dc:	e558      	b.n	402b90 <_dtoa_r+0x490>
  4030de:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4030e0:	2a00      	cmp	r2, #0
  4030e2:	f000 8187 	beq.w	4033f4 <_dtoa_r+0xcf4>
  4030e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4030ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4030ec:	9d08      	ldr	r5, [sp, #32]
  4030ee:	e4f2      	b.n	402ad6 <_dtoa_r+0x3d6>
  4030f0:	f1ba 0f00 	cmp.w	sl, #0
  4030f4:	f47f ad75 	bne.w	402be2 <_dtoa_r+0x4e2>
  4030f8:	e7b4      	b.n	403064 <_dtoa_r+0x964>
  4030fa:	f000 fe2f 	bl	403d5c <__multadd>
  4030fe:	4647      	mov	r7, r8
  403100:	4606      	mov	r6, r0
  403102:	4683      	mov	fp, r0
  403104:	e5be      	b.n	402c84 <_dtoa_r+0x584>
  403106:	4601      	mov	r1, r0
  403108:	4620      	mov	r0, r4
  40310a:	9306      	str	r3, [sp, #24]
  40310c:	f000 fe1c 	bl	403d48 <_Bfree>
  403110:	2201      	movs	r2, #1
  403112:	9b06      	ldr	r3, [sp, #24]
  403114:	e5e0      	b.n	402cd8 <_dtoa_r+0x5d8>
  403116:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403118:	2b02      	cmp	r3, #2
  40311a:	f77f ad96 	ble.w	402c4a <_dtoa_r+0x54a>
  40311e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403120:	2b00      	cmp	r3, #0
  403122:	d1c9      	bne.n	4030b8 <_dtoa_r+0x9b8>
  403124:	4641      	mov	r1, r8
  403126:	2205      	movs	r2, #5
  403128:	4620      	mov	r0, r4
  40312a:	f000 fe17 	bl	403d5c <__multadd>
  40312e:	4601      	mov	r1, r0
  403130:	4680      	mov	r8, r0
  403132:	4648      	mov	r0, r9
  403134:	f000 ffe0 	bl	4040f8 <__mcmp>
  403138:	2800      	cmp	r0, #0
  40313a:	ddbd      	ble.n	4030b8 <_dtoa_r+0x9b8>
  40313c:	9a02      	ldr	r2, [sp, #8]
  40313e:	9904      	ldr	r1, [sp, #16]
  403140:	2331      	movs	r3, #49	; 0x31
  403142:	3201      	adds	r2, #1
  403144:	9202      	str	r2, [sp, #8]
  403146:	700b      	strb	r3, [r1, #0]
  403148:	1c4d      	adds	r5, r1, #1
  40314a:	e7b9      	b.n	4030c0 <_dtoa_r+0x9c0>
  40314c:	9a02      	ldr	r2, [sp, #8]
  40314e:	3201      	adds	r2, #1
  403150:	9202      	str	r2, [sp, #8]
  403152:	9a04      	ldr	r2, [sp, #16]
  403154:	2331      	movs	r3, #49	; 0x31
  403156:	7013      	strb	r3, [r2, #0]
  403158:	e652      	b.n	402e00 <_dtoa_r+0x700>
  40315a:	2301      	movs	r3, #1
  40315c:	930b      	str	r3, [sp, #44]	; 0x2c
  40315e:	e666      	b.n	402e2e <_dtoa_r+0x72e>
  403160:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403164:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403166:	e48f      	b.n	402a88 <_dtoa_r+0x388>
  403168:	00405950 	.word	0x00405950
  40316c:	00405928 	.word	0x00405928
  403170:	3ff00000 	.word	0x3ff00000
  403174:	401c0000 	.word	0x401c0000
  403178:	3fe00000 	.word	0x3fe00000
  40317c:	40240000 	.word	0x40240000
  403180:	40140000 	.word	0x40140000
  403184:	4650      	mov	r0, sl
  403186:	f001 fe8b 	bl	404ea0 <__aeabi_i2d>
  40318a:	463a      	mov	r2, r7
  40318c:	4643      	mov	r3, r8
  40318e:	f001 feed 	bl	404f6c <__aeabi_dmul>
  403192:	2200      	movs	r2, #0
  403194:	4bc1      	ldr	r3, [pc, #772]	; (40349c <_dtoa_r+0xd9c>)
  403196:	f001 fd37 	bl	404c08 <__adddf3>
  40319a:	4605      	mov	r5, r0
  40319c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4031a0:	4641      	mov	r1, r8
  4031a2:	2200      	movs	r2, #0
  4031a4:	4bbe      	ldr	r3, [pc, #760]	; (4034a0 <_dtoa_r+0xda0>)
  4031a6:	4638      	mov	r0, r7
  4031a8:	f001 fd2c 	bl	404c04 <__aeabi_dsub>
  4031ac:	462a      	mov	r2, r5
  4031ae:	4633      	mov	r3, r6
  4031b0:	4682      	mov	sl, r0
  4031b2:	468b      	mov	fp, r1
  4031b4:	f002 f96a 	bl	40548c <__aeabi_dcmpgt>
  4031b8:	4680      	mov	r8, r0
  4031ba:	2800      	cmp	r0, #0
  4031bc:	f040 8110 	bne.w	4033e0 <_dtoa_r+0xce0>
  4031c0:	462a      	mov	r2, r5
  4031c2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4031c6:	4650      	mov	r0, sl
  4031c8:	4659      	mov	r1, fp
  4031ca:	f002 f941 	bl	405450 <__aeabi_dcmplt>
  4031ce:	b118      	cbz	r0, 4031d8 <_dtoa_r+0xad8>
  4031d0:	4646      	mov	r6, r8
  4031d2:	e771      	b.n	4030b8 <_dtoa_r+0x9b8>
  4031d4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4031d8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4031dc:	f7ff bb8a 	b.w	4028f4 <_dtoa_r+0x1f4>
  4031e0:	9804      	ldr	r0, [sp, #16]
  4031e2:	f7ff babb 	b.w	40275c <_dtoa_r+0x5c>
  4031e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4031e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4031ea:	970c      	str	r7, [sp, #48]	; 0x30
  4031ec:	1afb      	subs	r3, r7, r3
  4031ee:	441a      	add	r2, r3
  4031f0:	920d      	str	r2, [sp, #52]	; 0x34
  4031f2:	2700      	movs	r7, #0
  4031f4:	e469      	b.n	402aca <_dtoa_r+0x3ca>
  4031f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4031fa:	f04f 0a02 	mov.w	sl, #2
  4031fe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403202:	e657      	b.n	402eb4 <_dtoa_r+0x7b4>
  403204:	2100      	movs	r1, #0
  403206:	2301      	movs	r3, #1
  403208:	6461      	str	r1, [r4, #68]	; 0x44
  40320a:	4620      	mov	r0, r4
  40320c:	9325      	str	r3, [sp, #148]	; 0x94
  40320e:	f000 fd75 	bl	403cfc <_Balloc>
  403212:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403214:	9004      	str	r0, [sp, #16]
  403216:	6420      	str	r0, [r4, #64]	; 0x40
  403218:	930a      	str	r3, [sp, #40]	; 0x28
  40321a:	930f      	str	r3, [sp, #60]	; 0x3c
  40321c:	e629      	b.n	402e72 <_dtoa_r+0x772>
  40321e:	2a00      	cmp	r2, #0
  403220:	46d0      	mov	r8, sl
  403222:	f8cd b018 	str.w	fp, [sp, #24]
  403226:	469a      	mov	sl, r3
  403228:	dd11      	ble.n	40324e <_dtoa_r+0xb4e>
  40322a:	4649      	mov	r1, r9
  40322c:	2201      	movs	r2, #1
  40322e:	4620      	mov	r0, r4
  403230:	f000 ff10 	bl	404054 <__lshift>
  403234:	4641      	mov	r1, r8
  403236:	4681      	mov	r9, r0
  403238:	f000 ff5e 	bl	4040f8 <__mcmp>
  40323c:	2800      	cmp	r0, #0
  40323e:	f340 8146 	ble.w	4034ce <_dtoa_r+0xdce>
  403242:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403246:	f000 8106 	beq.w	403456 <_dtoa_r+0xd56>
  40324a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40324e:	46b3      	mov	fp, r6
  403250:	f887 a000 	strb.w	sl, [r7]
  403254:	1c7d      	adds	r5, r7, #1
  403256:	9e06      	ldr	r6, [sp, #24]
  403258:	e5d2      	b.n	402e00 <_dtoa_r+0x700>
  40325a:	d104      	bne.n	403266 <_dtoa_r+0xb66>
  40325c:	f01a 0f01 	tst.w	sl, #1
  403260:	d001      	beq.n	403266 <_dtoa_r+0xb66>
  403262:	e5bd      	b.n	402de0 <_dtoa_r+0x6e0>
  403264:	4615      	mov	r5, r2
  403266:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40326a:	2b30      	cmp	r3, #48	; 0x30
  40326c:	f105 32ff 	add.w	r2, r5, #4294967295
  403270:	d0f8      	beq.n	403264 <_dtoa_r+0xb64>
  403272:	e5c5      	b.n	402e00 <_dtoa_r+0x700>
  403274:	9904      	ldr	r1, [sp, #16]
  403276:	2230      	movs	r2, #48	; 0x30
  403278:	700a      	strb	r2, [r1, #0]
  40327a:	9a02      	ldr	r2, [sp, #8]
  40327c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403280:	3201      	adds	r2, #1
  403282:	9202      	str	r2, [sp, #8]
  403284:	f7ff bbfc 	b.w	402a80 <_dtoa_r+0x380>
  403288:	f000 80bb 	beq.w	403402 <_dtoa_r+0xd02>
  40328c:	9b02      	ldr	r3, [sp, #8]
  40328e:	425d      	negs	r5, r3
  403290:	4b84      	ldr	r3, [pc, #528]	; (4034a4 <_dtoa_r+0xda4>)
  403292:	f005 020f 	and.w	r2, r5, #15
  403296:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40329a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40329e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4032a2:	f001 fe63 	bl	404f6c <__aeabi_dmul>
  4032a6:	112d      	asrs	r5, r5, #4
  4032a8:	4607      	mov	r7, r0
  4032aa:	4688      	mov	r8, r1
  4032ac:	f000 812c 	beq.w	403508 <_dtoa_r+0xe08>
  4032b0:	4e7d      	ldr	r6, [pc, #500]	; (4034a8 <_dtoa_r+0xda8>)
  4032b2:	f04f 0a02 	mov.w	sl, #2
  4032b6:	07eb      	lsls	r3, r5, #31
  4032b8:	d509      	bpl.n	4032ce <_dtoa_r+0xbce>
  4032ba:	4638      	mov	r0, r7
  4032bc:	4641      	mov	r1, r8
  4032be:	e9d6 2300 	ldrd	r2, r3, [r6]
  4032c2:	f001 fe53 	bl	404f6c <__aeabi_dmul>
  4032c6:	f10a 0a01 	add.w	sl, sl, #1
  4032ca:	4607      	mov	r7, r0
  4032cc:	4688      	mov	r8, r1
  4032ce:	106d      	asrs	r5, r5, #1
  4032d0:	f106 0608 	add.w	r6, r6, #8
  4032d4:	d1ef      	bne.n	4032b6 <_dtoa_r+0xbb6>
  4032d6:	e608      	b.n	402eea <_dtoa_r+0x7ea>
  4032d8:	6871      	ldr	r1, [r6, #4]
  4032da:	4620      	mov	r0, r4
  4032dc:	f000 fd0e 	bl	403cfc <_Balloc>
  4032e0:	6933      	ldr	r3, [r6, #16]
  4032e2:	3302      	adds	r3, #2
  4032e4:	009a      	lsls	r2, r3, #2
  4032e6:	4605      	mov	r5, r0
  4032e8:	f106 010c 	add.w	r1, r6, #12
  4032ec:	300c      	adds	r0, #12
  4032ee:	f000 fc5f 	bl	403bb0 <memcpy>
  4032f2:	4629      	mov	r1, r5
  4032f4:	2201      	movs	r2, #1
  4032f6:	4620      	mov	r0, r4
  4032f8:	f000 feac 	bl	404054 <__lshift>
  4032fc:	9006      	str	r0, [sp, #24]
  4032fe:	e4b5      	b.n	402c6c <_dtoa_r+0x56c>
  403300:	2b39      	cmp	r3, #57	; 0x39
  403302:	f8cd b018 	str.w	fp, [sp, #24]
  403306:	46d0      	mov	r8, sl
  403308:	f000 80a5 	beq.w	403456 <_dtoa_r+0xd56>
  40330c:	f103 0a01 	add.w	sl, r3, #1
  403310:	46b3      	mov	fp, r6
  403312:	f887 a000 	strb.w	sl, [r7]
  403316:	1c7d      	adds	r5, r7, #1
  403318:	9e06      	ldr	r6, [sp, #24]
  40331a:	e571      	b.n	402e00 <_dtoa_r+0x700>
  40331c:	465a      	mov	r2, fp
  40331e:	46d0      	mov	r8, sl
  403320:	46b3      	mov	fp, r6
  403322:	469a      	mov	sl, r3
  403324:	4616      	mov	r6, r2
  403326:	e54f      	b.n	402dc8 <_dtoa_r+0x6c8>
  403328:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40332a:	495e      	ldr	r1, [pc, #376]	; (4034a4 <_dtoa_r+0xda4>)
  40332c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403330:	462a      	mov	r2, r5
  403332:	4633      	mov	r3, r6
  403334:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403338:	f001 fe18 	bl	404f6c <__aeabi_dmul>
  40333c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403340:	4638      	mov	r0, r7
  403342:	4641      	mov	r1, r8
  403344:	f002 f8c2 	bl	4054cc <__aeabi_d2iz>
  403348:	4605      	mov	r5, r0
  40334a:	f001 fda9 	bl	404ea0 <__aeabi_i2d>
  40334e:	460b      	mov	r3, r1
  403350:	4602      	mov	r2, r0
  403352:	4641      	mov	r1, r8
  403354:	4638      	mov	r0, r7
  403356:	f001 fc55 	bl	404c04 <__aeabi_dsub>
  40335a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40335c:	460f      	mov	r7, r1
  40335e:	9904      	ldr	r1, [sp, #16]
  403360:	3530      	adds	r5, #48	; 0x30
  403362:	2b01      	cmp	r3, #1
  403364:	700d      	strb	r5, [r1, #0]
  403366:	4606      	mov	r6, r0
  403368:	f101 0501 	add.w	r5, r1, #1
  40336c:	d026      	beq.n	4033bc <_dtoa_r+0xcbc>
  40336e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403370:	9a04      	ldr	r2, [sp, #16]
  403372:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4034b0 <_dtoa_r+0xdb0>
  403376:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40337a:	4413      	add	r3, r2
  40337c:	f04f 0a00 	mov.w	sl, #0
  403380:	4699      	mov	r9, r3
  403382:	4652      	mov	r2, sl
  403384:	465b      	mov	r3, fp
  403386:	4630      	mov	r0, r6
  403388:	4639      	mov	r1, r7
  40338a:	f001 fdef 	bl	404f6c <__aeabi_dmul>
  40338e:	460f      	mov	r7, r1
  403390:	4606      	mov	r6, r0
  403392:	f002 f89b 	bl	4054cc <__aeabi_d2iz>
  403396:	4680      	mov	r8, r0
  403398:	f001 fd82 	bl	404ea0 <__aeabi_i2d>
  40339c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4033a0:	4602      	mov	r2, r0
  4033a2:	460b      	mov	r3, r1
  4033a4:	4630      	mov	r0, r6
  4033a6:	4639      	mov	r1, r7
  4033a8:	f001 fc2c 	bl	404c04 <__aeabi_dsub>
  4033ac:	f805 8b01 	strb.w	r8, [r5], #1
  4033b0:	454d      	cmp	r5, r9
  4033b2:	4606      	mov	r6, r0
  4033b4:	460f      	mov	r7, r1
  4033b6:	d1e4      	bne.n	403382 <_dtoa_r+0xc82>
  4033b8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4033bc:	4b3b      	ldr	r3, [pc, #236]	; (4034ac <_dtoa_r+0xdac>)
  4033be:	2200      	movs	r2, #0
  4033c0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4033c4:	f001 fc20 	bl	404c08 <__adddf3>
  4033c8:	4632      	mov	r2, r6
  4033ca:	463b      	mov	r3, r7
  4033cc:	f002 f840 	bl	405450 <__aeabi_dcmplt>
  4033d0:	2800      	cmp	r0, #0
  4033d2:	d046      	beq.n	403462 <_dtoa_r+0xd62>
  4033d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4033d6:	9302      	str	r3, [sp, #8]
  4033d8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4033dc:	f7ff bb43 	b.w	402a66 <_dtoa_r+0x366>
  4033e0:	f04f 0800 	mov.w	r8, #0
  4033e4:	4646      	mov	r6, r8
  4033e6:	e6a9      	b.n	40313c <_dtoa_r+0xa3c>
  4033e8:	9b08      	ldr	r3, [sp, #32]
  4033ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4033ec:	1a9d      	subs	r5, r3, r2
  4033ee:	2300      	movs	r3, #0
  4033f0:	f7ff bb71 	b.w	402ad6 <_dtoa_r+0x3d6>
  4033f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4033f6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4033f8:	9d08      	ldr	r5, [sp, #32]
  4033fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4033fe:	f7ff bb6a 	b.w	402ad6 <_dtoa_r+0x3d6>
  403402:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403406:	f04f 0a02 	mov.w	sl, #2
  40340a:	e56e      	b.n	402eea <_dtoa_r+0x7ea>
  40340c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40340e:	2b00      	cmp	r3, #0
  403410:	f43f aeb8 	beq.w	403184 <_dtoa_r+0xa84>
  403414:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403416:	2b00      	cmp	r3, #0
  403418:	f77f aede 	ble.w	4031d8 <_dtoa_r+0xad8>
  40341c:	2200      	movs	r2, #0
  40341e:	4b24      	ldr	r3, [pc, #144]	; (4034b0 <_dtoa_r+0xdb0>)
  403420:	4638      	mov	r0, r7
  403422:	4641      	mov	r1, r8
  403424:	f001 fda2 	bl	404f6c <__aeabi_dmul>
  403428:	4607      	mov	r7, r0
  40342a:	4688      	mov	r8, r1
  40342c:	f10a 0001 	add.w	r0, sl, #1
  403430:	f001 fd36 	bl	404ea0 <__aeabi_i2d>
  403434:	463a      	mov	r2, r7
  403436:	4643      	mov	r3, r8
  403438:	f001 fd98 	bl	404f6c <__aeabi_dmul>
  40343c:	2200      	movs	r2, #0
  40343e:	4b17      	ldr	r3, [pc, #92]	; (40349c <_dtoa_r+0xd9c>)
  403440:	f001 fbe2 	bl	404c08 <__adddf3>
  403444:	9a02      	ldr	r2, [sp, #8]
  403446:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403448:	9312      	str	r3, [sp, #72]	; 0x48
  40344a:	3a01      	subs	r2, #1
  40344c:	4605      	mov	r5, r0
  40344e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403452:	9215      	str	r2, [sp, #84]	; 0x54
  403454:	e56a      	b.n	402f2c <_dtoa_r+0x82c>
  403456:	2239      	movs	r2, #57	; 0x39
  403458:	46b3      	mov	fp, r6
  40345a:	703a      	strb	r2, [r7, #0]
  40345c:	9e06      	ldr	r6, [sp, #24]
  40345e:	1c7d      	adds	r5, r7, #1
  403460:	e4c0      	b.n	402de4 <_dtoa_r+0x6e4>
  403462:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403466:	2000      	movs	r0, #0
  403468:	4910      	ldr	r1, [pc, #64]	; (4034ac <_dtoa_r+0xdac>)
  40346a:	f001 fbcb 	bl	404c04 <__aeabi_dsub>
  40346e:	4632      	mov	r2, r6
  403470:	463b      	mov	r3, r7
  403472:	f002 f80b 	bl	40548c <__aeabi_dcmpgt>
  403476:	b908      	cbnz	r0, 40347c <_dtoa_r+0xd7c>
  403478:	e6ae      	b.n	4031d8 <_dtoa_r+0xad8>
  40347a:	4615      	mov	r5, r2
  40347c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403480:	2b30      	cmp	r3, #48	; 0x30
  403482:	f105 32ff 	add.w	r2, r5, #4294967295
  403486:	d0f8      	beq.n	40347a <_dtoa_r+0xd7a>
  403488:	e5d7      	b.n	40303a <_dtoa_r+0x93a>
  40348a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40348e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403490:	9302      	str	r3, [sp, #8]
  403492:	f7ff bae8 	b.w	402a66 <_dtoa_r+0x366>
  403496:	970c      	str	r7, [sp, #48]	; 0x30
  403498:	f7ff bba5 	b.w	402be6 <_dtoa_r+0x4e6>
  40349c:	401c0000 	.word	0x401c0000
  4034a0:	40140000 	.word	0x40140000
  4034a4:	00405950 	.word	0x00405950
  4034a8:	00405928 	.word	0x00405928
  4034ac:	3fe00000 	.word	0x3fe00000
  4034b0:	40240000 	.word	0x40240000
  4034b4:	2b39      	cmp	r3, #57	; 0x39
  4034b6:	f8cd b018 	str.w	fp, [sp, #24]
  4034ba:	46d0      	mov	r8, sl
  4034bc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4034c0:	469a      	mov	sl, r3
  4034c2:	d0c8      	beq.n	403456 <_dtoa_r+0xd56>
  4034c4:	f1bb 0f00 	cmp.w	fp, #0
  4034c8:	f73f aebf 	bgt.w	40324a <_dtoa_r+0xb4a>
  4034cc:	e6bf      	b.n	40324e <_dtoa_r+0xb4e>
  4034ce:	f47f aebe 	bne.w	40324e <_dtoa_r+0xb4e>
  4034d2:	f01a 0f01 	tst.w	sl, #1
  4034d6:	f43f aeba 	beq.w	40324e <_dtoa_r+0xb4e>
  4034da:	e6b2      	b.n	403242 <_dtoa_r+0xb42>
  4034dc:	f04f 0800 	mov.w	r8, #0
  4034e0:	4646      	mov	r6, r8
  4034e2:	e5e9      	b.n	4030b8 <_dtoa_r+0x9b8>
  4034e4:	4631      	mov	r1, r6
  4034e6:	2300      	movs	r3, #0
  4034e8:	220a      	movs	r2, #10
  4034ea:	4620      	mov	r0, r4
  4034ec:	f000 fc36 	bl	403d5c <__multadd>
  4034f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4034f2:	2b00      	cmp	r3, #0
  4034f4:	4606      	mov	r6, r0
  4034f6:	dd0a      	ble.n	40350e <_dtoa_r+0xe0e>
  4034f8:	930a      	str	r3, [sp, #40]	; 0x28
  4034fa:	f7ff bbaa 	b.w	402c52 <_dtoa_r+0x552>
  4034fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403500:	2b02      	cmp	r3, #2
  403502:	dc23      	bgt.n	40354c <_dtoa_r+0xe4c>
  403504:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403506:	e43b      	b.n	402d80 <_dtoa_r+0x680>
  403508:	f04f 0a02 	mov.w	sl, #2
  40350c:	e4ed      	b.n	402eea <_dtoa_r+0x7ea>
  40350e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403510:	2b02      	cmp	r3, #2
  403512:	dc1b      	bgt.n	40354c <_dtoa_r+0xe4c>
  403514:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403516:	e7ef      	b.n	4034f8 <_dtoa_r+0xdf8>
  403518:	2500      	movs	r5, #0
  40351a:	6465      	str	r5, [r4, #68]	; 0x44
  40351c:	4629      	mov	r1, r5
  40351e:	4620      	mov	r0, r4
  403520:	f000 fbec 	bl	403cfc <_Balloc>
  403524:	f04f 33ff 	mov.w	r3, #4294967295
  403528:	930a      	str	r3, [sp, #40]	; 0x28
  40352a:	930f      	str	r3, [sp, #60]	; 0x3c
  40352c:	2301      	movs	r3, #1
  40352e:	9004      	str	r0, [sp, #16]
  403530:	9525      	str	r5, [sp, #148]	; 0x94
  403532:	6420      	str	r0, [r4, #64]	; 0x40
  403534:	930b      	str	r3, [sp, #44]	; 0x2c
  403536:	f7ff b9dd 	b.w	4028f4 <_dtoa_r+0x1f4>
  40353a:	2501      	movs	r5, #1
  40353c:	f7ff b9a5 	b.w	40288a <_dtoa_r+0x18a>
  403540:	f43f ab69 	beq.w	402c16 <_dtoa_r+0x516>
  403544:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403548:	f7ff bbf9 	b.w	402d3e <_dtoa_r+0x63e>
  40354c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40354e:	930a      	str	r3, [sp, #40]	; 0x28
  403550:	e5e5      	b.n	40311e <_dtoa_r+0xa1e>
  403552:	bf00      	nop

00403554 <__libc_fini_array>:
  403554:	b538      	push	{r3, r4, r5, lr}
  403556:	4c0a      	ldr	r4, [pc, #40]	; (403580 <__libc_fini_array+0x2c>)
  403558:	4d0a      	ldr	r5, [pc, #40]	; (403584 <__libc_fini_array+0x30>)
  40355a:	1b64      	subs	r4, r4, r5
  40355c:	10a4      	asrs	r4, r4, #2
  40355e:	d00a      	beq.n	403576 <__libc_fini_array+0x22>
  403560:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403564:	3b01      	subs	r3, #1
  403566:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40356a:	3c01      	subs	r4, #1
  40356c:	f855 3904 	ldr.w	r3, [r5], #-4
  403570:	4798      	blx	r3
  403572:	2c00      	cmp	r4, #0
  403574:	d1f9      	bne.n	40356a <__libc_fini_array+0x16>
  403576:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40357a:	f002 bae7 	b.w	405b4c <_fini>
  40357e:	bf00      	nop
  403580:	00405b5c 	.word	0x00405b5c
  403584:	00405b58 	.word	0x00405b58

00403588 <_localeconv_r>:
  403588:	4a04      	ldr	r2, [pc, #16]	; (40359c <_localeconv_r+0x14>)
  40358a:	4b05      	ldr	r3, [pc, #20]	; (4035a0 <_localeconv_r+0x18>)
  40358c:	6812      	ldr	r2, [r2, #0]
  40358e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  403590:	2800      	cmp	r0, #0
  403592:	bf08      	it	eq
  403594:	4618      	moveq	r0, r3
  403596:	30f0      	adds	r0, #240	; 0xf0
  403598:	4770      	bx	lr
  40359a:	bf00      	nop
  40359c:	20400010 	.word	0x20400010
  4035a0:	20400854 	.word	0x20400854

004035a4 <__retarget_lock_acquire_recursive>:
  4035a4:	4770      	bx	lr
  4035a6:	bf00      	nop

004035a8 <__retarget_lock_release_recursive>:
  4035a8:	4770      	bx	lr
  4035aa:	bf00      	nop

004035ac <_malloc_r>:
  4035ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035b0:	f101 060b 	add.w	r6, r1, #11
  4035b4:	2e16      	cmp	r6, #22
  4035b6:	b083      	sub	sp, #12
  4035b8:	4605      	mov	r5, r0
  4035ba:	f240 809e 	bls.w	4036fa <_malloc_r+0x14e>
  4035be:	f036 0607 	bics.w	r6, r6, #7
  4035c2:	f100 80bd 	bmi.w	403740 <_malloc_r+0x194>
  4035c6:	42b1      	cmp	r1, r6
  4035c8:	f200 80ba 	bhi.w	403740 <_malloc_r+0x194>
  4035cc:	f000 fb8a 	bl	403ce4 <__malloc_lock>
  4035d0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4035d4:	f0c0 8293 	bcc.w	403afe <_malloc_r+0x552>
  4035d8:	0a73      	lsrs	r3, r6, #9
  4035da:	f000 80b8 	beq.w	40374e <_malloc_r+0x1a2>
  4035de:	2b04      	cmp	r3, #4
  4035e0:	f200 8179 	bhi.w	4038d6 <_malloc_r+0x32a>
  4035e4:	09b3      	lsrs	r3, r6, #6
  4035e6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4035ea:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4035ee:	00c3      	lsls	r3, r0, #3
  4035f0:	4fbf      	ldr	r7, [pc, #764]	; (4038f0 <_malloc_r+0x344>)
  4035f2:	443b      	add	r3, r7
  4035f4:	f1a3 0108 	sub.w	r1, r3, #8
  4035f8:	685c      	ldr	r4, [r3, #4]
  4035fa:	42a1      	cmp	r1, r4
  4035fc:	d106      	bne.n	40360c <_malloc_r+0x60>
  4035fe:	e00c      	b.n	40361a <_malloc_r+0x6e>
  403600:	2a00      	cmp	r2, #0
  403602:	f280 80aa 	bge.w	40375a <_malloc_r+0x1ae>
  403606:	68e4      	ldr	r4, [r4, #12]
  403608:	42a1      	cmp	r1, r4
  40360a:	d006      	beq.n	40361a <_malloc_r+0x6e>
  40360c:	6863      	ldr	r3, [r4, #4]
  40360e:	f023 0303 	bic.w	r3, r3, #3
  403612:	1b9a      	subs	r2, r3, r6
  403614:	2a0f      	cmp	r2, #15
  403616:	ddf3      	ble.n	403600 <_malloc_r+0x54>
  403618:	4670      	mov	r0, lr
  40361a:	693c      	ldr	r4, [r7, #16]
  40361c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403904 <_malloc_r+0x358>
  403620:	4574      	cmp	r4, lr
  403622:	f000 81ab 	beq.w	40397c <_malloc_r+0x3d0>
  403626:	6863      	ldr	r3, [r4, #4]
  403628:	f023 0303 	bic.w	r3, r3, #3
  40362c:	1b9a      	subs	r2, r3, r6
  40362e:	2a0f      	cmp	r2, #15
  403630:	f300 8190 	bgt.w	403954 <_malloc_r+0x3a8>
  403634:	2a00      	cmp	r2, #0
  403636:	f8c7 e014 	str.w	lr, [r7, #20]
  40363a:	f8c7 e010 	str.w	lr, [r7, #16]
  40363e:	f280 809d 	bge.w	40377c <_malloc_r+0x1d0>
  403642:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403646:	f080 8161 	bcs.w	40390c <_malloc_r+0x360>
  40364a:	08db      	lsrs	r3, r3, #3
  40364c:	f103 0c01 	add.w	ip, r3, #1
  403650:	1099      	asrs	r1, r3, #2
  403652:	687a      	ldr	r2, [r7, #4]
  403654:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403658:	f8c4 8008 	str.w	r8, [r4, #8]
  40365c:	2301      	movs	r3, #1
  40365e:	408b      	lsls	r3, r1
  403660:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403664:	4313      	orrs	r3, r2
  403666:	3908      	subs	r1, #8
  403668:	60e1      	str	r1, [r4, #12]
  40366a:	607b      	str	r3, [r7, #4]
  40366c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403670:	f8c8 400c 	str.w	r4, [r8, #12]
  403674:	1082      	asrs	r2, r0, #2
  403676:	2401      	movs	r4, #1
  403678:	4094      	lsls	r4, r2
  40367a:	429c      	cmp	r4, r3
  40367c:	f200 808b 	bhi.w	403796 <_malloc_r+0x1ea>
  403680:	421c      	tst	r4, r3
  403682:	d106      	bne.n	403692 <_malloc_r+0xe6>
  403684:	f020 0003 	bic.w	r0, r0, #3
  403688:	0064      	lsls	r4, r4, #1
  40368a:	421c      	tst	r4, r3
  40368c:	f100 0004 	add.w	r0, r0, #4
  403690:	d0fa      	beq.n	403688 <_malloc_r+0xdc>
  403692:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403696:	46cc      	mov	ip, r9
  403698:	4680      	mov	r8, r0
  40369a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40369e:	459c      	cmp	ip, r3
  4036a0:	d107      	bne.n	4036b2 <_malloc_r+0x106>
  4036a2:	e16d      	b.n	403980 <_malloc_r+0x3d4>
  4036a4:	2a00      	cmp	r2, #0
  4036a6:	f280 817b 	bge.w	4039a0 <_malloc_r+0x3f4>
  4036aa:	68db      	ldr	r3, [r3, #12]
  4036ac:	459c      	cmp	ip, r3
  4036ae:	f000 8167 	beq.w	403980 <_malloc_r+0x3d4>
  4036b2:	6859      	ldr	r1, [r3, #4]
  4036b4:	f021 0103 	bic.w	r1, r1, #3
  4036b8:	1b8a      	subs	r2, r1, r6
  4036ba:	2a0f      	cmp	r2, #15
  4036bc:	ddf2      	ble.n	4036a4 <_malloc_r+0xf8>
  4036be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4036c2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4036c6:	9300      	str	r3, [sp, #0]
  4036c8:	199c      	adds	r4, r3, r6
  4036ca:	4628      	mov	r0, r5
  4036cc:	f046 0601 	orr.w	r6, r6, #1
  4036d0:	f042 0501 	orr.w	r5, r2, #1
  4036d4:	605e      	str	r6, [r3, #4]
  4036d6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4036da:	f8cc 8008 	str.w	r8, [ip, #8]
  4036de:	617c      	str	r4, [r7, #20]
  4036e0:	613c      	str	r4, [r7, #16]
  4036e2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4036e6:	f8c4 e008 	str.w	lr, [r4, #8]
  4036ea:	6065      	str	r5, [r4, #4]
  4036ec:	505a      	str	r2, [r3, r1]
  4036ee:	f000 faff 	bl	403cf0 <__malloc_unlock>
  4036f2:	9b00      	ldr	r3, [sp, #0]
  4036f4:	f103 0408 	add.w	r4, r3, #8
  4036f8:	e01e      	b.n	403738 <_malloc_r+0x18c>
  4036fa:	2910      	cmp	r1, #16
  4036fc:	d820      	bhi.n	403740 <_malloc_r+0x194>
  4036fe:	f000 faf1 	bl	403ce4 <__malloc_lock>
  403702:	2610      	movs	r6, #16
  403704:	2318      	movs	r3, #24
  403706:	2002      	movs	r0, #2
  403708:	4f79      	ldr	r7, [pc, #484]	; (4038f0 <_malloc_r+0x344>)
  40370a:	443b      	add	r3, r7
  40370c:	f1a3 0208 	sub.w	r2, r3, #8
  403710:	685c      	ldr	r4, [r3, #4]
  403712:	4294      	cmp	r4, r2
  403714:	f000 813d 	beq.w	403992 <_malloc_r+0x3e6>
  403718:	6863      	ldr	r3, [r4, #4]
  40371a:	68e1      	ldr	r1, [r4, #12]
  40371c:	68a6      	ldr	r6, [r4, #8]
  40371e:	f023 0303 	bic.w	r3, r3, #3
  403722:	4423      	add	r3, r4
  403724:	4628      	mov	r0, r5
  403726:	685a      	ldr	r2, [r3, #4]
  403728:	60f1      	str	r1, [r6, #12]
  40372a:	f042 0201 	orr.w	r2, r2, #1
  40372e:	608e      	str	r6, [r1, #8]
  403730:	605a      	str	r2, [r3, #4]
  403732:	f000 fadd 	bl	403cf0 <__malloc_unlock>
  403736:	3408      	adds	r4, #8
  403738:	4620      	mov	r0, r4
  40373a:	b003      	add	sp, #12
  40373c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403740:	2400      	movs	r4, #0
  403742:	230c      	movs	r3, #12
  403744:	4620      	mov	r0, r4
  403746:	602b      	str	r3, [r5, #0]
  403748:	b003      	add	sp, #12
  40374a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40374e:	2040      	movs	r0, #64	; 0x40
  403750:	f44f 7300 	mov.w	r3, #512	; 0x200
  403754:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403758:	e74a      	b.n	4035f0 <_malloc_r+0x44>
  40375a:	4423      	add	r3, r4
  40375c:	68e1      	ldr	r1, [r4, #12]
  40375e:	685a      	ldr	r2, [r3, #4]
  403760:	68a6      	ldr	r6, [r4, #8]
  403762:	f042 0201 	orr.w	r2, r2, #1
  403766:	60f1      	str	r1, [r6, #12]
  403768:	4628      	mov	r0, r5
  40376a:	608e      	str	r6, [r1, #8]
  40376c:	605a      	str	r2, [r3, #4]
  40376e:	f000 fabf 	bl	403cf0 <__malloc_unlock>
  403772:	3408      	adds	r4, #8
  403774:	4620      	mov	r0, r4
  403776:	b003      	add	sp, #12
  403778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40377c:	4423      	add	r3, r4
  40377e:	4628      	mov	r0, r5
  403780:	685a      	ldr	r2, [r3, #4]
  403782:	f042 0201 	orr.w	r2, r2, #1
  403786:	605a      	str	r2, [r3, #4]
  403788:	f000 fab2 	bl	403cf0 <__malloc_unlock>
  40378c:	3408      	adds	r4, #8
  40378e:	4620      	mov	r0, r4
  403790:	b003      	add	sp, #12
  403792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403796:	68bc      	ldr	r4, [r7, #8]
  403798:	6863      	ldr	r3, [r4, #4]
  40379a:	f023 0803 	bic.w	r8, r3, #3
  40379e:	45b0      	cmp	r8, r6
  4037a0:	d304      	bcc.n	4037ac <_malloc_r+0x200>
  4037a2:	eba8 0306 	sub.w	r3, r8, r6
  4037a6:	2b0f      	cmp	r3, #15
  4037a8:	f300 8085 	bgt.w	4038b6 <_malloc_r+0x30a>
  4037ac:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403908 <_malloc_r+0x35c>
  4037b0:	4b50      	ldr	r3, [pc, #320]	; (4038f4 <_malloc_r+0x348>)
  4037b2:	f8d9 2000 	ldr.w	r2, [r9]
  4037b6:	681b      	ldr	r3, [r3, #0]
  4037b8:	3201      	adds	r2, #1
  4037ba:	4433      	add	r3, r6
  4037bc:	eb04 0a08 	add.w	sl, r4, r8
  4037c0:	f000 8155 	beq.w	403a6e <_malloc_r+0x4c2>
  4037c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4037c8:	330f      	adds	r3, #15
  4037ca:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4037ce:	f02b 0b0f 	bic.w	fp, fp, #15
  4037d2:	4659      	mov	r1, fp
  4037d4:	4628      	mov	r0, r5
  4037d6:	f000 fd8b 	bl	4042f0 <_sbrk_r>
  4037da:	1c41      	adds	r1, r0, #1
  4037dc:	4602      	mov	r2, r0
  4037de:	f000 80fc 	beq.w	4039da <_malloc_r+0x42e>
  4037e2:	4582      	cmp	sl, r0
  4037e4:	f200 80f7 	bhi.w	4039d6 <_malloc_r+0x42a>
  4037e8:	4b43      	ldr	r3, [pc, #268]	; (4038f8 <_malloc_r+0x34c>)
  4037ea:	6819      	ldr	r1, [r3, #0]
  4037ec:	4459      	add	r1, fp
  4037ee:	6019      	str	r1, [r3, #0]
  4037f0:	f000 814d 	beq.w	403a8e <_malloc_r+0x4e2>
  4037f4:	f8d9 0000 	ldr.w	r0, [r9]
  4037f8:	3001      	adds	r0, #1
  4037fa:	bf1b      	ittet	ne
  4037fc:	eba2 0a0a 	subne.w	sl, r2, sl
  403800:	4451      	addne	r1, sl
  403802:	f8c9 2000 	streq.w	r2, [r9]
  403806:	6019      	strne	r1, [r3, #0]
  403808:	f012 0107 	ands.w	r1, r2, #7
  40380c:	f000 8115 	beq.w	403a3a <_malloc_r+0x48e>
  403810:	f1c1 0008 	rsb	r0, r1, #8
  403814:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403818:	4402      	add	r2, r0
  40381a:	3108      	adds	r1, #8
  40381c:	eb02 090b 	add.w	r9, r2, fp
  403820:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403824:	eba1 0909 	sub.w	r9, r1, r9
  403828:	4649      	mov	r1, r9
  40382a:	4628      	mov	r0, r5
  40382c:	9301      	str	r3, [sp, #4]
  40382e:	9200      	str	r2, [sp, #0]
  403830:	f000 fd5e 	bl	4042f0 <_sbrk_r>
  403834:	1c43      	adds	r3, r0, #1
  403836:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40383a:	f000 8143 	beq.w	403ac4 <_malloc_r+0x518>
  40383e:	1a80      	subs	r0, r0, r2
  403840:	4448      	add	r0, r9
  403842:	f040 0001 	orr.w	r0, r0, #1
  403846:	6819      	ldr	r1, [r3, #0]
  403848:	60ba      	str	r2, [r7, #8]
  40384a:	4449      	add	r1, r9
  40384c:	42bc      	cmp	r4, r7
  40384e:	6050      	str	r0, [r2, #4]
  403850:	6019      	str	r1, [r3, #0]
  403852:	d017      	beq.n	403884 <_malloc_r+0x2d8>
  403854:	f1b8 0f0f 	cmp.w	r8, #15
  403858:	f240 80fb 	bls.w	403a52 <_malloc_r+0x4a6>
  40385c:	6860      	ldr	r0, [r4, #4]
  40385e:	f1a8 020c 	sub.w	r2, r8, #12
  403862:	f022 0207 	bic.w	r2, r2, #7
  403866:	eb04 0e02 	add.w	lr, r4, r2
  40386a:	f000 0001 	and.w	r0, r0, #1
  40386e:	f04f 0c05 	mov.w	ip, #5
  403872:	4310      	orrs	r0, r2
  403874:	2a0f      	cmp	r2, #15
  403876:	6060      	str	r0, [r4, #4]
  403878:	f8ce c004 	str.w	ip, [lr, #4]
  40387c:	f8ce c008 	str.w	ip, [lr, #8]
  403880:	f200 8117 	bhi.w	403ab2 <_malloc_r+0x506>
  403884:	4b1d      	ldr	r3, [pc, #116]	; (4038fc <_malloc_r+0x350>)
  403886:	68bc      	ldr	r4, [r7, #8]
  403888:	681a      	ldr	r2, [r3, #0]
  40388a:	4291      	cmp	r1, r2
  40388c:	bf88      	it	hi
  40388e:	6019      	strhi	r1, [r3, #0]
  403890:	4b1b      	ldr	r3, [pc, #108]	; (403900 <_malloc_r+0x354>)
  403892:	681a      	ldr	r2, [r3, #0]
  403894:	4291      	cmp	r1, r2
  403896:	6862      	ldr	r2, [r4, #4]
  403898:	bf88      	it	hi
  40389a:	6019      	strhi	r1, [r3, #0]
  40389c:	f022 0203 	bic.w	r2, r2, #3
  4038a0:	4296      	cmp	r6, r2
  4038a2:	eba2 0306 	sub.w	r3, r2, r6
  4038a6:	d801      	bhi.n	4038ac <_malloc_r+0x300>
  4038a8:	2b0f      	cmp	r3, #15
  4038aa:	dc04      	bgt.n	4038b6 <_malloc_r+0x30a>
  4038ac:	4628      	mov	r0, r5
  4038ae:	f000 fa1f 	bl	403cf0 <__malloc_unlock>
  4038b2:	2400      	movs	r4, #0
  4038b4:	e740      	b.n	403738 <_malloc_r+0x18c>
  4038b6:	19a2      	adds	r2, r4, r6
  4038b8:	f043 0301 	orr.w	r3, r3, #1
  4038bc:	f046 0601 	orr.w	r6, r6, #1
  4038c0:	6066      	str	r6, [r4, #4]
  4038c2:	4628      	mov	r0, r5
  4038c4:	60ba      	str	r2, [r7, #8]
  4038c6:	6053      	str	r3, [r2, #4]
  4038c8:	f000 fa12 	bl	403cf0 <__malloc_unlock>
  4038cc:	3408      	adds	r4, #8
  4038ce:	4620      	mov	r0, r4
  4038d0:	b003      	add	sp, #12
  4038d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038d6:	2b14      	cmp	r3, #20
  4038d8:	d971      	bls.n	4039be <_malloc_r+0x412>
  4038da:	2b54      	cmp	r3, #84	; 0x54
  4038dc:	f200 80a3 	bhi.w	403a26 <_malloc_r+0x47a>
  4038e0:	0b33      	lsrs	r3, r6, #12
  4038e2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4038e6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4038ea:	00c3      	lsls	r3, r0, #3
  4038ec:	e680      	b.n	4035f0 <_malloc_r+0x44>
  4038ee:	bf00      	nop
  4038f0:	20400444 	.word	0x20400444
  4038f4:	20400a88 	.word	0x20400a88
  4038f8:	20400a58 	.word	0x20400a58
  4038fc:	20400a80 	.word	0x20400a80
  403900:	20400a84 	.word	0x20400a84
  403904:	2040044c 	.word	0x2040044c
  403908:	2040084c 	.word	0x2040084c
  40390c:	0a5a      	lsrs	r2, r3, #9
  40390e:	2a04      	cmp	r2, #4
  403910:	d95b      	bls.n	4039ca <_malloc_r+0x41e>
  403912:	2a14      	cmp	r2, #20
  403914:	f200 80ae 	bhi.w	403a74 <_malloc_r+0x4c8>
  403918:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40391c:	00c9      	lsls	r1, r1, #3
  40391e:	325b      	adds	r2, #91	; 0x5b
  403920:	eb07 0c01 	add.w	ip, r7, r1
  403924:	5879      	ldr	r1, [r7, r1]
  403926:	f1ac 0c08 	sub.w	ip, ip, #8
  40392a:	458c      	cmp	ip, r1
  40392c:	f000 8088 	beq.w	403a40 <_malloc_r+0x494>
  403930:	684a      	ldr	r2, [r1, #4]
  403932:	f022 0203 	bic.w	r2, r2, #3
  403936:	4293      	cmp	r3, r2
  403938:	d273      	bcs.n	403a22 <_malloc_r+0x476>
  40393a:	6889      	ldr	r1, [r1, #8]
  40393c:	458c      	cmp	ip, r1
  40393e:	d1f7      	bne.n	403930 <_malloc_r+0x384>
  403940:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403944:	687b      	ldr	r3, [r7, #4]
  403946:	60e2      	str	r2, [r4, #12]
  403948:	f8c4 c008 	str.w	ip, [r4, #8]
  40394c:	6094      	str	r4, [r2, #8]
  40394e:	f8cc 400c 	str.w	r4, [ip, #12]
  403952:	e68f      	b.n	403674 <_malloc_r+0xc8>
  403954:	19a1      	adds	r1, r4, r6
  403956:	f046 0c01 	orr.w	ip, r6, #1
  40395a:	f042 0601 	orr.w	r6, r2, #1
  40395e:	f8c4 c004 	str.w	ip, [r4, #4]
  403962:	4628      	mov	r0, r5
  403964:	6179      	str	r1, [r7, #20]
  403966:	6139      	str	r1, [r7, #16]
  403968:	f8c1 e00c 	str.w	lr, [r1, #12]
  40396c:	f8c1 e008 	str.w	lr, [r1, #8]
  403970:	604e      	str	r6, [r1, #4]
  403972:	50e2      	str	r2, [r4, r3]
  403974:	f000 f9bc 	bl	403cf0 <__malloc_unlock>
  403978:	3408      	adds	r4, #8
  40397a:	e6dd      	b.n	403738 <_malloc_r+0x18c>
  40397c:	687b      	ldr	r3, [r7, #4]
  40397e:	e679      	b.n	403674 <_malloc_r+0xc8>
  403980:	f108 0801 	add.w	r8, r8, #1
  403984:	f018 0f03 	tst.w	r8, #3
  403988:	f10c 0c08 	add.w	ip, ip, #8
  40398c:	f47f ae85 	bne.w	40369a <_malloc_r+0xee>
  403990:	e02d      	b.n	4039ee <_malloc_r+0x442>
  403992:	68dc      	ldr	r4, [r3, #12]
  403994:	42a3      	cmp	r3, r4
  403996:	bf08      	it	eq
  403998:	3002      	addeq	r0, #2
  40399a:	f43f ae3e 	beq.w	40361a <_malloc_r+0x6e>
  40399e:	e6bb      	b.n	403718 <_malloc_r+0x16c>
  4039a0:	4419      	add	r1, r3
  4039a2:	461c      	mov	r4, r3
  4039a4:	684a      	ldr	r2, [r1, #4]
  4039a6:	68db      	ldr	r3, [r3, #12]
  4039a8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4039ac:	f042 0201 	orr.w	r2, r2, #1
  4039b0:	604a      	str	r2, [r1, #4]
  4039b2:	4628      	mov	r0, r5
  4039b4:	60f3      	str	r3, [r6, #12]
  4039b6:	609e      	str	r6, [r3, #8]
  4039b8:	f000 f99a 	bl	403cf0 <__malloc_unlock>
  4039bc:	e6bc      	b.n	403738 <_malloc_r+0x18c>
  4039be:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4039c2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4039c6:	00c3      	lsls	r3, r0, #3
  4039c8:	e612      	b.n	4035f0 <_malloc_r+0x44>
  4039ca:	099a      	lsrs	r2, r3, #6
  4039cc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4039d0:	00c9      	lsls	r1, r1, #3
  4039d2:	3238      	adds	r2, #56	; 0x38
  4039d4:	e7a4      	b.n	403920 <_malloc_r+0x374>
  4039d6:	42bc      	cmp	r4, r7
  4039d8:	d054      	beq.n	403a84 <_malloc_r+0x4d8>
  4039da:	68bc      	ldr	r4, [r7, #8]
  4039dc:	6862      	ldr	r2, [r4, #4]
  4039de:	f022 0203 	bic.w	r2, r2, #3
  4039e2:	e75d      	b.n	4038a0 <_malloc_r+0x2f4>
  4039e4:	f859 3908 	ldr.w	r3, [r9], #-8
  4039e8:	4599      	cmp	r9, r3
  4039ea:	f040 8086 	bne.w	403afa <_malloc_r+0x54e>
  4039ee:	f010 0f03 	tst.w	r0, #3
  4039f2:	f100 30ff 	add.w	r0, r0, #4294967295
  4039f6:	d1f5      	bne.n	4039e4 <_malloc_r+0x438>
  4039f8:	687b      	ldr	r3, [r7, #4]
  4039fa:	ea23 0304 	bic.w	r3, r3, r4
  4039fe:	607b      	str	r3, [r7, #4]
  403a00:	0064      	lsls	r4, r4, #1
  403a02:	429c      	cmp	r4, r3
  403a04:	f63f aec7 	bhi.w	403796 <_malloc_r+0x1ea>
  403a08:	2c00      	cmp	r4, #0
  403a0a:	f43f aec4 	beq.w	403796 <_malloc_r+0x1ea>
  403a0e:	421c      	tst	r4, r3
  403a10:	4640      	mov	r0, r8
  403a12:	f47f ae3e 	bne.w	403692 <_malloc_r+0xe6>
  403a16:	0064      	lsls	r4, r4, #1
  403a18:	421c      	tst	r4, r3
  403a1a:	f100 0004 	add.w	r0, r0, #4
  403a1e:	d0fa      	beq.n	403a16 <_malloc_r+0x46a>
  403a20:	e637      	b.n	403692 <_malloc_r+0xe6>
  403a22:	468c      	mov	ip, r1
  403a24:	e78c      	b.n	403940 <_malloc_r+0x394>
  403a26:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403a2a:	d815      	bhi.n	403a58 <_malloc_r+0x4ac>
  403a2c:	0bf3      	lsrs	r3, r6, #15
  403a2e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403a32:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403a36:	00c3      	lsls	r3, r0, #3
  403a38:	e5da      	b.n	4035f0 <_malloc_r+0x44>
  403a3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403a3e:	e6ed      	b.n	40381c <_malloc_r+0x270>
  403a40:	687b      	ldr	r3, [r7, #4]
  403a42:	1092      	asrs	r2, r2, #2
  403a44:	2101      	movs	r1, #1
  403a46:	fa01 f202 	lsl.w	r2, r1, r2
  403a4a:	4313      	orrs	r3, r2
  403a4c:	607b      	str	r3, [r7, #4]
  403a4e:	4662      	mov	r2, ip
  403a50:	e779      	b.n	403946 <_malloc_r+0x39a>
  403a52:	2301      	movs	r3, #1
  403a54:	6053      	str	r3, [r2, #4]
  403a56:	e729      	b.n	4038ac <_malloc_r+0x300>
  403a58:	f240 5254 	movw	r2, #1364	; 0x554
  403a5c:	4293      	cmp	r3, r2
  403a5e:	d822      	bhi.n	403aa6 <_malloc_r+0x4fa>
  403a60:	0cb3      	lsrs	r3, r6, #18
  403a62:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403a66:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403a6a:	00c3      	lsls	r3, r0, #3
  403a6c:	e5c0      	b.n	4035f0 <_malloc_r+0x44>
  403a6e:	f103 0b10 	add.w	fp, r3, #16
  403a72:	e6ae      	b.n	4037d2 <_malloc_r+0x226>
  403a74:	2a54      	cmp	r2, #84	; 0x54
  403a76:	d829      	bhi.n	403acc <_malloc_r+0x520>
  403a78:	0b1a      	lsrs	r2, r3, #12
  403a7a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403a7e:	00c9      	lsls	r1, r1, #3
  403a80:	326e      	adds	r2, #110	; 0x6e
  403a82:	e74d      	b.n	403920 <_malloc_r+0x374>
  403a84:	4b20      	ldr	r3, [pc, #128]	; (403b08 <_malloc_r+0x55c>)
  403a86:	6819      	ldr	r1, [r3, #0]
  403a88:	4459      	add	r1, fp
  403a8a:	6019      	str	r1, [r3, #0]
  403a8c:	e6b2      	b.n	4037f4 <_malloc_r+0x248>
  403a8e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403a92:	2800      	cmp	r0, #0
  403a94:	f47f aeae 	bne.w	4037f4 <_malloc_r+0x248>
  403a98:	eb08 030b 	add.w	r3, r8, fp
  403a9c:	68ba      	ldr	r2, [r7, #8]
  403a9e:	f043 0301 	orr.w	r3, r3, #1
  403aa2:	6053      	str	r3, [r2, #4]
  403aa4:	e6ee      	b.n	403884 <_malloc_r+0x2d8>
  403aa6:	207f      	movs	r0, #127	; 0x7f
  403aa8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403aac:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403ab0:	e59e      	b.n	4035f0 <_malloc_r+0x44>
  403ab2:	f104 0108 	add.w	r1, r4, #8
  403ab6:	4628      	mov	r0, r5
  403ab8:	9300      	str	r3, [sp, #0]
  403aba:	f000 fd8b 	bl	4045d4 <_free_r>
  403abe:	9b00      	ldr	r3, [sp, #0]
  403ac0:	6819      	ldr	r1, [r3, #0]
  403ac2:	e6df      	b.n	403884 <_malloc_r+0x2d8>
  403ac4:	2001      	movs	r0, #1
  403ac6:	f04f 0900 	mov.w	r9, #0
  403aca:	e6bc      	b.n	403846 <_malloc_r+0x29a>
  403acc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403ad0:	d805      	bhi.n	403ade <_malloc_r+0x532>
  403ad2:	0bda      	lsrs	r2, r3, #15
  403ad4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403ad8:	00c9      	lsls	r1, r1, #3
  403ada:	3277      	adds	r2, #119	; 0x77
  403adc:	e720      	b.n	403920 <_malloc_r+0x374>
  403ade:	f240 5154 	movw	r1, #1364	; 0x554
  403ae2:	428a      	cmp	r2, r1
  403ae4:	d805      	bhi.n	403af2 <_malloc_r+0x546>
  403ae6:	0c9a      	lsrs	r2, r3, #18
  403ae8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403aec:	00c9      	lsls	r1, r1, #3
  403aee:	327c      	adds	r2, #124	; 0x7c
  403af0:	e716      	b.n	403920 <_malloc_r+0x374>
  403af2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403af6:	227e      	movs	r2, #126	; 0x7e
  403af8:	e712      	b.n	403920 <_malloc_r+0x374>
  403afa:	687b      	ldr	r3, [r7, #4]
  403afc:	e780      	b.n	403a00 <_malloc_r+0x454>
  403afe:	08f0      	lsrs	r0, r6, #3
  403b00:	f106 0308 	add.w	r3, r6, #8
  403b04:	e600      	b.n	403708 <_malloc_r+0x15c>
  403b06:	bf00      	nop
  403b08:	20400a58 	.word	0x20400a58
  403b0c:	00000000 	.word	0x00000000

00403b10 <memchr>:
  403b10:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403b14:	2a10      	cmp	r2, #16
  403b16:	db2b      	blt.n	403b70 <memchr+0x60>
  403b18:	f010 0f07 	tst.w	r0, #7
  403b1c:	d008      	beq.n	403b30 <memchr+0x20>
  403b1e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403b22:	3a01      	subs	r2, #1
  403b24:	428b      	cmp	r3, r1
  403b26:	d02d      	beq.n	403b84 <memchr+0x74>
  403b28:	f010 0f07 	tst.w	r0, #7
  403b2c:	b342      	cbz	r2, 403b80 <memchr+0x70>
  403b2e:	d1f6      	bne.n	403b1e <memchr+0xe>
  403b30:	b4f0      	push	{r4, r5, r6, r7}
  403b32:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403b36:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  403b3a:	f022 0407 	bic.w	r4, r2, #7
  403b3e:	f07f 0700 	mvns.w	r7, #0
  403b42:	2300      	movs	r3, #0
  403b44:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403b48:	3c08      	subs	r4, #8
  403b4a:	ea85 0501 	eor.w	r5, r5, r1
  403b4e:	ea86 0601 	eor.w	r6, r6, r1
  403b52:	fa85 f547 	uadd8	r5, r5, r7
  403b56:	faa3 f587 	sel	r5, r3, r7
  403b5a:	fa86 f647 	uadd8	r6, r6, r7
  403b5e:	faa5 f687 	sel	r6, r5, r7
  403b62:	b98e      	cbnz	r6, 403b88 <memchr+0x78>
  403b64:	d1ee      	bne.n	403b44 <memchr+0x34>
  403b66:	bcf0      	pop	{r4, r5, r6, r7}
  403b68:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403b6c:	f002 0207 	and.w	r2, r2, #7
  403b70:	b132      	cbz	r2, 403b80 <memchr+0x70>
  403b72:	f810 3b01 	ldrb.w	r3, [r0], #1
  403b76:	3a01      	subs	r2, #1
  403b78:	ea83 0301 	eor.w	r3, r3, r1
  403b7c:	b113      	cbz	r3, 403b84 <memchr+0x74>
  403b7e:	d1f8      	bne.n	403b72 <memchr+0x62>
  403b80:	2000      	movs	r0, #0
  403b82:	4770      	bx	lr
  403b84:	3801      	subs	r0, #1
  403b86:	4770      	bx	lr
  403b88:	2d00      	cmp	r5, #0
  403b8a:	bf06      	itte	eq
  403b8c:	4635      	moveq	r5, r6
  403b8e:	3803      	subeq	r0, #3
  403b90:	3807      	subne	r0, #7
  403b92:	f015 0f01 	tst.w	r5, #1
  403b96:	d107      	bne.n	403ba8 <memchr+0x98>
  403b98:	3001      	adds	r0, #1
  403b9a:	f415 7f80 	tst.w	r5, #256	; 0x100
  403b9e:	bf02      	ittt	eq
  403ba0:	3001      	addeq	r0, #1
  403ba2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403ba6:	3001      	addeq	r0, #1
  403ba8:	bcf0      	pop	{r4, r5, r6, r7}
  403baa:	3801      	subs	r0, #1
  403bac:	4770      	bx	lr
  403bae:	bf00      	nop

00403bb0 <memcpy>:
  403bb0:	4684      	mov	ip, r0
  403bb2:	ea41 0300 	orr.w	r3, r1, r0
  403bb6:	f013 0303 	ands.w	r3, r3, #3
  403bba:	d16d      	bne.n	403c98 <memcpy+0xe8>
  403bbc:	3a40      	subs	r2, #64	; 0x40
  403bbe:	d341      	bcc.n	403c44 <memcpy+0x94>
  403bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  403bc4:	f840 3b04 	str.w	r3, [r0], #4
  403bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bcc:	f840 3b04 	str.w	r3, [r0], #4
  403bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  403bd4:	f840 3b04 	str.w	r3, [r0], #4
  403bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bdc:	f840 3b04 	str.w	r3, [r0], #4
  403be0:	f851 3b04 	ldr.w	r3, [r1], #4
  403be4:	f840 3b04 	str.w	r3, [r0], #4
  403be8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bec:	f840 3b04 	str.w	r3, [r0], #4
  403bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  403bf4:	f840 3b04 	str.w	r3, [r0], #4
  403bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bfc:	f840 3b04 	str.w	r3, [r0], #4
  403c00:	f851 3b04 	ldr.w	r3, [r1], #4
  403c04:	f840 3b04 	str.w	r3, [r0], #4
  403c08:	f851 3b04 	ldr.w	r3, [r1], #4
  403c0c:	f840 3b04 	str.w	r3, [r0], #4
  403c10:	f851 3b04 	ldr.w	r3, [r1], #4
  403c14:	f840 3b04 	str.w	r3, [r0], #4
  403c18:	f851 3b04 	ldr.w	r3, [r1], #4
  403c1c:	f840 3b04 	str.w	r3, [r0], #4
  403c20:	f851 3b04 	ldr.w	r3, [r1], #4
  403c24:	f840 3b04 	str.w	r3, [r0], #4
  403c28:	f851 3b04 	ldr.w	r3, [r1], #4
  403c2c:	f840 3b04 	str.w	r3, [r0], #4
  403c30:	f851 3b04 	ldr.w	r3, [r1], #4
  403c34:	f840 3b04 	str.w	r3, [r0], #4
  403c38:	f851 3b04 	ldr.w	r3, [r1], #4
  403c3c:	f840 3b04 	str.w	r3, [r0], #4
  403c40:	3a40      	subs	r2, #64	; 0x40
  403c42:	d2bd      	bcs.n	403bc0 <memcpy+0x10>
  403c44:	3230      	adds	r2, #48	; 0x30
  403c46:	d311      	bcc.n	403c6c <memcpy+0xbc>
  403c48:	f851 3b04 	ldr.w	r3, [r1], #4
  403c4c:	f840 3b04 	str.w	r3, [r0], #4
  403c50:	f851 3b04 	ldr.w	r3, [r1], #4
  403c54:	f840 3b04 	str.w	r3, [r0], #4
  403c58:	f851 3b04 	ldr.w	r3, [r1], #4
  403c5c:	f840 3b04 	str.w	r3, [r0], #4
  403c60:	f851 3b04 	ldr.w	r3, [r1], #4
  403c64:	f840 3b04 	str.w	r3, [r0], #4
  403c68:	3a10      	subs	r2, #16
  403c6a:	d2ed      	bcs.n	403c48 <memcpy+0x98>
  403c6c:	320c      	adds	r2, #12
  403c6e:	d305      	bcc.n	403c7c <memcpy+0xcc>
  403c70:	f851 3b04 	ldr.w	r3, [r1], #4
  403c74:	f840 3b04 	str.w	r3, [r0], #4
  403c78:	3a04      	subs	r2, #4
  403c7a:	d2f9      	bcs.n	403c70 <memcpy+0xc0>
  403c7c:	3204      	adds	r2, #4
  403c7e:	d008      	beq.n	403c92 <memcpy+0xe2>
  403c80:	07d2      	lsls	r2, r2, #31
  403c82:	bf1c      	itt	ne
  403c84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403c88:	f800 3b01 	strbne.w	r3, [r0], #1
  403c8c:	d301      	bcc.n	403c92 <memcpy+0xe2>
  403c8e:	880b      	ldrh	r3, [r1, #0]
  403c90:	8003      	strh	r3, [r0, #0]
  403c92:	4660      	mov	r0, ip
  403c94:	4770      	bx	lr
  403c96:	bf00      	nop
  403c98:	2a08      	cmp	r2, #8
  403c9a:	d313      	bcc.n	403cc4 <memcpy+0x114>
  403c9c:	078b      	lsls	r3, r1, #30
  403c9e:	d08d      	beq.n	403bbc <memcpy+0xc>
  403ca0:	f010 0303 	ands.w	r3, r0, #3
  403ca4:	d08a      	beq.n	403bbc <memcpy+0xc>
  403ca6:	f1c3 0304 	rsb	r3, r3, #4
  403caa:	1ad2      	subs	r2, r2, r3
  403cac:	07db      	lsls	r3, r3, #31
  403cae:	bf1c      	itt	ne
  403cb0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403cb4:	f800 3b01 	strbne.w	r3, [r0], #1
  403cb8:	d380      	bcc.n	403bbc <memcpy+0xc>
  403cba:	f831 3b02 	ldrh.w	r3, [r1], #2
  403cbe:	f820 3b02 	strh.w	r3, [r0], #2
  403cc2:	e77b      	b.n	403bbc <memcpy+0xc>
  403cc4:	3a04      	subs	r2, #4
  403cc6:	d3d9      	bcc.n	403c7c <memcpy+0xcc>
  403cc8:	3a01      	subs	r2, #1
  403cca:	f811 3b01 	ldrb.w	r3, [r1], #1
  403cce:	f800 3b01 	strb.w	r3, [r0], #1
  403cd2:	d2f9      	bcs.n	403cc8 <memcpy+0x118>
  403cd4:	780b      	ldrb	r3, [r1, #0]
  403cd6:	7003      	strb	r3, [r0, #0]
  403cd8:	784b      	ldrb	r3, [r1, #1]
  403cda:	7043      	strb	r3, [r0, #1]
  403cdc:	788b      	ldrb	r3, [r1, #2]
  403cde:	7083      	strb	r3, [r0, #2]
  403ce0:	4660      	mov	r0, ip
  403ce2:	4770      	bx	lr

00403ce4 <__malloc_lock>:
  403ce4:	4801      	ldr	r0, [pc, #4]	; (403cec <__malloc_lock+0x8>)
  403ce6:	f7ff bc5d 	b.w	4035a4 <__retarget_lock_acquire_recursive>
  403cea:	bf00      	nop
  403cec:	20400aa0 	.word	0x20400aa0

00403cf0 <__malloc_unlock>:
  403cf0:	4801      	ldr	r0, [pc, #4]	; (403cf8 <__malloc_unlock+0x8>)
  403cf2:	f7ff bc59 	b.w	4035a8 <__retarget_lock_release_recursive>
  403cf6:	bf00      	nop
  403cf8:	20400aa0 	.word	0x20400aa0

00403cfc <_Balloc>:
  403cfc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  403cfe:	b570      	push	{r4, r5, r6, lr}
  403d00:	4605      	mov	r5, r0
  403d02:	460c      	mov	r4, r1
  403d04:	b14b      	cbz	r3, 403d1a <_Balloc+0x1e>
  403d06:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  403d0a:	b180      	cbz	r0, 403d2e <_Balloc+0x32>
  403d0c:	6802      	ldr	r2, [r0, #0]
  403d0e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  403d12:	2300      	movs	r3, #0
  403d14:	6103      	str	r3, [r0, #16]
  403d16:	60c3      	str	r3, [r0, #12]
  403d18:	bd70      	pop	{r4, r5, r6, pc}
  403d1a:	2221      	movs	r2, #33	; 0x21
  403d1c:	2104      	movs	r1, #4
  403d1e:	f000 fbd9 	bl	4044d4 <_calloc_r>
  403d22:	64e8      	str	r0, [r5, #76]	; 0x4c
  403d24:	4603      	mov	r3, r0
  403d26:	2800      	cmp	r0, #0
  403d28:	d1ed      	bne.n	403d06 <_Balloc+0xa>
  403d2a:	2000      	movs	r0, #0
  403d2c:	bd70      	pop	{r4, r5, r6, pc}
  403d2e:	2101      	movs	r1, #1
  403d30:	fa01 f604 	lsl.w	r6, r1, r4
  403d34:	1d72      	adds	r2, r6, #5
  403d36:	4628      	mov	r0, r5
  403d38:	0092      	lsls	r2, r2, #2
  403d3a:	f000 fbcb 	bl	4044d4 <_calloc_r>
  403d3e:	2800      	cmp	r0, #0
  403d40:	d0f3      	beq.n	403d2a <_Balloc+0x2e>
  403d42:	6044      	str	r4, [r0, #4]
  403d44:	6086      	str	r6, [r0, #8]
  403d46:	e7e4      	b.n	403d12 <_Balloc+0x16>

00403d48 <_Bfree>:
  403d48:	b131      	cbz	r1, 403d58 <_Bfree+0x10>
  403d4a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  403d4c:	684a      	ldr	r2, [r1, #4]
  403d4e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  403d52:	6008      	str	r0, [r1, #0]
  403d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403d58:	4770      	bx	lr
  403d5a:	bf00      	nop

00403d5c <__multadd>:
  403d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403d5e:	690c      	ldr	r4, [r1, #16]
  403d60:	b083      	sub	sp, #12
  403d62:	460d      	mov	r5, r1
  403d64:	4606      	mov	r6, r0
  403d66:	f101 0e14 	add.w	lr, r1, #20
  403d6a:	2700      	movs	r7, #0
  403d6c:	f8de 0000 	ldr.w	r0, [lr]
  403d70:	b281      	uxth	r1, r0
  403d72:	fb02 3301 	mla	r3, r2, r1, r3
  403d76:	0c01      	lsrs	r1, r0, #16
  403d78:	0c18      	lsrs	r0, r3, #16
  403d7a:	fb02 0101 	mla	r1, r2, r1, r0
  403d7e:	b29b      	uxth	r3, r3
  403d80:	3701      	adds	r7, #1
  403d82:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  403d86:	42bc      	cmp	r4, r7
  403d88:	f84e 3b04 	str.w	r3, [lr], #4
  403d8c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  403d90:	dcec      	bgt.n	403d6c <__multadd+0x10>
  403d92:	b13b      	cbz	r3, 403da4 <__multadd+0x48>
  403d94:	68aa      	ldr	r2, [r5, #8]
  403d96:	4294      	cmp	r4, r2
  403d98:	da07      	bge.n	403daa <__multadd+0x4e>
  403d9a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  403d9e:	3401      	adds	r4, #1
  403da0:	6153      	str	r3, [r2, #20]
  403da2:	612c      	str	r4, [r5, #16]
  403da4:	4628      	mov	r0, r5
  403da6:	b003      	add	sp, #12
  403da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403daa:	6869      	ldr	r1, [r5, #4]
  403dac:	9301      	str	r3, [sp, #4]
  403dae:	3101      	adds	r1, #1
  403db0:	4630      	mov	r0, r6
  403db2:	f7ff ffa3 	bl	403cfc <_Balloc>
  403db6:	692a      	ldr	r2, [r5, #16]
  403db8:	3202      	adds	r2, #2
  403dba:	f105 010c 	add.w	r1, r5, #12
  403dbe:	4607      	mov	r7, r0
  403dc0:	0092      	lsls	r2, r2, #2
  403dc2:	300c      	adds	r0, #12
  403dc4:	f7ff fef4 	bl	403bb0 <memcpy>
  403dc8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  403dca:	6869      	ldr	r1, [r5, #4]
  403dcc:	9b01      	ldr	r3, [sp, #4]
  403dce:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  403dd2:	6028      	str	r0, [r5, #0]
  403dd4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  403dd8:	463d      	mov	r5, r7
  403dda:	e7de      	b.n	403d9a <__multadd+0x3e>

00403ddc <__hi0bits>:
  403ddc:	0c02      	lsrs	r2, r0, #16
  403dde:	0412      	lsls	r2, r2, #16
  403de0:	4603      	mov	r3, r0
  403de2:	b9b2      	cbnz	r2, 403e12 <__hi0bits+0x36>
  403de4:	0403      	lsls	r3, r0, #16
  403de6:	2010      	movs	r0, #16
  403de8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  403dec:	bf04      	itt	eq
  403dee:	021b      	lsleq	r3, r3, #8
  403df0:	3008      	addeq	r0, #8
  403df2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  403df6:	bf04      	itt	eq
  403df8:	011b      	lsleq	r3, r3, #4
  403dfa:	3004      	addeq	r0, #4
  403dfc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  403e00:	bf04      	itt	eq
  403e02:	009b      	lsleq	r3, r3, #2
  403e04:	3002      	addeq	r0, #2
  403e06:	2b00      	cmp	r3, #0
  403e08:	db02      	blt.n	403e10 <__hi0bits+0x34>
  403e0a:	005b      	lsls	r3, r3, #1
  403e0c:	d403      	bmi.n	403e16 <__hi0bits+0x3a>
  403e0e:	2020      	movs	r0, #32
  403e10:	4770      	bx	lr
  403e12:	2000      	movs	r0, #0
  403e14:	e7e8      	b.n	403de8 <__hi0bits+0xc>
  403e16:	3001      	adds	r0, #1
  403e18:	4770      	bx	lr
  403e1a:	bf00      	nop

00403e1c <__lo0bits>:
  403e1c:	6803      	ldr	r3, [r0, #0]
  403e1e:	f013 0207 	ands.w	r2, r3, #7
  403e22:	4601      	mov	r1, r0
  403e24:	d007      	beq.n	403e36 <__lo0bits+0x1a>
  403e26:	07da      	lsls	r2, r3, #31
  403e28:	d421      	bmi.n	403e6e <__lo0bits+0x52>
  403e2a:	0798      	lsls	r0, r3, #30
  403e2c:	d421      	bmi.n	403e72 <__lo0bits+0x56>
  403e2e:	089b      	lsrs	r3, r3, #2
  403e30:	600b      	str	r3, [r1, #0]
  403e32:	2002      	movs	r0, #2
  403e34:	4770      	bx	lr
  403e36:	b298      	uxth	r0, r3
  403e38:	b198      	cbz	r0, 403e62 <__lo0bits+0x46>
  403e3a:	4610      	mov	r0, r2
  403e3c:	f013 0fff 	tst.w	r3, #255	; 0xff
  403e40:	bf04      	itt	eq
  403e42:	0a1b      	lsreq	r3, r3, #8
  403e44:	3008      	addeq	r0, #8
  403e46:	071a      	lsls	r2, r3, #28
  403e48:	bf04      	itt	eq
  403e4a:	091b      	lsreq	r3, r3, #4
  403e4c:	3004      	addeq	r0, #4
  403e4e:	079a      	lsls	r2, r3, #30
  403e50:	bf04      	itt	eq
  403e52:	089b      	lsreq	r3, r3, #2
  403e54:	3002      	addeq	r0, #2
  403e56:	07da      	lsls	r2, r3, #31
  403e58:	d407      	bmi.n	403e6a <__lo0bits+0x4e>
  403e5a:	085b      	lsrs	r3, r3, #1
  403e5c:	d104      	bne.n	403e68 <__lo0bits+0x4c>
  403e5e:	2020      	movs	r0, #32
  403e60:	4770      	bx	lr
  403e62:	0c1b      	lsrs	r3, r3, #16
  403e64:	2010      	movs	r0, #16
  403e66:	e7e9      	b.n	403e3c <__lo0bits+0x20>
  403e68:	3001      	adds	r0, #1
  403e6a:	600b      	str	r3, [r1, #0]
  403e6c:	4770      	bx	lr
  403e6e:	2000      	movs	r0, #0
  403e70:	4770      	bx	lr
  403e72:	085b      	lsrs	r3, r3, #1
  403e74:	600b      	str	r3, [r1, #0]
  403e76:	2001      	movs	r0, #1
  403e78:	4770      	bx	lr
  403e7a:	bf00      	nop

00403e7c <__i2b>:
  403e7c:	b510      	push	{r4, lr}
  403e7e:	460c      	mov	r4, r1
  403e80:	2101      	movs	r1, #1
  403e82:	f7ff ff3b 	bl	403cfc <_Balloc>
  403e86:	2201      	movs	r2, #1
  403e88:	6144      	str	r4, [r0, #20]
  403e8a:	6102      	str	r2, [r0, #16]
  403e8c:	bd10      	pop	{r4, pc}
  403e8e:	bf00      	nop

00403e90 <__multiply>:
  403e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e94:	690c      	ldr	r4, [r1, #16]
  403e96:	6915      	ldr	r5, [r2, #16]
  403e98:	42ac      	cmp	r4, r5
  403e9a:	b083      	sub	sp, #12
  403e9c:	468b      	mov	fp, r1
  403e9e:	4616      	mov	r6, r2
  403ea0:	da04      	bge.n	403eac <__multiply+0x1c>
  403ea2:	4622      	mov	r2, r4
  403ea4:	46b3      	mov	fp, r6
  403ea6:	462c      	mov	r4, r5
  403ea8:	460e      	mov	r6, r1
  403eaa:	4615      	mov	r5, r2
  403eac:	f8db 3008 	ldr.w	r3, [fp, #8]
  403eb0:	f8db 1004 	ldr.w	r1, [fp, #4]
  403eb4:	eb04 0805 	add.w	r8, r4, r5
  403eb8:	4598      	cmp	r8, r3
  403eba:	bfc8      	it	gt
  403ebc:	3101      	addgt	r1, #1
  403ebe:	f7ff ff1d 	bl	403cfc <_Balloc>
  403ec2:	f100 0914 	add.w	r9, r0, #20
  403ec6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  403eca:	45d1      	cmp	r9, sl
  403ecc:	9000      	str	r0, [sp, #0]
  403ece:	d205      	bcs.n	403edc <__multiply+0x4c>
  403ed0:	464b      	mov	r3, r9
  403ed2:	2100      	movs	r1, #0
  403ed4:	f843 1b04 	str.w	r1, [r3], #4
  403ed8:	459a      	cmp	sl, r3
  403eda:	d8fb      	bhi.n	403ed4 <__multiply+0x44>
  403edc:	f106 0c14 	add.w	ip, r6, #20
  403ee0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  403ee4:	f10b 0b14 	add.w	fp, fp, #20
  403ee8:	459c      	cmp	ip, r3
  403eea:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  403eee:	d24c      	bcs.n	403f8a <__multiply+0xfa>
  403ef0:	f8cd a004 	str.w	sl, [sp, #4]
  403ef4:	469a      	mov	sl, r3
  403ef6:	f8dc 5000 	ldr.w	r5, [ip]
  403efa:	b2af      	uxth	r7, r5
  403efc:	b1ef      	cbz	r7, 403f3a <__multiply+0xaa>
  403efe:	2100      	movs	r1, #0
  403f00:	464d      	mov	r5, r9
  403f02:	465e      	mov	r6, fp
  403f04:	460c      	mov	r4, r1
  403f06:	f856 2b04 	ldr.w	r2, [r6], #4
  403f0a:	6828      	ldr	r0, [r5, #0]
  403f0c:	b293      	uxth	r3, r2
  403f0e:	b281      	uxth	r1, r0
  403f10:	fb07 1303 	mla	r3, r7, r3, r1
  403f14:	0c12      	lsrs	r2, r2, #16
  403f16:	0c01      	lsrs	r1, r0, #16
  403f18:	4423      	add	r3, r4
  403f1a:	fb07 1102 	mla	r1, r7, r2, r1
  403f1e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  403f22:	b29b      	uxth	r3, r3
  403f24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403f28:	45b6      	cmp	lr, r6
  403f2a:	f845 3b04 	str.w	r3, [r5], #4
  403f2e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  403f32:	d8e8      	bhi.n	403f06 <__multiply+0x76>
  403f34:	602c      	str	r4, [r5, #0]
  403f36:	f8dc 5000 	ldr.w	r5, [ip]
  403f3a:	0c2d      	lsrs	r5, r5, #16
  403f3c:	d01d      	beq.n	403f7a <__multiply+0xea>
  403f3e:	f8d9 3000 	ldr.w	r3, [r9]
  403f42:	4648      	mov	r0, r9
  403f44:	461c      	mov	r4, r3
  403f46:	4659      	mov	r1, fp
  403f48:	2200      	movs	r2, #0
  403f4a:	880e      	ldrh	r6, [r1, #0]
  403f4c:	0c24      	lsrs	r4, r4, #16
  403f4e:	fb05 4406 	mla	r4, r5, r6, r4
  403f52:	4422      	add	r2, r4
  403f54:	b29b      	uxth	r3, r3
  403f56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403f5a:	f840 3b04 	str.w	r3, [r0], #4
  403f5e:	f851 3b04 	ldr.w	r3, [r1], #4
  403f62:	6804      	ldr	r4, [r0, #0]
  403f64:	0c1b      	lsrs	r3, r3, #16
  403f66:	b2a6      	uxth	r6, r4
  403f68:	fb05 6303 	mla	r3, r5, r3, r6
  403f6c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  403f70:	458e      	cmp	lr, r1
  403f72:	ea4f 4213 	mov.w	r2, r3, lsr #16
  403f76:	d8e8      	bhi.n	403f4a <__multiply+0xba>
  403f78:	6003      	str	r3, [r0, #0]
  403f7a:	f10c 0c04 	add.w	ip, ip, #4
  403f7e:	45e2      	cmp	sl, ip
  403f80:	f109 0904 	add.w	r9, r9, #4
  403f84:	d8b7      	bhi.n	403ef6 <__multiply+0x66>
  403f86:	f8dd a004 	ldr.w	sl, [sp, #4]
  403f8a:	f1b8 0f00 	cmp.w	r8, #0
  403f8e:	dd0b      	ble.n	403fa8 <__multiply+0x118>
  403f90:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  403f94:	f1aa 0a04 	sub.w	sl, sl, #4
  403f98:	b11b      	cbz	r3, 403fa2 <__multiply+0x112>
  403f9a:	e005      	b.n	403fa8 <__multiply+0x118>
  403f9c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  403fa0:	b913      	cbnz	r3, 403fa8 <__multiply+0x118>
  403fa2:	f1b8 0801 	subs.w	r8, r8, #1
  403fa6:	d1f9      	bne.n	403f9c <__multiply+0x10c>
  403fa8:	9800      	ldr	r0, [sp, #0]
  403faa:	f8c0 8010 	str.w	r8, [r0, #16]
  403fae:	b003      	add	sp, #12
  403fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403fb4 <__pow5mult>:
  403fb4:	f012 0303 	ands.w	r3, r2, #3
  403fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403fbc:	4614      	mov	r4, r2
  403fbe:	4607      	mov	r7, r0
  403fc0:	d12e      	bne.n	404020 <__pow5mult+0x6c>
  403fc2:	460d      	mov	r5, r1
  403fc4:	10a4      	asrs	r4, r4, #2
  403fc6:	d01c      	beq.n	404002 <__pow5mult+0x4e>
  403fc8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  403fca:	b396      	cbz	r6, 404032 <__pow5mult+0x7e>
  403fcc:	07e3      	lsls	r3, r4, #31
  403fce:	f04f 0800 	mov.w	r8, #0
  403fd2:	d406      	bmi.n	403fe2 <__pow5mult+0x2e>
  403fd4:	1064      	asrs	r4, r4, #1
  403fd6:	d014      	beq.n	404002 <__pow5mult+0x4e>
  403fd8:	6830      	ldr	r0, [r6, #0]
  403fda:	b1a8      	cbz	r0, 404008 <__pow5mult+0x54>
  403fdc:	4606      	mov	r6, r0
  403fde:	07e3      	lsls	r3, r4, #31
  403fe0:	d5f8      	bpl.n	403fd4 <__pow5mult+0x20>
  403fe2:	4632      	mov	r2, r6
  403fe4:	4629      	mov	r1, r5
  403fe6:	4638      	mov	r0, r7
  403fe8:	f7ff ff52 	bl	403e90 <__multiply>
  403fec:	b1b5      	cbz	r5, 40401c <__pow5mult+0x68>
  403fee:	686a      	ldr	r2, [r5, #4]
  403ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  403ff2:	1064      	asrs	r4, r4, #1
  403ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  403ff8:	6029      	str	r1, [r5, #0]
  403ffa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  403ffe:	4605      	mov	r5, r0
  404000:	d1ea      	bne.n	403fd8 <__pow5mult+0x24>
  404002:	4628      	mov	r0, r5
  404004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404008:	4632      	mov	r2, r6
  40400a:	4631      	mov	r1, r6
  40400c:	4638      	mov	r0, r7
  40400e:	f7ff ff3f 	bl	403e90 <__multiply>
  404012:	6030      	str	r0, [r6, #0]
  404014:	f8c0 8000 	str.w	r8, [r0]
  404018:	4606      	mov	r6, r0
  40401a:	e7e0      	b.n	403fde <__pow5mult+0x2a>
  40401c:	4605      	mov	r5, r0
  40401e:	e7d9      	b.n	403fd4 <__pow5mult+0x20>
  404020:	1e5a      	subs	r2, r3, #1
  404022:	4d0b      	ldr	r5, [pc, #44]	; (404050 <__pow5mult+0x9c>)
  404024:	2300      	movs	r3, #0
  404026:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40402a:	f7ff fe97 	bl	403d5c <__multadd>
  40402e:	4605      	mov	r5, r0
  404030:	e7c8      	b.n	403fc4 <__pow5mult+0x10>
  404032:	2101      	movs	r1, #1
  404034:	4638      	mov	r0, r7
  404036:	f7ff fe61 	bl	403cfc <_Balloc>
  40403a:	f240 2171 	movw	r1, #625	; 0x271
  40403e:	2201      	movs	r2, #1
  404040:	2300      	movs	r3, #0
  404042:	6141      	str	r1, [r0, #20]
  404044:	6102      	str	r2, [r0, #16]
  404046:	4606      	mov	r6, r0
  404048:	64b8      	str	r0, [r7, #72]	; 0x48
  40404a:	6003      	str	r3, [r0, #0]
  40404c:	e7be      	b.n	403fcc <__pow5mult+0x18>
  40404e:	bf00      	nop
  404050:	00405a18 	.word	0x00405a18

00404054 <__lshift>:
  404054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404058:	4691      	mov	r9, r2
  40405a:	690a      	ldr	r2, [r1, #16]
  40405c:	688b      	ldr	r3, [r1, #8]
  40405e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404062:	eb04 0802 	add.w	r8, r4, r2
  404066:	f108 0501 	add.w	r5, r8, #1
  40406a:	429d      	cmp	r5, r3
  40406c:	460e      	mov	r6, r1
  40406e:	4607      	mov	r7, r0
  404070:	6849      	ldr	r1, [r1, #4]
  404072:	dd04      	ble.n	40407e <__lshift+0x2a>
  404074:	005b      	lsls	r3, r3, #1
  404076:	429d      	cmp	r5, r3
  404078:	f101 0101 	add.w	r1, r1, #1
  40407c:	dcfa      	bgt.n	404074 <__lshift+0x20>
  40407e:	4638      	mov	r0, r7
  404080:	f7ff fe3c 	bl	403cfc <_Balloc>
  404084:	2c00      	cmp	r4, #0
  404086:	f100 0314 	add.w	r3, r0, #20
  40408a:	dd06      	ble.n	40409a <__lshift+0x46>
  40408c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404090:	2100      	movs	r1, #0
  404092:	f843 1b04 	str.w	r1, [r3], #4
  404096:	429a      	cmp	r2, r3
  404098:	d1fb      	bne.n	404092 <__lshift+0x3e>
  40409a:	6934      	ldr	r4, [r6, #16]
  40409c:	f106 0114 	add.w	r1, r6, #20
  4040a0:	f019 091f 	ands.w	r9, r9, #31
  4040a4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4040a8:	d01d      	beq.n	4040e6 <__lshift+0x92>
  4040aa:	f1c9 0c20 	rsb	ip, r9, #32
  4040ae:	2200      	movs	r2, #0
  4040b0:	680c      	ldr	r4, [r1, #0]
  4040b2:	fa04 f409 	lsl.w	r4, r4, r9
  4040b6:	4314      	orrs	r4, r2
  4040b8:	f843 4b04 	str.w	r4, [r3], #4
  4040bc:	f851 2b04 	ldr.w	r2, [r1], #4
  4040c0:	458e      	cmp	lr, r1
  4040c2:	fa22 f20c 	lsr.w	r2, r2, ip
  4040c6:	d8f3      	bhi.n	4040b0 <__lshift+0x5c>
  4040c8:	601a      	str	r2, [r3, #0]
  4040ca:	b10a      	cbz	r2, 4040d0 <__lshift+0x7c>
  4040cc:	f108 0502 	add.w	r5, r8, #2
  4040d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4040d2:	6872      	ldr	r2, [r6, #4]
  4040d4:	3d01      	subs	r5, #1
  4040d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4040da:	6105      	str	r5, [r0, #16]
  4040dc:	6031      	str	r1, [r6, #0]
  4040de:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4040e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4040e6:	3b04      	subs	r3, #4
  4040e8:	f851 2b04 	ldr.w	r2, [r1], #4
  4040ec:	f843 2f04 	str.w	r2, [r3, #4]!
  4040f0:	458e      	cmp	lr, r1
  4040f2:	d8f9      	bhi.n	4040e8 <__lshift+0x94>
  4040f4:	e7ec      	b.n	4040d0 <__lshift+0x7c>
  4040f6:	bf00      	nop

004040f8 <__mcmp>:
  4040f8:	b430      	push	{r4, r5}
  4040fa:	690b      	ldr	r3, [r1, #16]
  4040fc:	4605      	mov	r5, r0
  4040fe:	6900      	ldr	r0, [r0, #16]
  404100:	1ac0      	subs	r0, r0, r3
  404102:	d10f      	bne.n	404124 <__mcmp+0x2c>
  404104:	009b      	lsls	r3, r3, #2
  404106:	3514      	adds	r5, #20
  404108:	3114      	adds	r1, #20
  40410a:	4419      	add	r1, r3
  40410c:	442b      	add	r3, r5
  40410e:	e001      	b.n	404114 <__mcmp+0x1c>
  404110:	429d      	cmp	r5, r3
  404112:	d207      	bcs.n	404124 <__mcmp+0x2c>
  404114:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404118:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40411c:	4294      	cmp	r4, r2
  40411e:	d0f7      	beq.n	404110 <__mcmp+0x18>
  404120:	d302      	bcc.n	404128 <__mcmp+0x30>
  404122:	2001      	movs	r0, #1
  404124:	bc30      	pop	{r4, r5}
  404126:	4770      	bx	lr
  404128:	f04f 30ff 	mov.w	r0, #4294967295
  40412c:	e7fa      	b.n	404124 <__mcmp+0x2c>
  40412e:	bf00      	nop

00404130 <__mdiff>:
  404130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404134:	690f      	ldr	r7, [r1, #16]
  404136:	460e      	mov	r6, r1
  404138:	6911      	ldr	r1, [r2, #16]
  40413a:	1a7f      	subs	r7, r7, r1
  40413c:	2f00      	cmp	r7, #0
  40413e:	4690      	mov	r8, r2
  404140:	d117      	bne.n	404172 <__mdiff+0x42>
  404142:	0089      	lsls	r1, r1, #2
  404144:	f106 0514 	add.w	r5, r6, #20
  404148:	f102 0e14 	add.w	lr, r2, #20
  40414c:	186b      	adds	r3, r5, r1
  40414e:	4471      	add	r1, lr
  404150:	e001      	b.n	404156 <__mdiff+0x26>
  404152:	429d      	cmp	r5, r3
  404154:	d25c      	bcs.n	404210 <__mdiff+0xe0>
  404156:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40415a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40415e:	42a2      	cmp	r2, r4
  404160:	d0f7      	beq.n	404152 <__mdiff+0x22>
  404162:	d25e      	bcs.n	404222 <__mdiff+0xf2>
  404164:	4633      	mov	r3, r6
  404166:	462c      	mov	r4, r5
  404168:	4646      	mov	r6, r8
  40416a:	4675      	mov	r5, lr
  40416c:	4698      	mov	r8, r3
  40416e:	2701      	movs	r7, #1
  404170:	e005      	b.n	40417e <__mdiff+0x4e>
  404172:	db58      	blt.n	404226 <__mdiff+0xf6>
  404174:	f106 0514 	add.w	r5, r6, #20
  404178:	f108 0414 	add.w	r4, r8, #20
  40417c:	2700      	movs	r7, #0
  40417e:	6871      	ldr	r1, [r6, #4]
  404180:	f7ff fdbc 	bl	403cfc <_Balloc>
  404184:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404188:	6936      	ldr	r6, [r6, #16]
  40418a:	60c7      	str	r7, [r0, #12]
  40418c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404190:	46a6      	mov	lr, r4
  404192:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404196:	f100 0414 	add.w	r4, r0, #20
  40419a:	2300      	movs	r3, #0
  40419c:	f85e 1b04 	ldr.w	r1, [lr], #4
  4041a0:	f855 8b04 	ldr.w	r8, [r5], #4
  4041a4:	b28a      	uxth	r2, r1
  4041a6:	fa13 f388 	uxtah	r3, r3, r8
  4041aa:	0c09      	lsrs	r1, r1, #16
  4041ac:	1a9a      	subs	r2, r3, r2
  4041ae:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4041b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4041b6:	b292      	uxth	r2, r2
  4041b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4041bc:	45f4      	cmp	ip, lr
  4041be:	f844 2b04 	str.w	r2, [r4], #4
  4041c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4041c6:	d8e9      	bhi.n	40419c <__mdiff+0x6c>
  4041c8:	42af      	cmp	r7, r5
  4041ca:	d917      	bls.n	4041fc <__mdiff+0xcc>
  4041cc:	46a4      	mov	ip, r4
  4041ce:	46ae      	mov	lr, r5
  4041d0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4041d4:	fa13 f382 	uxtah	r3, r3, r2
  4041d8:	1419      	asrs	r1, r3, #16
  4041da:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4041de:	b29b      	uxth	r3, r3
  4041e0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4041e4:	4577      	cmp	r7, lr
  4041e6:	f84c 2b04 	str.w	r2, [ip], #4
  4041ea:	ea4f 4321 	mov.w	r3, r1, asr #16
  4041ee:	d8ef      	bhi.n	4041d0 <__mdiff+0xa0>
  4041f0:	43ed      	mvns	r5, r5
  4041f2:	442f      	add	r7, r5
  4041f4:	f027 0703 	bic.w	r7, r7, #3
  4041f8:	3704      	adds	r7, #4
  4041fa:	443c      	add	r4, r7
  4041fc:	3c04      	subs	r4, #4
  4041fe:	b922      	cbnz	r2, 40420a <__mdiff+0xda>
  404200:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404204:	3e01      	subs	r6, #1
  404206:	2b00      	cmp	r3, #0
  404208:	d0fa      	beq.n	404200 <__mdiff+0xd0>
  40420a:	6106      	str	r6, [r0, #16]
  40420c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404210:	2100      	movs	r1, #0
  404212:	f7ff fd73 	bl	403cfc <_Balloc>
  404216:	2201      	movs	r2, #1
  404218:	2300      	movs	r3, #0
  40421a:	6102      	str	r2, [r0, #16]
  40421c:	6143      	str	r3, [r0, #20]
  40421e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404222:	4674      	mov	r4, lr
  404224:	e7ab      	b.n	40417e <__mdiff+0x4e>
  404226:	4633      	mov	r3, r6
  404228:	f106 0414 	add.w	r4, r6, #20
  40422c:	f102 0514 	add.w	r5, r2, #20
  404230:	4616      	mov	r6, r2
  404232:	2701      	movs	r7, #1
  404234:	4698      	mov	r8, r3
  404236:	e7a2      	b.n	40417e <__mdiff+0x4e>

00404238 <__d2b>:
  404238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40423c:	b082      	sub	sp, #8
  40423e:	2101      	movs	r1, #1
  404240:	461c      	mov	r4, r3
  404242:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404246:	4615      	mov	r5, r2
  404248:	9e08      	ldr	r6, [sp, #32]
  40424a:	f7ff fd57 	bl	403cfc <_Balloc>
  40424e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404252:	4680      	mov	r8, r0
  404254:	b10f      	cbz	r7, 40425a <__d2b+0x22>
  404256:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40425a:	9401      	str	r4, [sp, #4]
  40425c:	b31d      	cbz	r5, 4042a6 <__d2b+0x6e>
  40425e:	a802      	add	r0, sp, #8
  404260:	f840 5d08 	str.w	r5, [r0, #-8]!
  404264:	f7ff fdda 	bl	403e1c <__lo0bits>
  404268:	2800      	cmp	r0, #0
  40426a:	d134      	bne.n	4042d6 <__d2b+0x9e>
  40426c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404270:	f8c8 2014 	str.w	r2, [r8, #20]
  404274:	2b00      	cmp	r3, #0
  404276:	bf0c      	ite	eq
  404278:	2101      	moveq	r1, #1
  40427a:	2102      	movne	r1, #2
  40427c:	f8c8 3018 	str.w	r3, [r8, #24]
  404280:	f8c8 1010 	str.w	r1, [r8, #16]
  404284:	b9df      	cbnz	r7, 4042be <__d2b+0x86>
  404286:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40428a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40428e:	6030      	str	r0, [r6, #0]
  404290:	6918      	ldr	r0, [r3, #16]
  404292:	f7ff fda3 	bl	403ddc <__hi0bits>
  404296:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404298:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40429c:	6018      	str	r0, [r3, #0]
  40429e:	4640      	mov	r0, r8
  4042a0:	b002      	add	sp, #8
  4042a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4042a6:	a801      	add	r0, sp, #4
  4042a8:	f7ff fdb8 	bl	403e1c <__lo0bits>
  4042ac:	9b01      	ldr	r3, [sp, #4]
  4042ae:	f8c8 3014 	str.w	r3, [r8, #20]
  4042b2:	2101      	movs	r1, #1
  4042b4:	3020      	adds	r0, #32
  4042b6:	f8c8 1010 	str.w	r1, [r8, #16]
  4042ba:	2f00      	cmp	r7, #0
  4042bc:	d0e3      	beq.n	404286 <__d2b+0x4e>
  4042be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4042c0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4042c4:	4407      	add	r7, r0
  4042c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4042ca:	6037      	str	r7, [r6, #0]
  4042cc:	6018      	str	r0, [r3, #0]
  4042ce:	4640      	mov	r0, r8
  4042d0:	b002      	add	sp, #8
  4042d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4042d6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4042da:	f1c0 0220 	rsb	r2, r0, #32
  4042de:	fa03 f202 	lsl.w	r2, r3, r2
  4042e2:	430a      	orrs	r2, r1
  4042e4:	40c3      	lsrs	r3, r0
  4042e6:	9301      	str	r3, [sp, #4]
  4042e8:	f8c8 2014 	str.w	r2, [r8, #20]
  4042ec:	e7c2      	b.n	404274 <__d2b+0x3c>
  4042ee:	bf00      	nop

004042f0 <_sbrk_r>:
  4042f0:	b538      	push	{r3, r4, r5, lr}
  4042f2:	4c07      	ldr	r4, [pc, #28]	; (404310 <_sbrk_r+0x20>)
  4042f4:	2300      	movs	r3, #0
  4042f6:	4605      	mov	r5, r0
  4042f8:	4608      	mov	r0, r1
  4042fa:	6023      	str	r3, [r4, #0]
  4042fc:	f7fc fc64 	bl	400bc8 <_sbrk>
  404300:	1c43      	adds	r3, r0, #1
  404302:	d000      	beq.n	404306 <_sbrk_r+0x16>
  404304:	bd38      	pop	{r3, r4, r5, pc}
  404306:	6823      	ldr	r3, [r4, #0]
  404308:	2b00      	cmp	r3, #0
  40430a:	d0fb      	beq.n	404304 <_sbrk_r+0x14>
  40430c:	602b      	str	r3, [r5, #0]
  40430e:	bd38      	pop	{r3, r4, r5, pc}
  404310:	20400ab4 	.word	0x20400ab4

00404314 <__ssprint_r>:
  404314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404318:	6893      	ldr	r3, [r2, #8]
  40431a:	b083      	sub	sp, #12
  40431c:	4690      	mov	r8, r2
  40431e:	2b00      	cmp	r3, #0
  404320:	d070      	beq.n	404404 <__ssprint_r+0xf0>
  404322:	4682      	mov	sl, r0
  404324:	460c      	mov	r4, r1
  404326:	6817      	ldr	r7, [r2, #0]
  404328:	688d      	ldr	r5, [r1, #8]
  40432a:	6808      	ldr	r0, [r1, #0]
  40432c:	e042      	b.n	4043b4 <__ssprint_r+0xa0>
  40432e:	89a3      	ldrh	r3, [r4, #12]
  404330:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404334:	d02e      	beq.n	404394 <__ssprint_r+0x80>
  404336:	6965      	ldr	r5, [r4, #20]
  404338:	6921      	ldr	r1, [r4, #16]
  40433a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40433e:	eba0 0b01 	sub.w	fp, r0, r1
  404342:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  404346:	f10b 0001 	add.w	r0, fp, #1
  40434a:	106d      	asrs	r5, r5, #1
  40434c:	4430      	add	r0, r6
  40434e:	42a8      	cmp	r0, r5
  404350:	462a      	mov	r2, r5
  404352:	bf84      	itt	hi
  404354:	4605      	movhi	r5, r0
  404356:	462a      	movhi	r2, r5
  404358:	055b      	lsls	r3, r3, #21
  40435a:	d538      	bpl.n	4043ce <__ssprint_r+0xba>
  40435c:	4611      	mov	r1, r2
  40435e:	4650      	mov	r0, sl
  404360:	f7ff f924 	bl	4035ac <_malloc_r>
  404364:	2800      	cmp	r0, #0
  404366:	d03c      	beq.n	4043e2 <__ssprint_r+0xce>
  404368:	465a      	mov	r2, fp
  40436a:	6921      	ldr	r1, [r4, #16]
  40436c:	9001      	str	r0, [sp, #4]
  40436e:	f7ff fc1f 	bl	403bb0 <memcpy>
  404372:	89a2      	ldrh	r2, [r4, #12]
  404374:	9b01      	ldr	r3, [sp, #4]
  404376:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40437a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40437e:	81a2      	strh	r2, [r4, #12]
  404380:	eba5 020b 	sub.w	r2, r5, fp
  404384:	eb03 000b 	add.w	r0, r3, fp
  404388:	6165      	str	r5, [r4, #20]
  40438a:	6123      	str	r3, [r4, #16]
  40438c:	6020      	str	r0, [r4, #0]
  40438e:	60a2      	str	r2, [r4, #8]
  404390:	4635      	mov	r5, r6
  404392:	46b3      	mov	fp, r6
  404394:	465a      	mov	r2, fp
  404396:	4649      	mov	r1, r9
  404398:	f000 fa18 	bl	4047cc <memmove>
  40439c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4043a0:	68a2      	ldr	r2, [r4, #8]
  4043a2:	6820      	ldr	r0, [r4, #0]
  4043a4:	1b55      	subs	r5, r2, r5
  4043a6:	4458      	add	r0, fp
  4043a8:	1b9e      	subs	r6, r3, r6
  4043aa:	60a5      	str	r5, [r4, #8]
  4043ac:	6020      	str	r0, [r4, #0]
  4043ae:	f8c8 6008 	str.w	r6, [r8, #8]
  4043b2:	b33e      	cbz	r6, 404404 <__ssprint_r+0xf0>
  4043b4:	687e      	ldr	r6, [r7, #4]
  4043b6:	463b      	mov	r3, r7
  4043b8:	3708      	adds	r7, #8
  4043ba:	2e00      	cmp	r6, #0
  4043bc:	d0fa      	beq.n	4043b4 <__ssprint_r+0xa0>
  4043be:	42ae      	cmp	r6, r5
  4043c0:	f8d3 9000 	ldr.w	r9, [r3]
  4043c4:	46ab      	mov	fp, r5
  4043c6:	d2b2      	bcs.n	40432e <__ssprint_r+0x1a>
  4043c8:	4635      	mov	r5, r6
  4043ca:	46b3      	mov	fp, r6
  4043cc:	e7e2      	b.n	404394 <__ssprint_r+0x80>
  4043ce:	4650      	mov	r0, sl
  4043d0:	f000 fa60 	bl	404894 <_realloc_r>
  4043d4:	4603      	mov	r3, r0
  4043d6:	2800      	cmp	r0, #0
  4043d8:	d1d2      	bne.n	404380 <__ssprint_r+0x6c>
  4043da:	6921      	ldr	r1, [r4, #16]
  4043dc:	4650      	mov	r0, sl
  4043de:	f000 f8f9 	bl	4045d4 <_free_r>
  4043e2:	230c      	movs	r3, #12
  4043e4:	f8ca 3000 	str.w	r3, [sl]
  4043e8:	89a3      	ldrh	r3, [r4, #12]
  4043ea:	2200      	movs	r2, #0
  4043ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4043f0:	f04f 30ff 	mov.w	r0, #4294967295
  4043f4:	81a3      	strh	r3, [r4, #12]
  4043f6:	f8c8 2008 	str.w	r2, [r8, #8]
  4043fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4043fe:	b003      	add	sp, #12
  404400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404404:	2000      	movs	r0, #0
  404406:	f8c8 0004 	str.w	r0, [r8, #4]
  40440a:	b003      	add	sp, #12
  40440c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404410 <__register_exitproc>:
  404410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404414:	4d2c      	ldr	r5, [pc, #176]	; (4044c8 <__register_exitproc+0xb8>)
  404416:	4606      	mov	r6, r0
  404418:	6828      	ldr	r0, [r5, #0]
  40441a:	4698      	mov	r8, r3
  40441c:	460f      	mov	r7, r1
  40441e:	4691      	mov	r9, r2
  404420:	f7ff f8c0 	bl	4035a4 <__retarget_lock_acquire_recursive>
  404424:	4b29      	ldr	r3, [pc, #164]	; (4044cc <__register_exitproc+0xbc>)
  404426:	681c      	ldr	r4, [r3, #0]
  404428:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40442c:	2b00      	cmp	r3, #0
  40442e:	d03e      	beq.n	4044ae <__register_exitproc+0x9e>
  404430:	685a      	ldr	r2, [r3, #4]
  404432:	2a1f      	cmp	r2, #31
  404434:	dc1c      	bgt.n	404470 <__register_exitproc+0x60>
  404436:	f102 0e01 	add.w	lr, r2, #1
  40443a:	b176      	cbz	r6, 40445a <__register_exitproc+0x4a>
  40443c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404440:	2401      	movs	r4, #1
  404442:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404446:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40444a:	4094      	lsls	r4, r2
  40444c:	4320      	orrs	r0, r4
  40444e:	2e02      	cmp	r6, #2
  404450:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404454:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404458:	d023      	beq.n	4044a2 <__register_exitproc+0x92>
  40445a:	3202      	adds	r2, #2
  40445c:	f8c3 e004 	str.w	lr, [r3, #4]
  404460:	6828      	ldr	r0, [r5, #0]
  404462:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404466:	f7ff f89f 	bl	4035a8 <__retarget_lock_release_recursive>
  40446a:	2000      	movs	r0, #0
  40446c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404470:	4b17      	ldr	r3, [pc, #92]	; (4044d0 <__register_exitproc+0xc0>)
  404472:	b30b      	cbz	r3, 4044b8 <__register_exitproc+0xa8>
  404474:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404478:	f3af 8000 	nop.w
  40447c:	4603      	mov	r3, r0
  40447e:	b1d8      	cbz	r0, 4044b8 <__register_exitproc+0xa8>
  404480:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404484:	6002      	str	r2, [r0, #0]
  404486:	2100      	movs	r1, #0
  404488:	6041      	str	r1, [r0, #4]
  40448a:	460a      	mov	r2, r1
  40448c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404490:	f04f 0e01 	mov.w	lr, #1
  404494:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404498:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40449c:	2e00      	cmp	r6, #0
  40449e:	d0dc      	beq.n	40445a <__register_exitproc+0x4a>
  4044a0:	e7cc      	b.n	40443c <__register_exitproc+0x2c>
  4044a2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4044a6:	430c      	orrs	r4, r1
  4044a8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4044ac:	e7d5      	b.n	40445a <__register_exitproc+0x4a>
  4044ae:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4044b2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4044b6:	e7bb      	b.n	404430 <__register_exitproc+0x20>
  4044b8:	6828      	ldr	r0, [r5, #0]
  4044ba:	f7ff f875 	bl	4035a8 <__retarget_lock_release_recursive>
  4044be:	f04f 30ff 	mov.w	r0, #4294967295
  4044c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4044c6:	bf00      	nop
  4044c8:	20400440 	.word	0x20400440
  4044cc:	004058b0 	.word	0x004058b0
  4044d0:	00000000 	.word	0x00000000

004044d4 <_calloc_r>:
  4044d4:	b510      	push	{r4, lr}
  4044d6:	fb02 f101 	mul.w	r1, r2, r1
  4044da:	f7ff f867 	bl	4035ac <_malloc_r>
  4044de:	4604      	mov	r4, r0
  4044e0:	b1d8      	cbz	r0, 40451a <_calloc_r+0x46>
  4044e2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4044e6:	f022 0203 	bic.w	r2, r2, #3
  4044ea:	3a04      	subs	r2, #4
  4044ec:	2a24      	cmp	r2, #36	; 0x24
  4044ee:	d818      	bhi.n	404522 <_calloc_r+0x4e>
  4044f0:	2a13      	cmp	r2, #19
  4044f2:	d914      	bls.n	40451e <_calloc_r+0x4a>
  4044f4:	2300      	movs	r3, #0
  4044f6:	2a1b      	cmp	r2, #27
  4044f8:	6003      	str	r3, [r0, #0]
  4044fa:	6043      	str	r3, [r0, #4]
  4044fc:	d916      	bls.n	40452c <_calloc_r+0x58>
  4044fe:	2a24      	cmp	r2, #36	; 0x24
  404500:	6083      	str	r3, [r0, #8]
  404502:	60c3      	str	r3, [r0, #12]
  404504:	bf11      	iteee	ne
  404506:	f100 0210 	addne.w	r2, r0, #16
  40450a:	6103      	streq	r3, [r0, #16]
  40450c:	6143      	streq	r3, [r0, #20]
  40450e:	f100 0218 	addeq.w	r2, r0, #24
  404512:	2300      	movs	r3, #0
  404514:	6013      	str	r3, [r2, #0]
  404516:	6053      	str	r3, [r2, #4]
  404518:	6093      	str	r3, [r2, #8]
  40451a:	4620      	mov	r0, r4
  40451c:	bd10      	pop	{r4, pc}
  40451e:	4602      	mov	r2, r0
  404520:	e7f7      	b.n	404512 <_calloc_r+0x3e>
  404522:	2100      	movs	r1, #0
  404524:	f7fc fd26 	bl	400f74 <memset>
  404528:	4620      	mov	r0, r4
  40452a:	bd10      	pop	{r4, pc}
  40452c:	f100 0208 	add.w	r2, r0, #8
  404530:	e7ef      	b.n	404512 <_calloc_r+0x3e>
  404532:	bf00      	nop

00404534 <_malloc_trim_r>:
  404534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404536:	4f24      	ldr	r7, [pc, #144]	; (4045c8 <_malloc_trim_r+0x94>)
  404538:	460c      	mov	r4, r1
  40453a:	4606      	mov	r6, r0
  40453c:	f7ff fbd2 	bl	403ce4 <__malloc_lock>
  404540:	68bb      	ldr	r3, [r7, #8]
  404542:	685d      	ldr	r5, [r3, #4]
  404544:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404548:	310f      	adds	r1, #15
  40454a:	f025 0503 	bic.w	r5, r5, #3
  40454e:	4429      	add	r1, r5
  404550:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404554:	f021 010f 	bic.w	r1, r1, #15
  404558:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40455c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404560:	db07      	blt.n	404572 <_malloc_trim_r+0x3e>
  404562:	2100      	movs	r1, #0
  404564:	4630      	mov	r0, r6
  404566:	f7ff fec3 	bl	4042f0 <_sbrk_r>
  40456a:	68bb      	ldr	r3, [r7, #8]
  40456c:	442b      	add	r3, r5
  40456e:	4298      	cmp	r0, r3
  404570:	d004      	beq.n	40457c <_malloc_trim_r+0x48>
  404572:	4630      	mov	r0, r6
  404574:	f7ff fbbc 	bl	403cf0 <__malloc_unlock>
  404578:	2000      	movs	r0, #0
  40457a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40457c:	4261      	negs	r1, r4
  40457e:	4630      	mov	r0, r6
  404580:	f7ff feb6 	bl	4042f0 <_sbrk_r>
  404584:	3001      	adds	r0, #1
  404586:	d00d      	beq.n	4045a4 <_malloc_trim_r+0x70>
  404588:	4b10      	ldr	r3, [pc, #64]	; (4045cc <_malloc_trim_r+0x98>)
  40458a:	68ba      	ldr	r2, [r7, #8]
  40458c:	6819      	ldr	r1, [r3, #0]
  40458e:	1b2d      	subs	r5, r5, r4
  404590:	f045 0501 	orr.w	r5, r5, #1
  404594:	4630      	mov	r0, r6
  404596:	1b09      	subs	r1, r1, r4
  404598:	6055      	str	r5, [r2, #4]
  40459a:	6019      	str	r1, [r3, #0]
  40459c:	f7ff fba8 	bl	403cf0 <__malloc_unlock>
  4045a0:	2001      	movs	r0, #1
  4045a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4045a4:	2100      	movs	r1, #0
  4045a6:	4630      	mov	r0, r6
  4045a8:	f7ff fea2 	bl	4042f0 <_sbrk_r>
  4045ac:	68ba      	ldr	r2, [r7, #8]
  4045ae:	1a83      	subs	r3, r0, r2
  4045b0:	2b0f      	cmp	r3, #15
  4045b2:	ddde      	ble.n	404572 <_malloc_trim_r+0x3e>
  4045b4:	4c06      	ldr	r4, [pc, #24]	; (4045d0 <_malloc_trim_r+0x9c>)
  4045b6:	4905      	ldr	r1, [pc, #20]	; (4045cc <_malloc_trim_r+0x98>)
  4045b8:	6824      	ldr	r4, [r4, #0]
  4045ba:	f043 0301 	orr.w	r3, r3, #1
  4045be:	1b00      	subs	r0, r0, r4
  4045c0:	6053      	str	r3, [r2, #4]
  4045c2:	6008      	str	r0, [r1, #0]
  4045c4:	e7d5      	b.n	404572 <_malloc_trim_r+0x3e>
  4045c6:	bf00      	nop
  4045c8:	20400444 	.word	0x20400444
  4045cc:	20400a58 	.word	0x20400a58
  4045d0:	2040084c 	.word	0x2040084c

004045d4 <_free_r>:
  4045d4:	2900      	cmp	r1, #0
  4045d6:	d044      	beq.n	404662 <_free_r+0x8e>
  4045d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4045dc:	460d      	mov	r5, r1
  4045de:	4680      	mov	r8, r0
  4045e0:	f7ff fb80 	bl	403ce4 <__malloc_lock>
  4045e4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4045e8:	4969      	ldr	r1, [pc, #420]	; (404790 <_free_r+0x1bc>)
  4045ea:	f027 0301 	bic.w	r3, r7, #1
  4045ee:	f1a5 0408 	sub.w	r4, r5, #8
  4045f2:	18e2      	adds	r2, r4, r3
  4045f4:	688e      	ldr	r6, [r1, #8]
  4045f6:	6850      	ldr	r0, [r2, #4]
  4045f8:	42b2      	cmp	r2, r6
  4045fa:	f020 0003 	bic.w	r0, r0, #3
  4045fe:	d05e      	beq.n	4046be <_free_r+0xea>
  404600:	07fe      	lsls	r6, r7, #31
  404602:	6050      	str	r0, [r2, #4]
  404604:	d40b      	bmi.n	40461e <_free_r+0x4a>
  404606:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40460a:	1be4      	subs	r4, r4, r7
  40460c:	f101 0e08 	add.w	lr, r1, #8
  404610:	68a5      	ldr	r5, [r4, #8]
  404612:	4575      	cmp	r5, lr
  404614:	443b      	add	r3, r7
  404616:	d06d      	beq.n	4046f4 <_free_r+0x120>
  404618:	68e7      	ldr	r7, [r4, #12]
  40461a:	60ef      	str	r7, [r5, #12]
  40461c:	60bd      	str	r5, [r7, #8]
  40461e:	1815      	adds	r5, r2, r0
  404620:	686d      	ldr	r5, [r5, #4]
  404622:	07ed      	lsls	r5, r5, #31
  404624:	d53e      	bpl.n	4046a4 <_free_r+0xd0>
  404626:	f043 0201 	orr.w	r2, r3, #1
  40462a:	6062      	str	r2, [r4, #4]
  40462c:	50e3      	str	r3, [r4, r3]
  40462e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404632:	d217      	bcs.n	404664 <_free_r+0x90>
  404634:	08db      	lsrs	r3, r3, #3
  404636:	1c58      	adds	r0, r3, #1
  404638:	109a      	asrs	r2, r3, #2
  40463a:	684d      	ldr	r5, [r1, #4]
  40463c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404640:	60a7      	str	r7, [r4, #8]
  404642:	2301      	movs	r3, #1
  404644:	4093      	lsls	r3, r2
  404646:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40464a:	432b      	orrs	r3, r5
  40464c:	3a08      	subs	r2, #8
  40464e:	60e2      	str	r2, [r4, #12]
  404650:	604b      	str	r3, [r1, #4]
  404652:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404656:	60fc      	str	r4, [r7, #12]
  404658:	4640      	mov	r0, r8
  40465a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40465e:	f7ff bb47 	b.w	403cf0 <__malloc_unlock>
  404662:	4770      	bx	lr
  404664:	0a5a      	lsrs	r2, r3, #9
  404666:	2a04      	cmp	r2, #4
  404668:	d852      	bhi.n	404710 <_free_r+0x13c>
  40466a:	099a      	lsrs	r2, r3, #6
  40466c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404670:	00ff      	lsls	r7, r7, #3
  404672:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404676:	19c8      	adds	r0, r1, r7
  404678:	59ca      	ldr	r2, [r1, r7]
  40467a:	3808      	subs	r0, #8
  40467c:	4290      	cmp	r0, r2
  40467e:	d04f      	beq.n	404720 <_free_r+0x14c>
  404680:	6851      	ldr	r1, [r2, #4]
  404682:	f021 0103 	bic.w	r1, r1, #3
  404686:	428b      	cmp	r3, r1
  404688:	d232      	bcs.n	4046f0 <_free_r+0x11c>
  40468a:	6892      	ldr	r2, [r2, #8]
  40468c:	4290      	cmp	r0, r2
  40468e:	d1f7      	bne.n	404680 <_free_r+0xac>
  404690:	68c3      	ldr	r3, [r0, #12]
  404692:	60a0      	str	r0, [r4, #8]
  404694:	60e3      	str	r3, [r4, #12]
  404696:	609c      	str	r4, [r3, #8]
  404698:	60c4      	str	r4, [r0, #12]
  40469a:	4640      	mov	r0, r8
  40469c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4046a0:	f7ff bb26 	b.w	403cf0 <__malloc_unlock>
  4046a4:	6895      	ldr	r5, [r2, #8]
  4046a6:	4f3b      	ldr	r7, [pc, #236]	; (404794 <_free_r+0x1c0>)
  4046a8:	42bd      	cmp	r5, r7
  4046aa:	4403      	add	r3, r0
  4046ac:	d040      	beq.n	404730 <_free_r+0x15c>
  4046ae:	68d0      	ldr	r0, [r2, #12]
  4046b0:	60e8      	str	r0, [r5, #12]
  4046b2:	f043 0201 	orr.w	r2, r3, #1
  4046b6:	6085      	str	r5, [r0, #8]
  4046b8:	6062      	str	r2, [r4, #4]
  4046ba:	50e3      	str	r3, [r4, r3]
  4046bc:	e7b7      	b.n	40462e <_free_r+0x5a>
  4046be:	07ff      	lsls	r7, r7, #31
  4046c0:	4403      	add	r3, r0
  4046c2:	d407      	bmi.n	4046d4 <_free_r+0x100>
  4046c4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4046c8:	1aa4      	subs	r4, r4, r2
  4046ca:	4413      	add	r3, r2
  4046cc:	68a0      	ldr	r0, [r4, #8]
  4046ce:	68e2      	ldr	r2, [r4, #12]
  4046d0:	60c2      	str	r2, [r0, #12]
  4046d2:	6090      	str	r0, [r2, #8]
  4046d4:	4a30      	ldr	r2, [pc, #192]	; (404798 <_free_r+0x1c4>)
  4046d6:	6812      	ldr	r2, [r2, #0]
  4046d8:	f043 0001 	orr.w	r0, r3, #1
  4046dc:	4293      	cmp	r3, r2
  4046de:	6060      	str	r0, [r4, #4]
  4046e0:	608c      	str	r4, [r1, #8]
  4046e2:	d3b9      	bcc.n	404658 <_free_r+0x84>
  4046e4:	4b2d      	ldr	r3, [pc, #180]	; (40479c <_free_r+0x1c8>)
  4046e6:	4640      	mov	r0, r8
  4046e8:	6819      	ldr	r1, [r3, #0]
  4046ea:	f7ff ff23 	bl	404534 <_malloc_trim_r>
  4046ee:	e7b3      	b.n	404658 <_free_r+0x84>
  4046f0:	4610      	mov	r0, r2
  4046f2:	e7cd      	b.n	404690 <_free_r+0xbc>
  4046f4:	1811      	adds	r1, r2, r0
  4046f6:	6849      	ldr	r1, [r1, #4]
  4046f8:	07c9      	lsls	r1, r1, #31
  4046fa:	d444      	bmi.n	404786 <_free_r+0x1b2>
  4046fc:	6891      	ldr	r1, [r2, #8]
  4046fe:	68d2      	ldr	r2, [r2, #12]
  404700:	60ca      	str	r2, [r1, #12]
  404702:	4403      	add	r3, r0
  404704:	f043 0001 	orr.w	r0, r3, #1
  404708:	6091      	str	r1, [r2, #8]
  40470a:	6060      	str	r0, [r4, #4]
  40470c:	50e3      	str	r3, [r4, r3]
  40470e:	e7a3      	b.n	404658 <_free_r+0x84>
  404710:	2a14      	cmp	r2, #20
  404712:	d816      	bhi.n	404742 <_free_r+0x16e>
  404714:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404718:	00ff      	lsls	r7, r7, #3
  40471a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40471e:	e7aa      	b.n	404676 <_free_r+0xa2>
  404720:	10aa      	asrs	r2, r5, #2
  404722:	2301      	movs	r3, #1
  404724:	684d      	ldr	r5, [r1, #4]
  404726:	4093      	lsls	r3, r2
  404728:	432b      	orrs	r3, r5
  40472a:	604b      	str	r3, [r1, #4]
  40472c:	4603      	mov	r3, r0
  40472e:	e7b0      	b.n	404692 <_free_r+0xbe>
  404730:	f043 0201 	orr.w	r2, r3, #1
  404734:	614c      	str	r4, [r1, #20]
  404736:	610c      	str	r4, [r1, #16]
  404738:	60e5      	str	r5, [r4, #12]
  40473a:	60a5      	str	r5, [r4, #8]
  40473c:	6062      	str	r2, [r4, #4]
  40473e:	50e3      	str	r3, [r4, r3]
  404740:	e78a      	b.n	404658 <_free_r+0x84>
  404742:	2a54      	cmp	r2, #84	; 0x54
  404744:	d806      	bhi.n	404754 <_free_r+0x180>
  404746:	0b1a      	lsrs	r2, r3, #12
  404748:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40474c:	00ff      	lsls	r7, r7, #3
  40474e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404752:	e790      	b.n	404676 <_free_r+0xa2>
  404754:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404758:	d806      	bhi.n	404768 <_free_r+0x194>
  40475a:	0bda      	lsrs	r2, r3, #15
  40475c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404760:	00ff      	lsls	r7, r7, #3
  404762:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404766:	e786      	b.n	404676 <_free_r+0xa2>
  404768:	f240 5054 	movw	r0, #1364	; 0x554
  40476c:	4282      	cmp	r2, r0
  40476e:	d806      	bhi.n	40477e <_free_r+0x1aa>
  404770:	0c9a      	lsrs	r2, r3, #18
  404772:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404776:	00ff      	lsls	r7, r7, #3
  404778:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40477c:	e77b      	b.n	404676 <_free_r+0xa2>
  40477e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404782:	257e      	movs	r5, #126	; 0x7e
  404784:	e777      	b.n	404676 <_free_r+0xa2>
  404786:	f043 0101 	orr.w	r1, r3, #1
  40478a:	6061      	str	r1, [r4, #4]
  40478c:	6013      	str	r3, [r2, #0]
  40478e:	e763      	b.n	404658 <_free_r+0x84>
  404790:	20400444 	.word	0x20400444
  404794:	2040044c 	.word	0x2040044c
  404798:	20400850 	.word	0x20400850
  40479c:	20400a88 	.word	0x20400a88

004047a0 <__ascii_mbtowc>:
  4047a0:	b082      	sub	sp, #8
  4047a2:	b149      	cbz	r1, 4047b8 <__ascii_mbtowc+0x18>
  4047a4:	b15a      	cbz	r2, 4047be <__ascii_mbtowc+0x1e>
  4047a6:	b16b      	cbz	r3, 4047c4 <__ascii_mbtowc+0x24>
  4047a8:	7813      	ldrb	r3, [r2, #0]
  4047aa:	600b      	str	r3, [r1, #0]
  4047ac:	7812      	ldrb	r2, [r2, #0]
  4047ae:	1c10      	adds	r0, r2, #0
  4047b0:	bf18      	it	ne
  4047b2:	2001      	movne	r0, #1
  4047b4:	b002      	add	sp, #8
  4047b6:	4770      	bx	lr
  4047b8:	a901      	add	r1, sp, #4
  4047ba:	2a00      	cmp	r2, #0
  4047bc:	d1f3      	bne.n	4047a6 <__ascii_mbtowc+0x6>
  4047be:	4610      	mov	r0, r2
  4047c0:	b002      	add	sp, #8
  4047c2:	4770      	bx	lr
  4047c4:	f06f 0001 	mvn.w	r0, #1
  4047c8:	e7f4      	b.n	4047b4 <__ascii_mbtowc+0x14>
  4047ca:	bf00      	nop

004047cc <memmove>:
  4047cc:	4288      	cmp	r0, r1
  4047ce:	b5f0      	push	{r4, r5, r6, r7, lr}
  4047d0:	d90d      	bls.n	4047ee <memmove+0x22>
  4047d2:	188b      	adds	r3, r1, r2
  4047d4:	4298      	cmp	r0, r3
  4047d6:	d20a      	bcs.n	4047ee <memmove+0x22>
  4047d8:	1884      	adds	r4, r0, r2
  4047da:	2a00      	cmp	r2, #0
  4047dc:	d051      	beq.n	404882 <memmove+0xb6>
  4047de:	4622      	mov	r2, r4
  4047e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4047e4:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4047e8:	4299      	cmp	r1, r3
  4047ea:	d1f9      	bne.n	4047e0 <memmove+0x14>
  4047ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4047ee:	2a0f      	cmp	r2, #15
  4047f0:	d948      	bls.n	404884 <memmove+0xb8>
  4047f2:	ea41 0300 	orr.w	r3, r1, r0
  4047f6:	079b      	lsls	r3, r3, #30
  4047f8:	d146      	bne.n	404888 <memmove+0xbc>
  4047fa:	f100 0410 	add.w	r4, r0, #16
  4047fe:	f101 0310 	add.w	r3, r1, #16
  404802:	4615      	mov	r5, r2
  404804:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404808:	f844 6c10 	str.w	r6, [r4, #-16]
  40480c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404810:	f844 6c0c 	str.w	r6, [r4, #-12]
  404814:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404818:	f844 6c08 	str.w	r6, [r4, #-8]
  40481c:	3d10      	subs	r5, #16
  40481e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404822:	f844 6c04 	str.w	r6, [r4, #-4]
  404826:	2d0f      	cmp	r5, #15
  404828:	f103 0310 	add.w	r3, r3, #16
  40482c:	f104 0410 	add.w	r4, r4, #16
  404830:	d8e8      	bhi.n	404804 <memmove+0x38>
  404832:	f1a2 0310 	sub.w	r3, r2, #16
  404836:	f023 030f 	bic.w	r3, r3, #15
  40483a:	f002 0e0f 	and.w	lr, r2, #15
  40483e:	3310      	adds	r3, #16
  404840:	f1be 0f03 	cmp.w	lr, #3
  404844:	4419      	add	r1, r3
  404846:	4403      	add	r3, r0
  404848:	d921      	bls.n	40488e <memmove+0xc2>
  40484a:	1f1e      	subs	r6, r3, #4
  40484c:	460d      	mov	r5, r1
  40484e:	4674      	mov	r4, lr
  404850:	3c04      	subs	r4, #4
  404852:	f855 7b04 	ldr.w	r7, [r5], #4
  404856:	f846 7f04 	str.w	r7, [r6, #4]!
  40485a:	2c03      	cmp	r4, #3
  40485c:	d8f8      	bhi.n	404850 <memmove+0x84>
  40485e:	f1ae 0404 	sub.w	r4, lr, #4
  404862:	f024 0403 	bic.w	r4, r4, #3
  404866:	3404      	adds	r4, #4
  404868:	4421      	add	r1, r4
  40486a:	4423      	add	r3, r4
  40486c:	f002 0203 	and.w	r2, r2, #3
  404870:	b162      	cbz	r2, 40488c <memmove+0xc0>
  404872:	3b01      	subs	r3, #1
  404874:	440a      	add	r2, r1
  404876:	f811 4b01 	ldrb.w	r4, [r1], #1
  40487a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40487e:	428a      	cmp	r2, r1
  404880:	d1f9      	bne.n	404876 <memmove+0xaa>
  404882:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404884:	4603      	mov	r3, r0
  404886:	e7f3      	b.n	404870 <memmove+0xa4>
  404888:	4603      	mov	r3, r0
  40488a:	e7f2      	b.n	404872 <memmove+0xa6>
  40488c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40488e:	4672      	mov	r2, lr
  404890:	e7ee      	b.n	404870 <memmove+0xa4>
  404892:	bf00      	nop

00404894 <_realloc_r>:
  404894:	2900      	cmp	r1, #0
  404896:	f000 8095 	beq.w	4049c4 <_realloc_r+0x130>
  40489a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40489e:	460d      	mov	r5, r1
  4048a0:	4616      	mov	r6, r2
  4048a2:	b083      	sub	sp, #12
  4048a4:	4680      	mov	r8, r0
  4048a6:	f106 070b 	add.w	r7, r6, #11
  4048aa:	f7ff fa1b 	bl	403ce4 <__malloc_lock>
  4048ae:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4048b2:	2f16      	cmp	r7, #22
  4048b4:	f02e 0403 	bic.w	r4, lr, #3
  4048b8:	f1a5 0908 	sub.w	r9, r5, #8
  4048bc:	d83c      	bhi.n	404938 <_realloc_r+0xa4>
  4048be:	2210      	movs	r2, #16
  4048c0:	4617      	mov	r7, r2
  4048c2:	42be      	cmp	r6, r7
  4048c4:	d83d      	bhi.n	404942 <_realloc_r+0xae>
  4048c6:	4294      	cmp	r4, r2
  4048c8:	da43      	bge.n	404952 <_realloc_r+0xbe>
  4048ca:	4bc4      	ldr	r3, [pc, #784]	; (404bdc <_realloc_r+0x348>)
  4048cc:	6899      	ldr	r1, [r3, #8]
  4048ce:	eb09 0004 	add.w	r0, r9, r4
  4048d2:	4288      	cmp	r0, r1
  4048d4:	f000 80b4 	beq.w	404a40 <_realloc_r+0x1ac>
  4048d8:	6843      	ldr	r3, [r0, #4]
  4048da:	f023 0101 	bic.w	r1, r3, #1
  4048de:	4401      	add	r1, r0
  4048e0:	6849      	ldr	r1, [r1, #4]
  4048e2:	07c9      	lsls	r1, r1, #31
  4048e4:	d54c      	bpl.n	404980 <_realloc_r+0xec>
  4048e6:	f01e 0f01 	tst.w	lr, #1
  4048ea:	f000 809b 	beq.w	404a24 <_realloc_r+0x190>
  4048ee:	4631      	mov	r1, r6
  4048f0:	4640      	mov	r0, r8
  4048f2:	f7fe fe5b 	bl	4035ac <_malloc_r>
  4048f6:	4606      	mov	r6, r0
  4048f8:	2800      	cmp	r0, #0
  4048fa:	d03a      	beq.n	404972 <_realloc_r+0xde>
  4048fc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404900:	f023 0301 	bic.w	r3, r3, #1
  404904:	444b      	add	r3, r9
  404906:	f1a0 0208 	sub.w	r2, r0, #8
  40490a:	429a      	cmp	r2, r3
  40490c:	f000 8121 	beq.w	404b52 <_realloc_r+0x2be>
  404910:	1f22      	subs	r2, r4, #4
  404912:	2a24      	cmp	r2, #36	; 0x24
  404914:	f200 8107 	bhi.w	404b26 <_realloc_r+0x292>
  404918:	2a13      	cmp	r2, #19
  40491a:	f200 80db 	bhi.w	404ad4 <_realloc_r+0x240>
  40491e:	4603      	mov	r3, r0
  404920:	462a      	mov	r2, r5
  404922:	6811      	ldr	r1, [r2, #0]
  404924:	6019      	str	r1, [r3, #0]
  404926:	6851      	ldr	r1, [r2, #4]
  404928:	6059      	str	r1, [r3, #4]
  40492a:	6892      	ldr	r2, [r2, #8]
  40492c:	609a      	str	r2, [r3, #8]
  40492e:	4629      	mov	r1, r5
  404930:	4640      	mov	r0, r8
  404932:	f7ff fe4f 	bl	4045d4 <_free_r>
  404936:	e01c      	b.n	404972 <_realloc_r+0xde>
  404938:	f027 0707 	bic.w	r7, r7, #7
  40493c:	2f00      	cmp	r7, #0
  40493e:	463a      	mov	r2, r7
  404940:	dabf      	bge.n	4048c2 <_realloc_r+0x2e>
  404942:	2600      	movs	r6, #0
  404944:	230c      	movs	r3, #12
  404946:	4630      	mov	r0, r6
  404948:	f8c8 3000 	str.w	r3, [r8]
  40494c:	b003      	add	sp, #12
  40494e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404952:	462e      	mov	r6, r5
  404954:	1be3      	subs	r3, r4, r7
  404956:	2b0f      	cmp	r3, #15
  404958:	d81e      	bhi.n	404998 <_realloc_r+0x104>
  40495a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40495e:	f003 0301 	and.w	r3, r3, #1
  404962:	4323      	orrs	r3, r4
  404964:	444c      	add	r4, r9
  404966:	f8c9 3004 	str.w	r3, [r9, #4]
  40496a:	6863      	ldr	r3, [r4, #4]
  40496c:	f043 0301 	orr.w	r3, r3, #1
  404970:	6063      	str	r3, [r4, #4]
  404972:	4640      	mov	r0, r8
  404974:	f7ff f9bc 	bl	403cf0 <__malloc_unlock>
  404978:	4630      	mov	r0, r6
  40497a:	b003      	add	sp, #12
  40497c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404980:	f023 0303 	bic.w	r3, r3, #3
  404984:	18e1      	adds	r1, r4, r3
  404986:	4291      	cmp	r1, r2
  404988:	db1f      	blt.n	4049ca <_realloc_r+0x136>
  40498a:	68c3      	ldr	r3, [r0, #12]
  40498c:	6882      	ldr	r2, [r0, #8]
  40498e:	462e      	mov	r6, r5
  404990:	60d3      	str	r3, [r2, #12]
  404992:	460c      	mov	r4, r1
  404994:	609a      	str	r2, [r3, #8]
  404996:	e7dd      	b.n	404954 <_realloc_r+0xc0>
  404998:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40499c:	eb09 0107 	add.w	r1, r9, r7
  4049a0:	f002 0201 	and.w	r2, r2, #1
  4049a4:	444c      	add	r4, r9
  4049a6:	f043 0301 	orr.w	r3, r3, #1
  4049aa:	4317      	orrs	r7, r2
  4049ac:	f8c9 7004 	str.w	r7, [r9, #4]
  4049b0:	604b      	str	r3, [r1, #4]
  4049b2:	6863      	ldr	r3, [r4, #4]
  4049b4:	f043 0301 	orr.w	r3, r3, #1
  4049b8:	3108      	adds	r1, #8
  4049ba:	6063      	str	r3, [r4, #4]
  4049bc:	4640      	mov	r0, r8
  4049be:	f7ff fe09 	bl	4045d4 <_free_r>
  4049c2:	e7d6      	b.n	404972 <_realloc_r+0xde>
  4049c4:	4611      	mov	r1, r2
  4049c6:	f7fe bdf1 	b.w	4035ac <_malloc_r>
  4049ca:	f01e 0f01 	tst.w	lr, #1
  4049ce:	d18e      	bne.n	4048ee <_realloc_r+0x5a>
  4049d0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4049d4:	eba9 0a01 	sub.w	sl, r9, r1
  4049d8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4049dc:	f021 0103 	bic.w	r1, r1, #3
  4049e0:	440b      	add	r3, r1
  4049e2:	4423      	add	r3, r4
  4049e4:	4293      	cmp	r3, r2
  4049e6:	db25      	blt.n	404a34 <_realloc_r+0x1a0>
  4049e8:	68c2      	ldr	r2, [r0, #12]
  4049ea:	6881      	ldr	r1, [r0, #8]
  4049ec:	4656      	mov	r6, sl
  4049ee:	60ca      	str	r2, [r1, #12]
  4049f0:	6091      	str	r1, [r2, #8]
  4049f2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4049f6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4049fa:	1f22      	subs	r2, r4, #4
  4049fc:	2a24      	cmp	r2, #36	; 0x24
  4049fe:	60c1      	str	r1, [r0, #12]
  404a00:	6088      	str	r0, [r1, #8]
  404a02:	f200 8094 	bhi.w	404b2e <_realloc_r+0x29a>
  404a06:	2a13      	cmp	r2, #19
  404a08:	d96f      	bls.n	404aea <_realloc_r+0x256>
  404a0a:	6829      	ldr	r1, [r5, #0]
  404a0c:	f8ca 1008 	str.w	r1, [sl, #8]
  404a10:	6869      	ldr	r1, [r5, #4]
  404a12:	f8ca 100c 	str.w	r1, [sl, #12]
  404a16:	2a1b      	cmp	r2, #27
  404a18:	f200 80a2 	bhi.w	404b60 <_realloc_r+0x2cc>
  404a1c:	3508      	adds	r5, #8
  404a1e:	f10a 0210 	add.w	r2, sl, #16
  404a22:	e063      	b.n	404aec <_realloc_r+0x258>
  404a24:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404a28:	eba9 0a03 	sub.w	sl, r9, r3
  404a2c:	f8da 1004 	ldr.w	r1, [sl, #4]
  404a30:	f021 0103 	bic.w	r1, r1, #3
  404a34:	1863      	adds	r3, r4, r1
  404a36:	4293      	cmp	r3, r2
  404a38:	f6ff af59 	blt.w	4048ee <_realloc_r+0x5a>
  404a3c:	4656      	mov	r6, sl
  404a3e:	e7d8      	b.n	4049f2 <_realloc_r+0x15e>
  404a40:	6841      	ldr	r1, [r0, #4]
  404a42:	f021 0b03 	bic.w	fp, r1, #3
  404a46:	44a3      	add	fp, r4
  404a48:	f107 0010 	add.w	r0, r7, #16
  404a4c:	4583      	cmp	fp, r0
  404a4e:	da56      	bge.n	404afe <_realloc_r+0x26a>
  404a50:	f01e 0f01 	tst.w	lr, #1
  404a54:	f47f af4b 	bne.w	4048ee <_realloc_r+0x5a>
  404a58:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404a5c:	eba9 0a01 	sub.w	sl, r9, r1
  404a60:	f8da 1004 	ldr.w	r1, [sl, #4]
  404a64:	f021 0103 	bic.w	r1, r1, #3
  404a68:	448b      	add	fp, r1
  404a6a:	4558      	cmp	r0, fp
  404a6c:	dce2      	bgt.n	404a34 <_realloc_r+0x1a0>
  404a6e:	4656      	mov	r6, sl
  404a70:	f8da 100c 	ldr.w	r1, [sl, #12]
  404a74:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404a78:	1f22      	subs	r2, r4, #4
  404a7a:	2a24      	cmp	r2, #36	; 0x24
  404a7c:	60c1      	str	r1, [r0, #12]
  404a7e:	6088      	str	r0, [r1, #8]
  404a80:	f200 808f 	bhi.w	404ba2 <_realloc_r+0x30e>
  404a84:	2a13      	cmp	r2, #19
  404a86:	f240 808a 	bls.w	404b9e <_realloc_r+0x30a>
  404a8a:	6829      	ldr	r1, [r5, #0]
  404a8c:	f8ca 1008 	str.w	r1, [sl, #8]
  404a90:	6869      	ldr	r1, [r5, #4]
  404a92:	f8ca 100c 	str.w	r1, [sl, #12]
  404a96:	2a1b      	cmp	r2, #27
  404a98:	f200 808a 	bhi.w	404bb0 <_realloc_r+0x31c>
  404a9c:	3508      	adds	r5, #8
  404a9e:	f10a 0210 	add.w	r2, sl, #16
  404aa2:	6829      	ldr	r1, [r5, #0]
  404aa4:	6011      	str	r1, [r2, #0]
  404aa6:	6869      	ldr	r1, [r5, #4]
  404aa8:	6051      	str	r1, [r2, #4]
  404aaa:	68a9      	ldr	r1, [r5, #8]
  404aac:	6091      	str	r1, [r2, #8]
  404aae:	eb0a 0107 	add.w	r1, sl, r7
  404ab2:	ebab 0207 	sub.w	r2, fp, r7
  404ab6:	f042 0201 	orr.w	r2, r2, #1
  404aba:	6099      	str	r1, [r3, #8]
  404abc:	604a      	str	r2, [r1, #4]
  404abe:	f8da 3004 	ldr.w	r3, [sl, #4]
  404ac2:	f003 0301 	and.w	r3, r3, #1
  404ac6:	431f      	orrs	r7, r3
  404ac8:	4640      	mov	r0, r8
  404aca:	f8ca 7004 	str.w	r7, [sl, #4]
  404ace:	f7ff f90f 	bl	403cf0 <__malloc_unlock>
  404ad2:	e751      	b.n	404978 <_realloc_r+0xe4>
  404ad4:	682b      	ldr	r3, [r5, #0]
  404ad6:	6003      	str	r3, [r0, #0]
  404ad8:	686b      	ldr	r3, [r5, #4]
  404ada:	6043      	str	r3, [r0, #4]
  404adc:	2a1b      	cmp	r2, #27
  404ade:	d82d      	bhi.n	404b3c <_realloc_r+0x2a8>
  404ae0:	f100 0308 	add.w	r3, r0, #8
  404ae4:	f105 0208 	add.w	r2, r5, #8
  404ae8:	e71b      	b.n	404922 <_realloc_r+0x8e>
  404aea:	4632      	mov	r2, r6
  404aec:	6829      	ldr	r1, [r5, #0]
  404aee:	6011      	str	r1, [r2, #0]
  404af0:	6869      	ldr	r1, [r5, #4]
  404af2:	6051      	str	r1, [r2, #4]
  404af4:	68a9      	ldr	r1, [r5, #8]
  404af6:	6091      	str	r1, [r2, #8]
  404af8:	461c      	mov	r4, r3
  404afa:	46d1      	mov	r9, sl
  404afc:	e72a      	b.n	404954 <_realloc_r+0xc0>
  404afe:	eb09 0107 	add.w	r1, r9, r7
  404b02:	ebab 0b07 	sub.w	fp, fp, r7
  404b06:	f04b 0201 	orr.w	r2, fp, #1
  404b0a:	6099      	str	r1, [r3, #8]
  404b0c:	604a      	str	r2, [r1, #4]
  404b0e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404b12:	f003 0301 	and.w	r3, r3, #1
  404b16:	431f      	orrs	r7, r3
  404b18:	4640      	mov	r0, r8
  404b1a:	f845 7c04 	str.w	r7, [r5, #-4]
  404b1e:	f7ff f8e7 	bl	403cf0 <__malloc_unlock>
  404b22:	462e      	mov	r6, r5
  404b24:	e728      	b.n	404978 <_realloc_r+0xe4>
  404b26:	4629      	mov	r1, r5
  404b28:	f7ff fe50 	bl	4047cc <memmove>
  404b2c:	e6ff      	b.n	40492e <_realloc_r+0x9a>
  404b2e:	4629      	mov	r1, r5
  404b30:	4630      	mov	r0, r6
  404b32:	461c      	mov	r4, r3
  404b34:	46d1      	mov	r9, sl
  404b36:	f7ff fe49 	bl	4047cc <memmove>
  404b3a:	e70b      	b.n	404954 <_realloc_r+0xc0>
  404b3c:	68ab      	ldr	r3, [r5, #8]
  404b3e:	6083      	str	r3, [r0, #8]
  404b40:	68eb      	ldr	r3, [r5, #12]
  404b42:	60c3      	str	r3, [r0, #12]
  404b44:	2a24      	cmp	r2, #36	; 0x24
  404b46:	d017      	beq.n	404b78 <_realloc_r+0x2e4>
  404b48:	f100 0310 	add.w	r3, r0, #16
  404b4c:	f105 0210 	add.w	r2, r5, #16
  404b50:	e6e7      	b.n	404922 <_realloc_r+0x8e>
  404b52:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404b56:	f023 0303 	bic.w	r3, r3, #3
  404b5a:	441c      	add	r4, r3
  404b5c:	462e      	mov	r6, r5
  404b5e:	e6f9      	b.n	404954 <_realloc_r+0xc0>
  404b60:	68a9      	ldr	r1, [r5, #8]
  404b62:	f8ca 1010 	str.w	r1, [sl, #16]
  404b66:	68e9      	ldr	r1, [r5, #12]
  404b68:	f8ca 1014 	str.w	r1, [sl, #20]
  404b6c:	2a24      	cmp	r2, #36	; 0x24
  404b6e:	d00c      	beq.n	404b8a <_realloc_r+0x2f6>
  404b70:	3510      	adds	r5, #16
  404b72:	f10a 0218 	add.w	r2, sl, #24
  404b76:	e7b9      	b.n	404aec <_realloc_r+0x258>
  404b78:	692b      	ldr	r3, [r5, #16]
  404b7a:	6103      	str	r3, [r0, #16]
  404b7c:	696b      	ldr	r3, [r5, #20]
  404b7e:	6143      	str	r3, [r0, #20]
  404b80:	f105 0218 	add.w	r2, r5, #24
  404b84:	f100 0318 	add.w	r3, r0, #24
  404b88:	e6cb      	b.n	404922 <_realloc_r+0x8e>
  404b8a:	692a      	ldr	r2, [r5, #16]
  404b8c:	f8ca 2018 	str.w	r2, [sl, #24]
  404b90:	696a      	ldr	r2, [r5, #20]
  404b92:	f8ca 201c 	str.w	r2, [sl, #28]
  404b96:	3518      	adds	r5, #24
  404b98:	f10a 0220 	add.w	r2, sl, #32
  404b9c:	e7a6      	b.n	404aec <_realloc_r+0x258>
  404b9e:	4632      	mov	r2, r6
  404ba0:	e77f      	b.n	404aa2 <_realloc_r+0x20e>
  404ba2:	4629      	mov	r1, r5
  404ba4:	4630      	mov	r0, r6
  404ba6:	9301      	str	r3, [sp, #4]
  404ba8:	f7ff fe10 	bl	4047cc <memmove>
  404bac:	9b01      	ldr	r3, [sp, #4]
  404bae:	e77e      	b.n	404aae <_realloc_r+0x21a>
  404bb0:	68a9      	ldr	r1, [r5, #8]
  404bb2:	f8ca 1010 	str.w	r1, [sl, #16]
  404bb6:	68e9      	ldr	r1, [r5, #12]
  404bb8:	f8ca 1014 	str.w	r1, [sl, #20]
  404bbc:	2a24      	cmp	r2, #36	; 0x24
  404bbe:	d003      	beq.n	404bc8 <_realloc_r+0x334>
  404bc0:	3510      	adds	r5, #16
  404bc2:	f10a 0218 	add.w	r2, sl, #24
  404bc6:	e76c      	b.n	404aa2 <_realloc_r+0x20e>
  404bc8:	692a      	ldr	r2, [r5, #16]
  404bca:	f8ca 2018 	str.w	r2, [sl, #24]
  404bce:	696a      	ldr	r2, [r5, #20]
  404bd0:	f8ca 201c 	str.w	r2, [sl, #28]
  404bd4:	3518      	adds	r5, #24
  404bd6:	f10a 0220 	add.w	r2, sl, #32
  404bda:	e762      	b.n	404aa2 <_realloc_r+0x20e>
  404bdc:	20400444 	.word	0x20400444

00404be0 <__ascii_wctomb>:
  404be0:	b121      	cbz	r1, 404bec <__ascii_wctomb+0xc>
  404be2:	2aff      	cmp	r2, #255	; 0xff
  404be4:	d804      	bhi.n	404bf0 <__ascii_wctomb+0x10>
  404be6:	700a      	strb	r2, [r1, #0]
  404be8:	2001      	movs	r0, #1
  404bea:	4770      	bx	lr
  404bec:	4608      	mov	r0, r1
  404bee:	4770      	bx	lr
  404bf0:	238a      	movs	r3, #138	; 0x8a
  404bf2:	6003      	str	r3, [r0, #0]
  404bf4:	f04f 30ff 	mov.w	r0, #4294967295
  404bf8:	4770      	bx	lr
  404bfa:	bf00      	nop

00404bfc <__aeabi_drsub>:
  404bfc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404c00:	e002      	b.n	404c08 <__adddf3>
  404c02:	bf00      	nop

00404c04 <__aeabi_dsub>:
  404c04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404c08 <__adddf3>:
  404c08:	b530      	push	{r4, r5, lr}
  404c0a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  404c0e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404c12:	ea94 0f05 	teq	r4, r5
  404c16:	bf08      	it	eq
  404c18:	ea90 0f02 	teqeq	r0, r2
  404c1c:	bf1f      	itttt	ne
  404c1e:	ea54 0c00 	orrsne.w	ip, r4, r0
  404c22:	ea55 0c02 	orrsne.w	ip, r5, r2
  404c26:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  404c2a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404c2e:	f000 80e2 	beq.w	404df6 <__adddf3+0x1ee>
  404c32:	ea4f 5454 	mov.w	r4, r4, lsr #21
  404c36:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  404c3a:	bfb8      	it	lt
  404c3c:	426d      	neglt	r5, r5
  404c3e:	dd0c      	ble.n	404c5a <__adddf3+0x52>
  404c40:	442c      	add	r4, r5
  404c42:	ea80 0202 	eor.w	r2, r0, r2
  404c46:	ea81 0303 	eor.w	r3, r1, r3
  404c4a:	ea82 0000 	eor.w	r0, r2, r0
  404c4e:	ea83 0101 	eor.w	r1, r3, r1
  404c52:	ea80 0202 	eor.w	r2, r0, r2
  404c56:	ea81 0303 	eor.w	r3, r1, r3
  404c5a:	2d36      	cmp	r5, #54	; 0x36
  404c5c:	bf88      	it	hi
  404c5e:	bd30      	pophi	{r4, r5, pc}
  404c60:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404c64:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404c68:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404c6c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404c70:	d002      	beq.n	404c78 <__adddf3+0x70>
  404c72:	4240      	negs	r0, r0
  404c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404c78:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404c7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404c80:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404c84:	d002      	beq.n	404c8c <__adddf3+0x84>
  404c86:	4252      	negs	r2, r2
  404c88:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404c8c:	ea94 0f05 	teq	r4, r5
  404c90:	f000 80a7 	beq.w	404de2 <__adddf3+0x1da>
  404c94:	f1a4 0401 	sub.w	r4, r4, #1
  404c98:	f1d5 0e20 	rsbs	lr, r5, #32
  404c9c:	db0d      	blt.n	404cba <__adddf3+0xb2>
  404c9e:	fa02 fc0e 	lsl.w	ip, r2, lr
  404ca2:	fa22 f205 	lsr.w	r2, r2, r5
  404ca6:	1880      	adds	r0, r0, r2
  404ca8:	f141 0100 	adc.w	r1, r1, #0
  404cac:	fa03 f20e 	lsl.w	r2, r3, lr
  404cb0:	1880      	adds	r0, r0, r2
  404cb2:	fa43 f305 	asr.w	r3, r3, r5
  404cb6:	4159      	adcs	r1, r3
  404cb8:	e00e      	b.n	404cd8 <__adddf3+0xd0>
  404cba:	f1a5 0520 	sub.w	r5, r5, #32
  404cbe:	f10e 0e20 	add.w	lr, lr, #32
  404cc2:	2a01      	cmp	r2, #1
  404cc4:	fa03 fc0e 	lsl.w	ip, r3, lr
  404cc8:	bf28      	it	cs
  404cca:	f04c 0c02 	orrcs.w	ip, ip, #2
  404cce:	fa43 f305 	asr.w	r3, r3, r5
  404cd2:	18c0      	adds	r0, r0, r3
  404cd4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404cd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404cdc:	d507      	bpl.n	404cee <__adddf3+0xe6>
  404cde:	f04f 0e00 	mov.w	lr, #0
  404ce2:	f1dc 0c00 	rsbs	ip, ip, #0
  404ce6:	eb7e 0000 	sbcs.w	r0, lr, r0
  404cea:	eb6e 0101 	sbc.w	r1, lr, r1
  404cee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404cf2:	d31b      	bcc.n	404d2c <__adddf3+0x124>
  404cf4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404cf8:	d30c      	bcc.n	404d14 <__adddf3+0x10c>
  404cfa:	0849      	lsrs	r1, r1, #1
  404cfc:	ea5f 0030 	movs.w	r0, r0, rrx
  404d00:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404d04:	f104 0401 	add.w	r4, r4, #1
  404d08:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404d0c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404d10:	f080 809a 	bcs.w	404e48 <__adddf3+0x240>
  404d14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404d18:	bf08      	it	eq
  404d1a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404d1e:	f150 0000 	adcs.w	r0, r0, #0
  404d22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404d26:	ea41 0105 	orr.w	r1, r1, r5
  404d2a:	bd30      	pop	{r4, r5, pc}
  404d2c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404d30:	4140      	adcs	r0, r0
  404d32:	eb41 0101 	adc.w	r1, r1, r1
  404d36:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404d3a:	f1a4 0401 	sub.w	r4, r4, #1
  404d3e:	d1e9      	bne.n	404d14 <__adddf3+0x10c>
  404d40:	f091 0f00 	teq	r1, #0
  404d44:	bf04      	itt	eq
  404d46:	4601      	moveq	r1, r0
  404d48:	2000      	moveq	r0, #0
  404d4a:	fab1 f381 	clz	r3, r1
  404d4e:	bf08      	it	eq
  404d50:	3320      	addeq	r3, #32
  404d52:	f1a3 030b 	sub.w	r3, r3, #11
  404d56:	f1b3 0220 	subs.w	r2, r3, #32
  404d5a:	da0c      	bge.n	404d76 <__adddf3+0x16e>
  404d5c:	320c      	adds	r2, #12
  404d5e:	dd08      	ble.n	404d72 <__adddf3+0x16a>
  404d60:	f102 0c14 	add.w	ip, r2, #20
  404d64:	f1c2 020c 	rsb	r2, r2, #12
  404d68:	fa01 f00c 	lsl.w	r0, r1, ip
  404d6c:	fa21 f102 	lsr.w	r1, r1, r2
  404d70:	e00c      	b.n	404d8c <__adddf3+0x184>
  404d72:	f102 0214 	add.w	r2, r2, #20
  404d76:	bfd8      	it	le
  404d78:	f1c2 0c20 	rsble	ip, r2, #32
  404d7c:	fa01 f102 	lsl.w	r1, r1, r2
  404d80:	fa20 fc0c 	lsr.w	ip, r0, ip
  404d84:	bfdc      	itt	le
  404d86:	ea41 010c 	orrle.w	r1, r1, ip
  404d8a:	4090      	lslle	r0, r2
  404d8c:	1ae4      	subs	r4, r4, r3
  404d8e:	bfa2      	ittt	ge
  404d90:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404d94:	4329      	orrge	r1, r5
  404d96:	bd30      	popge	{r4, r5, pc}
  404d98:	ea6f 0404 	mvn.w	r4, r4
  404d9c:	3c1f      	subs	r4, #31
  404d9e:	da1c      	bge.n	404dda <__adddf3+0x1d2>
  404da0:	340c      	adds	r4, #12
  404da2:	dc0e      	bgt.n	404dc2 <__adddf3+0x1ba>
  404da4:	f104 0414 	add.w	r4, r4, #20
  404da8:	f1c4 0220 	rsb	r2, r4, #32
  404dac:	fa20 f004 	lsr.w	r0, r0, r4
  404db0:	fa01 f302 	lsl.w	r3, r1, r2
  404db4:	ea40 0003 	orr.w	r0, r0, r3
  404db8:	fa21 f304 	lsr.w	r3, r1, r4
  404dbc:	ea45 0103 	orr.w	r1, r5, r3
  404dc0:	bd30      	pop	{r4, r5, pc}
  404dc2:	f1c4 040c 	rsb	r4, r4, #12
  404dc6:	f1c4 0220 	rsb	r2, r4, #32
  404dca:	fa20 f002 	lsr.w	r0, r0, r2
  404dce:	fa01 f304 	lsl.w	r3, r1, r4
  404dd2:	ea40 0003 	orr.w	r0, r0, r3
  404dd6:	4629      	mov	r1, r5
  404dd8:	bd30      	pop	{r4, r5, pc}
  404dda:	fa21 f004 	lsr.w	r0, r1, r4
  404dde:	4629      	mov	r1, r5
  404de0:	bd30      	pop	{r4, r5, pc}
  404de2:	f094 0f00 	teq	r4, #0
  404de6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404dea:	bf06      	itte	eq
  404dec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404df0:	3401      	addeq	r4, #1
  404df2:	3d01      	subne	r5, #1
  404df4:	e74e      	b.n	404c94 <__adddf3+0x8c>
  404df6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404dfa:	bf18      	it	ne
  404dfc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404e00:	d029      	beq.n	404e56 <__adddf3+0x24e>
  404e02:	ea94 0f05 	teq	r4, r5
  404e06:	bf08      	it	eq
  404e08:	ea90 0f02 	teqeq	r0, r2
  404e0c:	d005      	beq.n	404e1a <__adddf3+0x212>
  404e0e:	ea54 0c00 	orrs.w	ip, r4, r0
  404e12:	bf04      	itt	eq
  404e14:	4619      	moveq	r1, r3
  404e16:	4610      	moveq	r0, r2
  404e18:	bd30      	pop	{r4, r5, pc}
  404e1a:	ea91 0f03 	teq	r1, r3
  404e1e:	bf1e      	ittt	ne
  404e20:	2100      	movne	r1, #0
  404e22:	2000      	movne	r0, #0
  404e24:	bd30      	popne	{r4, r5, pc}
  404e26:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404e2a:	d105      	bne.n	404e38 <__adddf3+0x230>
  404e2c:	0040      	lsls	r0, r0, #1
  404e2e:	4149      	adcs	r1, r1
  404e30:	bf28      	it	cs
  404e32:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  404e36:	bd30      	pop	{r4, r5, pc}
  404e38:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404e3c:	bf3c      	itt	cc
  404e3e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  404e42:	bd30      	popcc	{r4, r5, pc}
  404e44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404e48:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404e4c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404e50:	f04f 0000 	mov.w	r0, #0
  404e54:	bd30      	pop	{r4, r5, pc}
  404e56:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404e5a:	bf1a      	itte	ne
  404e5c:	4619      	movne	r1, r3
  404e5e:	4610      	movne	r0, r2
  404e60:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404e64:	bf1c      	itt	ne
  404e66:	460b      	movne	r3, r1
  404e68:	4602      	movne	r2, r0
  404e6a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404e6e:	bf06      	itte	eq
  404e70:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404e74:	ea91 0f03 	teqeq	r1, r3
  404e78:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404e7c:	bd30      	pop	{r4, r5, pc}
  404e7e:	bf00      	nop

00404e80 <__aeabi_ui2d>:
  404e80:	f090 0f00 	teq	r0, #0
  404e84:	bf04      	itt	eq
  404e86:	2100      	moveq	r1, #0
  404e88:	4770      	bxeq	lr
  404e8a:	b530      	push	{r4, r5, lr}
  404e8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404e90:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404e94:	f04f 0500 	mov.w	r5, #0
  404e98:	f04f 0100 	mov.w	r1, #0
  404e9c:	e750      	b.n	404d40 <__adddf3+0x138>
  404e9e:	bf00      	nop

00404ea0 <__aeabi_i2d>:
  404ea0:	f090 0f00 	teq	r0, #0
  404ea4:	bf04      	itt	eq
  404ea6:	2100      	moveq	r1, #0
  404ea8:	4770      	bxeq	lr
  404eaa:	b530      	push	{r4, r5, lr}
  404eac:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404eb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404eb4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404eb8:	bf48      	it	mi
  404eba:	4240      	negmi	r0, r0
  404ebc:	f04f 0100 	mov.w	r1, #0
  404ec0:	e73e      	b.n	404d40 <__adddf3+0x138>
  404ec2:	bf00      	nop

00404ec4 <__aeabi_f2d>:
  404ec4:	0042      	lsls	r2, r0, #1
  404ec6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404eca:	ea4f 0131 	mov.w	r1, r1, rrx
  404ece:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404ed2:	bf1f      	itttt	ne
  404ed4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404ed8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404edc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404ee0:	4770      	bxne	lr
  404ee2:	f092 0f00 	teq	r2, #0
  404ee6:	bf14      	ite	ne
  404ee8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404eec:	4770      	bxeq	lr
  404eee:	b530      	push	{r4, r5, lr}
  404ef0:	f44f 7460 	mov.w	r4, #896	; 0x380
  404ef4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404ef8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404efc:	e720      	b.n	404d40 <__adddf3+0x138>
  404efe:	bf00      	nop

00404f00 <__aeabi_ul2d>:
  404f00:	ea50 0201 	orrs.w	r2, r0, r1
  404f04:	bf08      	it	eq
  404f06:	4770      	bxeq	lr
  404f08:	b530      	push	{r4, r5, lr}
  404f0a:	f04f 0500 	mov.w	r5, #0
  404f0e:	e00a      	b.n	404f26 <__aeabi_l2d+0x16>

00404f10 <__aeabi_l2d>:
  404f10:	ea50 0201 	orrs.w	r2, r0, r1
  404f14:	bf08      	it	eq
  404f16:	4770      	bxeq	lr
  404f18:	b530      	push	{r4, r5, lr}
  404f1a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404f1e:	d502      	bpl.n	404f26 <__aeabi_l2d+0x16>
  404f20:	4240      	negs	r0, r0
  404f22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404f26:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404f2a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404f2e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404f32:	f43f aedc 	beq.w	404cee <__adddf3+0xe6>
  404f36:	f04f 0203 	mov.w	r2, #3
  404f3a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404f3e:	bf18      	it	ne
  404f40:	3203      	addne	r2, #3
  404f42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404f46:	bf18      	it	ne
  404f48:	3203      	addne	r2, #3
  404f4a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404f4e:	f1c2 0320 	rsb	r3, r2, #32
  404f52:	fa00 fc03 	lsl.w	ip, r0, r3
  404f56:	fa20 f002 	lsr.w	r0, r0, r2
  404f5a:	fa01 fe03 	lsl.w	lr, r1, r3
  404f5e:	ea40 000e 	orr.w	r0, r0, lr
  404f62:	fa21 f102 	lsr.w	r1, r1, r2
  404f66:	4414      	add	r4, r2
  404f68:	e6c1      	b.n	404cee <__adddf3+0xe6>
  404f6a:	bf00      	nop

00404f6c <__aeabi_dmul>:
  404f6c:	b570      	push	{r4, r5, r6, lr}
  404f6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404f72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404f76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404f7a:	bf1d      	ittte	ne
  404f7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404f80:	ea94 0f0c 	teqne	r4, ip
  404f84:	ea95 0f0c 	teqne	r5, ip
  404f88:	f000 f8de 	bleq	405148 <__aeabi_dmul+0x1dc>
  404f8c:	442c      	add	r4, r5
  404f8e:	ea81 0603 	eor.w	r6, r1, r3
  404f92:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404f96:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  404f9a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404f9e:	bf18      	it	ne
  404fa0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404fa4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404fa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404fac:	d038      	beq.n	405020 <__aeabi_dmul+0xb4>
  404fae:	fba0 ce02 	umull	ip, lr, r0, r2
  404fb2:	f04f 0500 	mov.w	r5, #0
  404fb6:	fbe1 e502 	umlal	lr, r5, r1, r2
  404fba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404fbe:	fbe0 e503 	umlal	lr, r5, r0, r3
  404fc2:	f04f 0600 	mov.w	r6, #0
  404fc6:	fbe1 5603 	umlal	r5, r6, r1, r3
  404fca:	f09c 0f00 	teq	ip, #0
  404fce:	bf18      	it	ne
  404fd0:	f04e 0e01 	orrne.w	lr, lr, #1
  404fd4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404fd8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404fdc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404fe0:	d204      	bcs.n	404fec <__aeabi_dmul+0x80>
  404fe2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404fe6:	416d      	adcs	r5, r5
  404fe8:	eb46 0606 	adc.w	r6, r6, r6
  404fec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404ff0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404ff4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404ff8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404ffc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405000:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405004:	bf88      	it	hi
  405006:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40500a:	d81e      	bhi.n	40504a <__aeabi_dmul+0xde>
  40500c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405010:	bf08      	it	eq
  405012:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405016:	f150 0000 	adcs.w	r0, r0, #0
  40501a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40501e:	bd70      	pop	{r4, r5, r6, pc}
  405020:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405024:	ea46 0101 	orr.w	r1, r6, r1
  405028:	ea40 0002 	orr.w	r0, r0, r2
  40502c:	ea81 0103 	eor.w	r1, r1, r3
  405030:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405034:	bfc2      	ittt	gt
  405036:	ebd4 050c 	rsbsgt	r5, r4, ip
  40503a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40503e:	bd70      	popgt	{r4, r5, r6, pc}
  405040:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405044:	f04f 0e00 	mov.w	lr, #0
  405048:	3c01      	subs	r4, #1
  40504a:	f300 80ab 	bgt.w	4051a4 <__aeabi_dmul+0x238>
  40504e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405052:	bfde      	ittt	le
  405054:	2000      	movle	r0, #0
  405056:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40505a:	bd70      	pople	{r4, r5, r6, pc}
  40505c:	f1c4 0400 	rsb	r4, r4, #0
  405060:	3c20      	subs	r4, #32
  405062:	da35      	bge.n	4050d0 <__aeabi_dmul+0x164>
  405064:	340c      	adds	r4, #12
  405066:	dc1b      	bgt.n	4050a0 <__aeabi_dmul+0x134>
  405068:	f104 0414 	add.w	r4, r4, #20
  40506c:	f1c4 0520 	rsb	r5, r4, #32
  405070:	fa00 f305 	lsl.w	r3, r0, r5
  405074:	fa20 f004 	lsr.w	r0, r0, r4
  405078:	fa01 f205 	lsl.w	r2, r1, r5
  40507c:	ea40 0002 	orr.w	r0, r0, r2
  405080:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405084:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405088:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40508c:	fa21 f604 	lsr.w	r6, r1, r4
  405090:	eb42 0106 	adc.w	r1, r2, r6
  405094:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405098:	bf08      	it	eq
  40509a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40509e:	bd70      	pop	{r4, r5, r6, pc}
  4050a0:	f1c4 040c 	rsb	r4, r4, #12
  4050a4:	f1c4 0520 	rsb	r5, r4, #32
  4050a8:	fa00 f304 	lsl.w	r3, r0, r4
  4050ac:	fa20 f005 	lsr.w	r0, r0, r5
  4050b0:	fa01 f204 	lsl.w	r2, r1, r4
  4050b4:	ea40 0002 	orr.w	r0, r0, r2
  4050b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4050bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4050c0:	f141 0100 	adc.w	r1, r1, #0
  4050c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4050c8:	bf08      	it	eq
  4050ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4050ce:	bd70      	pop	{r4, r5, r6, pc}
  4050d0:	f1c4 0520 	rsb	r5, r4, #32
  4050d4:	fa00 f205 	lsl.w	r2, r0, r5
  4050d8:	ea4e 0e02 	orr.w	lr, lr, r2
  4050dc:	fa20 f304 	lsr.w	r3, r0, r4
  4050e0:	fa01 f205 	lsl.w	r2, r1, r5
  4050e4:	ea43 0302 	orr.w	r3, r3, r2
  4050e8:	fa21 f004 	lsr.w	r0, r1, r4
  4050ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4050f0:	fa21 f204 	lsr.w	r2, r1, r4
  4050f4:	ea20 0002 	bic.w	r0, r0, r2
  4050f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4050fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405100:	bf08      	it	eq
  405102:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405106:	bd70      	pop	{r4, r5, r6, pc}
  405108:	f094 0f00 	teq	r4, #0
  40510c:	d10f      	bne.n	40512e <__aeabi_dmul+0x1c2>
  40510e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405112:	0040      	lsls	r0, r0, #1
  405114:	eb41 0101 	adc.w	r1, r1, r1
  405118:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40511c:	bf08      	it	eq
  40511e:	3c01      	subeq	r4, #1
  405120:	d0f7      	beq.n	405112 <__aeabi_dmul+0x1a6>
  405122:	ea41 0106 	orr.w	r1, r1, r6
  405126:	f095 0f00 	teq	r5, #0
  40512a:	bf18      	it	ne
  40512c:	4770      	bxne	lr
  40512e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405132:	0052      	lsls	r2, r2, #1
  405134:	eb43 0303 	adc.w	r3, r3, r3
  405138:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40513c:	bf08      	it	eq
  40513e:	3d01      	subeq	r5, #1
  405140:	d0f7      	beq.n	405132 <__aeabi_dmul+0x1c6>
  405142:	ea43 0306 	orr.w	r3, r3, r6
  405146:	4770      	bx	lr
  405148:	ea94 0f0c 	teq	r4, ip
  40514c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405150:	bf18      	it	ne
  405152:	ea95 0f0c 	teqne	r5, ip
  405156:	d00c      	beq.n	405172 <__aeabi_dmul+0x206>
  405158:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40515c:	bf18      	it	ne
  40515e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405162:	d1d1      	bne.n	405108 <__aeabi_dmul+0x19c>
  405164:	ea81 0103 	eor.w	r1, r1, r3
  405168:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40516c:	f04f 0000 	mov.w	r0, #0
  405170:	bd70      	pop	{r4, r5, r6, pc}
  405172:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405176:	bf06      	itte	eq
  405178:	4610      	moveq	r0, r2
  40517a:	4619      	moveq	r1, r3
  40517c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405180:	d019      	beq.n	4051b6 <__aeabi_dmul+0x24a>
  405182:	ea94 0f0c 	teq	r4, ip
  405186:	d102      	bne.n	40518e <__aeabi_dmul+0x222>
  405188:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40518c:	d113      	bne.n	4051b6 <__aeabi_dmul+0x24a>
  40518e:	ea95 0f0c 	teq	r5, ip
  405192:	d105      	bne.n	4051a0 <__aeabi_dmul+0x234>
  405194:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405198:	bf1c      	itt	ne
  40519a:	4610      	movne	r0, r2
  40519c:	4619      	movne	r1, r3
  40519e:	d10a      	bne.n	4051b6 <__aeabi_dmul+0x24a>
  4051a0:	ea81 0103 	eor.w	r1, r1, r3
  4051a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4051a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4051ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4051b0:	f04f 0000 	mov.w	r0, #0
  4051b4:	bd70      	pop	{r4, r5, r6, pc}
  4051b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4051ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4051be:	bd70      	pop	{r4, r5, r6, pc}

004051c0 <__aeabi_ddiv>:
  4051c0:	b570      	push	{r4, r5, r6, lr}
  4051c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4051c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4051ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4051ce:	bf1d      	ittte	ne
  4051d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4051d4:	ea94 0f0c 	teqne	r4, ip
  4051d8:	ea95 0f0c 	teqne	r5, ip
  4051dc:	f000 f8a7 	bleq	40532e <__aeabi_ddiv+0x16e>
  4051e0:	eba4 0405 	sub.w	r4, r4, r5
  4051e4:	ea81 0e03 	eor.w	lr, r1, r3
  4051e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4051ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4051f0:	f000 8088 	beq.w	405304 <__aeabi_ddiv+0x144>
  4051f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4051f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4051fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405200:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405204:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405208:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40520c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405210:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405214:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405218:	429d      	cmp	r5, r3
  40521a:	bf08      	it	eq
  40521c:	4296      	cmpeq	r6, r2
  40521e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405222:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405226:	d202      	bcs.n	40522e <__aeabi_ddiv+0x6e>
  405228:	085b      	lsrs	r3, r3, #1
  40522a:	ea4f 0232 	mov.w	r2, r2, rrx
  40522e:	1ab6      	subs	r6, r6, r2
  405230:	eb65 0503 	sbc.w	r5, r5, r3
  405234:	085b      	lsrs	r3, r3, #1
  405236:	ea4f 0232 	mov.w	r2, r2, rrx
  40523a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40523e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405242:	ebb6 0e02 	subs.w	lr, r6, r2
  405246:	eb75 0e03 	sbcs.w	lr, r5, r3
  40524a:	bf22      	ittt	cs
  40524c:	1ab6      	subcs	r6, r6, r2
  40524e:	4675      	movcs	r5, lr
  405250:	ea40 000c 	orrcs.w	r0, r0, ip
  405254:	085b      	lsrs	r3, r3, #1
  405256:	ea4f 0232 	mov.w	r2, r2, rrx
  40525a:	ebb6 0e02 	subs.w	lr, r6, r2
  40525e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405262:	bf22      	ittt	cs
  405264:	1ab6      	subcs	r6, r6, r2
  405266:	4675      	movcs	r5, lr
  405268:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40526c:	085b      	lsrs	r3, r3, #1
  40526e:	ea4f 0232 	mov.w	r2, r2, rrx
  405272:	ebb6 0e02 	subs.w	lr, r6, r2
  405276:	eb75 0e03 	sbcs.w	lr, r5, r3
  40527a:	bf22      	ittt	cs
  40527c:	1ab6      	subcs	r6, r6, r2
  40527e:	4675      	movcs	r5, lr
  405280:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405284:	085b      	lsrs	r3, r3, #1
  405286:	ea4f 0232 	mov.w	r2, r2, rrx
  40528a:	ebb6 0e02 	subs.w	lr, r6, r2
  40528e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405292:	bf22      	ittt	cs
  405294:	1ab6      	subcs	r6, r6, r2
  405296:	4675      	movcs	r5, lr
  405298:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40529c:	ea55 0e06 	orrs.w	lr, r5, r6
  4052a0:	d018      	beq.n	4052d4 <__aeabi_ddiv+0x114>
  4052a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4052a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4052aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4052ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4052b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4052b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4052ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4052be:	d1c0      	bne.n	405242 <__aeabi_ddiv+0x82>
  4052c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4052c4:	d10b      	bne.n	4052de <__aeabi_ddiv+0x11e>
  4052c6:	ea41 0100 	orr.w	r1, r1, r0
  4052ca:	f04f 0000 	mov.w	r0, #0
  4052ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4052d2:	e7b6      	b.n	405242 <__aeabi_ddiv+0x82>
  4052d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4052d8:	bf04      	itt	eq
  4052da:	4301      	orreq	r1, r0
  4052dc:	2000      	moveq	r0, #0
  4052de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4052e2:	bf88      	it	hi
  4052e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4052e8:	f63f aeaf 	bhi.w	40504a <__aeabi_dmul+0xde>
  4052ec:	ebb5 0c03 	subs.w	ip, r5, r3
  4052f0:	bf04      	itt	eq
  4052f2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4052f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4052fa:	f150 0000 	adcs.w	r0, r0, #0
  4052fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405302:	bd70      	pop	{r4, r5, r6, pc}
  405304:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405308:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40530c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405310:	bfc2      	ittt	gt
  405312:	ebd4 050c 	rsbsgt	r5, r4, ip
  405316:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40531a:	bd70      	popgt	{r4, r5, r6, pc}
  40531c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405320:	f04f 0e00 	mov.w	lr, #0
  405324:	3c01      	subs	r4, #1
  405326:	e690      	b.n	40504a <__aeabi_dmul+0xde>
  405328:	ea45 0e06 	orr.w	lr, r5, r6
  40532c:	e68d      	b.n	40504a <__aeabi_dmul+0xde>
  40532e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405332:	ea94 0f0c 	teq	r4, ip
  405336:	bf08      	it	eq
  405338:	ea95 0f0c 	teqeq	r5, ip
  40533c:	f43f af3b 	beq.w	4051b6 <__aeabi_dmul+0x24a>
  405340:	ea94 0f0c 	teq	r4, ip
  405344:	d10a      	bne.n	40535c <__aeabi_ddiv+0x19c>
  405346:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40534a:	f47f af34 	bne.w	4051b6 <__aeabi_dmul+0x24a>
  40534e:	ea95 0f0c 	teq	r5, ip
  405352:	f47f af25 	bne.w	4051a0 <__aeabi_dmul+0x234>
  405356:	4610      	mov	r0, r2
  405358:	4619      	mov	r1, r3
  40535a:	e72c      	b.n	4051b6 <__aeabi_dmul+0x24a>
  40535c:	ea95 0f0c 	teq	r5, ip
  405360:	d106      	bne.n	405370 <__aeabi_ddiv+0x1b0>
  405362:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405366:	f43f aefd 	beq.w	405164 <__aeabi_dmul+0x1f8>
  40536a:	4610      	mov	r0, r2
  40536c:	4619      	mov	r1, r3
  40536e:	e722      	b.n	4051b6 <__aeabi_dmul+0x24a>
  405370:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405374:	bf18      	it	ne
  405376:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40537a:	f47f aec5 	bne.w	405108 <__aeabi_dmul+0x19c>
  40537e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405382:	f47f af0d 	bne.w	4051a0 <__aeabi_dmul+0x234>
  405386:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40538a:	f47f aeeb 	bne.w	405164 <__aeabi_dmul+0x1f8>
  40538e:	e712      	b.n	4051b6 <__aeabi_dmul+0x24a>

00405390 <__gedf2>:
  405390:	f04f 3cff 	mov.w	ip, #4294967295
  405394:	e006      	b.n	4053a4 <__cmpdf2+0x4>
  405396:	bf00      	nop

00405398 <__ledf2>:
  405398:	f04f 0c01 	mov.w	ip, #1
  40539c:	e002      	b.n	4053a4 <__cmpdf2+0x4>
  40539e:	bf00      	nop

004053a0 <__cmpdf2>:
  4053a0:	f04f 0c01 	mov.w	ip, #1
  4053a4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4053a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4053ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4053b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4053b4:	bf18      	it	ne
  4053b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4053ba:	d01b      	beq.n	4053f4 <__cmpdf2+0x54>
  4053bc:	b001      	add	sp, #4
  4053be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4053c2:	bf0c      	ite	eq
  4053c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4053c8:	ea91 0f03 	teqne	r1, r3
  4053cc:	bf02      	ittt	eq
  4053ce:	ea90 0f02 	teqeq	r0, r2
  4053d2:	2000      	moveq	r0, #0
  4053d4:	4770      	bxeq	lr
  4053d6:	f110 0f00 	cmn.w	r0, #0
  4053da:	ea91 0f03 	teq	r1, r3
  4053de:	bf58      	it	pl
  4053e0:	4299      	cmppl	r1, r3
  4053e2:	bf08      	it	eq
  4053e4:	4290      	cmpeq	r0, r2
  4053e6:	bf2c      	ite	cs
  4053e8:	17d8      	asrcs	r0, r3, #31
  4053ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4053ee:	f040 0001 	orr.w	r0, r0, #1
  4053f2:	4770      	bx	lr
  4053f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4053f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4053fc:	d102      	bne.n	405404 <__cmpdf2+0x64>
  4053fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405402:	d107      	bne.n	405414 <__cmpdf2+0x74>
  405404:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405408:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40540c:	d1d6      	bne.n	4053bc <__cmpdf2+0x1c>
  40540e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405412:	d0d3      	beq.n	4053bc <__cmpdf2+0x1c>
  405414:	f85d 0b04 	ldr.w	r0, [sp], #4
  405418:	4770      	bx	lr
  40541a:	bf00      	nop

0040541c <__aeabi_cdrcmple>:
  40541c:	4684      	mov	ip, r0
  40541e:	4610      	mov	r0, r2
  405420:	4662      	mov	r2, ip
  405422:	468c      	mov	ip, r1
  405424:	4619      	mov	r1, r3
  405426:	4663      	mov	r3, ip
  405428:	e000      	b.n	40542c <__aeabi_cdcmpeq>
  40542a:	bf00      	nop

0040542c <__aeabi_cdcmpeq>:
  40542c:	b501      	push	{r0, lr}
  40542e:	f7ff ffb7 	bl	4053a0 <__cmpdf2>
  405432:	2800      	cmp	r0, #0
  405434:	bf48      	it	mi
  405436:	f110 0f00 	cmnmi.w	r0, #0
  40543a:	bd01      	pop	{r0, pc}

0040543c <__aeabi_dcmpeq>:
  40543c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405440:	f7ff fff4 	bl	40542c <__aeabi_cdcmpeq>
  405444:	bf0c      	ite	eq
  405446:	2001      	moveq	r0, #1
  405448:	2000      	movne	r0, #0
  40544a:	f85d fb08 	ldr.w	pc, [sp], #8
  40544e:	bf00      	nop

00405450 <__aeabi_dcmplt>:
  405450:	f84d ed08 	str.w	lr, [sp, #-8]!
  405454:	f7ff ffea 	bl	40542c <__aeabi_cdcmpeq>
  405458:	bf34      	ite	cc
  40545a:	2001      	movcc	r0, #1
  40545c:	2000      	movcs	r0, #0
  40545e:	f85d fb08 	ldr.w	pc, [sp], #8
  405462:	bf00      	nop

00405464 <__aeabi_dcmple>:
  405464:	f84d ed08 	str.w	lr, [sp, #-8]!
  405468:	f7ff ffe0 	bl	40542c <__aeabi_cdcmpeq>
  40546c:	bf94      	ite	ls
  40546e:	2001      	movls	r0, #1
  405470:	2000      	movhi	r0, #0
  405472:	f85d fb08 	ldr.w	pc, [sp], #8
  405476:	bf00      	nop

00405478 <__aeabi_dcmpge>:
  405478:	f84d ed08 	str.w	lr, [sp, #-8]!
  40547c:	f7ff ffce 	bl	40541c <__aeabi_cdrcmple>
  405480:	bf94      	ite	ls
  405482:	2001      	movls	r0, #1
  405484:	2000      	movhi	r0, #0
  405486:	f85d fb08 	ldr.w	pc, [sp], #8
  40548a:	bf00      	nop

0040548c <__aeabi_dcmpgt>:
  40548c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405490:	f7ff ffc4 	bl	40541c <__aeabi_cdrcmple>
  405494:	bf34      	ite	cc
  405496:	2001      	movcc	r0, #1
  405498:	2000      	movcs	r0, #0
  40549a:	f85d fb08 	ldr.w	pc, [sp], #8
  40549e:	bf00      	nop

004054a0 <__aeabi_dcmpun>:
  4054a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4054a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4054a8:	d102      	bne.n	4054b0 <__aeabi_dcmpun+0x10>
  4054aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4054ae:	d10a      	bne.n	4054c6 <__aeabi_dcmpun+0x26>
  4054b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4054b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4054b8:	d102      	bne.n	4054c0 <__aeabi_dcmpun+0x20>
  4054ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4054be:	d102      	bne.n	4054c6 <__aeabi_dcmpun+0x26>
  4054c0:	f04f 0000 	mov.w	r0, #0
  4054c4:	4770      	bx	lr
  4054c6:	f04f 0001 	mov.w	r0, #1
  4054ca:	4770      	bx	lr

004054cc <__aeabi_d2iz>:
  4054cc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4054d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4054d4:	d215      	bcs.n	405502 <__aeabi_d2iz+0x36>
  4054d6:	d511      	bpl.n	4054fc <__aeabi_d2iz+0x30>
  4054d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4054dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4054e0:	d912      	bls.n	405508 <__aeabi_d2iz+0x3c>
  4054e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4054e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4054ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4054ee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4054f2:	fa23 f002 	lsr.w	r0, r3, r2
  4054f6:	bf18      	it	ne
  4054f8:	4240      	negne	r0, r0
  4054fa:	4770      	bx	lr
  4054fc:	f04f 0000 	mov.w	r0, #0
  405500:	4770      	bx	lr
  405502:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405506:	d105      	bne.n	405514 <__aeabi_d2iz+0x48>
  405508:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40550c:	bf08      	it	eq
  40550e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405512:	4770      	bx	lr
  405514:	f04f 0000 	mov.w	r0, #0
  405518:	4770      	bx	lr
  40551a:	bf00      	nop

0040551c <__aeabi_uldivmod>:
  40551c:	b953      	cbnz	r3, 405534 <__aeabi_uldivmod+0x18>
  40551e:	b94a      	cbnz	r2, 405534 <__aeabi_uldivmod+0x18>
  405520:	2900      	cmp	r1, #0
  405522:	bf08      	it	eq
  405524:	2800      	cmpeq	r0, #0
  405526:	bf1c      	itt	ne
  405528:	f04f 31ff 	movne.w	r1, #4294967295
  40552c:	f04f 30ff 	movne.w	r0, #4294967295
  405530:	f000 b97a 	b.w	405828 <__aeabi_idiv0>
  405534:	f1ad 0c08 	sub.w	ip, sp, #8
  405538:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40553c:	f000 f806 	bl	40554c <__udivmoddi4>
  405540:	f8dd e004 	ldr.w	lr, [sp, #4]
  405544:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405548:	b004      	add	sp, #16
  40554a:	4770      	bx	lr

0040554c <__udivmoddi4>:
  40554c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405550:	468c      	mov	ip, r1
  405552:	460d      	mov	r5, r1
  405554:	4604      	mov	r4, r0
  405556:	9e08      	ldr	r6, [sp, #32]
  405558:	2b00      	cmp	r3, #0
  40555a:	d151      	bne.n	405600 <__udivmoddi4+0xb4>
  40555c:	428a      	cmp	r2, r1
  40555e:	4617      	mov	r7, r2
  405560:	d96d      	bls.n	40563e <__udivmoddi4+0xf2>
  405562:	fab2 fe82 	clz	lr, r2
  405566:	f1be 0f00 	cmp.w	lr, #0
  40556a:	d00b      	beq.n	405584 <__udivmoddi4+0x38>
  40556c:	f1ce 0c20 	rsb	ip, lr, #32
  405570:	fa01 f50e 	lsl.w	r5, r1, lr
  405574:	fa20 fc0c 	lsr.w	ip, r0, ip
  405578:	fa02 f70e 	lsl.w	r7, r2, lr
  40557c:	ea4c 0c05 	orr.w	ip, ip, r5
  405580:	fa00 f40e 	lsl.w	r4, r0, lr
  405584:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405588:	0c25      	lsrs	r5, r4, #16
  40558a:	fbbc f8fa 	udiv	r8, ip, sl
  40558e:	fa1f f987 	uxth.w	r9, r7
  405592:	fb0a cc18 	mls	ip, sl, r8, ip
  405596:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40559a:	fb08 f309 	mul.w	r3, r8, r9
  40559e:	42ab      	cmp	r3, r5
  4055a0:	d90a      	bls.n	4055b8 <__udivmoddi4+0x6c>
  4055a2:	19ed      	adds	r5, r5, r7
  4055a4:	f108 32ff 	add.w	r2, r8, #4294967295
  4055a8:	f080 8123 	bcs.w	4057f2 <__udivmoddi4+0x2a6>
  4055ac:	42ab      	cmp	r3, r5
  4055ae:	f240 8120 	bls.w	4057f2 <__udivmoddi4+0x2a6>
  4055b2:	f1a8 0802 	sub.w	r8, r8, #2
  4055b6:	443d      	add	r5, r7
  4055b8:	1aed      	subs	r5, r5, r3
  4055ba:	b2a4      	uxth	r4, r4
  4055bc:	fbb5 f0fa 	udiv	r0, r5, sl
  4055c0:	fb0a 5510 	mls	r5, sl, r0, r5
  4055c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4055c8:	fb00 f909 	mul.w	r9, r0, r9
  4055cc:	45a1      	cmp	r9, r4
  4055ce:	d909      	bls.n	4055e4 <__udivmoddi4+0x98>
  4055d0:	19e4      	adds	r4, r4, r7
  4055d2:	f100 33ff 	add.w	r3, r0, #4294967295
  4055d6:	f080 810a 	bcs.w	4057ee <__udivmoddi4+0x2a2>
  4055da:	45a1      	cmp	r9, r4
  4055dc:	f240 8107 	bls.w	4057ee <__udivmoddi4+0x2a2>
  4055e0:	3802      	subs	r0, #2
  4055e2:	443c      	add	r4, r7
  4055e4:	eba4 0409 	sub.w	r4, r4, r9
  4055e8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4055ec:	2100      	movs	r1, #0
  4055ee:	2e00      	cmp	r6, #0
  4055f0:	d061      	beq.n	4056b6 <__udivmoddi4+0x16a>
  4055f2:	fa24 f40e 	lsr.w	r4, r4, lr
  4055f6:	2300      	movs	r3, #0
  4055f8:	6034      	str	r4, [r6, #0]
  4055fa:	6073      	str	r3, [r6, #4]
  4055fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405600:	428b      	cmp	r3, r1
  405602:	d907      	bls.n	405614 <__udivmoddi4+0xc8>
  405604:	2e00      	cmp	r6, #0
  405606:	d054      	beq.n	4056b2 <__udivmoddi4+0x166>
  405608:	2100      	movs	r1, #0
  40560a:	e886 0021 	stmia.w	r6, {r0, r5}
  40560e:	4608      	mov	r0, r1
  405610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405614:	fab3 f183 	clz	r1, r3
  405618:	2900      	cmp	r1, #0
  40561a:	f040 808e 	bne.w	40573a <__udivmoddi4+0x1ee>
  40561e:	42ab      	cmp	r3, r5
  405620:	d302      	bcc.n	405628 <__udivmoddi4+0xdc>
  405622:	4282      	cmp	r2, r0
  405624:	f200 80fa 	bhi.w	40581c <__udivmoddi4+0x2d0>
  405628:	1a84      	subs	r4, r0, r2
  40562a:	eb65 0503 	sbc.w	r5, r5, r3
  40562e:	2001      	movs	r0, #1
  405630:	46ac      	mov	ip, r5
  405632:	2e00      	cmp	r6, #0
  405634:	d03f      	beq.n	4056b6 <__udivmoddi4+0x16a>
  405636:	e886 1010 	stmia.w	r6, {r4, ip}
  40563a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40563e:	b912      	cbnz	r2, 405646 <__udivmoddi4+0xfa>
  405640:	2701      	movs	r7, #1
  405642:	fbb7 f7f2 	udiv	r7, r7, r2
  405646:	fab7 fe87 	clz	lr, r7
  40564a:	f1be 0f00 	cmp.w	lr, #0
  40564e:	d134      	bne.n	4056ba <__udivmoddi4+0x16e>
  405650:	1beb      	subs	r3, r5, r7
  405652:	0c3a      	lsrs	r2, r7, #16
  405654:	fa1f fc87 	uxth.w	ip, r7
  405658:	2101      	movs	r1, #1
  40565a:	fbb3 f8f2 	udiv	r8, r3, r2
  40565e:	0c25      	lsrs	r5, r4, #16
  405660:	fb02 3318 	mls	r3, r2, r8, r3
  405664:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405668:	fb0c f308 	mul.w	r3, ip, r8
  40566c:	42ab      	cmp	r3, r5
  40566e:	d907      	bls.n	405680 <__udivmoddi4+0x134>
  405670:	19ed      	adds	r5, r5, r7
  405672:	f108 30ff 	add.w	r0, r8, #4294967295
  405676:	d202      	bcs.n	40567e <__udivmoddi4+0x132>
  405678:	42ab      	cmp	r3, r5
  40567a:	f200 80d1 	bhi.w	405820 <__udivmoddi4+0x2d4>
  40567e:	4680      	mov	r8, r0
  405680:	1aed      	subs	r5, r5, r3
  405682:	b2a3      	uxth	r3, r4
  405684:	fbb5 f0f2 	udiv	r0, r5, r2
  405688:	fb02 5510 	mls	r5, r2, r0, r5
  40568c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405690:	fb0c fc00 	mul.w	ip, ip, r0
  405694:	45a4      	cmp	ip, r4
  405696:	d907      	bls.n	4056a8 <__udivmoddi4+0x15c>
  405698:	19e4      	adds	r4, r4, r7
  40569a:	f100 33ff 	add.w	r3, r0, #4294967295
  40569e:	d202      	bcs.n	4056a6 <__udivmoddi4+0x15a>
  4056a0:	45a4      	cmp	ip, r4
  4056a2:	f200 80b8 	bhi.w	405816 <__udivmoddi4+0x2ca>
  4056a6:	4618      	mov	r0, r3
  4056a8:	eba4 040c 	sub.w	r4, r4, ip
  4056ac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4056b0:	e79d      	b.n	4055ee <__udivmoddi4+0xa2>
  4056b2:	4631      	mov	r1, r6
  4056b4:	4630      	mov	r0, r6
  4056b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056ba:	f1ce 0420 	rsb	r4, lr, #32
  4056be:	fa05 f30e 	lsl.w	r3, r5, lr
  4056c2:	fa07 f70e 	lsl.w	r7, r7, lr
  4056c6:	fa20 f804 	lsr.w	r8, r0, r4
  4056ca:	0c3a      	lsrs	r2, r7, #16
  4056cc:	fa25 f404 	lsr.w	r4, r5, r4
  4056d0:	ea48 0803 	orr.w	r8, r8, r3
  4056d4:	fbb4 f1f2 	udiv	r1, r4, r2
  4056d8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4056dc:	fb02 4411 	mls	r4, r2, r1, r4
  4056e0:	fa1f fc87 	uxth.w	ip, r7
  4056e4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4056e8:	fb01 f30c 	mul.w	r3, r1, ip
  4056ec:	42ab      	cmp	r3, r5
  4056ee:	fa00 f40e 	lsl.w	r4, r0, lr
  4056f2:	d909      	bls.n	405708 <__udivmoddi4+0x1bc>
  4056f4:	19ed      	adds	r5, r5, r7
  4056f6:	f101 30ff 	add.w	r0, r1, #4294967295
  4056fa:	f080 808a 	bcs.w	405812 <__udivmoddi4+0x2c6>
  4056fe:	42ab      	cmp	r3, r5
  405700:	f240 8087 	bls.w	405812 <__udivmoddi4+0x2c6>
  405704:	3902      	subs	r1, #2
  405706:	443d      	add	r5, r7
  405708:	1aeb      	subs	r3, r5, r3
  40570a:	fa1f f588 	uxth.w	r5, r8
  40570e:	fbb3 f0f2 	udiv	r0, r3, r2
  405712:	fb02 3310 	mls	r3, r2, r0, r3
  405716:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40571a:	fb00 f30c 	mul.w	r3, r0, ip
  40571e:	42ab      	cmp	r3, r5
  405720:	d907      	bls.n	405732 <__udivmoddi4+0x1e6>
  405722:	19ed      	adds	r5, r5, r7
  405724:	f100 38ff 	add.w	r8, r0, #4294967295
  405728:	d26f      	bcs.n	40580a <__udivmoddi4+0x2be>
  40572a:	42ab      	cmp	r3, r5
  40572c:	d96d      	bls.n	40580a <__udivmoddi4+0x2be>
  40572e:	3802      	subs	r0, #2
  405730:	443d      	add	r5, r7
  405732:	1aeb      	subs	r3, r5, r3
  405734:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405738:	e78f      	b.n	40565a <__udivmoddi4+0x10e>
  40573a:	f1c1 0720 	rsb	r7, r1, #32
  40573e:	fa22 f807 	lsr.w	r8, r2, r7
  405742:	408b      	lsls	r3, r1
  405744:	fa05 f401 	lsl.w	r4, r5, r1
  405748:	ea48 0303 	orr.w	r3, r8, r3
  40574c:	fa20 fe07 	lsr.w	lr, r0, r7
  405750:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405754:	40fd      	lsrs	r5, r7
  405756:	ea4e 0e04 	orr.w	lr, lr, r4
  40575a:	fbb5 f9fc 	udiv	r9, r5, ip
  40575e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405762:	fb0c 5519 	mls	r5, ip, r9, r5
  405766:	fa1f f883 	uxth.w	r8, r3
  40576a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40576e:	fb09 f408 	mul.w	r4, r9, r8
  405772:	42ac      	cmp	r4, r5
  405774:	fa02 f201 	lsl.w	r2, r2, r1
  405778:	fa00 fa01 	lsl.w	sl, r0, r1
  40577c:	d908      	bls.n	405790 <__udivmoddi4+0x244>
  40577e:	18ed      	adds	r5, r5, r3
  405780:	f109 30ff 	add.w	r0, r9, #4294967295
  405784:	d243      	bcs.n	40580e <__udivmoddi4+0x2c2>
  405786:	42ac      	cmp	r4, r5
  405788:	d941      	bls.n	40580e <__udivmoddi4+0x2c2>
  40578a:	f1a9 0902 	sub.w	r9, r9, #2
  40578e:	441d      	add	r5, r3
  405790:	1b2d      	subs	r5, r5, r4
  405792:	fa1f fe8e 	uxth.w	lr, lr
  405796:	fbb5 f0fc 	udiv	r0, r5, ip
  40579a:	fb0c 5510 	mls	r5, ip, r0, r5
  40579e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4057a2:	fb00 f808 	mul.w	r8, r0, r8
  4057a6:	45a0      	cmp	r8, r4
  4057a8:	d907      	bls.n	4057ba <__udivmoddi4+0x26e>
  4057aa:	18e4      	adds	r4, r4, r3
  4057ac:	f100 35ff 	add.w	r5, r0, #4294967295
  4057b0:	d229      	bcs.n	405806 <__udivmoddi4+0x2ba>
  4057b2:	45a0      	cmp	r8, r4
  4057b4:	d927      	bls.n	405806 <__udivmoddi4+0x2ba>
  4057b6:	3802      	subs	r0, #2
  4057b8:	441c      	add	r4, r3
  4057ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4057be:	eba4 0408 	sub.w	r4, r4, r8
  4057c2:	fba0 8902 	umull	r8, r9, r0, r2
  4057c6:	454c      	cmp	r4, r9
  4057c8:	46c6      	mov	lr, r8
  4057ca:	464d      	mov	r5, r9
  4057cc:	d315      	bcc.n	4057fa <__udivmoddi4+0x2ae>
  4057ce:	d012      	beq.n	4057f6 <__udivmoddi4+0x2aa>
  4057d0:	b156      	cbz	r6, 4057e8 <__udivmoddi4+0x29c>
  4057d2:	ebba 030e 	subs.w	r3, sl, lr
  4057d6:	eb64 0405 	sbc.w	r4, r4, r5
  4057da:	fa04 f707 	lsl.w	r7, r4, r7
  4057de:	40cb      	lsrs	r3, r1
  4057e0:	431f      	orrs	r7, r3
  4057e2:	40cc      	lsrs	r4, r1
  4057e4:	6037      	str	r7, [r6, #0]
  4057e6:	6074      	str	r4, [r6, #4]
  4057e8:	2100      	movs	r1, #0
  4057ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4057ee:	4618      	mov	r0, r3
  4057f0:	e6f8      	b.n	4055e4 <__udivmoddi4+0x98>
  4057f2:	4690      	mov	r8, r2
  4057f4:	e6e0      	b.n	4055b8 <__udivmoddi4+0x6c>
  4057f6:	45c2      	cmp	sl, r8
  4057f8:	d2ea      	bcs.n	4057d0 <__udivmoddi4+0x284>
  4057fa:	ebb8 0e02 	subs.w	lr, r8, r2
  4057fe:	eb69 0503 	sbc.w	r5, r9, r3
  405802:	3801      	subs	r0, #1
  405804:	e7e4      	b.n	4057d0 <__udivmoddi4+0x284>
  405806:	4628      	mov	r0, r5
  405808:	e7d7      	b.n	4057ba <__udivmoddi4+0x26e>
  40580a:	4640      	mov	r0, r8
  40580c:	e791      	b.n	405732 <__udivmoddi4+0x1e6>
  40580e:	4681      	mov	r9, r0
  405810:	e7be      	b.n	405790 <__udivmoddi4+0x244>
  405812:	4601      	mov	r1, r0
  405814:	e778      	b.n	405708 <__udivmoddi4+0x1bc>
  405816:	3802      	subs	r0, #2
  405818:	443c      	add	r4, r7
  40581a:	e745      	b.n	4056a8 <__udivmoddi4+0x15c>
  40581c:	4608      	mov	r0, r1
  40581e:	e708      	b.n	405632 <__udivmoddi4+0xe6>
  405820:	f1a8 0802 	sub.w	r8, r8, #2
  405824:	443d      	add	r5, r7
  405826:	e72b      	b.n	405680 <__udivmoddi4+0x134>

00405828 <__aeabi_idiv0>:
  405828:	4770      	bx	lr
  40582a:	bf00      	nop
  40582c:	00005441 	.word	0x00005441
  405830:	522b5441 	.word	0x522b5441
  405834:	54455345 	.word	0x54455345
  405838:	00000000 	.word	0x00000000
  40583c:	4e2b5441 	.word	0x4e2b5441
  405840:	53454d41 	.word	0x53454d41
  405844:	65767265 	.word	0x65767265
  405848:	00000072 	.word	0x00000072
  40584c:	522b5441 	.word	0x522b5441
  405850:	30454c4f 	.word	0x30454c4f
  405854:	00000000 	.word	0x00000000
  405858:	30316d68 	.word	0x30316d68
  40585c:	7265735f 	.word	0x7265735f
  405860:	5f726576 	.word	0x5f726576
  405864:	74696e69 	.word	0x74696e69
  405868:	00000000 	.word	0x00000000
  40586c:	63696e49 	.word	0x63696e49
  405870:	696c6169 	.word	0x696c6169
  405874:	646e617a 	.word	0x646e617a
  405878:	2e2e2e6f 	.word	0x2e2e2e6f
  40587c:	00000a0d 	.word	0x00000a0d
  405880:	666e6f43 	.word	0x666e6f43
  405884:	48206769 	.word	0x48206769
  405888:	20353043 	.word	0x20353043
  40588c:	76726553 	.word	0x76726553
  405890:	2e2e7265 	.word	0x2e2e7265
  405894:	000a0d2e 	.word	0x000a0d2e
  405898:	756c6f56 	.word	0x756c6f56
  40589c:	0000656d 	.word	0x0000656d
  4058a0:	0a206425 	.word	0x0a206425
  4058a4:	00000000 	.word	0x00000000
  4058a8:	0000005b 	.word	0x0000005b
  4058ac:	0000205d 	.word	0x0000205d

004058b0 <_global_impure_ptr>:
  4058b0:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  4058c0:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  4058d0:	46454443 00000000 33323130 37363534     CDEF....01234567
  4058e0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4058f0:	0000296c 00000030                       l)..0...

004058f8 <blanks.7223>:
  4058f8:	20202020 20202020 20202020 20202020                     

00405908 <zeroes.7224>:
  405908:	30303030 30303030 30303030 30303030     0000000000000000
  405918:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00405928 <__mprec_bigtens>:
  405928:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405938:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405948:	7f73bf3c 75154fdd                       <.s..O.u

00405950 <__mprec_tens>:
  405950:	00000000 3ff00000 00000000 40240000     .......?......$@
  405960:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405970:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405980:	00000000 412e8480 00000000 416312d0     .......A......cA
  405990:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4059a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4059b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4059c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4059d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4059e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4059f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405a00:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405a10:	79d99db4 44ea7843                       ...yCx.D

00405a18 <p05.6055>:
  405a18:	00000005 00000019 0000007d 00000043     ........}...C...
  405a28:	49534f50 00000058 0000002e              POSIX.......

00405a34 <_ctype_>:
  405a34:	20202000 20202020 28282020 20282828     .         ((((( 
  405a44:	20202020 20202020 20202020 20202020                     
  405a54:	10108820 10101010 10101010 10101010      ...............
  405a64:	04040410 04040404 10040404 10101010     ................
  405a74:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405a84:	01010101 01010101 01010101 10101010     ................
  405a94:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405aa4:	02020202 02020202 02020202 10101010     ................
  405ab4:	00000020 00000000 00000000 00000000      ...............
	...

00405b38 <_init>:
  405b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405b3a:	bf00      	nop
  405b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405b3e:	bc08      	pop	{r3}
  405b40:	469e      	mov	lr, r3
  405b42:	4770      	bx	lr

00405b44 <__init_array_start>:
  405b44:	004025b9 	.word	0x004025b9

00405b48 <__frame_dummy_init_array_entry>:
  405b48:	00400165                                e.@.

00405b4c <_fini>:
  405b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405b4e:	bf00      	nop
  405b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405b52:	bc08      	pop	{r3}
  405b54:	469e      	mov	lr, r3
  405b56:	4770      	bx	lr

00405b58 <__fini_array_start>:
  405b58:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0a90 2040                                   ..@ 

20400444 <__malloc_av_>:
	...
2040044c:	0444 2040 0444 2040 044c 2040 044c 2040     D.@ D.@ L.@ L.@ 
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 

2040084c <__malloc_sbrk_base>:
2040084c:	ffff ffff                                   ....

20400850 <__malloc_trim_threshold>:
20400850:	0000 0002                                   ....

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	4be1 0040 47a1 0040 0000 0000 5a34 0040     .K@..G@.....4Z@.
20400944:	5a30 0040 58a4 0040 58a4 0040 58a4 0040     0Z@..X@..X@..X@.
20400954:	58a4 0040 58a4 0040 58a4 0040 58a4 0040     .X@..X@..X@..X@.
20400964:	58a4 0040 58a4 0040 ffff ffff ffff ffff     .X@..X@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
