
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -204.36

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3485.75    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.45    1.18    1.62 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.62   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.99    1.99   library removal time
                                  1.99   data required time
-----------------------------------------------------------------------------
                                  1.99   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.01    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.65    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3485.75    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.45    1.18    1.62 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.62   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.46    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   42.88    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.88    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.27    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.06    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.12    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.18    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.62    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   31.24    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.01    0.50 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.54    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.16    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.96    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   28.98    0.14    0.16    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.14    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.69    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    5.46    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20583_/A (BUF_X1)
    10   23.63    0.03    0.06    1.05 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.03    0.00    1.05 v _20725_/A2 (NOR2_X1)
     1    3.62    0.02    0.04    1.09 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.02    0.00    1.09 ^ _30277_/B (FA_X1)
     1    1.68    0.01    0.10    1.19 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.19 v _21190_/A (INV_X1)
     1    3.95    0.01    0.02    1.21 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.21 ^ _30278_/A (FA_X1)
     1    4.41    0.02    0.09    1.30 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.30 v _30281_/A (FA_X1)
     1    5.04    0.02    0.11    1.41 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.41 v _30285_/B (FA_X1)
     1    4.11    0.02    0.13    1.54 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.54 ^ _30289_/B (FA_X1)
     1    3.82    0.02    0.10    1.64 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.64 v _30290_/A (FA_X1)
     1    1.85    0.01    0.12    1.75 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.75 ^ _21516_/A (INV_X1)
     1    3.32    0.01    0.01    1.76 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.76 v _30548_/A (HA_X1)
     4    6.48    0.02    0.06    1.82 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.82 v _23764_/B2 (AOI21_X1)
     1    2.36    0.02    0.04    1.86 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.86 ^ _23766_/B1 (OAI21_X1)
     3    5.03    0.01    0.03    1.88 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.88 v _23841_/B1 (AOI21_X1)
     1    1.90    0.02    0.03    1.91 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.91 ^ _23842_/B1 (OAI21_X1)
     1    1.73    0.01    0.02    1.93 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.93 v _23843_/B1 (AOI21_X1)
     1    1.76    0.02    0.03    1.96 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.96 ^ _23844_/A (INV_X1)
     3    5.43    0.01    0.02    1.97 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.97 v _23909_/A3 (NAND3_X1)
     1    1.82    0.01    0.02    2.00 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.00 ^ _23911_/A (OAI21_X1)
     2    3.34    0.01    0.02    2.02 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.02 v _23912_/A3 (NOR3_X1)
     1    2.84    0.03    0.06    2.08 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.08 ^ _23913_/B (XOR2_X1)
     1    5.40    0.04    0.07    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    6.02    0.02    0.06    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    6.14    0.02    0.03    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    3.86    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.71    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   14.26    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25102_/B (MUX2_X1)
     1    1.58    0.01    0.06    2.50 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3485.75    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.45    1.18    1.62 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.62   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.46    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   42.88    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.88    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.27    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.06    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.12    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.18    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.62    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   31.24    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.01    0.50 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.54    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.16    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.96    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   28.98    0.14    0.16    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.14    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.69    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    5.46    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20583_/A (BUF_X1)
    10   23.63    0.03    0.06    1.05 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.03    0.00    1.05 v _20725_/A2 (NOR2_X1)
     1    3.62    0.02    0.04    1.09 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.02    0.00    1.09 ^ _30277_/B (FA_X1)
     1    1.68    0.01    0.10    1.19 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.19 v _21190_/A (INV_X1)
     1    3.95    0.01    0.02    1.21 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.21 ^ _30278_/A (FA_X1)
     1    4.41    0.02    0.09    1.30 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.30 v _30281_/A (FA_X1)
     1    5.04    0.02    0.11    1.41 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.41 v _30285_/B (FA_X1)
     1    4.11    0.02    0.13    1.54 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.54 ^ _30289_/B (FA_X1)
     1    3.82    0.02    0.10    1.64 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.64 v _30290_/A (FA_X1)
     1    1.85    0.01    0.12    1.75 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.75 ^ _21516_/A (INV_X1)
     1    3.32    0.01    0.01    1.76 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.76 v _30548_/A (HA_X1)
     4    6.48    0.02    0.06    1.82 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.82 v _23764_/B2 (AOI21_X1)
     1    2.36    0.02    0.04    1.86 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.86 ^ _23766_/B1 (OAI21_X1)
     3    5.03    0.01    0.03    1.88 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.88 v _23841_/B1 (AOI21_X1)
     1    1.90    0.02    0.03    1.91 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.91 ^ _23842_/B1 (OAI21_X1)
     1    1.73    0.01    0.02    1.93 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.93 v _23843_/B1 (AOI21_X1)
     1    1.76    0.02    0.03    1.96 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.96 ^ _23844_/A (INV_X1)
     3    5.43    0.01    0.02    1.97 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.97 v _23909_/A3 (NAND3_X1)
     1    1.82    0.01    0.02    2.00 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.00 ^ _23911_/A (OAI21_X1)
     2    3.34    0.01    0.02    2.02 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.02 v _23912_/A3 (NOR3_X1)
     1    2.84    0.03    0.06    2.08 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.08 ^ _23913_/B (XOR2_X1)
     1    5.40    0.04    0.07    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    6.02    0.02    0.06    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    6.14    0.02    0.03    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    3.86    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.71    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   14.26    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25102_/B (MUX2_X1)
     1    1.58    0.01    0.06    2.50 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.23   -0.04 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_17048_/Z                               0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   41.94  -16.61 (VIOLATED)
_19183_/ZN                             26.70   42.87  -16.17 (VIOLATED)
_22217_/ZN                             23.23   37.98  -14.75 (VIOLATED)
_24776_/ZN                             16.02   29.07  -13.05 (VIOLATED)
_18977_/ZN                             26.02   39.02  -13.00 (VIOLATED)
_27504_/ZN                             23.23   35.98  -12.74 (VIOLATED)
_22344_/ZN                             23.23   35.96  -12.73 (VIOLATED)
_22284_/ZN                             23.23   35.94  -12.71 (VIOLATED)
_20440_/ZN                             10.47   22.83  -12.36 (VIOLATED)
_18417_/ZN                             26.02   37.89  -11.87 (VIOLATED)
_27512_/ZN                             23.23   34.80  -11.57 (VIOLATED)
_19370_/ZN                             26.02   36.62  -10.60 (VIOLATED)
_18603_/ZN                             26.02   36.53  -10.51 (VIOLATED)
_18615_/ZN                             28.99   39.33  -10.34 (VIOLATED)
_22176_/ZN                             23.23   33.26  -10.03 (VIOLATED)
_18225_/ZN                             26.02   35.98   -9.96 (VIOLATED)
_19553_/ZN                             26.02   35.84   -9.83 (VIOLATED)
_18429_/ZN                             26.02   35.62   -9.60 (VIOLATED)
_20328_/ZN                             16.02   25.62   -9.60 (VIOLATED)
_18215_/ZN                             26.02   35.62   -9.60 (VIOLATED)
_22089_/ZN                             23.23   32.83   -9.59 (VIOLATED)
_22073_/ZN                             23.23   32.42   -9.19 (VIOLATED)
_19731_/ZN                             26.02   34.70   -8.68 (VIOLATED)
_27522_/ZN                             23.23   31.90   -8.66 (VIOLATED)
_20319_/Z                              25.33   33.92   -8.59 (VIOLATED)
_18055_/ZN                             28.99   37.57   -8.58 (VIOLATED)
_20147_/ZN                             10.47   18.85   -8.38 (VIOLATED)
_22133_/ZN                             23.23   30.85   -7.62 (VIOLATED)
_22911_/ZN                             10.47   18.00   -7.53 (VIOLATED)
_22052_/ZN                             23.23   29.89   -6.66 (VIOLATED)
_18028_/ZN                             26.02   31.72   -5.71 (VIOLATED)
_17534_/ZN                             13.81   19.37   -5.56 (VIOLATED)
_25831_/ZN                             10.47   15.78   -5.31 (VIOLATED)
_20352_/ZN                             16.02   21.16   -5.14 (VIOLATED)
_20318_/Z                              25.33   30.45   -5.12 (VIOLATED)
_22868_/ZN                             10.47   15.38   -4.91 (VIOLATED)
_19924_/ZN                             25.33   29.87   -4.54 (VIOLATED)
_20148_/ZN                             10.47   14.59   -4.12 (VIOLATED)
_20890_/ZN                             16.02   19.95   -3.92 (VIOLATED)
_18358_/ZN                             25.33   28.98   -3.65 (VIOLATED)
_22363_/ZN                             26.05   29.47   -3.42 (VIOLATED)
_22301_/ZN                             10.47   13.86   -3.39 (VIOLATED)
_27740_/ZN                             10.47   13.52   -3.05 (VIOLATED)
_19384_/ZN                             26.70   29.65   -2.95 (VIOLATED)
_27336_/ZN                             25.33   28.27   -2.94 (VIOLATED)
_17829_/ZN                             26.05   28.48   -2.42 (VIOLATED)
_23322_/ZN                             10.47   12.71   -2.24 (VIOLATED)
_17917_/ZN                             25.33   27.51   -2.18 (VIOLATED)
_22831_/ZN                             10.47   12.31   -1.84 (VIOLATED)
_18991_/ZN                             31.74   33.52   -1.79 (VIOLATED)
_24996_/ZN                             26.70   28.29   -1.58 (VIOLATED)
_17872_/ZN                             25.33   26.85   -1.52 (VIOLATED)
_17229_/ZN                             16.02   17.42   -1.40 (VIOLATED)
_18471_/ZN                             25.33   26.65   -1.32 (VIOLATED)
_23367_/ZN                             16.02   17.17   -1.15 (VIOLATED)
_21844_/ZN                             10.47   11.43   -0.96 (VIOLATED)
_17619_/ZN                             16.02   16.54   -0.51 (VIOLATED)
_22360_/ZN                             10.47   10.91   -0.44 (VIOLATED)
_21836_/ZN                             10.47   10.89   -0.41 (VIOLATED)
_23147_/ZN                             25.33   25.50   -0.17 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.035037167370319366

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1765

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.611650466918945

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6558

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 60

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1206

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1034

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.10    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.50 ^ _18247_/Z (BUF_X1)
   0.07    0.56 v _18354_/Z (MUX2_X1)
   0.06    0.62 v _18355_/Z (MUX2_X1)
   0.06    0.68 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.16    0.90 ^ _18358_/ZN (AOI21_X1)
   0.06    0.96 ^ _20581_/ZN (AND2_X1)
   0.02    0.98 v _20582_/ZN (AOI21_X1)
   0.06    1.05 v _20583_/Z (BUF_X1)
   0.05    1.09 ^ _20725_/ZN (NOR2_X1)
   0.10    1.19 v _30277_/S (FA_X1)
   0.02    1.21 ^ _21190_/ZN (INV_X1)
   0.09    1.30 v _30278_/S (FA_X1)
   0.11    1.41 v _30281_/S (FA_X1)
   0.13    1.54 ^ _30285_/S (FA_X1)
   0.10    1.64 v _30289_/S (FA_X1)
   0.12    1.75 ^ _30290_/S (FA_X1)
   0.01    1.76 v _21516_/ZN (INV_X1)
   0.06    1.82 v _30548_/S (HA_X1)
   0.04    1.86 ^ _23764_/ZN (AOI21_X1)
   0.03    1.88 v _23766_/ZN (OAI21_X1)
   0.03    1.91 ^ _23841_/ZN (AOI21_X1)
   0.02    1.93 v _23842_/ZN (OAI21_X1)
   0.03    1.96 ^ _23843_/ZN (AOI21_X1)
   0.02    1.97 v _23844_/ZN (INV_X1)
   0.02    2.00 ^ _23909_/ZN (NAND3_X1)
   0.02    2.02 v _23911_/ZN (OAI21_X1)
   0.06    2.08 ^ _23912_/ZN (NOR3_X1)
   0.07    2.15 ^ _23913_/Z (XOR2_X1)
   0.06    2.20 ^ _23914_/Z (MUX2_X1)
   0.03    2.23 v _23915_/ZN (NAND2_X1)
   0.10    2.33 ^ _23924_/ZN (AOI221_X1)
   0.05    2.38 v _23925_/ZN (AOI21_X1)
   0.06    2.44 v _24289_/Z (BUF_X1)
   0.06    2.50 v _25102_/Z (MUX2_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5029

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3440

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.744057

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.49e-03   1.56e-04   1.29e-02  16.3%
Combinational          2.99e-02   3.57e-02   4.29e-04   6.60e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.76e-02   5.85e-04   7.93e-02 100.0%
                          51.8%      47.4%       0.7%
