// Seed: 601583289
module module_0 (
    input wand id_0
);
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd44,
    parameter id_6 = 32'd99
) (
    input tri0 _id_0,
    input wand id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    input supply1 _id_6[id_0 : id_0],
    input tri1 id_7
);
  assign id_2 = (1'd0 - id_5) & (id_7);
  wire id_9, id_10, id_11;
  logic [7:0][1 : id_6  -  id_0] id_12;
  module_0 modCall_1 (id_5);
endmodule
