[03/17 12:42:21      0] 
[03/17 12:42:21      0] Cadence Innovus(TM) Implementation System.
[03/17 12:42:21      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/17 12:42:21      0] 
[03/17 12:42:21      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/17 12:42:21      0] Options:	
[03/17 12:42:21      0] Date:		Mon Mar 17 12:42:21 2025
[03/17 12:42:21      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/17 12:42:21      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/17 12:42:21      0] 
[03/17 12:42:21      0] License:
[03/17 12:42:21      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/17 12:42:21      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/17 12:42:22      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/17 12:42:22      0] 
[03/17 12:42:22      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/17 12:42:22      0] 
[03/17 12:42:22      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/17 12:42:22      0] 
[03/17 12:42:31      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/17 12:42:31      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/17 12:42:31      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/17 12:42:31      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/17 12:42:31      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/17 12:42:31      7] @(#)CDS: CPE v15.23-s045
[03/17 12:42:31      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/17 12:42:31      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/17 12:42:31      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/17 12:42:31      7] @(#)CDS: RCDB 11.7
[03/17 12:42:31      7] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/17 12:42:31      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR.

[03/17 12:42:31      8] 
[03/17 12:42:31      8] **INFO:  MMMC transition support version v31-84 
[03/17 12:42:31      8] 
[03/17 12:42:31      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/17 12:42:31      8] <CMD> suppressMessage ENCEXT-2799
[03/17 12:42:31      8] <CMD> getDrawView
[03/17 12:42:31      8] <CMD> loadWorkspace -name Physical
[03/17 12:42:31      8] <CMD> win
[03/17 12:42:36      9] <CMD> set init_pwr_net VDD
[03/17 12:42:36      9] <CMD> set init_gnd_net VSS
[03/17 12:42:36      9] <CMD> set init_verilog ./netlist/mac_array.v
[03/17 12:42:36      9] <CMD> set init_design_netlisttype Verilog
[03/17 12:42:36      9] <CMD> set init_design_settop 1
[03/17 12:42:36      9] <CMD> set init_top_cell mac_array
[03/17 12:42:36      9] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/17 12:42:36      9] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/17 12:42:36      9] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/17 12:42:36      9] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/17 12:42:36      9] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/17 12:42:36      9] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/17 12:42:36      9] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/17 12:42:36      9] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/17 12:42:36      9] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/17 12:42:36      9] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/17 12:42:36      9] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/17 12:42:36      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/17 12:42:36      9] 
[03/17 12:42:36      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/17 12:42:36      9] 
[03/17 12:42:36      9] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/17 12:42:36      9] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/17 12:42:36      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/17 12:42:36      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/17 12:42:36      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/17 12:42:36      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/17 12:42:36      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/17 12:42:36      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/17 12:42:36      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/17 12:42:36      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 12:42:36      9] The LEF parser will ignore this statement.
[03/17 12:42:36      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/17 12:42:36      9] Set DBUPerIGU to M2 pitch 400.
[03/17 12:42:36      9] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/17 12:42:36      9] Type 'man IMPLF-200' for more detail.
[03/17 12:42:36      9] 
[03/17 12:42:36      9] viaInitial starts at Mon Mar 17 12:42:36 2025
viaInitial ends at Mon Mar 17 12:42:36 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/17 12:42:36      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/17 12:42:36      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/17 12:42:37     10] Read 811 cells in library 'tcbn65gpluswc' 
[03/17 12:42:37     10] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/17 12:42:38     11] Read 811 cells in library 'tcbn65gplusbc' 
[03/17 12:42:38     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.28min, fe_mem=475.5M) ***
[03/17 12:42:38     11] *** Begin netlist parsing (mem=475.5M) ***
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 12:42:38     11] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/17 12:42:38     11] To increase the message display limit, refer to the product command reference manual.
[03/17 12:42:38     11] Created 811 new cells from 2 timing libraries.
[03/17 12:42:38     11] Reading netlist ...
[03/17 12:42:38     11] Backslashed names will retain backslash and a trailing blank character.
[03/17 12:42:38     11] Reading verilog netlist './netlist/mac_array.v'
[03/17 12:42:38     11] 
[03/17 12:42:38     11] *** Memory Usage v#1 (Current mem = 475.504M, initial mem = 149.258M) ***
[03/17 12:42:38     11] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=475.5M) ***
[03/17 12:42:38     11] Set top cell to mac_array.
[03/17 12:42:39     11] Hooked 1622 DB cells to tlib cells.
[03/17 12:42:39     11] Starting recursive module instantiation check.
[03/17 12:42:39     11] No recursion found.
[03/17 12:42:39     11] Building hierarchical netlist for Cell mac_array ...
[03/17 12:42:39     11] *** Netlist is unique.
[03/17 12:42:39     11] ** info: there are 1674 modules.
[03/17 12:42:39     11] ** info: there are 16116 stdCell insts.
[03/17 12:42:39     11] 
[03/17 12:42:39     11] *** Memory Usage v#1 (Current mem = 537.016M, initial mem = 149.258M) ***
[03/17 12:42:39     11] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 12:42:39     11] Type 'man IMPFP-3961' for more detail.
[03/17 12:42:39     11] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 12:42:39     11] Type 'man IMPFP-3961' for more detail.
[03/17 12:42:39     11] Set Default Net Delay as 1000 ps.
[03/17 12:42:39     11] Set Default Net Load as 0.5 pF. 
[03/17 12:42:39     11] Set Default Input Pin Transition as 0.1 ps.
[03/17 12:42:39     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/17 12:42:39     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/17 12:42:39     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 12:42:39     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 12:42:39     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 12:42:39     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 12:42:39     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/17 12:42:39     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 12:42:39     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 12:42:39     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 12:42:39     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 12:42:39     12] Importing multi-corner RC tables ... 
[03/17 12:42:39     12] Summary of Active RC-Corners : 
[03/17 12:42:39     12]  
[03/17 12:42:39     12]  Analysis View: WC_VIEW
[03/17 12:42:39     12]     RC-Corner Name        : Cmax
[03/17 12:42:39     12]     RC-Corner Index       : 0
[03/17 12:42:39     12]     RC-Corner Temperature : 125 Celsius
[03/17 12:42:39     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/17 12:42:39     12]     RC-Corner PreRoute Res Factor         : 1
[03/17 12:42:39     12]     RC-Corner PreRoute Cap Factor         : 1
[03/17 12:42:39     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 12:42:39     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 12:42:39     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 12:42:39     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 12:42:39     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 12:42:39     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 12:42:39     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 12:42:39     12]  
[03/17 12:42:39     12]  Analysis View: BC_VIEW
[03/17 12:42:39     12]     RC-Corner Name        : Cmin
[03/17 12:42:39     12]     RC-Corner Index       : 1
[03/17 12:42:39     12]     RC-Corner Temperature : -40 Celsius
[03/17 12:42:39     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/17 12:42:39     12]     RC-Corner PreRoute Res Factor         : 1
[03/17 12:42:39     12]     RC-Corner PreRoute Cap Factor         : 1
[03/17 12:42:39     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 12:42:39     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 12:42:39     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 12:42:39     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 12:42:39     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 12:42:39     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 12:42:39     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 12:42:39     12] *Info: initialize multi-corner CTS.
[03/17 12:42:39     12] Reading timing constraints file './constraints/mac_array.sdc' ...
[03/17 12:42:39     12] Current (total cpu=0:00:12.3, real=0:00:18.0, peak res=286.7M, current mem=656.1M)
[03/17 12:42:39     12] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/mac_array.sdc, Line 10).
[03/17 12:42:39     12] 
[03/17 12:42:39     12] INFO (CTE): Reading of timing constraints file ./constraints/mac_array.sdc completed, with 1 WARNING
[03/17 12:42:39     12] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=301.9M, current mem=673.3M)
[03/17 12:42:39     12] Current (total cpu=0:00:12.4, real=0:00:18.0, peak res=301.9M, current mem=673.3M)
[03/17 12:42:39     12] Summary for sequential cells idenfication: 
[03/17 12:42:39     12] Identified SBFF number: 199
[03/17 12:42:39     12] Identified MBFF number: 0
[03/17 12:42:39     12] Not identified SBFF number: 0
[03/17 12:42:39     12] Not identified MBFF number: 0
[03/17 12:42:39     12] Number of sequential cells which are not FFs: 104
[03/17 12:42:39     12] 
[03/17 12:42:39     12] Total number of combinational cells: 492
[03/17 12:42:39     12] Total number of sequential cells: 303
[03/17 12:42:39     12] Total number of tristate cells: 11
[03/17 12:42:39     12] Total number of level shifter cells: 0
[03/17 12:42:39     12] Total number of power gating cells: 0
[03/17 12:42:39     12] Total number of isolation cells: 0
[03/17 12:42:39     12] Total number of power switch cells: 0
[03/17 12:42:39     12] Total number of pulse generator cells: 0
[03/17 12:42:39     12] Total number of always on buffers: 0
[03/17 12:42:39     12] Total number of retention cells: 0
[03/17 12:42:39     12] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/17 12:42:39     12] Total number of usable buffers: 18
[03/17 12:42:39     12] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/17 12:42:39     12] Total number of unusable buffers: 9
[03/17 12:42:39     12] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/17 12:42:39     12] Total number of usable inverters: 18
[03/17 12:42:39     12] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/17 12:42:39     12] Total number of unusable inverters: 9
[03/17 12:42:39     12] List of identified usable delay cells:
[03/17 12:42:39     12] Total number of identified usable delay cells: 0
[03/17 12:42:39     12] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/17 12:42:39     12] Total number of identified unusable delay cells: 9
[03/17 12:42:39     12] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 12:42:39     12] 
[03/17 12:42:39     12] *** Summary of all messages that are not suppressed in this session:
[03/17 12:42:39     12] Severity  ID               Count  Summary                                  
[03/17 12:42:39     12] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/17 12:42:39     12] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/17 12:42:39     12] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/17 12:42:39     12] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/17 12:42:39     12] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/17 12:42:39     12] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/17 12:42:39     12] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/17 12:42:39     12] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/17 12:42:39     12] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/17 12:42:39     12] *** Message Summary: 1633 warning(s), 2 error(s)
[03/17 12:42:39     12] 
[03/17 12:42:39     12] <CMD> set_interactive_constraint_modes {CON}
[03/17 12:42:39     12] <CMD> setDesignMode -process 65
[03/17 12:42:39     12] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/17 12:42:39     12] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/17 12:42:39     12] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/17 12:42:39     12] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/17 12:42:39     12] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/17 12:42:39     12] Updating process node dependent CCOpt properties for the 65nm process node.
[03/17 12:42:47     13] <CMD> floorPlan -site core -r 1 0.5 10 10 10 10
[03/17 12:42:47     13] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/17 12:42:47     13] <CMD> timeDesign -preplace -prefix preplace
[03/17 12:42:47     13] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/17 12:42:47     13] Set Using Default Delay Limit as 101.
[03/17 12:42:47     13] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 12:42:47     13] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/17 12:42:47     13] Set Default Net Delay as 0 ps.
[03/17 12:42:47     13] Set Default Net Load as 0 pF. 
[03/17 12:42:47     13] Effort level <high> specified for reg2reg path_group
[03/17 12:42:48     14] #################################################################################
[03/17 12:42:48     14] # Design Stage: PreRoute
[03/17 12:42:48     14] # Design Name: mac_array
[03/17 12:42:48     14] # Design Mode: 65nm
[03/17 12:42:48     14] # Analysis Mode: MMMC Non-OCV 
[03/17 12:42:48     14] # Parasitics Mode: No SPEF/RCDB
[03/17 12:42:48     14] # Signoff Settings: SI Off 
[03/17 12:42:48     14] #################################################################################
[03/17 12:42:48     14] AAE_INFO: 1 threads acquired from CTE.
[03/17 12:42:48     14] Calculate delays in BcWc mode...
[03/17 12:42:48     14] Topological Sorting (CPU = 0:00:00.0, MEM = 872.6M, InitMEM = 869.1M)
[03/17 12:42:51     17] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/17 12:42:51     17] End delay calculation. (MEM=1067.06 CPU=0:00:02.1 REAL=0:00:03.0)
[03/17 12:42:51     17] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1067.1M) ***
[03/17 12:42:51     17] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:00:17.8 mem=1067.1M)
[03/17 12:42:51     18] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.679  | -0.679  | -0.199  |
|           TNS (ns):|-621.895 |-621.895 | -35.541 |
|    Violating Paths:|  1563   |  1563   |   227   |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/17 12:42:51     18] Resetting back High Fanout Nets as non-ideal
[03/17 12:42:51     18] Set Default Net Delay as 1000 ps.
[03/17 12:42:51     18] Set Default Net Load as 0.5 pF. 
[03/17 12:42:51     18] Reported timing to dir ./timingReports
[03/17 12:42:51     18] Total CPU time: 4.45 sec
[03/17 12:42:51     18] Total Real time: 4.0 sec
[03/17 12:42:51     18] Total Memory Usage: 982.902344 Mbytes
[03/17 12:42:51     18] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/17 12:42:51     18] 16116 new pwr-pin connections were made to global net 'VDD'.
[03/17 12:42:51     18] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/17 12:42:51     18] 16116 new gnd-pin connections were made to global net 'VSS'.
[03/17 12:42:51     18] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/17 12:42:51     18] 
[03/17 12:42:51     18] Ring generation is complete; vias are now being generated.
[03/17 12:42:51     18] The power planner created 8 wires.
[03/17 12:42:51     18] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 982.9M) ***
[03/17 12:42:51     18] <CMD> setAddStripeMode -break_at block_ring
[03/17 12:42:51     18] Stripe will break at block ring.
[03/17 12:42:51     18] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 10
[03/17 12:42:51     18] 
[03/17 12:42:51     18] Starting stripe generation ...
[03/17 12:42:51     18] Non-Default setAddStripeOption Settings :
[03/17 12:42:51     18]   NONE
[03/17 12:42:51     18] Stripe generation is complete; vias are now being generated.
[03/17 12:42:51     18] The power planner created 20 wires.
[03/17 12:42:51     18] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 982.9M) ***
[03/17 12:42:51     18] <CMD> sroute
[03/17 12:42:52     18] *** Begin SPECIAL ROUTE on Mon Mar 17 12:42:52 2025 ***
[03/17 12:42:52     18] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array
[03/17 12:42:52     18] SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/17 12:42:52     18] 
[03/17 12:42:52     18] Begin option processing ...
[03/17 12:42:52     18] srouteConnectPowerBump set to false
[03/17 12:42:52     18] routeSpecial set to true
[03/17 12:42:52     18] srouteConnectConverterPin set to false
[03/17 12:42:52     18] srouteFollowCorePinEnd set to 3
[03/17 12:42:52     18] srouteJogControl set to "preferWithChanges differentLayer"
[03/17 12:42:52     18] sroutePadPinAllPorts set to true
[03/17 12:42:52     18] sroutePreserveExistingRoutes set to true
[03/17 12:42:52     18] srouteRoutePowerBarPortOnBothDir set to true
[03/17 12:42:52     18] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1868.00 megs.
[03/17 12:42:52     18] 
[03/17 12:42:52     18] Reading DB technology information...
[03/17 12:42:52     18] Finished reading DB technology information.
[03/17 12:42:52     18] Reading floorplan and netlist information...
[03/17 12:42:52     18] Finished reading floorplan and netlist information.
[03/17 12:42:52     18] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/17 12:42:52     18] Read in 846 macros, 74 used
[03/17 12:42:52     18] Read in 74 components
[03/17 12:42:52     18]   74 core components: 74 unplaced, 0 placed, 0 fixed
[03/17 12:42:52     18] Read in 252 logical pins
[03/17 12:42:52     18] Read in 252 nets
[03/17 12:42:52     18] Read in 2 special nets, 2 routed
[03/17 12:42:52     18] Read in 148 terminals
[03/17 12:42:52     18] Begin power routing ...
[03/17 12:42:52     18] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/17 12:42:52     18] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/17 12:42:52     18] Type 'man IMPSR-1256' for more detail.
[03/17 12:42:52     18] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 12:42:52     18] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/17 12:42:52     18] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/17 12:42:52     18] Type 'man IMPSR-1256' for more detail.
[03/17 12:42:52     18] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 12:42:52     18] CPU time for FollowPin 0 seconds
[03/17 12:42:52     18] CPU time for FollowPin 0 seconds
[03/17 12:42:52     18]   Number of IO ports routed: 0
[03/17 12:42:52     18]   Number of Block ports routed: 0
[03/17 12:42:52     18]   Number of Stripe ports routed: 0
[03/17 12:42:52     18]   Number of Core ports routed: 430
[03/17 12:42:52     18]   Number of Pad ports routed: 0
[03/17 12:42:52     18]   Number of Power Bump ports routed: 0
[03/17 12:42:52     18]   Number of Followpin connections: 215
[03/17 12:42:52     18] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1885.00 megs.
[03/17 12:42:52     18] 
[03/17 12:42:52     18] 
[03/17 12:42:52     18] 
[03/17 12:42:52     18]  Begin updating DB with routing results ...
[03/17 12:42:52     18]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/17 12:42:52     18] Pin and blockage extraction finished
[03/17 12:42:52     18] 
[03/17 12:42:52     18] 
sroute post-processing starts at Mon Mar 17 12:42:52 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/17 12:42:52     18] sroute post-processing ends at Mon Mar 17 12:42:52 2025

sroute post-processing starts at Mon Mar 17 12:42:52 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/17 12:42:52     18] sroute post-processing ends at Mon Mar 17 12:42:52 2025
sroute: Total CPU time used = 0:0:0
[03/17 12:42:52     18] sroute: Total Real time used = 0:0:0
[03/17 12:42:52     18] sroute: Total Memory used = 16.12 megs
[03/17 12:42:52     18] sroute: Total Peak Memory used = 999.02 megs
[03/17 12:43:08     21] <CMD> saveDesign floorplan.enc
[03/17 12:43:08     21] Writing Netlist "floorplan.enc.dat.tmp/mac_array.v.gz" ...
[03/17 12:43:08     21] Saving AAE Data ...
[03/17 12:43:08     21] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/17 12:43:08     21] Saving mode setting ...
[03/17 12:43:08     21] Saving global file ...
[03/17 12:43:08     21] Saving floorplan file ...
[03/17 12:43:08     21] Saving Drc markers ...
[03/17 12:43:08     21] ... No Drc file written since there is no markers found.
[03/17 12:43:08     21] Saving placement file ...
[03/17 12:43:08     21] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=999.0M) ***
[03/17 12:43:08     21] Saving route file ...
[03/17 12:43:09     21] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=999.0M) ***
[03/17 12:43:09     21] Saving DEF file ...
[03/17 12:43:09     21] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/17 12:43:09     21] 
[03/17 12:43:09     21] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/17 12:43:09     21] 
[03/17 12:43:09     21] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/17 12:43:10     23] Generated self-contained design floorplan.enc.dat.tmp
[03/17 12:43:10     23] 
[03/17 12:43:10     23] *** Summary of all messages that are not suppressed in this session:
[03/17 12:43:10     23] Severity  ID               Count  Summary                                  
[03/17 12:43:10     23] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/17 12:43:10     23] ERROR     IMPOAX-142           2  %s                                       
[03/17 12:43:10     23] *** Message Summary: 0 warning(s), 3 error(s)
[03/17 12:43:10     23] 
[03/17 12:43:10     23] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/17 12:43:10     23] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/17 12:43:10     23] <CMD> place_opt_design
[03/17 12:43:10     23] *** Starting GigaPlace ***
[03/17 12:43:10     23] **INFO: user set placement options
[03/17 12:43:10     23] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/17 12:43:10     23] **INFO: user set opt options
[03/17 12:43:10     23] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/17 12:43:10     23] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/17 12:43:10     23] **INFO: Enable pre-place timing setting for timing analysis
[03/17 12:43:10     23] Set Using Default Delay Limit as 101.
[03/17 12:43:10     23] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 12:43:10     23] Set Default Net Delay as 0 ps.
[03/17 12:43:10     23] Set Default Net Load as 0 pF. 
[03/17 12:43:10     23] **INFO: Analyzing IO path groups for slack adjustment
[03/17 12:43:11     23] Effort level <high> specified for reg2reg_tmp.19779 path_group
[03/17 12:43:11     23] #################################################################################
[03/17 12:43:11     23] # Design Stage: PreRoute
[03/17 12:43:11     23] # Design Name: mac_array
[03/17 12:43:11     23] # Design Mode: 65nm
[03/17 12:43:11     23] # Analysis Mode: MMMC Non-OCV 
[03/17 12:43:11     23] # Parasitics Mode: No SPEF/RCDB
[03/17 12:43:11     23] # Signoff Settings: SI Off 
[03/17 12:43:11     23] #################################################################################
[03/17 12:43:11     23] Calculate delays in BcWc mode...
[03/17 12:43:11     23] Topological Sorting (CPU = 0:00:00.0, MEM = 1034.5M, InitMEM = 1032.0M)
[03/17 12:43:13     26] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:43:13     26] End delay calculation. (MEM=1108.04 CPU=0:00:02.1 REAL=0:00:02.0)
[03/17 12:43:13     26] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1108.0M) ***
[03/17 12:43:14     27] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.0) (Real : 0:00:04.0) (mem : 1108.0M)
[03/17 12:43:14     27] *** Start deleteBufferTree ***
[03/17 12:43:14     27] *info: Marking 0 level shifter instances dont touch
[03/17 12:43:14     27] *info: Marking 0 always on instances dont touch
[03/17 12:43:14     27] Info: Detect buffers to remove automatically.
[03/17 12:43:14     27] Analyzing netlist ...
[03/17 12:43:14     27] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/17 12:43:15     27] Updating netlist
[03/17 12:43:15     27] 
[03/17 12:43:15     27] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 54 instances (buffers/inverters) removed
[03/17 12:43:15     27] *       :      1 instance  of type 'INVD6' removed
[03/17 12:43:15     27] *       :      8 instances of type 'INVD0' removed
[03/17 12:43:15     27] *       :      7 instances of type 'CKND6' removed
[03/17 12:43:15     27] *       :      4 instances of type 'CKBD1' removed
[03/17 12:43:15     27] *       :     20 instances of type 'BUFFD2' removed
[03/17 12:43:15     27] *       :     14 instances of type 'BUFFD1' removed
[03/17 12:43:15     27] *** Finish deleteBufferTree (0:00:00.4) ***
[03/17 12:43:15     27] **INFO: Disable pre-place timing setting for timing analysis
[03/17 12:43:15     27] Set Using Default Delay Limit as 1000.
[03/17 12:43:15     27] Set Default Net Delay as 1000 ps.
[03/17 12:43:15     27] Set Default Net Load as 0.5 pF. 
[03/17 12:43:15     27] Deleted 0 physical inst  (cell - / prefix -).
[03/17 12:43:15     27] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/17 12:43:15     27] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/17 12:43:15     27] Define the scan chains before using this option.
[03/17 12:43:15     27] Type 'man IMPSP-9042' for more detail.
[03/17 12:43:15     27] #spOpts: N=65 
[03/17 12:43:15     27] #std cell=16070 (0 fixed + 16070 movable) #block=0 (0 floating + 0 preplaced)
[03/17 12:43:15     27] #ioInst=0 #net=18513 #term=60239 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=252
[03/17 12:43:15     27] stdCell: 16070 single + 0 double + 0 multi
[03/17 12:43:15     27] Total standard cell length = 41.2940 (mm), area = 0.0743 (mm^2)
[03/17 12:43:15     27] Core basic site is core
[03/17 12:43:15     27] Estimated cell power/ground rail width = 0.365 um
[03/17 12:43:15     27] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 12:43:15     27] Apply auto density screen in pre-place stage.
[03/17 12:43:15     27] Auto density screen increases utilization from 0.499 to 0.499
[03/17 12:43:15     27] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.7M
[03/17 12:43:15     27] Average module density = 0.499.
[03/17 12:43:15     27] Density for the design = 0.499.
[03/17 12:43:15     27]        = stdcell_area 206470 sites (74329 um^2) / alloc_area 413662 sites (148918 um^2).
[03/17 12:43:15     27] Pin Density = 0.1456.
[03/17 12:43:15     27]             = total # of pins 60239 / total area 413662.
[03/17 12:43:15     27] Initial padding reaches pin density 0.393 for top
[03/17 12:43:15     27] Initial padding increases density from 0.499 to 0.601 for top
[03/17 12:43:15     27] *Internal placement parameters: * | 14 | 0x000555
[03/17 12:43:17     30] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:43:17     30] End delay calculation. (MEM=1127.12 CPU=0:00:02.0 REAL=0:00:02.0)
[03/17 12:43:18     30] Clock gating cells determined by native netlist tracing.
[03/17 12:43:18     30] Iteration  1: Total net bbox = 4.197e+04 (4.20e+04 0.00e+00)
[03/17 12:43:18     30]               Est.  stn bbox = 5.166e+04 (5.17e+04 0.00e+00)
[03/17 12:43:18     30]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1127.1M
[03/17 12:43:18     30] Iteration  2: Total net bbox = 7.640e+04 (3.84e+04 3.80e+04)
[03/17 12:43:18     30]               Est.  stn bbox = 9.544e+04 (4.78e+04 4.76e+04)
[03/17 12:43:18     30]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1127.1M
[03/17 12:43:19     31] Iteration  3: Total net bbox = 7.638e+04 (3.48e+04 4.16e+04)
[03/17 12:43:19     31]               Est.  stn bbox = 9.794e+04 (4.67e+04 5.12e+04)
[03/17 12:43:19     31]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1127.1M
[03/17 12:43:20     32] Iteration  4: Total net bbox = 1.022e+05 (3.78e+04 6.44e+04)
[03/17 12:43:20     32]               Est.  stn bbox = 1.329e+05 (4.89e+04 8.41e+04)
[03/17 12:43:20     32]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1127.1M
[03/17 12:43:26     39] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:43:26     39] End delay calculation. (MEM=1127.12 CPU=0:00:02.5 REAL=0:00:02.0)
[03/17 12:43:27     40] nrCritNet: 1.86% ( 344 / 18513 ) cutoffSlk: -3086.9ps stdDelay: 14.2ps
[03/17 12:43:27     40] Iteration  5: Total net bbox = 3.032e+05 (1.35e+05 1.68e+05)
[03/17 12:43:27     40]               Est.  stn bbox = 3.563e+05 (1.56e+05 2.00e+05)
[03/17 12:43:27     40]               cpu = 0:00:07.5 real = 0:00:07.0 mem = 1127.1M
[03/17 12:43:28     41] Iteration  6: Total net bbox = 1.431e+05 (5.03e+04 9.28e+04)
[03/17 12:43:28     41]               Est.  stn bbox = 1.771e+05 (6.28e+04 1.14e+05)
[03/17 12:43:28     41]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1127.1M
[03/17 12:43:31     44] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:43:31     44] End delay calculation. (MEM=1127.12 CPU=0:00:02.1 REAL=0:00:02.0)
[03/17 12:43:32     45] nrCritNet: 1.86% ( 344 / 18513 ) cutoffSlk: -3086.9ps stdDelay: 14.2ps
[03/17 12:43:32     45] Iteration  7: Total net bbox = 1.657e+05 (6.88e+04 9.69e+04)
[03/17 12:43:32     45]               Est.  stn bbox = 2.028e+05 (8.44e+04 1.18e+05)
[03/17 12:43:32     45]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1127.1M
[03/17 12:43:33     45] Iteration  8: Total net bbox = 2.037e+05 (7.09e+04 1.33e+05)
[03/17 12:43:33     45]               Est.  stn bbox = 2.472e+05 (8.65e+04 1.61e+05)
[03/17 12:43:33     45]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1127.1M
[03/17 12:43:36     48] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:43:36     48] End delay calculation. (MEM=1127.12 CPU=0:00:02.1 REAL=0:00:02.0)
[03/17 12:43:37     49] nrCritNet: 1.86% ( 344 / 18513 ) cutoffSlk: -3086.9ps stdDelay: 14.2ps
[03/17 12:43:37     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:37     49] enableMT= 3
[03/17 12:43:37     49] useHNameCompare= 3 (lazy mode)
[03/17 12:43:37     49] doMTMainInit= 1
[03/17 12:43:37     49] doMTFlushLazyWireDelete= 1
[03/17 12:43:37     49] useFastLRoute= 0
[03/17 12:43:37     49] useFastCRoute= 1
[03/17 12:43:37     49] doMTNetInitAdjWires= 1
[03/17 12:43:37     49] wireMPoolNoThreadCheck= 1
[03/17 12:43:37     49] allMPoolNoThreadCheck= 1
[03/17 12:43:37     49] doNotUseMPoolInCRoute= 1
[03/17 12:43:37     49] doMTSprFixZeroViaCodes= 1
[03/17 12:43:37     49] doMTDtrRoute1CleanupA= 1
[03/17 12:43:37     49] doMTDtrRoute1CleanupB= 1
[03/17 12:43:37     49] doMTWireLenCalc= 0
[03/17 12:43:37     49] doSkipQALenRecalc= 1
[03/17 12:43:37     49] doMTMainCleanup= 1
[03/17 12:43:37     49] doMTMoveCellTermsToMSLayer= 1
[03/17 12:43:37     49] doMTConvertWiresToNewViaCode= 1
[03/17 12:43:37     49] doMTRemoveAntenna= 1
[03/17 12:43:37     49] doMTCheckConnectivity= 1
[03/17 12:43:37     49] enableRuntimeLog= 0
[03/17 12:43:37     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:37     49] Iteration  9: Total net bbox = 2.255e+05 (9.17e+04 1.34e+05)
[03/17 12:43:37     49]               Est.  stn bbox = 2.718e+05 (1.10e+05 1.62e+05)
[03/17 12:43:37     49]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1127.1M
[03/17 12:43:37     50] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:37     50] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:37     50] Iteration 10: Total net bbox = 2.451e+05 (9.22e+04 1.53e+05)
[03/17 12:43:37     50]               Est.  stn bbox = 2.931e+05 (1.11e+05 1.82e+05)
[03/17 12:43:37     50]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1127.1M
[03/17 12:43:41     53] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/17 12:43:41     53] End delay calculation. (MEM=1127.12 CPU=0:00:02.1 REAL=0:00:02.0)
[03/17 12:43:41     54] nrCritNet: 1.86% ( 344 / 18513 ) cutoffSlk: -3086.9ps stdDelay: 14.2ps
[03/17 12:43:41     54] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:42     54] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:42     54] Iteration 11: Total net bbox = 2.571e+05 (1.04e+05 1.53e+05)
[03/17 12:43:42     54]               Est.  stn bbox = 3.060e+05 (1.23e+05 1.83e+05)
[03/17 12:43:42     54]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1127.1M
[03/17 12:43:42     55] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:42     55] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:42     55] Iteration 12: Total net bbox = 2.744e+05 (1.04e+05 1.71e+05)
[03/17 12:43:42     55]               Est.  stn bbox = 3.248e+05 (1.23e+05 2.02e+05)
[03/17 12:43:42     55]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1127.1M
[03/17 12:43:46     58] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:43:46     58] End delay calculation. (MEM=1127.12 CPU=0:00:02.1 REAL=0:00:02.0)
[03/17 12:43:46     59] nrCritNet: 1.86% ( 344 / 18513 ) cutoffSlk: -3086.9ps stdDelay: 14.2ps
[03/17 12:43:47     59] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:47     59] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/17 12:43:47     60] Iteration 13: Total net bbox = 2.775e+05 (1.03e+05 1.74e+05)
[03/17 12:43:47     60]               Est.  stn bbox = 3.281e+05 (1.23e+05 2.05e+05)
[03/17 12:43:47     60]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1127.1M
[03/17 12:43:47     60] Iteration 14: Total net bbox = 2.754e+05 (1.04e+05 1.72e+05)
[03/17 12:43:47     60]               Est.  stn bbox = 3.258e+05 (1.23e+05 2.03e+05)
[03/17 12:43:47     60]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1127.1M
[03/17 12:43:47     60] Iteration 15: Total net bbox = 3.012e+05 (1.28e+05 1.73e+05)
[03/17 12:43:47     60]               Est.  stn bbox = 3.524e+05 (1.48e+05 2.04e+05)
[03/17 12:43:47     60]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.1M
[03/17 12:43:47     60] *** cost = 3.012e+05 (1.28e+05 1.73e+05) (cpu for global=0:00:29.8) real=0:00:29.0***
[03/17 12:43:47     60] Info: 0 clock gating cells identified, 0 (on average) moved
[03/17 12:43:48     60] #spOpts: N=65 mergeVia=F 
[03/17 12:43:48     60] Core basic site is core
[03/17 12:43:48     60] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 12:43:48     61] *** Starting refinePlace (0:01:01 mem=1031.0M) ***
[03/17 12:43:48     61] Total net bbox length = 3.016e+05 (1.285e+05 1.732e+05) (ext = 1.321e+04)
[03/17 12:43:48     61] Starting refinePlace ...
[03/17 12:43:48     61] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:43:48     61] default core: bins with density >  0.75 =    0 % ( 0 / 484 )
[03/17 12:43:48     61] Density distribution unevenness ratio = 11.711%
[03/17 12:43:48     61]   Spread Effort: high, standalone mode, useDDP on.
[03/17 12:43:48     61] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1033.6MB) @(0:01:01 - 0:01:01).
[03/17 12:43:48     61] Move report: preRPlace moves 11273 insts, mean move: 0.86 um, max move: 6.00 um
[03/17 12:43:48     61] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/mult_x_2_U26): (393.40, 263.80) --> (387.40, 263.80)
[03/17 12:43:48     61] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/17 12:43:48     61] 	Violation at original loc: Region/Fence Violation
[03/17 12:43:48     61] wireLenOptFixPriorityInst 0 inst fixed
[03/17 12:43:48     61] Placement tweakage begins.
[03/17 12:43:48     61] wire length = 3.593e+05
[03/17 12:43:50     63] wire length = 3.322e+05
[03/17 12:43:50     63] Placement tweakage ends.
[03/17 12:43:50     63] Move report: tweak moves 7017 insts, mean move: 3.27 um, max move: 47.60 um
[03/17 12:43:50     63] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_11_): (254.40, 303.40) --> (248.20, 262.00)
[03/17 12:43:50     63] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1035.3MB) @(0:01:01 - 0:01:03).
[03/17 12:43:50     63] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:43:50     63] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1035.3MB) @(0:01:03 - 0:01:03).
[03/17 12:43:50     63] Move report: Detail placement moves 12183 insts, mean move: 2.04 um, max move: 47.60 um
[03/17 12:43:50     63] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_11_): (254.40, 303.40) --> (248.20, 262.00)
[03/17 12:43:50     63] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1035.3MB
[03/17 12:43:50     63] Statistics of distance of Instance movement in refine placement:
[03/17 12:43:50     63]   maximum (X+Y) =        47.60 um
[03/17 12:43:50     63]   inst (genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_11_) with max move: (254.4, 303.4) -> (248.2, 262)
[03/17 12:43:50     63]   mean    (X+Y) =         2.04 um
[03/17 12:43:50     63] Total instances flipped for WireLenOpt: 836
[03/17 12:43:50     63] Total instances flipped, including legalization: 2834
[03/17 12:43:50     63] Summary Report:
[03/17 12:43:50     63] Instances move: 12183 (out of 16070 movable)
[03/17 12:43:50     63] Mean displacement: 2.04 um
[03/17 12:43:50     63] Max displacement: 47.60 um (Instance: genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_11_) (254.4, 303.4) -> (248.2, 262)
[03/17 12:43:50     63] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/17 12:43:50     63] Total instances moved : 12183
[03/17 12:43:50     63] Total net bbox length = 2.824e+05 (1.092e+05 1.731e+05) (ext = 1.252e+04)
[03/17 12:43:50     63] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1035.3MB
[03/17 12:43:50     63] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=1035.3MB) @(0:01:01 - 0:01:03).
[03/17 12:43:50     63] *** Finished refinePlace (0:01:03 mem=1035.3M) ***
[03/17 12:43:50     63] *** Finished Initial Placement (cpu=0:00:35.9, real=0:00:35.0, mem=1035.3M) ***
[03/17 12:43:50     63] #spOpts: N=65 mergeVia=F 
[03/17 12:43:51     63] Core basic site is core
[03/17 12:43:51     63] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 12:43:51     63] default core: bins with density >  0.75 = 0.207 % ( 1 / 484 )
[03/17 12:43:51     63] Density distribution unevenness ratio = 11.560%
[03/17 12:43:51     63] Starting IO pin assignment...
[03/17 12:43:51     63] The design is not routed. Using flight-line based method for pin assignment.
[03/17 12:43:51     63] Completed IO pin assignment.
[03/17 12:43:51     63] [PSP] Started earlyGlobalRoute kernel
[03/17 12:43:51     63] [PSP] Initial Peak syMemory usage = 1035.3 MB
[03/17 12:43:51     63] (I)       Reading DB...
[03/17 12:43:51     63] (I)       congestionReportName   : 
[03/17 12:43:51     63] (I)       buildTerm2TermWires    : 1
[03/17 12:43:51     63] (I)       doTrackAssignment      : 1
[03/17 12:43:51     63] (I)       dumpBookshelfFiles     : 0
[03/17 12:43:51     63] (I)       numThreads             : 1
[03/17 12:43:51     63] [NR-eagl] honorMsvRouteConstraint: false
[03/17 12:43:51     63] (I)       honorPin               : false
[03/17 12:43:51     63] (I)       honorPinGuide          : true
[03/17 12:43:51     63] (I)       honorPartition         : false
[03/17 12:43:51     63] (I)       allowPartitionCrossover: false
[03/17 12:43:51     63] (I)       honorSingleEntry       : true
[03/17 12:43:51     63] (I)       honorSingleEntryStrong : true
[03/17 12:43:51     63] (I)       handleViaSpacingRule   : false
[03/17 12:43:51     63] (I)       PDConstraint           : none
[03/17 12:43:51     63] (I)       expBetterNDRHandling   : false
[03/17 12:43:51     63] [NR-eagl] honorClockSpecNDR      : 0
[03/17 12:43:51     63] (I)       routingEffortLevel     : 3
[03/17 12:43:51     63] [NR-eagl] minRouteLayer          : 2
[03/17 12:43:51     63] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 12:43:51     63] (I)       numRowsPerGCell        : 1
[03/17 12:43:51     63] (I)       speedUpLargeDesign     : 0
[03/17 12:43:51     63] (I)       speedUpBlkViolationClean: 0
[03/17 12:43:51     63] (I)       multiThreadingTA       : 0
[03/17 12:43:51     63] (I)       blockedPinEscape       : 1
[03/17 12:43:51     63] (I)       blkAwareLayerSwitching : 0
[03/17 12:43:51     63] (I)       betterClockWireModeling: 1
[03/17 12:43:51     63] (I)       punchThroughDistance   : 500.00
[03/17 12:43:51     63] (I)       scenicBound            : 1.15
[03/17 12:43:51     63] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 12:43:51     63] (I)       source-to-sink ratio   : 0.00
[03/17 12:43:51     63] (I)       targetCongestionRatioH : 1.00
[03/17 12:43:51     63] (I)       targetCongestionRatioV : 1.00
[03/17 12:43:51     63] (I)       layerCongestionRatio   : 0.70
[03/17 12:43:51     63] (I)       m1CongestionRatio      : 0.10
[03/17 12:43:51     63] (I)       m2m3CongestionRatio    : 0.70
[03/17 12:43:51     63] (I)       localRouteEffort       : 1.00
[03/17 12:43:51     63] (I)       numSitesBlockedByOneVia: 8.00
[03/17 12:43:51     63] (I)       supplyScaleFactorH     : 1.00
[03/17 12:43:51     63] (I)       supplyScaleFactorV     : 1.00
[03/17 12:43:51     63] (I)       highlight3DOverflowFactor: 0.00
[03/17 12:43:51     63] (I)       doubleCutViaModelingRatio: 0.00
[03/17 12:43:51     63] (I)       blockTrack             : 
[03/17 12:43:51     63] (I)       readTROption           : true
[03/17 12:43:51     63] (I)       extraSpacingBothSide   : false
[03/17 12:43:51     63] [NR-eagl] numTracksPerClockWire  : 0
[03/17 12:43:51     63] (I)       routeSelectedNetsOnly  : false
[03/17 12:43:51     63] (I)       before initializing RouteDB syMemory usage = 1046.6 MB
[03/17 12:43:51     63] (I)       starting read tracks
[03/17 12:43:51     63] (I)       build grid graph
[03/17 12:43:51     63] (I)       build grid graph start
[03/17 12:43:51     63] [NR-eagl] Layer1 has no routable track
[03/17 12:43:51     63] [NR-eagl] Layer2 has single uniform track structure
[03/17 12:43:51     63] [NR-eagl] Layer3 has single uniform track structure
[03/17 12:43:51     63] [NR-eagl] Layer4 has single uniform track structure
[03/17 12:43:51     63] [NR-eagl] Layer5 has single uniform track structure
[03/17 12:43:51     63] [NR-eagl] Layer6 has single uniform track structure
[03/17 12:43:51     63] [NR-eagl] Layer7 has single uniform track structure
[03/17 12:43:51     63] [NR-eagl] Layer8 has single uniform track structure
[03/17 12:43:51     63] (I)       build grid graph end
[03/17 12:43:51     63] (I)       Layer1   numNetMinLayer=18513
[03/17 12:43:51     63] (I)       Layer2   numNetMinLayer=0
[03/17 12:43:51     63] (I)       Layer3   numNetMinLayer=0
[03/17 12:43:51     63] (I)       Layer4   numNetMinLayer=0
[03/17 12:43:51     63] (I)       Layer5   numNetMinLayer=0
[03/17 12:43:51     63] (I)       Layer6   numNetMinLayer=0
[03/17 12:43:51     63] (I)       Layer7   numNetMinLayer=0
[03/17 12:43:51     63] (I)       Layer8   numNetMinLayer=0
[03/17 12:43:51     63] (I)       numViaLayers=7
[03/17 12:43:51     63] (I)       end build via table
[03/17 12:43:51     63] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 12:43:51     63] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/17 12:43:51     63] (I)       readDataFromPlaceDB
[03/17 12:43:51     63] (I)       Read net information..
[03/17 12:43:51     63] [NR-eagl] Read numTotalNets=18513  numIgnoredNets=0
[03/17 12:43:51     63] (I)       Read testcase time = 0.000 seconds
[03/17 12:43:51     63] 
[03/17 12:43:51     63] (I)       totalPins=60239  totalGlobalPin=57045 (94.70%)
[03/17 12:43:51     63] (I)       Model blockage into capacity
[03/17 12:43:51     63] (I)       Read numBlocks=7032  numPreroutedWires=0  numCapScreens=0
[03/17 12:43:51     63] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 12:43:51     63] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 12:43:51     63] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 12:43:51     63] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 12:43:51     63] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 12:43:51     63] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 12:43:51     63] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 12:43:51     63] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 12:43:51     63] (I)       Modeling time = 0.020 seconds
[03/17 12:43:51     63] 
[03/17 12:43:51     63] (I)       Number of ignored nets = 0
[03/17 12:43:51     63] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 12:43:51     63] (I)       Number of clock nets = 1.  Ignored: No
[03/17 12:43:51     63] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 12:43:51     63] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 12:43:51     63] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 12:43:51     63] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 12:43:51     63] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 12:43:51     63] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 12:43:51     63] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 12:43:51     63] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/17 12:43:51     63] (I)       Before initializing earlyGlobalRoute syMemory usage = 1046.6 MB
[03/17 12:43:51     63] (I)       Layer1  viaCost=300.00
[03/17 12:43:51     63] (I)       Layer2  viaCost=100.00
[03/17 12:43:51     63] (I)       Layer3  viaCost=100.00
[03/17 12:43:51     63] (I)       Layer4  viaCost=100.00
[03/17 12:43:51     63] (I)       Layer5  viaCost=100.00
[03/17 12:43:51     63] (I)       Layer6  viaCost=200.00
[03/17 12:43:51     63] (I)       Layer7  viaCost=100.00
[03/17 12:43:51     63] (I)       ---------------------Grid Graph Info--------------------
[03/17 12:43:51     63] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 12:43:51     63] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 12:43:51     63] (I)       Site Width          :   400  (dbu)
[03/17 12:43:51     63] (I)       Row Height          :  3600  (dbu)
[03/17 12:43:51     63] (I)       GCell Width         :  3600  (dbu)
[03/17 12:43:51     63] (I)       GCell Height        :  3600  (dbu)
[03/17 12:43:51     63] (I)       grid                :   226   225     8
[03/17 12:43:51     63] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 12:43:51     63] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 12:43:51     63] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 12:43:51     63] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 12:43:51     63] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 12:43:51     63] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 12:43:51     63] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 12:43:51     63] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 12:43:51     63] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 12:43:51     63] (I)       --------------------------------------------------------
[03/17 12:43:51     63] 
[03/17 12:43:51     63] [NR-eagl] ============ Routing rule table ============
[03/17 12:43:51     63] [NR-eagl] Rule id 0. Nets 18513 
[03/17 12:43:51     63] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 12:43:51     63] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 12:43:51     63] [NR-eagl] ========================================
[03/17 12:43:51     63] [NR-eagl] 
[03/17 12:43:51     63] (I)       After initializing earlyGlobalRoute syMemory usage = 1048.6 MB
[03/17 12:43:51     63] (I)       Loading and dumping file time : 0.14 seconds
[03/17 12:43:51     63] (I)       ============= Initialization =============
[03/17 12:43:51     63] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 12:43:51     63] [NR-eagl] Layer group 1: route 18513 net(s) in layer range [2, 8]
[03/17 12:43:51     63] (I)       ============  Phase 1a Route ============
[03/17 12:43:51     63] (I)       Phase 1a runs 0.05 seconds
[03/17 12:43:51     63] (I)       Usage: 179890 = (72829 H, 107061 V) = (7.17% H, 7.79% V) = (1.311e+05um H, 1.927e+05um V)
[03/17 12:43:51     63] (I)       
[03/17 12:43:51     63] (I)       ============  Phase 1b Route ============
[03/17 12:43:51     63] (I)       Usage: 179890 = (72829 H, 107061 V) = (7.17% H, 7.79% V) = (1.311e+05um H, 1.927e+05um V)
[03/17 12:43:51     63] (I)       
[03/17 12:43:51     63] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.238020e+05um
[03/17 12:43:51     63] (I)       ============  Phase 1c Route ============
[03/17 12:43:51     63] (I)       Usage: 179890 = (72829 H, 107061 V) = (7.17% H, 7.79% V) = (1.311e+05um H, 1.927e+05um V)
[03/17 12:43:51     63] (I)       
[03/17 12:43:51     63] (I)       ============  Phase 1d Route ============
[03/17 12:43:51     63] (I)       Usage: 179890 = (72829 H, 107061 V) = (7.17% H, 7.79% V) = (1.311e+05um H, 1.927e+05um V)
[03/17 12:43:51     63] (I)       
[03/17 12:43:51     63] (I)       ============  Phase 1e Route ============
[03/17 12:43:51     63] (I)       Phase 1e runs 0.00 seconds
[03/17 12:43:51     63] (I)       Usage: 179890 = (72829 H, 107061 V) = (7.17% H, 7.79% V) = (1.311e+05um H, 1.927e+05um V)
[03/17 12:43:51     63] (I)       
[03/17 12:43:51     63] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.238020e+05um
[03/17 12:43:51     63] [NR-eagl] 
[03/17 12:43:51     63] (I)       ============  Phase 1l Route ============
[03/17 12:43:51     63] (I)       dpBasedLA: time=0.05  totalOF=1595  totalVia=107809  totalWL=179887  total(Via+WL)=287696 
[03/17 12:43:51     63] (I)       Total Global Routing Runtime: 0.16 seconds
[03/17 12:43:51     63] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 12:43:51     63] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 12:43:51     63] (I)       
[03/17 12:43:51     63] (I)       ============= track Assignment ============
[03/17 12:43:51     63] (I)       extract Global 3D Wires
[03/17 12:43:51     63] (I)       Extract Global WL : time=0.01
[03/17 12:43:51     63] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 12:43:51     63] (I)       Initialization real time=0.00 seconds
[03/17 12:43:51     64] (I)       Kernel real time=0.19 seconds
[03/17 12:43:51     64] (I)       End Greedy Track Assignment
[03/17 12:43:51     64] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 59987
[03/17 12:43:51     64] [NR-eagl] Layer2(M2)(V) length: 1.402592e+05um, number of vias: 81384
[03/17 12:43:51     64] [NR-eagl] Layer3(M3)(H) length: 1.298051e+05um, number of vias: 4443
[03/17 12:43:51     64] [NR-eagl] Layer4(M4)(V) length: 4.709733e+04um, number of vias: 935
[03/17 12:43:51     64] [NR-eagl] Layer5(M5)(H) length: 5.389377e+03um, number of vias: 758
[03/17 12:43:51     64] [NR-eagl] Layer6(M6)(V) length: 1.037250e+04um, number of vias: 14
[03/17 12:43:51     64] [NR-eagl] Layer7(M7)(H) length: 1.300000e+00um, number of vias: 3
[03/17 12:43:51     64] [NR-eagl] Layer8(M8)(V) length: 1.600000e+00um, number of vias: 0
[03/17 12:43:51     64] [NR-eagl] Total length: 3.329264e+05um, number of vias: 147524
[03/17 12:43:51     64] [NR-eagl] End Peak syMemory usage = 1053.7 MB
[03/17 12:43:51     64] [NR-eagl] Early Global Router Kernel+IO runtime : 0.62 seconds
[03/17 12:43:51     64] **placeDesign ... cpu = 0: 0:41, real = 0: 0:41, mem = 1047.7M **
[03/17 12:43:51     64] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/17 12:43:51     64] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/17 12:43:51     64] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 12:43:51     64] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 12:43:51     64] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 12:43:51     64] -setupDynamicPowerViewAsDefaultView false
[03/17 12:43:51     64]                                            # bool, default=false, private
[03/17 12:43:51     64] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/17 12:43:51     64] #spOpts: N=65 
[03/17 12:43:51     64] Core basic site is core
[03/17 12:43:51     64] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 12:43:51     64] #spOpts: N=65 mergeVia=F 
[03/17 12:43:51     64] GigaOpt running with 1 threads.
[03/17 12:43:51     64] Info: 1 threads available for lower-level modules during optimization.
[03/17 12:43:51     64] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/17 12:43:51     64] 	Cell FILL1_LL, site bcore.
[03/17 12:43:51     64] 	Cell FILL_NW_HH, site bcore.
[03/17 12:43:51     64] 	Cell FILL_NW_LL, site bcore.
[03/17 12:43:51     64] 	Cell GFILL, site gacore.
[03/17 12:43:51     64] 	Cell GFILL10, site gacore.
[03/17 12:43:51     64] 	Cell GFILL2, site gacore.
[03/17 12:43:51     64] 	Cell GFILL3, site gacore.
[03/17 12:43:51     64] 	Cell GFILL4, site gacore.
[03/17 12:43:51     64] 	Cell LVLLHCD1, site bcore.
[03/17 12:43:51     64] 	Cell LVLLHCD2, site bcore.
[03/17 12:43:51     64] 	Cell LVLLHCD4, site bcore.
[03/17 12:43:51     64] 	Cell LVLLHCD8, site bcore.
[03/17 12:43:51     64] 	Cell LVLLHD1, site bcore.
[03/17 12:43:51     64] 	Cell LVLLHD2, site bcore.
[03/17 12:43:51     64] 	Cell LVLLHD4, site bcore.
[03/17 12:43:51     64] 	Cell LVLLHD8, site bcore.
[03/17 12:43:51     64] .
[03/17 12:43:51     64] Updating RC grid for preRoute extraction ...
[03/17 12:43:51     64] Initializing multi-corner capacitance tables ... 
[03/17 12:43:52     64] Initializing multi-corner resistance tables ...
[03/17 12:43:52     64] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/17 12:43:52     64] Type 'man IMPTS-403' for more detail.
[03/17 12:43:53     65] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1056.7M, totSessionCpu=0:01:06 **
[03/17 12:43:53     65] Added -handlePreroute to trialRouteMode
[03/17 12:43:53     65] *** optDesign -preCTS ***
[03/17 12:43:53     65] DRC Margin: user margin 0.0; extra margin 0.2
[03/17 12:43:53     65] Setup Target Slack: user slack 0; extra slack 0.1
[03/17 12:43:53     65] Hold Target Slack: user slack 0
[03/17 12:43:53     65] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 12:43:53     65] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 12:43:53     65] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 12:43:53     65] -setupDynamicPowerViewAsDefaultView false
[03/17 12:43:53     65]                                            # bool, default=false, private
[03/17 12:43:53     65] Start to check current routing status for nets...
[03/17 12:43:53     65] Using hname+ instead name for net compare
[03/17 12:43:53     66] All nets are already routed correctly.
[03/17 12:43:53     66] End to check current routing status for nets (mem=1061.7M)
[03/17 12:43:53     66] Extraction called for design 'mac_array' of instances=16070 and nets=18587 using extraction engine 'preRoute' .
[03/17 12:43:53     66] PreRoute RC Extraction called for design mac_array.
[03/17 12:43:53     66] RC Extraction called in multi-corner(2) mode.
[03/17 12:43:53     66] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 12:43:53     66] RCMode: PreRoute
[03/17 12:43:53     66]       RC Corner Indexes            0       1   
[03/17 12:43:53     66] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 12:43:53     66] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 12:43:53     66] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 12:43:53     66] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 12:43:53     66] Shrink Factor                : 1.00000
[03/17 12:43:53     66] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 12:43:53     66] Using capacitance table file ...
[03/17 12:43:53     66] Updating RC grid for preRoute extraction ...
[03/17 12:43:53     66] Initializing multi-corner capacitance tables ... 
[03/17 12:43:53     66] Initializing multi-corner resistance tables ...
[03/17 12:43:53     66] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1061.738M)
[03/17 12:43:53     66] ** Profile ** Start :  cpu=0:00:00.0, mem=1061.7M
[03/17 12:43:53     66] ** Profile ** Other data :  cpu=0:00:00.1, mem=1061.7M
[03/17 12:43:53     66] #################################################################################
[03/17 12:43:53     66] # Design Stage: PreRoute
[03/17 12:43:53     66] # Design Name: mac_array
[03/17 12:43:53     66] # Design Mode: 65nm
[03/17 12:43:53     66] # Analysis Mode: MMMC Non-OCV 
[03/17 12:43:53     66] # Parasitics Mode: No SPEF/RCDB
[03/17 12:43:53     66] # Signoff Settings: SI Off 
[03/17 12:43:53     66] #################################################################################
[03/17 12:43:54     66] AAE_INFO: 1 threads acquired from CTE.
[03/17 12:43:54     66] Calculate delays in BcWc mode...
[03/17 12:43:54     67] Topological Sorting (CPU = 0:00:00.0, MEM = 1082.0M, InitMEM = 1079.6M)
[03/17 12:43:56     69] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:43:56     69] End delay calculation. (MEM=1157.6 CPU=0:00:02.4 REAL=0:00:02.0)
[03/17 12:43:56     69] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1157.6M) ***
[03/17 12:43:57     69] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:01:10 mem=1157.6M)
[03/17 12:43:57     69] ** Profile ** Overall slacks :  cpu=0:00:03.6, mem=1157.6M
[03/17 12:43:57     70] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1157.6M
[03/17 12:43:57     70] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.807  |
|           TNS (ns):|-21207.7 |
|    Violating Paths:|  5138   |
|          All Paths:|  6320   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     25 (25)      |   -0.621   |     25 (25)      |
|   max_tran     |    25 (3397)     |  -10.518   |    25 (3397)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.913%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1157.6M
[03/17 12:43:57     70] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1102.4M, totSessionCpu=0:01:10 **
[03/17 12:43:57     70] ** INFO : this run is activating medium effort placeOptDesign flow
[03/17 12:43:57     70] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:43:57     70] #spOpts: N=65 mergeVia=F 
[03/17 12:43:57     70] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:43:57     70] #spOpts: N=65 mergeVia=F 
[03/17 12:43:57     70] *** Starting optimizing excluded clock nets MEM= 1103.4M) ***
[03/17 12:43:57     70] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1103.4M) ***
[03/17 12:43:57     70] 
[03/17 12:43:57     70] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/17 12:43:57     70] 
[03/17 12:43:57     70] Type 'man IMPOPT-3663' for more detail.
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Power view               = WC_VIEW
[03/17 12:43:58     70] Number of VT partitions  = 2
[03/17 12:43:58     70] Standard cells in design = 811
[03/17 12:43:58     70] Instances in design      = 16070
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Instance distribution across the VT partitions:
[03/17 12:43:58     70] 
[03/17 12:43:58     70]  LVT : inst = 892 (5.6%), cells = 335 (41%)
[03/17 12:43:58     70]    Lib tcbn65gpluswc        : inst = 892 (5.6%)
[03/17 12:43:58     70] 
[03/17 12:43:58     70]  HVT : inst = 15178 (94.4%), cells = 457 (56%)
[03/17 12:43:58     70]    Lib tcbn65gpluswc        : inst = 15178 (94.4%)
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Reporting took 0 sec
[03/17 12:43:58     70] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:43:58     70] optDesignOneStep: Leakage Power Flow
[03/17 12:43:58     70] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:43:58     70] Info: 1 clock net  excluded from IPO operation.
[03/17 12:43:58     70] Design State:
[03/17 12:43:58     70]     #signal nets       :  18513
[03/17 12:43:58     70]     #routed signal nets:  0
[03/17 12:43:58     70]     #clock nets        :  0
[03/17 12:43:58     70]     #routed clock nets :  0
[03/17 12:43:58     70] OptMgr: Begin leakage power optimization
[03/17 12:43:58     70] OptMgr: Number of active setup views: 1
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Power Net Detected:
[03/17 12:43:58     70]     Voltage	    Name
[03/17 12:43:58     70]     0.00V	    VSS
[03/17 12:43:58     70]     0.90V	    VDD
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Begin Power Analysis
[03/17 12:43:58     70] 
[03/17 12:43:58     70]     0.00V	    VSS
[03/17 12:43:58     70]     0.90V	    VDD
[03/17 12:43:58     70] Begin Processing Timing Library for Power Calculation
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Begin Processing Timing Library for Power Calculation
[03/17 12:43:58     70] 
[03/17 12:43:58     70] 
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Begin Processing Power Net/Grid for Power Calculation
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=871.08MB/871.08MB)
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Begin Processing Timing Window Data for Power Calculation
[03/17 12:43:58     70] 
[03/17 12:43:58     70] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=871.19MB/871.19MB)
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Begin Processing User Attributes
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=871.23MB/871.23MB)
[03/17 12:43:58     70] 
[03/17 12:43:58     70] Begin Processing Signal Activity
[03/17 12:43:58     70] 
[03/17 12:43:58     71] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=872.14MB/872.14MB)
[03/17 12:43:58     71] 
[03/17 12:43:58     71] Begin Power Computation
[03/17 12:43:58     71] 
[03/17 12:43:58     71]       ----------------------------------------------------------
[03/17 12:43:58     71]       # of cell(s) missing both power/leakage table: 0
[03/17 12:43:58     71]       # of cell(s) missing power table: 0
[03/17 12:43:58     71]       # of cell(s) missing leakage table: 0
[03/17 12:43:58     71]       # of MSMV cell(s) missing power_level: 0
[03/17 12:43:58     71]       ----------------------------------------------------------
[03/17 12:43:58     71] 
[03/17 12:43:58     71] 
[03/17 12:43:59     71] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=872.30MB/872.30MB)
[03/17 12:43:59     71] 
[03/17 12:43:59     71] Begin Processing User Attributes
[03/17 12:43:59     71] 
[03/17 12:43:59     71] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=872.30MB/872.30MB)
[03/17 12:43:59     71] 
[03/17 12:43:59     71] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=872.33MB/872.33MB)
[03/17 12:43:59     71] 
[03/17 12:43:59     71] OptMgr: Optimization mode is pre-route
[03/17 12:43:59     71] OptMgr: current WNS: -6.907 ns
[03/17 12:43:59     71] OptMgr: Using aggressive mode for Force Mode
[03/17 12:43:59     71] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:43:59     71] #spOpts: N=65 mergeVia=F 
[03/17 12:43:59     72] 
[03/17 12:43:59     72] Design leakage power (state independent) = 0.592 mW
[03/17 12:43:59     72] Resizable instances =  16070 (100.0%), leakage = 0.592 mW (100.0%)
[03/17 12:43:59     72] Leakage power distribution among resizable instances:
[03/17 12:43:59     72]  Total LVT =    892 ( 5.6%), lkg = 0.019 mW ( 3.3%)
[03/17 12:43:59     72]    -ve slk =    892 ( 5.6%), lkg = 0.019 mW ( 3.3%)
[03/17 12:43:59     72]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/17 12:43:59     72]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/17 12:43:59     72]  Total HVT =  15178 (94.4%), lkg = 0.572 mW (96.7%)
[03/17 12:43:59     72]    -ve slk =  14276 (88.8%), lkg = 0.565 mW (95.5%)
[03/17 12:43:59     72] 
[03/17 12:43:59     72] OptMgr: Begin forced downsizing
[03/17 12:44:00     72] OptMgr: 1091 instances resized in force mode
[03/17 12:44:00     72] OptMgr: Updating timing
[03/17 12:44:02     75] OptMgr: Design WNS: -6.907 ns
[03/17 12:44:03     75] OptMgr: 275 (25%) instances reverted to original cell
[03/17 12:44:03     75] OptMgr: Updating timing
[03/17 12:44:04     76] OptMgr: Design WNS: -6.907 ns
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Design leakage power (state independent) = 0.584 mW
[03/17 12:44:04     77] Resizable instances =  16070 (100.0%), leakage = 0.584 mW (100.0%)
[03/17 12:44:04     77] Leakage power distribution among resizable instances:
[03/17 12:44:04     77]  Total LVT =    317 ( 2.0%), lkg = 0.006 mW ( 1.0%)
[03/17 12:44:04     77]    -ve slk =    317 ( 2.0%), lkg = 0.006 mW ( 1.0%)
[03/17 12:44:04     77]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/17 12:44:04     77]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/17 12:44:04     77]  Total HVT =  15753 (98.0%), lkg = 0.578 mW (99.0%)
[03/17 12:44:04     77]    -ve slk =  14893 (92.7%), lkg = 0.572 mW (97.9%)
[03/17 12:44:04     77] 
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Summary: cell sizing
[03/17 12:44:04     77] 
[03/17 12:44:04     77]  816 instances changed cell type
[03/17 12:44:04     77] 
[03/17 12:44:04     77]                        UpSize    DownSize   SameSize   Total
[03/17 12:44:04     77]                        ------    --------   --------   -----
[03/17 12:44:04     77]     Sequential            0          0          0          0
[03/17 12:44:04     77]  Combinational            0          0        816        816
[03/17 12:44:04     77] 
[03/17 12:44:04     77]     8 instances changed cell type from       AO21D1   to     AO21D0
[03/17 12:44:04     77]   129 instances changed cell type from      AOI21D1   to    AOI21D0
[03/17 12:44:04     77]    15 instances changed cell type from      CKND2D1   to    CKND2D0
[03/17 12:44:04     77]    14 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/17 12:44:04     77]     1 instances changed cell type from       INR2D1   to    INR2XD0
[03/17 12:44:04     77]     4 instances changed cell type from      INR2XD0   to     INR2D0
[03/17 12:44:04     77]    71 instances changed cell type from        INVD1   to      CKND0
[03/17 12:44:04     77]     1 instances changed cell type from        INVD1   to      INVD0
[03/17 12:44:04     77]    92 instances changed cell type from      IOA21D1   to    IOA21D0
[03/17 12:44:04     77]    50 instances changed cell type from        ND2D0   to    CKND2D0
[03/17 12:44:04     77]    36 instances changed cell type from        ND2D1   to    CKND2D0
[03/17 12:44:04     77]    14 instances changed cell type from        ND2D2   to    CKND2D2
[03/17 12:44:04     77]     3 instances changed cell type from        NR2D1   to     NR2XD0
[03/17 12:44:04     77]   126 instances changed cell type from      OAI21D1   to    OAI21D0
[03/17 12:44:04     77]    69 instances changed cell type from      OAI22D1   to    OAI22D0
[03/17 12:44:04     77]   183 instances changed cell type from       XNR2D1   to     XNR2D0
[03/17 12:44:04     77]   checkSum: 816
[03/17 12:44:04     77] 
[03/17 12:44:04     77] 
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Begin Power Analysis
[03/17 12:44:04     77] 
[03/17 12:44:04     77]     0.00V	    VSS
[03/17 12:44:04     77]     0.90V	    VDD
[03/17 12:44:04     77] Begin Processing Timing Library for Power Calculation
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Begin Processing Timing Library for Power Calculation
[03/17 12:44:04     77] 
[03/17 12:44:04     77] 
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Begin Processing Power Net/Grid for Power Calculation
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=882.49MB/882.49MB)
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Begin Processing Timing Window Data for Power Calculation
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=882.49MB/882.49MB)
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Begin Processing User Attributes
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=882.49MB/882.49MB)
[03/17 12:44:04     77] 
[03/17 12:44:04     77] Begin Processing Signal Activity
[03/17 12:44:04     77] 
[03/17 12:44:05     78] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.24MB/883.24MB)
[03/17 12:44:05     78] 
[03/17 12:44:05     78] Begin Power Computation
[03/17 12:44:05     78] 
[03/17 12:44:05     78]       ----------------------------------------------------------
[03/17 12:44:05     78]       # of cell(s) missing both power/leakage table: 0
[03/17 12:44:05     78]       # of cell(s) missing power table: 0
[03/17 12:44:05     78]       # of cell(s) missing leakage table: 0
[03/17 12:44:05     78]       # of MSMV cell(s) missing power_level: 0
[03/17 12:44:05     78]       ----------------------------------------------------------
[03/17 12:44:05     78] 
[03/17 12:44:05     78] 
[03/17 12:44:05     78] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.24MB/883.24MB)
[03/17 12:44:05     78] 
[03/17 12:44:05     78] Begin Processing User Attributes
[03/17 12:44:05     78] 
[03/17 12:44:05     78] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.24MB/883.24MB)
[03/17 12:44:05     78] 
[03/17 12:44:05     78] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=883.24MB/883.24MB)
[03/17 12:44:05     78] 
[03/17 12:44:06     78] OptMgr: Leakage power optimization took: 8 seconds
[03/17 12:44:06     78] OptMgr: End leakage power optimization
[03/17 12:44:06     78] The useful skew maximum allowed delay is: 0.2
[03/17 12:44:06     78] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:06     78] optDesignOneStep: Leakage Power Flow
[03/17 12:44:06     78] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:06     78] Info: 1 clock net  excluded from IPO operation.
[03/17 12:44:07     80] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:44:07     80] #spOpts: N=65 
[03/17 12:44:07     80] *info: There are 18 candidate Buffer cells
[03/17 12:44:07     80] *info: There are 18 candidate Inverter cells
[03/17 12:44:09     81] 
[03/17 12:44:09     81] Netlist preparation processing... 
[03/17 12:44:09     81] 
[03/17 12:44:09     81] Constant propagation run...
[03/17 12:44:09     82] CPU of constant propagation run : 0:00:00.0 (mem :1279.5M)
[03/17 12:44:09     82] 
[03/17 12:44:09     82] Dangling output instance removal run...
[03/17 12:44:09     82] CPU of dangling output instance removal run : 0:00:00.0 (mem :1279.5M)
[03/17 12:44:09     82] 
[03/17 12:44:09     82] Dont care observability instance removal run...
[03/17 12:44:09     82] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1279.5M)
[03/17 12:44:09     82] 
[03/17 12:44:09     82] Removed instances... 
[03/17 12:44:09     82] 
[03/17 12:44:09     82] Replaced instances... 
[03/17 12:44:09     82] 
[03/17 12:44:09     82] Removed 0 instance
[03/17 12:44:09     82] 	CPU for removing db instances : 0:00:00.0 (mem :1279.5M)
[03/17 12:44:09     82] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1279.5M)
[03/17 12:44:09     82] CPU of: netlist preparation :0:00:00.0 (mem :1279.5M)
[03/17 12:44:09     82] 
[03/17 12:44:09     82] Mark undriven nets with IPOIgnored run...
[03/17 12:44:09     82] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1279.5M)
[03/17 12:44:09     82] *info: Marking 0 isolation instances dont touch
[03/17 12:44:09     82] *info: Marking 0 level shifter instances dont touch
[03/17 12:44:09     82] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:44:09     82] #spOpts: N=65 mergeVia=F 
[03/17 12:44:09     82] 
[03/17 12:44:09     82] Completed downsize cell map
[03/17 12:44:11     84] Forced downsizing resized 262 out of 16070 instances
[03/17 12:44:11     84]      #inst not ok to resize: 0
[03/17 12:44:11     84]      #inst with no smaller cells: 15352
[03/17 12:44:11     84] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:11     84] optDesignOneStep: Leakage Power Flow
[03/17 12:44:11     84] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:11     84] Info: 1 clock net  excluded from IPO operation.
[03/17 12:44:11     84] Begin: Area Reclaim Optimization
[03/17 12:44:13     85] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:44:13     85] #spOpts: N=65 mergeVia=F 
[03/17 12:44:13     85] Reclaim Optimization WNS Slack -8.127  TNS Slack -22582.510 Density 49.82
[03/17 12:44:13     85] +----------+---------+--------+----------+------------+--------+
[03/17 12:44:13     85] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/17 12:44:13     85] +----------+---------+--------+----------+------------+--------+
[03/17 12:44:13     85] |    49.82%|        -|  -8.127|-22582.510|   0:00:00.0| 1359.7M|
[03/17 12:44:13     86] |    49.82%|        0|  -8.127|-22582.510|   0:00:00.0| 1359.7M|
[03/17 12:44:14     87] |    49.82%|        0|  -8.127|-22582.510|   0:00:01.0| 1359.7M|
[03/17 12:44:14     87] |    49.82%|        6|  -8.127|-22582.314|   0:00:00.0| 1359.7M|
[03/17 12:44:14     87] |    49.82%|        0|  -8.127|-22582.314|   0:00:00.0| 1359.7M|
[03/17 12:44:14     87] +----------+---------+--------+----------+------------+--------+
[03/17 12:44:14     87] Reclaim Optimization End WNS Slack -8.127  TNS Slack -22582.315 Density 49.82
[03/17 12:44:14     87] 
[03/17 12:44:14     87] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[03/17 12:44:14     87] --------------------------------------------------------------
[03/17 12:44:14     87] |                                   | Total     | Sequential |
[03/17 12:44:14     87] --------------------------------------------------------------
[03/17 12:44:14     87] | Num insts resized                 |       6  |       0    |
[03/17 12:44:14     87] | Num insts undone                  |       0  |       0    |
[03/17 12:44:14     87] | Num insts Downsized               |       6  |       0    |
[03/17 12:44:14     87] | Num insts Samesized               |       0  |       0    |
[03/17 12:44:14     87] | Num insts Upsized                 |       0  |       0    |
[03/17 12:44:14     87] | Num multiple commits+uncommits    |       0  |       -    |
[03/17 12:44:14     87] --------------------------------------------------------------
[03/17 12:44:14     87] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:44:14     87] 0 Ndr or Layer constraints added by optimization 
[03/17 12:44:14     87] **** End NDR-Layer Usage Statistics ****
[03/17 12:44:14     87] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
[03/17 12:44:14     87] Executing incremental physical updates
[03/17 12:44:14     87] Executing incremental physical updates
[03/17 12:44:14     87] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1200.88M, totSessionCpu=0:01:28).
[03/17 12:44:15     87] Leakage Power Opt: re-selecting buf/inv list 
[03/17 12:44:15     87] Summary for sequential cells idenfication: 
[03/17 12:44:15     87] Identified SBFF number: 199
[03/17 12:44:15     87] Identified MBFF number: 0
[03/17 12:44:15     87] Not identified SBFF number: 0
[03/17 12:44:15     87] Not identified MBFF number: 0
[03/17 12:44:15     87] Number of sequential cells which are not FFs: 104
[03/17 12:44:15     87] 
[03/17 12:44:15     87] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:15     87] optDesignOneStep: Leakage Power Flow
[03/17 12:44:15     87] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:15     87] Begin: GigaOpt high fanout net optimization
[03/17 12:44:15     87] Info: 1 clock net  excluded from IPO operation.
[03/17 12:44:15     87] Summary for sequential cells idenfication: 
[03/17 12:44:15     87] Identified SBFF number: 199
[03/17 12:44:15     87] Identified MBFF number: 0
[03/17 12:44:15     87] Not identified SBFF number: 0
[03/17 12:44:15     87] Not identified MBFF number: 0
[03/17 12:44:15     87] Number of sequential cells which are not FFs: 104
[03/17 12:44:15     87] 
[03/17 12:44:15     87] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:44:15     87] #spOpts: N=65 
[03/17 12:44:18     91] DEBUG: @coeDRVCandCache::init.
[03/17 12:44:18     91] +----------+---------+--------+----------+------------+--------+
[03/17 12:44:18     91] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/17 12:44:18     91] +----------+---------+--------+----------+------------+--------+
[03/17 12:44:18     91] |    49.82%|        -|  -8.127|-22582.315|   0:00:00.0| 1334.4M|
[03/17 12:44:18     91] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 12:44:18     91] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 12:44:18     91] |    49.82%|        -|  -8.127|-22582.315|   0:00:00.0| 1334.4M|
[03/17 12:44:18     91] +----------+---------+--------+----------+------------+--------+
[03/17 12:44:18     91] 
[03/17 12:44:18     91] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1334.4M) ***
[03/17 12:44:18     91] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:44:18     91] 0 Ndr or Layer constraints added by optimization 
[03/17 12:44:18     91] **** End NDR-Layer Usage Statistics ****
[03/17 12:44:18     91] DEBUG: @coeDRVCandCache::cleanup.
[03/17 12:44:18     91] End: GigaOpt high fanout net optimization
[03/17 12:44:18     91] Begin: GigaOpt DRV Optimization
[03/17 12:44:18     91] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/17 12:44:18     91] Info: 1 clock net  excluded from IPO operation.
[03/17 12:44:18     91] PhyDesignGrid: maxLocalDensity 3.00
[03/17 12:44:18     91] #spOpts: N=65 mergeVia=F 
[03/17 12:44:20     93] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:44:20     93] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/17 12:44:20     93] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:44:20     93] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/17 12:44:20     93] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:44:20     93] DEBUG: @coeDRVCandCache::init.
[03/17 12:44:20     93] Info: violation cost 81631.765625 (cap = 287.168854, tran = 81328.609375, len = 0.000000, fanout load = 0.000000, fanout count = 16.000000, glitch 0.000000)
[03/17 12:44:20     93] |    37   |  3440   |    38   |     38  |     0   |     0   |     0   |     0   | -8.13 |          0|          0|          0|  49.82  |            |           |
[03/17 12:44:24     96] Info: violation cost 1.913934 (cap = 0.000000, tran = 1.913934, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 12:44:24     96] |     1   |    65   |     0   |      0  |     0   |     0   |     0   |     0   | -2.04 |         49|          0|         28|  49.91  |   0:00:04.0|    1353.7M|
[03/17 12:44:24     96] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 12:44:24     96] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.04 |          0|          0|          1|  49.91  |   0:00:00.0|    1353.7M|
[03/17 12:44:24     96] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:44:24     96] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:44:24     96] 0 Ndr or Layer constraints added by optimization 
[03/17 12:44:24     96] **** End NDR-Layer Usage Statistics ****
[03/17 12:44:24     96] 
[03/17 12:44:24     96] *** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=1353.7M) ***
[03/17 12:44:24     96] 
[03/17 12:44:24     96] DEBUG: @coeDRVCandCache::cleanup.
[03/17 12:44:24     96] End: GigaOpt DRV Optimization
[03/17 12:44:24     96] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/17 12:44:24     96] Leakage Power Opt: resetting the buf/inv selection
[03/17 12:44:24     96] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1204.9M, totSessionCpu=0:01:37 **
[03/17 12:44:24     96] Leakage Power Opt: re-selecting buf/inv list 
[03/17 12:44:24     96] Summary for sequential cells idenfication: 
[03/17 12:44:24     96] Identified SBFF number: 199
[03/17 12:44:24     96] Identified MBFF number: 0
[03/17 12:44:24     96] Not identified SBFF number: 0
[03/17 12:44:24     96] Not identified MBFF number: 0
[03/17 12:44:24     96] Number of sequential cells which are not FFs: 104
[03/17 12:44:24     96] 
[03/17 12:44:24     96] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:24     96] optDesignOneStep: Leakage Power Flow
[03/17 12:44:24     96] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:44:24     96] Begin: GigaOpt Global Optimization
[03/17 12:44:24     96] *info: use new DP (enabled)
[03/17 12:44:24     96] Info: 1 clock net  excluded from IPO operation.
[03/17 12:44:24     96] PhyDesignGrid: maxLocalDensity 1.20
[03/17 12:44:24     96] #spOpts: N=65 mergeVia=F 
[03/17 12:44:24     97] Summary for sequential cells idenfication: 
[03/17 12:44:24     97] Identified SBFF number: 199
[03/17 12:44:24     97] Identified MBFF number: 0
[03/17 12:44:24     97] Not identified SBFF number: 0
[03/17 12:44:24     97] Not identified MBFF number: 0
[03/17 12:44:24     97] Number of sequential cells which are not FFs: 104
[03/17 12:44:24     97] 
[03/17 12:44:27    100] *info: 1 clock net excluded
[03/17 12:44:27    100] *info: 2 special nets excluded.
[03/17 12:44:27    100] *info: 74 no-driver nets excluded.
[03/17 12:44:30    103] ** GigaOpt Global Opt WNS Slack -2.039  TNS Slack -2598.871 
[03/17 12:44:30    103] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:44:30    103] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:44:30    103] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:44:30    103] |  -2.039|-2598.871|    49.91%|   0:00:00.0| 1351.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:44:30    103] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:44:41    114] |  -2.039|-1641.737|    50.11%|   0:00:11.0| 1443.3M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:44:41    114] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:44:46    118] |  -2.039|-1528.919|    50.28%|   0:00:05.0| 1443.3M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:44:46    118] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:44:47    120] |  -2.039|-1528.919|    50.28%|   0:00:01.0| 1443.3M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:44:47    120] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:45:10    143] |  -1.171| -790.993|    51.22%|   0:00:23.0| 1447.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:45:10    143] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:45:15    148] |  -1.171| -787.549|    51.32%|   0:00:05.0| 1447.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:45:15    148] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:45:17    150] |  -1.171| -787.391|    51.35%|   0:00:02.0| 1447.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:45:17    150] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:45:18    151] |  -1.171| -787.391|    51.35%|   0:00:01.0| 1447.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:45:18    151] |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:45:30    163] |  -0.946| -655.094|    51.92%|   0:00:12.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:30    163] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:35    168] |  -0.946| -654.110|    51.95%|   0:00:05.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:35    168] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:36    169] |  -0.946| -654.110|    51.96%|   0:00:01.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:36    169] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:38    170] |  -0.946| -654.110|    51.96%|   0:00:02.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:38    170] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:44    177] |  -0.939| -612.379|    52.71%|   0:00:06.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:44    177] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:48    181] |  -0.939| -612.261|    52.73%|   0:00:04.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:48    181] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:49    182] |  -0.939| -609.788|    52.75%|   0:00:01.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:49    182] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:50    183] |  -0.939| -609.788|    52.75%|   0:00:01.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:50    183] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:54    187] |  -0.939| -582.775|    53.12%|   0:00:04.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:54    187] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:58    190] |  -0.939| -582.775|    53.12%|   0:00:04.0| 1447.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:45:58    190] |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:45:58    190] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:45:58    190] 
[03/17 12:45:58    190] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:27 real=0:01:28 mem=1447.4M) ***
[03/17 12:45:58    190] 
[03/17 12:45:58    190] *** Finish pre-CTS Setup Fixing (cpu=0:01:27 real=0:01:28 mem=1447.4M) ***
[03/17 12:45:58    190] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:45:58    190] 0 Ndr or Layer constraints added by optimization 
[03/17 12:45:58    190] **** End NDR-Layer Usage Statistics ****
[03/17 12:45:58    190] ** GigaOpt Global Opt End WNS Slack -0.939  TNS Slack -582.775 
[03/17 12:45:58    191] End: GigaOpt Global Optimization
[03/17 12:45:58    191] Leakage Power Opt: resetting the buf/inv selection
[03/17 12:45:58    191] 
[03/17 12:45:58    191] Active setup views:
[03/17 12:45:58    191]  WC_VIEW
[03/17 12:45:58    191]   Dominating endpoints: 0
[03/17 12:45:58    191]   Dominating TNS: -0.000
[03/17 12:45:58    191] 
[03/17 12:45:58    191] *** Timing NOT met, worst failing slack is -0.939
[03/17 12:45:58    191] *** Check timing (0:00:00.0)
[03/17 12:45:58    191] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:45:58    191] optDesignOneStep: Leakage Power Flow
[03/17 12:45:58    191] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:45:58    191] Info: 1 clock net  excluded from IPO operation.
[03/17 12:45:58    191] Begin: Area Reclaim Optimization
[03/17 12:45:59    192] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:45:59    192] #spOpts: N=65 mergeVia=F 
[03/17 12:45:59    192] Reclaim Optimization WNS Slack -0.939  TNS Slack -582.775 Density 53.12
[03/17 12:45:59    192] +----------+---------+--------+--------+------------+--------+
[03/17 12:45:59    192] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 12:45:59    192] +----------+---------+--------+--------+------------+--------+
[03/17 12:45:59    192] |    53.12%|        -|  -0.939|-582.775|   0:00:00.0| 1445.3M|
[03/17 12:46:01    194] |    53.12%|        1|  -0.939|-582.773|   0:00:02.0| 1445.3M|
[03/17 12:46:01    194] |    53.12%|        0|  -0.939|-582.773|   0:00:00.0| 1445.3M|
[03/17 12:46:02    195] |    53.11%|        6|  -0.939|-582.757|   0:00:01.0| 1445.3M|
[03/17 12:46:04    197] |    53.02%|      207|  -0.934|-582.475|   0:00:02.0| 1445.3M|
[03/17 12:46:04    197] |    53.02%|        2|  -0.934|-582.475|   0:00:00.0| 1445.3M|
[03/17 12:46:04    197] |    53.02%|        0|  -0.934|-582.475|   0:00:00.0| 1445.3M|
[03/17 12:46:04    197] +----------+---------+--------+--------+------------+--------+
[03/17 12:46:04    197] Reclaim Optimization End WNS Slack -0.934  TNS Slack -582.475 Density 53.02
[03/17 12:46:04    197] 
[03/17 12:46:04    197] ** Summary: Restruct = 1 Buffer Deletion = 2 Declone = 5 Resize = 195 **
[03/17 12:46:04    197] --------------------------------------------------------------
[03/17 12:46:04    197] |                                   | Total     | Sequential |
[03/17 12:46:04    197] --------------------------------------------------------------
[03/17 12:46:04    197] | Num insts resized                 |     193  |       0    |
[03/17 12:46:04    197] | Num insts undone                  |      14  |       0    |
[03/17 12:46:04    197] | Num insts Downsized               |     193  |       0    |
[03/17 12:46:04    197] | Num insts Samesized               |       0  |       0    |
[03/17 12:46:04    197] | Num insts Upsized                 |       0  |       0    |
[03/17 12:46:04    197] | Num multiple commits+uncommits    |       2  |       -    |
[03/17 12:46:04    197] --------------------------------------------------------------
[03/17 12:46:04    197] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:46:04    197] 0 Ndr or Layer constraints added by optimization 
[03/17 12:46:04    197] **** End NDR-Layer Usage Statistics ****
[03/17 12:46:04    197] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
[03/17 12:46:04    197] Executing incremental physical updates
[03/17 12:46:04    197] Executing incremental physical updates
[03/17 12:46:04    197] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1296.52M, totSessionCpu=0:03:17).
[03/17 12:46:04    197] setup target slack: 0.1
[03/17 12:46:04    197] extra slack: 0.1
[03/17 12:46:04    197] std delay: 0.0142
[03/17 12:46:04    197] real setup target slack: 0.0142
[03/17 12:46:04    197] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:46:04    197] #spOpts: N=65 
[03/17 12:46:05    197] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 12:46:05    197] [NR-eagl] Started earlyGlobalRoute kernel
[03/17 12:46:05    197] [NR-eagl] Initial Peak syMemory usage = 1296.5 MB
[03/17 12:46:05    197] (I)       Reading DB...
[03/17 12:46:05    197] (I)       congestionReportName   : 
[03/17 12:46:05    197] (I)       buildTerm2TermWires    : 0
[03/17 12:46:05    197] (I)       doTrackAssignment      : 1
[03/17 12:46:05    197] (I)       dumpBookshelfFiles     : 0
[03/17 12:46:05    197] (I)       numThreads             : 1
[03/17 12:46:05    197] [NR-eagl] honorMsvRouteConstraint: false
[03/17 12:46:05    197] (I)       honorPin               : false
[03/17 12:46:05    197] (I)       honorPinGuide          : true
[03/17 12:46:05    197] (I)       honorPartition         : false
[03/17 12:46:05    197] (I)       allowPartitionCrossover: false
[03/17 12:46:05    197] (I)       honorSingleEntry       : true
[03/17 12:46:05    197] (I)       honorSingleEntryStrong : true
[03/17 12:46:05    197] (I)       handleViaSpacingRule   : false
[03/17 12:46:05    197] (I)       PDConstraint           : none
[03/17 12:46:05    197] (I)       expBetterNDRHandling   : false
[03/17 12:46:05    197] [NR-eagl] honorClockSpecNDR      : 0
[03/17 12:46:05    197] (I)       routingEffortLevel     : 3
[03/17 12:46:05    197] [NR-eagl] minRouteLayer          : 2
[03/17 12:46:05    197] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 12:46:05    197] (I)       numRowsPerGCell        : 1
[03/17 12:46:05    197] (I)       speedUpLargeDesign     : 0
[03/17 12:46:05    197] (I)       speedUpBlkViolationClean: 0
[03/17 12:46:05    197] (I)       multiThreadingTA       : 0
[03/17 12:46:05    197] (I)       blockedPinEscape       : 1
[03/17 12:46:05    197] (I)       blkAwareLayerSwitching : 0
[03/17 12:46:05    197] (I)       betterClockWireModeling: 1
[03/17 12:46:05    197] (I)       punchThroughDistance   : 500.00
[03/17 12:46:05    197] (I)       scenicBound            : 1.15
[03/17 12:46:05    197] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 12:46:05    197] (I)       source-to-sink ratio   : 0.00
[03/17 12:46:05    197] (I)       targetCongestionRatioH : 1.00
[03/17 12:46:05    197] (I)       targetCongestionRatioV : 1.00
[03/17 12:46:05    197] (I)       layerCongestionRatio   : 0.70
[03/17 12:46:05    197] (I)       m1CongestionRatio      : 0.10
[03/17 12:46:05    197] (I)       m2m3CongestionRatio    : 0.70
[03/17 12:46:05    197] (I)       localRouteEffort       : 1.00
[03/17 12:46:05    197] (I)       numSitesBlockedByOneVia: 8.00
[03/17 12:46:05    197] (I)       supplyScaleFactorH     : 1.00
[03/17 12:46:05    197] (I)       supplyScaleFactorV     : 1.00
[03/17 12:46:05    197] (I)       highlight3DOverflowFactor: 0.00
[03/17 12:46:05    197] (I)       doubleCutViaModelingRatio: 0.00
[03/17 12:46:05    197] (I)       blockTrack             : 
[03/17 12:46:05    197] (I)       readTROption           : true
[03/17 12:46:05    197] (I)       extraSpacingBothSide   : false
[03/17 12:46:05    197] [NR-eagl] numTracksPerClockWire  : 0
[03/17 12:46:05    197] (I)       routeSelectedNetsOnly  : false
[03/17 12:46:05    197] (I)       before initializing RouteDB syMemory usage = 1311.1 MB
[03/17 12:46:05    197] (I)       starting read tracks
[03/17 12:46:05    197] (I)       build grid graph
[03/17 12:46:05    197] (I)       build grid graph start
[03/17 12:46:05    197] [NR-eagl] Layer1 has no routable track
[03/17 12:46:05    197] [NR-eagl] Layer2 has single uniform track structure
[03/17 12:46:05    197] [NR-eagl] Layer3 has single uniform track structure
[03/17 12:46:05    197] [NR-eagl] Layer4 has single uniform track structure
[03/17 12:46:05    197] [NR-eagl] Layer5 has single uniform track structure
[03/17 12:46:05    197] [NR-eagl] Layer6 has single uniform track structure
[03/17 12:46:05    197] [NR-eagl] Layer7 has single uniform track structure
[03/17 12:46:05    197] [NR-eagl] Layer8 has single uniform track structure
[03/17 12:46:05    197] (I)       build grid graph end
[03/17 12:46:05    197] (I)       Layer1   numNetMinLayer=18911
[03/17 12:46:05    197] (I)       Layer2   numNetMinLayer=0
[03/17 12:46:05    197] (I)       Layer3   numNetMinLayer=0
[03/17 12:46:05    197] (I)       Layer4   numNetMinLayer=0
[03/17 12:46:05    197] (I)       Layer5   numNetMinLayer=0
[03/17 12:46:05    197] (I)       Layer6   numNetMinLayer=0
[03/17 12:46:05    197] (I)       Layer7   numNetMinLayer=0
[03/17 12:46:05    197] (I)       Layer8   numNetMinLayer=0
[03/17 12:46:05    197] (I)       numViaLayers=7
[03/17 12:46:05    197] (I)       end build via table
[03/17 12:46:05    197] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 12:46:05    197] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/17 12:46:05    197] (I)       readDataFromPlaceDB
[03/17 12:46:05    197] (I)       Read net information..
[03/17 12:46:05    197] [NR-eagl] Read numTotalNets=18911  numIgnoredNets=1
[03/17 12:46:05    197] (I)       Read testcase time = 0.000 seconds
[03/17 12:46:05    197] 
[03/17 12:46:05    197] (I)       totalPins=61033  totalGlobalPin=57541 (94.28%)
[03/17 12:46:05    197] (I)       Model blockage into capacity
[03/17 12:46:05    197] (I)       Read numBlocks=7032  numPreroutedWires=0  numCapScreens=0
[03/17 12:46:05    197] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 12:46:05    197] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 12:46:05    197] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 12:46:05    197] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 12:46:05    197] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 12:46:05    197] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 12:46:05    197] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 12:46:05    197] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 12:46:05    197] (I)       Modeling time = 0.010 seconds
[03/17 12:46:05    197] 
[03/17 12:46:05    197] (I)       Number of ignored nets = 1
[03/17 12:46:05    197] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 12:46:05    197] (I)       Number of clock nets = 1.  Ignored: No
[03/17 12:46:05    197] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 12:46:05    197] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 12:46:05    197] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 12:46:05    197] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 12:46:05    197] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 12:46:05    197] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 12:46:05    197] (I)       Number of two pin nets which has pins at the same location = 1.  Ignored: Yes
[03/17 12:46:05    197] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/17 12:46:05    197] (I)       Before initializing earlyGlobalRoute syMemory usage = 1314.2 MB
[03/17 12:46:05    197] (I)       Layer1  viaCost=300.00
[03/17 12:46:05    197] (I)       Layer2  viaCost=100.00
[03/17 12:46:05    197] (I)       Layer3  viaCost=100.00
[03/17 12:46:05    197] (I)       Layer4  viaCost=100.00
[03/17 12:46:05    197] (I)       Layer5  viaCost=100.00
[03/17 12:46:05    197] (I)       Layer6  viaCost=200.00
[03/17 12:46:05    197] (I)       Layer7  viaCost=100.00
[03/17 12:46:05    198] (I)       ---------------------Grid Graph Info--------------------
[03/17 12:46:05    198] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 12:46:05    198] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 12:46:05    198] (I)       Site Width          :   400  (dbu)
[03/17 12:46:05    198] (I)       Row Height          :  3600  (dbu)
[03/17 12:46:05    198] (I)       GCell Width         :  3600  (dbu)
[03/17 12:46:05    198] (I)       GCell Height        :  3600  (dbu)
[03/17 12:46:05    198] (I)       grid                :   226   225     8
[03/17 12:46:05    198] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 12:46:05    198] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 12:46:05    198] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 12:46:05    198] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 12:46:05    198] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 12:46:05    198] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 12:46:05    198] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 12:46:05    198] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 12:46:05    198] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 12:46:05    198] (I)       --------------------------------------------------------
[03/17 12:46:05    198] 
[03/17 12:46:05    198] [NR-eagl] ============ Routing rule table ============
[03/17 12:46:05    198] [NR-eagl] Rule id 0. Nets 18910 
[03/17 12:46:05    198] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 12:46:05    198] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 12:46:05    198] [NR-eagl] ========================================
[03/17 12:46:05    198] [NR-eagl] 
[03/17 12:46:05    198] (I)       After initializing earlyGlobalRoute syMemory usage = 1314.2 MB
[03/17 12:46:05    198] (I)       Loading and dumping file time : 0.16 seconds
[03/17 12:46:05    198] (I)       ============= Initialization =============
[03/17 12:46:05    198] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 12:46:05    198] [NR-eagl] Layer group 1: route 18910 net(s) in layer range [2, 8]
[03/17 12:46:05    198] (I)       ============  Phase 1a Route ============
[03/17 12:46:05    198] (I)       Phase 1a runs 0.04 seconds
[03/17 12:46:05    198] (I)       Usage: 183187 = (76143 H, 107044 V) = (7.49% H, 7.79% V) = (1.371e+05um H, 1.927e+05um V)
[03/17 12:46:05    198] (I)       
[03/17 12:46:05    198] (I)       ============  Phase 1b Route ============
[03/17 12:46:05    198] (I)       Usage: 183187 = (76143 H, 107044 V) = (7.49% H, 7.79% V) = (1.371e+05um H, 1.927e+05um V)
[03/17 12:46:05    198] (I)       
[03/17 12:46:05    198] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.297366e+05um
[03/17 12:46:05    198] (I)       ============  Phase 1c Route ============
[03/17 12:46:05    198] (I)       Usage: 183187 = (76143 H, 107044 V) = (7.49% H, 7.79% V) = (1.371e+05um H, 1.927e+05um V)
[03/17 12:46:05    198] (I)       
[03/17 12:46:05    198] (I)       ============  Phase 1d Route ============
[03/17 12:46:05    198] (I)       Usage: 183187 = (76143 H, 107044 V) = (7.49% H, 7.79% V) = (1.371e+05um H, 1.927e+05um V)
[03/17 12:46:05    198] (I)       
[03/17 12:46:05    198] (I)       ============  Phase 1e Route ============
[03/17 12:46:05    198] (I)       Phase 1e runs 0.00 seconds
[03/17 12:46:05    198] (I)       Usage: 183187 = (76143 H, 107044 V) = (7.49% H, 7.79% V) = (1.371e+05um H, 1.927e+05um V)
[03/17 12:46:05    198] (I)       
[03/17 12:46:05    198] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.297366e+05um
[03/17 12:46:05    198] [NR-eagl] 
[03/17 12:46:05    198] (I)       ============  Phase 1l Route ============
[03/17 12:46:05    198] (I)       dpBasedLA: time=0.05  totalOF=1755  totalVia=110246  totalWL=183185  total(Via+WL)=293431 
[03/17 12:46:05    198] (I)       Total Global Routing Runtime: 0.15 seconds
[03/17 12:46:05    198] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 12:46:05    198] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 12:46:05    198] (I)       
[03/17 12:46:05    198] [NR-eagl] End Peak syMemory usage = 1314.2 MB
[03/17 12:46:05    198] [NR-eagl] Early Global Router Kernel+IO runtime : 0.32 seconds
[03/17 12:46:05    198] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 12:46:05    198] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/17 12:46:05    198] 
[03/17 12:46:05    198] ** np local hotspot detection info verbose **
[03/17 12:46:05    198] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/17 12:46:05    198] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/17 12:46:05    198] 
[03/17 12:46:05    198] #spOpts: N=65 
[03/17 12:46:05    198] Apply auto density screen in post-place stage.
[03/17 12:46:05    198] Auto density screen increases utilization from 0.530 to 0.530
[03/17 12:46:05    198] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1314.2M
[03/17 12:46:05    198] *** Starting refinePlace (0:03:18 mem=1314.2M) ***
[03/17 12:46:05    198] Total net bbox length = 2.903e+05 (1.163e+05 1.740e+05) (ext = 1.237e+04)
[03/17 12:46:05    198] default core: bins with density >  0.75 = 4.75 % ( 23 / 484 )
[03/17 12:46:05    198] Density distribution unevenness ratio = 12.577%
[03/17 12:46:05    198] RPlace IncrNP: Rollback Lev = -5
[03/17 12:46:05    198] RPlace: Density =0.948837, incremental np is triggered.
[03/17 12:46:05    198] incr SKP is on..., with optDC mode
[03/17 12:46:05    198] tdgpInitIgnoreNetLoadFix on 
[03/17 12:46:06    199] (cpu=0:00:01.1 mem=1314.2M) ***
[03/17 12:46:07    199] *** Build Virtual Sizing Timing Model
[03/17 12:46:07    199] (cpu=0:00:01.5 mem=1314.2M) ***
[03/17 12:46:09    201] Congestion driven padding in post-place stage.
[03/17 12:46:09    201] Congestion driven padding increases utilization from 0.764 to 0.761
[03/17 12:46:09    201] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1320.2M
[03/17 12:47:06    258] default core: bins with density >  0.75 = 2.89 % ( 14 / 484 )
[03/17 12:47:06    258] Density distribution unevenness ratio = 11.318%
[03/17 12:47:06    258] RPlace postIncrNP: Density = 0.948837 -> 0.787778.
[03/17 12:47:06    258] RPlace postIncrNP Info: Density distribution changes:
[03/17 12:47:06    258] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:47:06    258] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:47:06    258] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:47:06    258] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:47:06    258] [0.90 - 0.95] :	 1 (0.21%) -> 0 (0.00%)
[03/17 12:47:06    258] [0.85 - 0.90] :	 4 (0.83%) -> 0 (0.00%)
[03/17 12:47:06    258] [0.80 - 0.85] :	 2 (0.41%) -> 0 (0.00%)
[03/17 12:47:06    258] [CPU] RefinePlace/IncrNP (cpu=0:00:59.8, real=0:01:01, mem=1399.5MB) @(0:03:18 - 0:04:18).
[03/17 12:47:06    258] Move report: incrNP moves 16457 insts, mean move: 17.82 um, max move: 77.40 um
[03/17 12:47:06    258] 	Max move on inst (genblk1_7__mac_col_inst/mac_8in_instance/U411): (55.40, 74.80) --> (19.40, 116.20)
[03/17 12:47:06    258] Move report: Timing Driven Placement moves 16457 insts, mean move: 17.82 um, max move: 77.40 um
[03/17 12:47:06    258] 	Max move on inst (genblk1_7__mac_col_inst/mac_8in_instance/U411): (55.40, 74.80) --> (19.40, 116.20)
[03/17 12:47:06    258] 	Runtime: CPU: 0:00:59.8 REAL: 0:01:01 MEM: 1399.5MB
[03/17 12:47:06    258] Starting refinePlace ...
[03/17 12:47:06    258] default core: bins with density >  0.75 = 2.27 % ( 11 / 484 )
[03/17 12:47:06    258] Density distribution unevenness ratio = 10.833%
[03/17 12:47:06    258]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 12:47:06    258] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1399.5MB) @(0:04:18 - 0:04:18).
[03/17 12:47:06    258] Move report: preRPlace moves 2279 insts, mean move: 0.63 um, max move: 4.60 um
[03/17 12:47:06    258] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_17_): (383.80, 317.80) --> (381.00, 319.60)
[03/17 12:47:06    258] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/17 12:47:06    258] wireLenOptFixPriorityInst 0 inst fixed
[03/17 12:47:06    258] Placement tweakage begins.
[03/17 12:47:06    258] wire length = 3.202e+05
[03/17 12:47:07    259] wire length = 2.934e+05
[03/17 12:47:07    259] Placement tweakage ends.
[03/17 12:47:07    259] Move report: tweak moves 1348 insts, mean move: 2.77 um, max move: 15.40 um
[03/17 12:47:07    259] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/product5_reg_3_): (227.40, 67.60) --> (242.80, 67.60)
[03/17 12:47:07    259] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1399.5MB) @(0:04:18 - 0:04:20).
[03/17 12:47:08    259] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:47:08    259] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1399.5MB) @(0:04:20 - 0:04:20).
[03/17 12:47:08    259] Move report: Detail placement moves 3179 insts, mean move: 1.51 um, max move: 15.40 um
[03/17 12:47:08    259] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/product5_reg_3_): (227.40, 67.60) --> (242.80, 67.60)
[03/17 12:47:08    259] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1399.5MB
[03/17 12:47:08    259] Statistics of distance of Instance movement in refine placement:
[03/17 12:47:08    259]   maximum (X+Y) =        76.60 um
[03/17 12:47:08    259]   inst (genblk1_7__mac_col_inst/mac_8in_instance/U411) with max move: (55.4, 74.8) -> (20.2, 116.2)
[03/17 12:47:08    259]   mean    (X+Y) =        17.84 um
[03/17 12:47:08    259] Total instances flipped for WireLenOpt: 866
[03/17 12:47:08    259] Total instances flipped, including legalization: 2
[03/17 12:47:08    259] Summary Report:
[03/17 12:47:08    259] Instances move: 16455 (out of 16468 movable)
[03/17 12:47:08    259] Mean displacement: 17.84 um
[03/17 12:47:08    259] Max displacement: 76.60 um (Instance: genblk1_7__mac_col_inst/mac_8in_instance/U411) (55.4, 74.8) -> (20.2, 116.2)
[03/17 12:47:08    259] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D0
[03/17 12:47:08    259] Total instances moved : 16455
[03/17 12:47:08    259] Total net bbox length = 2.453e+05 (9.565e+04 1.497e+05) (ext = 1.252e+04)
[03/17 12:47:08    259] Runtime: CPU: 0:01:02 REAL: 0:01:03 MEM: 1399.5MB
[03/17 12:47:08    259] [CPU] RefinePlace/total (cpu=0:01:02, real=0:01:03, mem=1399.5MB) @(0:03:18 - 0:04:20).
[03/17 12:47:08    259] *** Finished refinePlace (0:04:20 mem=1399.5M) ***
[03/17 12:47:08    259] #spOpts: N=65 
[03/17 12:47:08    260] default core: bins with density >  0.75 = 2.27 % ( 11 / 484 )
[03/17 12:47:08    260] Density distribution unevenness ratio = 10.825%
[03/17 12:47:08    260] Trial Route Overflow 0(H) 0(V)
[03/17 12:47:08    260] Starting congestion repair ...
[03/17 12:47:08    260] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/17 12:47:08    260] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 12:47:08    260] (I)       Reading DB...
[03/17 12:47:08    260] (I)       congestionReportName   : 
[03/17 12:47:08    260] (I)       buildTerm2TermWires    : 1
[03/17 12:47:08    260] (I)       doTrackAssignment      : 1
[03/17 12:47:08    260] (I)       dumpBookshelfFiles     : 0
[03/17 12:47:08    260] (I)       numThreads             : 1
[03/17 12:47:08    260] [NR-eagl] honorMsvRouteConstraint: false
[03/17 12:47:08    260] (I)       honorPin               : false
[03/17 12:47:08    260] (I)       honorPinGuide          : true
[03/17 12:47:08    260] (I)       honorPartition         : false
[03/17 12:47:08    260] (I)       allowPartitionCrossover: false
[03/17 12:47:08    260] (I)       honorSingleEntry       : true
[03/17 12:47:08    260] (I)       honorSingleEntryStrong : true
[03/17 12:47:08    260] (I)       handleViaSpacingRule   : false
[03/17 12:47:08    260] (I)       PDConstraint           : none
[03/17 12:47:08    260] (I)       expBetterNDRHandling   : false
[03/17 12:47:08    260] [NR-eagl] honorClockSpecNDR      : 0
[03/17 12:47:08    260] (I)       routingEffortLevel     : 3
[03/17 12:47:08    260] [NR-eagl] minRouteLayer          : 2
[03/17 12:47:08    260] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 12:47:08    260] (I)       numRowsPerGCell        : 1
[03/17 12:47:08    260] (I)       speedUpLargeDesign     : 0
[03/17 12:47:08    260] (I)       speedUpBlkViolationClean: 0
[03/17 12:47:08    260] (I)       multiThreadingTA       : 0
[03/17 12:47:08    260] (I)       blockedPinEscape       : 1
[03/17 12:47:08    260] (I)       blkAwareLayerSwitching : 0
[03/17 12:47:08    260] (I)       betterClockWireModeling: 1
[03/17 12:47:08    260] (I)       punchThroughDistance   : 500.00
[03/17 12:47:08    260] (I)       scenicBound            : 1.15
[03/17 12:47:08    260] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 12:47:08    260] (I)       source-to-sink ratio   : 0.00
[03/17 12:47:08    260] (I)       targetCongestionRatioH : 1.00
[03/17 12:47:08    260] (I)       targetCongestionRatioV : 1.00
[03/17 12:47:08    260] (I)       layerCongestionRatio   : 0.70
[03/17 12:47:08    260] (I)       m1CongestionRatio      : 0.10
[03/17 12:47:08    260] (I)       m2m3CongestionRatio    : 0.70
[03/17 12:47:08    260] (I)       localRouteEffort       : 1.00
[03/17 12:47:08    260] (I)       numSitesBlockedByOneVia: 8.00
[03/17 12:47:08    260] (I)       supplyScaleFactorH     : 1.00
[03/17 12:47:08    260] (I)       supplyScaleFactorV     : 1.00
[03/17 12:47:08    260] (I)       highlight3DOverflowFactor: 0.00
[03/17 12:47:08    260] (I)       doubleCutViaModelingRatio: 0.00
[03/17 12:47:08    260] (I)       blockTrack             : 
[03/17 12:47:08    260] (I)       readTROption           : true
[03/17 12:47:08    260] (I)       extraSpacingBothSide   : false
[03/17 12:47:08    260] [NR-eagl] numTracksPerClockWire  : 0
[03/17 12:47:08    260] (I)       routeSelectedNetsOnly  : false
[03/17 12:47:08    260] (I)       before initializing RouteDB syMemory usage = 1399.5 MB
[03/17 12:47:08    260] (I)       starting read tracks
[03/17 12:47:08    260] (I)       build grid graph
[03/17 12:47:08    260] (I)       build grid graph start
[03/17 12:47:08    260] [NR-eagl] Layer1 has no routable track
[03/17 12:47:08    260] [NR-eagl] Layer2 has single uniform track structure
[03/17 12:47:08    260] [NR-eagl] Layer3 has single uniform track structure
[03/17 12:47:08    260] [NR-eagl] Layer4 has single uniform track structure
[03/17 12:47:08    260] [NR-eagl] Layer5 has single uniform track structure
[03/17 12:47:08    260] [NR-eagl] Layer6 has single uniform track structure
[03/17 12:47:08    260] [NR-eagl] Layer7 has single uniform track structure
[03/17 12:47:08    260] [NR-eagl] Layer8 has single uniform track structure
[03/17 12:47:08    260] (I)       build grid graph end
[03/17 12:47:08    260] (I)       Layer1   numNetMinLayer=18911
[03/17 12:47:08    260] (I)       Layer2   numNetMinLayer=0
[03/17 12:47:08    260] (I)       Layer3   numNetMinLayer=0
[03/17 12:47:08    260] (I)       Layer4   numNetMinLayer=0
[03/17 12:47:08    260] (I)       Layer5   numNetMinLayer=0
[03/17 12:47:08    260] (I)       Layer6   numNetMinLayer=0
[03/17 12:47:08    260] (I)       Layer7   numNetMinLayer=0
[03/17 12:47:08    260] (I)       Layer8   numNetMinLayer=0
[03/17 12:47:08    260] (I)       numViaLayers=7
[03/17 12:47:08    260] (I)       end build via table
[03/17 12:47:08    260] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 12:47:08    260] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/17 12:47:08    260] (I)       readDataFromPlaceDB
[03/17 12:47:08    260] (I)       Read net information..
[03/17 12:47:08    260] [NR-eagl] Read numTotalNets=18911  numIgnoredNets=0
[03/17 12:47:08    260] (I)       Read testcase time = 0.000 seconds
[03/17 12:47:08    260] 
[03/17 12:47:08    260] (I)       totalPins=61035  totalGlobalPin=60167 (98.58%)
[03/17 12:47:08    260] (I)       Model blockage into capacity
[03/17 12:47:08    260] (I)       Read numBlocks=7032  numPreroutedWires=0  numCapScreens=0
[03/17 12:47:08    260] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 12:47:08    260] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 12:47:08    260] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 12:47:08    260] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 12:47:08    260] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 12:47:08    260] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 12:47:08    260] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 12:47:08    260] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 12:47:08    260] (I)       Modeling time = 0.010 seconds
[03/17 12:47:08    260] 
[03/17 12:47:08    260] (I)       Number of ignored nets = 0
[03/17 12:47:08    260] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 12:47:08    260] (I)       Number of clock nets = 1.  Ignored: No
[03/17 12:47:08    260] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 12:47:08    260] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 12:47:08    260] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 12:47:08    260] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 12:47:08    260] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 12:47:08    260] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 12:47:08    260] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 12:47:08    260] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/17 12:47:08    260] (I)       Before initializing earlyGlobalRoute syMemory usage = 1399.5 MB
[03/17 12:47:08    260] (I)       Layer1  viaCost=300.00
[03/17 12:47:08    260] (I)       Layer2  viaCost=100.00
[03/17 12:47:08    260] (I)       Layer3  viaCost=100.00
[03/17 12:47:08    260] (I)       Layer4  viaCost=100.00
[03/17 12:47:08    260] (I)       Layer5  viaCost=100.00
[03/17 12:47:08    260] (I)       Layer6  viaCost=200.00
[03/17 12:47:08    260] (I)       Layer7  viaCost=100.00
[03/17 12:47:08    260] (I)       ---------------------Grid Graph Info--------------------
[03/17 12:47:08    260] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 12:47:08    260] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 12:47:08    260] (I)       Site Width          :   400  (dbu)
[03/17 12:47:08    260] (I)       Row Height          :  3600  (dbu)
[03/17 12:47:08    260] (I)       GCell Width         :  3600  (dbu)
[03/17 12:47:08    260] (I)       GCell Height        :  3600  (dbu)
[03/17 12:47:08    260] (I)       grid                :   226   225     8
[03/17 12:47:08    260] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 12:47:08    260] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 12:47:08    260] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 12:47:08    260] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 12:47:08    260] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 12:47:08    260] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 12:47:08    260] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 12:47:08    260] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 12:47:08    260] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 12:47:08    260] (I)       --------------------------------------------------------
[03/17 12:47:08    260] 
[03/17 12:47:08    260] [NR-eagl] ============ Routing rule table ============
[03/17 12:47:08    260] [NR-eagl] Rule id 0. Nets 18911 
[03/17 12:47:08    260] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 12:47:08    260] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 12:47:08    260] [NR-eagl] ========================================
[03/17 12:47:08    260] [NR-eagl] 
[03/17 12:47:08    260] (I)       After initializing earlyGlobalRoute syMemory usage = 1399.5 MB
[03/17 12:47:08    260] (I)       Loading and dumping file time : 0.12 seconds
[03/17 12:47:08    260] (I)       ============= Initialization =============
[03/17 12:47:08    260] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 12:47:08    260] [NR-eagl] Layer group 1: route 18911 net(s) in layer range [2, 8]
[03/17 12:47:08    260] (I)       ============  Phase 1a Route ============
[03/17 12:47:08    260] (I)       Phase 1a runs 0.03 seconds
[03/17 12:47:08    260] (I)       Usage: 158200 = (64262 H, 93938 V) = (6.32% H, 6.84% V) = (1.157e+05um H, 1.691e+05um V)
[03/17 12:47:08    260] (I)       
[03/17 12:47:08    260] (I)       ============  Phase 1b Route ============
[03/17 12:47:08    260] (I)       Usage: 158200 = (64262 H, 93938 V) = (6.32% H, 6.84% V) = (1.157e+05um H, 1.691e+05um V)
[03/17 12:47:08    260] (I)       
[03/17 12:47:08    260] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.847600e+05um
[03/17 12:47:08    260] (I)       ============  Phase 1c Route ============
[03/17 12:47:08    260] (I)       Usage: 158200 = (64262 H, 93938 V) = (6.32% H, 6.84% V) = (1.157e+05um H, 1.691e+05um V)
[03/17 12:47:08    260] (I)       
[03/17 12:47:08    260] (I)       ============  Phase 1d Route ============
[03/17 12:47:08    260] (I)       Usage: 158200 = (64262 H, 93938 V) = (6.32% H, 6.84% V) = (1.157e+05um H, 1.691e+05um V)
[03/17 12:47:08    260] (I)       
[03/17 12:47:08    260] (I)       ============  Phase 1e Route ============
[03/17 12:47:08    260] (I)       Phase 1e runs 0.00 seconds
[03/17 12:47:08    260] (I)       Usage: 158200 = (64262 H, 93938 V) = (6.32% H, 6.84% V) = (1.157e+05um H, 1.691e+05um V)
[03/17 12:47:08    260] (I)       
[03/17 12:47:08    260] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.847600e+05um
[03/17 12:47:08    260] [NR-eagl] 
[03/17 12:47:08    260] (I)       ============  Phase 1l Route ============
[03/17 12:47:08    260] (I)       dpBasedLA: time=0.05  totalOF=395  totalVia=110988  totalWL=158197  total(Via+WL)=269185 
[03/17 12:47:08    260] (I)       Total Global Routing Runtime: 0.14 seconds
[03/17 12:47:08    260] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 12:47:08    260] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 12:47:08    260] (I)       
[03/17 12:47:08    260] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 12:47:08    260] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/17 12:47:08    260] 
[03/17 12:47:08    260] ** np local hotspot detection info verbose **
[03/17 12:47:08    260] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/17 12:47:08    260] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/17 12:47:08    260] 
[03/17 12:47:08    260] describeCongestion: hCong = 0.00 vCong = 0.00
[03/17 12:47:08    260] Skipped repairing congestion.
[03/17 12:47:08    260] (I)       ============= track Assignment ============
[03/17 12:47:08    260] (I)       extract Global 3D Wires
[03/17 12:47:08    260] (I)       Extract Global WL : time=0.01
[03/17 12:47:08    260] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 12:47:08    260] (I)       Initialization real time=0.00 seconds
[03/17 12:47:08    260] (I)       Kernel real time=0.19 seconds
[03/17 12:47:08    260] (I)       End Greedy Track Assignment
[03/17 12:47:08    260] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 60783
[03/17 12:47:08    260] [NR-eagl] Layer2(M2)(V) length: 1.414209e+05um, number of vias: 86231
[03/17 12:47:08    260] [NR-eagl] Layer3(M3)(H) length: 1.163726e+05um, number of vias: 1733
[03/17 12:47:08    260] [NR-eagl] Layer4(M4)(V) length: 2.679360e+04um, number of vias: 369
[03/17 12:47:08    260] [NR-eagl] Layer5(M5)(H) length: 3.294291e+03um, number of vias: 279
[03/17 12:47:08    260] [NR-eagl] Layer6(M6)(V) length: 4.786200e+03um, number of vias: 12
[03/17 12:47:08    260] [NR-eagl] Layer7(M7)(H) length: 1.400000e+00um, number of vias: 3
[03/17 12:47:08    260] [NR-eagl] Layer8(M8)(V) length: 1.000000e+00um, number of vias: 0
[03/17 12:47:08    260] [NR-eagl] Total length: 2.926700e+05um, number of vias: 149410
[03/17 12:47:08    260] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[03/17 12:47:08    260] Start to check current routing status for nets...
[03/17 12:47:08    260] Using hname+ instead name for net compare
[03/17 12:47:08    260] All nets are already routed correctly.
[03/17 12:47:08    260] End to check current routing status for nets (mem=1278.7M)
[03/17 12:47:08    260] Extraction called for design 'mac_array' of instances=16468 and nets=18985 using extraction engine 'preRoute' .
[03/17 12:47:08    260] PreRoute RC Extraction called for design mac_array.
[03/17 12:47:08    260] RC Extraction called in multi-corner(2) mode.
[03/17 12:47:08    260] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 12:47:08    260] RCMode: PreRoute
[03/17 12:47:08    260]       RC Corner Indexes            0       1   
[03/17 12:47:08    260] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 12:47:08    260] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 12:47:08    260] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 12:47:08    260] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 12:47:08    260] Shrink Factor                : 1.00000
[03/17 12:47:08    260] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 12:47:08    260] Using capacitance table file ...
[03/17 12:47:08    260] Updating RC grid for preRoute extraction ...
[03/17 12:47:08    260] Initializing multi-corner capacitance tables ... 
[03/17 12:47:09    260] Initializing multi-corner resistance tables ...
[03/17 12:47:09    261] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1278.730M)
[03/17 12:47:09    261] Compute RC Scale Done ...
[03/17 12:47:09    261] **optDesign ... cpu = 0:03:16, real = 0:03:16, mem = 1275.7M, totSessionCpu=0:04:22 **
[03/17 12:47:09    261] #################################################################################
[03/17 12:47:09    261] # Design Stage: PreRoute
[03/17 12:47:09    261] # Design Name: mac_array
[03/17 12:47:09    261] # Design Mode: 65nm
[03/17 12:47:09    261] # Analysis Mode: MMMC Non-OCV 
[03/17 12:47:09    261] # Parasitics Mode: No SPEF/RCDB
[03/17 12:47:09    261] # Signoff Settings: SI Off 
[03/17 12:47:09    261] #################################################################################
[03/17 12:47:10    262] AAE_INFO: 1 threads acquired from CTE.
[03/17 12:47:10    262] Calculate delays in BcWc mode...
[03/17 12:47:10    262] Topological Sorting (CPU = 0:00:00.0, MEM = 1284.0M, InitMEM = 1281.5M)
[03/17 12:47:12    264] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:47:12    264] End delay calculation. (MEM=1357.56 CPU=0:00:02.3 REAL=0:00:02.0)
[03/17 12:47:12    264] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1357.6M) ***
[03/17 12:47:13    265] *** Timing NOT met, worst failing slack is -0.897
[03/17 12:47:13    265] *** Check timing (0:00:03.5)
[03/17 12:47:13    265] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:47:13    265] optDesignOneStep: Leakage Power Flow
[03/17 12:47:13    265] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:47:13    265] Begin: GigaOpt Optimization in TNS mode
[03/17 12:47:13    265] Effort level <high> specified for reg2reg path_group
[03/17 12:47:14    266] Info: 1 clock net  excluded from IPO operation.
[03/17 12:47:14    266] PhyDesignGrid: maxLocalDensity 0.95
[03/17 12:47:14    266] #spOpts: N=65 
[03/17 12:47:14    266] Core basic site is core
[03/17 12:47:14    266] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 12:47:17    269] *info: 1 clock net excluded
[03/17 12:47:17    269] *info: 2 special nets excluded.
[03/17 12:47:17    269] *info: 74 no-driver nets excluded.
[03/17 12:47:18    270] ** GigaOpt Optimizer WNS Slack -0.897 TNS Slack -533.121 Density 53.02
[03/17 12:47:18    270] Optimizer TNS Opt
[03/17 12:47:18    270] Active Path Group: reg2reg  
[03/17 12:47:18    270] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:47:18    270] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:47:18    270] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:47:18    270] |  -0.897|   -0.897|-533.062| -533.121|    53.02%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:18    270] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:18    270] |  -0.860|   -0.860|-531.770| -531.828|    53.02%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:47:18    270] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:18    270] |  -0.821|   -0.821|-530.752| -530.810|    53.02%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:47:18    270] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:19    270] |  -0.802|   -0.802|-524.256| -524.315|    53.03%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:19    270] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:19    271] |  -0.780|   -0.780|-517.062| -517.121|    53.03%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:19    271] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:19    271] |  -0.767|   -0.767|-511.469| -511.528|    53.05%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:47:19    271] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:20    272] |  -0.748|   -0.748|-506.689| -506.747|    53.08%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:20    272] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:21    272] |  -0.743|   -0.743|-502.848| -502.906|    53.11%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:21    272] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:22    273] |  -0.731|   -0.731|-501.028| -501.086|    53.14%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:22    273] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:23    274] |  -0.720|   -0.720|-497.713| -497.772|    53.20%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:47:23    274] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:23    275] |  -0.720|   -0.720|-495.643| -495.701|    53.24%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:23    275] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:24    275] |  -0.720|   -0.720|-495.530| -495.589|    53.25%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:24    275] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:24    276] |  -0.720|   -0.720|-494.754| -494.812|    53.25%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:24    276] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:24    276] |  -0.710|   -0.710|-494.451| -494.509|    53.26%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:24    276] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:25    277] |  -0.708|   -0.708|-491.838| -491.896|    53.26%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:47:25    277] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:25    277] |  -0.708|   -0.708|-490.418| -490.477|    53.27%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:47:25    277] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:25    277] |  -0.708|   -0.708|-489.841| -489.899|    53.29%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:47:25    277] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:25    277] |  -0.708|   -0.708|-489.747| -489.805|    53.29%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:47:25    277] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:27    279] |  -0.708|   -0.708|-486.266| -486.324|    53.34%|   0:00:02.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:47:27    279] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:27    279] |  -0.708|   -0.708|-485.611| -485.669|    53.34%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:47:27    279] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:28    280] |  -0.708|   -0.708|-485.217| -485.275|    53.37%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:47:28    280] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:28    280] |  -0.708|   -0.708|-485.154| -485.212|    53.37%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:47:28    280] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:28    280] |  -0.708|   -0.708|-485.072| -485.130|    53.37%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:47:28    280] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:29    281] |  -0.708|   -0.708|-482.443| -482.501|    53.41%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:47:29    281] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:30    282] |  -0.708|   -0.708|-479.670| -479.728|    53.42%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:47:30    282] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:30    282] |  -0.708|   -0.708|-479.669| -479.727|    53.42%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:47:30    282] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:31    283] |  -0.708|   -0.708|-478.211| -478.270|    53.46%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:31    283] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:32    284] |  -0.708|   -0.708|-476.228| -476.287|    53.47%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:32    284] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:32    284] |  -0.708|   -0.708|-475.210| -475.269|    53.48%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:32    284] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:33    285] |  -0.708|   -0.708|-475.034| -475.092|    53.48%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:33    285] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:33    285] |  -0.708|   -0.708|-475.026| -475.084|    53.48%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:33    285] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:33    285] |  -0.708|   -0.708|-474.984| -475.043|    53.49%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:33    285] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:34    286] |  -0.708|   -0.708|-471.793| -471.851|    53.52%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:34    286] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:35    287] |  -0.708|   -0.708|-470.873| -470.931|    53.54%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:47:35    287] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:35    287] |  -0.708|   -0.708|-469.880| -469.939|    53.55%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:47:35    287] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:35    287] |  -0.708|   -0.708|-469.521| -469.580|    53.56%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:35    287] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:36    288] |  -0.708|   -0.708|-469.167| -469.226|    53.57%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:36    288] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:36    288] |  -0.708|   -0.708|-469.050| -469.108|    53.57%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:36    288] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:36    288] |  -0.708|   -0.708|-468.565| -468.623|    53.58%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:36    288] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:36    288] |  -0.708|   -0.708|-468.334| -468.393|    53.59%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:36    288] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:37    289] |  -0.708|   -0.708|-467.443| -467.501|    53.60%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:37    289] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:37    289] |  -0.708|   -0.708|-467.439| -467.497|    53.60%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:37    289] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:37    289] |  -0.708|   -0.708|-467.108| -467.166|    53.61%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:47:37    289] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:38    289] |  -0.708|   -0.708|-466.881| -466.940|    53.62%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:47:38    289] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:38    290] |  -0.708|   -0.708|-466.780| -466.838|    53.61%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:47:38    290] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:38    290] |  -0.708|   -0.708|-466.698| -466.756|    53.63%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:47:38    290] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:38    290] |  -0.708|   -0.708|-466.443| -466.502|    53.63%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:47:38    290] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:39    291] |  -0.708|   -0.708|-463.810| -463.869|    53.66%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:39    291] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:40    292] |  -0.708|   -0.708|-462.630| -462.689|    53.67%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:40    292] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:40    292] |  -0.708|   -0.708|-462.375| -462.434|    53.69%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:40    292] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:40    292] |  -0.708|   -0.708|-462.269| -462.327|    53.69%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:40    292] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:40    292] |  -0.708|   -0.708|-462.139| -462.197|    53.69%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:40    292] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:40    292] |  -0.708|   -0.708|-462.082| -462.141|    53.70%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:40    292] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:40    292] |  -0.708|   -0.708|-462.075| -462.133|    53.70%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:47:41    292] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:42    294] |  -0.708|   -0.708|-459.715| -459.773|    53.74%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:42    294] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:42    294] |  -0.708|   -0.708|-459.685| -459.743|    53.75%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:42    294] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:43    295] |  -0.708|   -0.708|-458.069| -458.127|    53.79%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:43    295] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:44    296] |  -0.708|   -0.708|-457.138| -457.196|    53.81%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:44    296] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:44    296] |  -0.708|   -0.708|-456.902| -456.960|    53.82%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:44    296] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:44    296] |  -0.708|   -0.708|-456.810| -456.869|    53.82%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:44    296] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:44    296] |  -0.708|   -0.708|-456.759| -456.818|    53.82%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:47:44    296] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:45    297] |  -0.708|   -0.708|-455.521| -455.579|    53.84%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:45    297] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:45    297] |  -0.708|   -0.708|-455.142| -455.200|    53.86%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:45    297] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:46    297] |  -0.708|   -0.708|-454.467| -454.526|    53.86%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:46    297] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:46    298] |  -0.708|   -0.708|-454.189| -454.247|    53.88%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:46    298] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:46    298] |  -0.708|   -0.708|-454.053| -454.111|    53.89%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:46    298] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:46    298] |  -0.708|   -0.708|-453.858| -453.916|    53.89%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:46    298] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:47    298] |  -0.708|   -0.708|-453.636| -453.694|    53.90%|   0:00:01.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:47    298] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:47    299] |  -0.708|   -0.708|-453.617| -453.675|    53.90%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:47    299] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:48    300] |  -0.708|   -0.708|-452.294| -452.352|    53.94%|   0:00:01.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:48    300] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:48    300] |  -0.708|   -0.708|-452.235| -452.293|    53.94%|   0:00:00.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:48    300] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:48    300] |  -0.708|   -0.708|-451.579| -451.638|    53.96%|   0:00:00.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:48    300] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:49    301] |  -0.708|   -0.708|-450.812| -450.870|    53.97%|   0:00:01.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:49    301] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:49    301] |  -0.708|   -0.708|-450.759| -450.817|    53.97%|   0:00:00.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:49    301] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:49    301] |  -0.708|   -0.708|-450.497| -450.556|    53.99%|   0:00:00.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:49    301] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:50    302] |  -0.708|   -0.708|-450.164| -450.223|    54.00%|   0:00:01.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:50    302] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:51    303] |  -0.708|   -0.708|-449.818| -449.877|    54.00%|   0:00:01.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:47:51    303] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:51    303] |  -0.708|   -0.708|-449.679| -449.738|    54.01%|   0:00:00.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:47:51    303] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:51    303] |  -0.708|   -0.708|-449.387| -449.445|    54.02%|   0:00:00.0| 1445.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:47:51    303] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:53    305] |  -0.708|   -0.708|-448.546| -448.604|    54.05%|   0:00:02.0| 1446.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:47:53    305] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:47:54    306] |  -0.708|   -0.708|-447.717| -447.775|    54.14%|   0:00:01.0| 1446.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:54    306] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:54    306] |  -0.708|   -0.708|-447.694| -447.753|    54.14%|   0:00:00.0| 1446.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:54    306] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:55    307] |  -0.708|   -0.708|-446.869| -446.927|    54.16%|   0:00:01.0| 1446.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:55    307] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:55    307] |  -0.708|   -0.708|-446.743| -446.801|    54.17%|   0:00:00.0| 1446.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:55    307] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:55    307] |  -0.708|   -0.708|-446.704| -446.762|    54.18%|   0:00:00.0| 1446.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:47:55    307] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:47:57    309] |  -0.708|   -0.708|-445.261| -445.319|    54.26%|   0:00:02.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:57    309] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:57    309] |  -0.708|   -0.708|-445.258| -445.316|    54.26%|   0:00:00.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:57    309] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:58    310] |  -0.708|   -0.708|-444.449| -444.508|    54.36%|   0:00:01.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:58    310] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:58    310] |  -0.708|   -0.708|-444.441| -444.499|    54.36%|   0:00:00.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:58    310] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:59    310] |  -0.708|   -0.708|-444.350| -444.408|    54.37%|   0:00:01.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:59    310] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:59    310] |  -0.708|   -0.708|-444.332| -444.391|    54.37%|   0:00:00.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:59    310] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:59    311] |  -0.708|   -0.708|-444.219| -444.277|    54.39%|   0:00:00.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:59    311] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:59    311] |  -0.708|   -0.708|-444.146| -444.205|    54.39%|   0:00:00.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:59    311] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:47:59    311] |  -0.708|   -0.708|-444.119| -444.177|    54.40%|   0:00:00.0| 1447.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:47:59    311] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:02    314] |  -0.708|   -0.708|-442.267| -442.325|    54.49%|   0:00:03.0| 1448.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:02    314] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:02    314] |  -0.708|   -0.708|-441.840| -441.898|    54.49%|   0:00:00.0| 1448.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:02    314] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:02    314] |  -0.708|   -0.708|-441.618| -441.676|    54.49%|   0:00:00.0| 1449.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:02    314] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:03    315] |  -0.708|   -0.708|-440.846| -440.905|    54.59%|   0:00:01.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:03    315] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:03    315] |  -0.708|   -0.708|-440.827| -440.885|    54.59%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:03    315] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:04    315] |  -0.708|   -0.708|-440.714| -440.772|    54.60%|   0:00:01.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:04    315] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:04    316] |  -0.708|   -0.708|-440.676| -440.734|    54.60%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:04    316] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:04    316] |  -0.708|   -0.708|-440.621| -440.680|    54.60%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:04    316] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:04    316] |  -0.708|   -0.708|-440.589| -440.647|    54.60%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:04    316] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:06    318] |  -0.708|   -0.708|-438.397| -438.455|    54.67%|   0:00:02.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:06    318] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:07    319] |  -0.708|   -0.708|-437.898| -437.956|    54.68%|   0:00:01.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:07    319] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:07    319] |  -0.708|   -0.708|-437.880| -437.939|    54.68%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:07    319] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:08    320] |  -0.708|   -0.708|-437.047| -437.106|    54.76%|   0:00:01.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:08    320] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:08    320] |  -0.708|   -0.708|-436.936| -436.994|    54.77%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:08    320] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:08    320] |  -0.708|   -0.708|-436.846| -436.904|    54.77%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:08    320] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:08    320] |  -0.708|   -0.708|-436.774| -436.832|    54.78%|   0:00:00.0| 1450.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:08    320] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:10    322] |  -0.708|   -0.708|-435.280| -435.339|    54.85%|   0:00:02.0| 1452.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:10    322] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:11    323] |  -0.708|   -0.708|-434.427| -434.485|    54.95%|   0:00:01.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:11    323] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:11    323] |  -0.708|   -0.708|-434.363| -434.421|    54.95%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:11    323] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:11    323] |  -0.708|   -0.708|-434.345| -434.404|    54.96%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:11    323] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:11    323] |  -0.708|   -0.708|-434.291| -434.349|    54.96%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:11    323] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:12    323] |  -0.708|   -0.708|-434.285| -434.344|    54.96%|   0:00:01.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:12    323] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:12    324] |  -0.708|   -0.708|-434.238| -434.296|    54.96%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:12    324] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:13    325] |  -0.708|   -0.708|-432.793| -432.851|    55.00%|   0:00:01.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:13    325] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:13    325] |  -0.708|   -0.708|-432.747| -432.806|    55.00%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:13    325] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:14    326] |  -0.708|   -0.708|-432.234| -432.292|    55.07%|   0:00:01.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:14    326] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:14    326] |  -0.708|   -0.708|-432.103| -432.161|    55.08%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:14    326] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:14    326] |  -0.708|   -0.708|-432.031| -432.090|    55.08%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:14    326] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:15    327] |  -0.708|   -0.708|-430.505| -430.564|    55.12%|   0:00:01.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:15    327] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:15    327] |  -0.708|   -0.708|-430.318| -430.376|    55.12%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:15    327] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:16    328] |  -0.708|   -0.708|-430.187| -430.245|    55.13%|   0:00:01.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:16    328] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:16    328] |  -0.708|   -0.708|-430.085| -430.143|    55.14%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:16    328] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:16    328] |  -0.708|   -0.708|-430.052| -430.110|    55.14%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:16    328] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:17    329] |  -0.708|   -0.708|-429.052| -429.110|    55.18%|   0:00:01.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:17    329] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:17    329] |  -0.708|   -0.708|-428.945| -429.003|    55.18%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:17    329] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:18    329] |  -0.708|   -0.708|-428.672| -428.731|    55.20%|   0:00:01.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:18    329] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:18    329] |  -0.708|   -0.708|-428.644| -428.702|    55.20%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:18    329] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:18    330] |  -0.708|   -0.708|-428.533| -428.591|    55.21%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:18    330] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:18    330] |  -0.708|   -0.708|-428.523| -428.581|    55.21%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:18    330] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:19    331] |  -0.708|   -0.708|-427.422| -427.480|    55.25%|   0:00:01.0| 1454.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:48:19    331] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:48:19    331] |  -0.708|   -0.708|-427.309| -427.367|    55.25%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:48:19    331] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:48:19    331] |  -0.708|   -0.708|-427.197| -427.256|    55.28%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:48:19    331] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:48:20    331] |  -0.708|   -0.708|-427.180| -427.238|    55.29%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:48:20    331] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:48:20    332] |  -0.708|   -0.708|-427.130| -427.189|    55.31%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:48:20    332] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:48:20    332] |  -0.708|   -0.708|-426.543| -426.601|    55.32%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:48:20    332] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:21    333] |  -0.708|   -0.708|-426.436| -426.495|    55.33%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:48:21    333] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:21    333] |  -0.708|   -0.708|-426.433| -426.491|    55.33%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:48:21    333] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:21    333] |  -0.708|   -0.708|-426.417| -426.476|    55.33%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:48:21    333] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:22    333] |  -0.708|   -0.708|-425.287| -425.345|    55.37%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:22    333] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 12:48:22    334] |  -0.708|   -0.708|-425.267| -425.325|    55.38%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:22    334] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 12:48:22    334] |  -0.708|   -0.708|-425.202| -425.260|    55.38%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:22    334] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 12:48:23    334] |  -0.708|   -0.708|-424.566| -424.625|    55.41%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:23    334] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:23    335] |  -0.708|   -0.708|-424.552| -424.611|    55.42%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:23    335] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:24    335] |  -0.708|   -0.708|-423.757| -423.815|    55.46%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:24    335] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:24    336] |  -0.708|   -0.708|-423.726| -423.784|    55.46%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:24    336] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:24    336] |  -0.708|   -0.708|-423.161| -423.219|    55.49%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:24    336] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:25    336] |  -0.708|   -0.708|-423.135| -423.193|    55.49%|   0:00:01.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:48:25    336] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:25    337] |  -0.709|   -0.709|-422.686| -422.744|    55.52%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:25    337] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:25    337] |  -0.709|   -0.709|-422.620| -422.679|    55.53%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:25    337] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:26    337] |  -0.709|   -0.709|-422.592| -422.650|    55.53%|   0:00:01.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:26    337] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:26    338] |  -0.709|   -0.709|-422.572| -422.630|    55.53%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:26    338] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:26    338] |  -0.709|   -0.709|-422.538| -422.596|    55.53%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:26    338] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:26    338] |  -0.709|   -0.709|-422.534| -422.593|    55.53%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:26    338] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:26    338] |  -0.709|   -0.709|-422.514| -422.572|    55.54%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:26    338] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:26    338] |  -0.709|   -0.709|-422.502| -422.560|    55.54%|   0:00:00.0| 1456.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:26    338] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:48:27    338] |  -0.709|   -0.709|-422.364| -422.423|    55.55%|   0:00:01.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 12:48:27    338] |        |         |        |         |          |            |        |          |         | 9_/D                                               |
[03/17 12:48:27    339] |  -0.709|   -0.709|-422.318| -422.377|    55.55%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 12:48:27    339] |        |         |        |         |          |            |        |          |         | 9_/D                                               |
[03/17 12:48:27    339] |  -0.709|   -0.709|-422.264| -422.323|    55.56%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 12:48:27    339] |        |         |        |         |          |            |        |          |         | 9_/D                                               |
[03/17 12:48:28    340] |  -0.709|   -0.709|-422.099| -422.158|    55.57%|   0:00:01.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:28    340] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 12:48:28    340] |  -0.709|   -0.709|-422.038| -422.096|    55.57%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:28    340] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 12:48:28    340] |  -0.709|   -0.709|-421.902| -421.960|    55.58%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:28    340] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:28    340] |  -0.709|   -0.709|-421.865| -421.923|    55.58%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:28    340] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:29    340] |  -0.709|   -0.709|-421.859| -421.917|    55.58%|   0:00:01.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:29    340] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:29    341] |  -0.709|   -0.709|-421.820| -421.879|    55.58%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:29    341] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:29    341] |  -0.709|   -0.709|-421.780| -421.838|    55.59%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:29    341] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:29    341] |  -0.709|   -0.709|-421.759| -421.818|    55.59%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:29    341] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:30    341] |  -0.709|   -0.709|-421.694| -421.752|    55.59%|   0:00:01.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:30    341] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:30    341] |  -0.709|   -0.709|-421.670| -421.729|    55.59%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:30    341] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:30    342] |  -0.709|   -0.709|-421.666| -421.724|    55.59%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:30    342] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:30    342] |  -0.709|   -0.709|-421.615| -421.674|    55.59%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:30    342] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:30    342] |  -0.709|   -0.709|-421.576| -421.634|    55.59%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:30    342] |        |         |        |         |          |            |        |          |         | reg_19_/D                                          |
[03/17 12:48:30    342] |  -0.709|   -0.709|-421.573| -421.632|    55.59%|   0:00:00.0| 1459.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:30    342] |        |         |        |         |          |            |        |          |         | reg_19_/D                                          |
[03/17 12:48:31    343] |  -0.709|   -0.709|-421.498| -421.556|    55.60%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:31    343] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:31    343] |  -0.709|   -0.709|-421.492| -421.550|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:31    343] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:31    343] |  -0.709|   -0.709|-421.462| -421.520|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:48:31    343] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:32    343] |  -0.709|   -0.709|-421.453| -421.511|    55.60%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:48:32    343] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:32    344] |  -0.709|   -0.709|-421.416| -421.474|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:32    344] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 12:48:32    344] |  -0.709|   -0.709|-421.382| -421.441|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:32    344] |        |         |        |         |          |            |        |          |         | reg_19_/D                                          |
[03/17 12:48:32    344] |  -0.709|   -0.709|-421.337| -421.396|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:32    344] |        |         |        |         |          |            |        |          |         | reg_19_/D                                          |
[03/17 12:48:32    344] |  -0.709|   -0.709|-421.320| -421.378|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:32    344] |        |         |        |         |          |            |        |          |         | reg_19_/D                                          |
[03/17 12:48:33    345] |  -0.709|   -0.709|-421.216| -421.275|    55.60%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:33    345] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:33    345] |  -0.709|   -0.709|-421.187| -421.246|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:33    345] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:33    345] |  -0.709|   -0.709|-421.118| -421.177|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:33    345] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:34    345] |  -0.709|   -0.709|-421.111| -421.170|    55.60%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:34    345] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:34    346] |  -0.709|   -0.709|-421.095| -421.153|    55.60%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:48:34    346] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:34    346] |  -0.709|   -0.709|-421.039| -421.097|    55.61%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:48:34    346] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:34    346] |  -0.709|   -0.709|-421.030| -421.088|    55.61%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:34    346] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:35    346] |  -0.709|   -0.709|-421.003| -421.061|    55.61%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:48:35    346] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:35    347] |  -0.709|   -0.709|-420.970| -421.028|    55.61%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:35    347] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:35    347] |  -0.709|   -0.709|-420.966| -421.024|    55.61%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:35    347] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:48:35    347] |  -0.709|   -0.709|-420.948| -421.006|    55.61%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 12:48:35    347] |        |         |        |         |          |            |        |          |         | 7_/D                                               |
[03/17 12:48:35    347] |  -0.709|   -0.709|-420.932| -420.990|    55.61%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 12:48:35    347] |        |         |        |         |          |            |        |          |         | 7_/D                                               |
[03/17 12:48:36    347] |  -0.709|   -0.709|-420.919| -420.977|    55.61%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:48:36    347] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/17 12:48:36    348] |  -0.709|   -0.709|-420.865| -420.923|    55.61%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:36    348] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:37    348] |  -0.709|   -0.709|-420.735| -420.793|    55.62%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:37    348] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:37    349] |  -0.709|   -0.709|-420.731| -420.789|    55.62%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:37    349] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:37    349] |  -0.709|   -0.709|-420.703| -420.761|    55.62%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:37    349] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:37    349] |  -0.709|   -0.709|-420.658| -420.716|    55.62%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:37    349] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:37    349] |  -0.709|   -0.709|-420.651| -420.709|    55.62%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:37    349] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:38    350] |  -0.709|   -0.709|-420.633| -420.691|    55.62%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:48:38    350] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:38    350] |  -0.709|   -0.709|-420.619| -420.678|    55.62%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:48:38    350] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 12:48:39    350] |  -0.709|   -0.709|-420.254| -420.312|    55.62%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 12:48:39    350] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 12:48:39    351] |  -0.709|   -0.709|-420.216| -420.275|    55.63%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 12:48:39    351] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 12:48:39    351] |  -0.709|   -0.709|-420.207| -420.266|    55.63%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 12:48:39    351] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 12:48:39    351] |  -0.709|   -0.709|-420.195| -420.253|    55.63%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 12:48:39    351] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 12:48:39    351] |  -0.709|   -0.709|-420.187| -420.246|    55.64%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:39    351] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/17 12:48:39    351] |  -0.709|   -0.709|-420.112| -420.170|    55.65%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:39    351] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/17 12:48:40    351] |  -0.709|   -0.709|-420.077| -420.135|    55.65%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:40    351] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/17 12:48:40    351] |  -0.709|   -0.709|-420.066| -420.125|    55.65%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:40    351] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/17 12:48:40    352] |  -0.709|   -0.709|-420.060| -420.118|    55.65%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:40    352] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/17 12:48:40    352] |  -0.709|   -0.709|-420.050| -420.109|    55.65%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:40    352] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/17 12:48:40    352] |  -0.709|   -0.709|-420.034| -420.092|    55.65%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:48:40    352] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/17 12:48:40    352] |  -0.709|   -0.709|-419.986| -420.044|    55.66%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:48:40    352] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/17 12:48:41    352] |  -0.709|   -0.709|-419.974| -420.032|    55.66%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 12:48:41    352] |        |         |        |         |          |            |        |          |         | reg_17_/D                                          |
[03/17 12:48:41    353] |  -0.709|   -0.709|-419.970| -420.028|    55.66%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 12:48:41    353] |        |         |        |         |          |            |        |          |         | reg_17_/D                                          |
[03/17 12:48:41    353] |  -0.709|   -0.709|-419.946| -420.004|    55.66%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 12:48:41    353] |        |         |        |         |          |            |        |          |         | reg_17_/D                                          |
[03/17 12:48:41    353] |  -0.709|   -0.709|-419.834| -419.892|    55.67%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:41    353] |        |         |        |         |          |            |        |          |         | reg_16_/D                                          |
[03/17 12:48:41    353] |  -0.709|   -0.709|-419.821| -419.880|    55.67%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:41    353] |        |         |        |         |          |            |        |          |         | reg_16_/D                                          |
[03/17 12:48:42    353] |  -0.709|   -0.709|-419.809| -419.867|    55.67%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:42    353] |        |         |        |         |          |            |        |          |         | reg_16_/D                                          |
[03/17 12:48:42    353] |  -0.709|   -0.709|-419.806| -419.864|    55.67%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 12:48:42    353] |        |         |        |         |          |            |        |          |         | reg_16_/D                                          |
[03/17 12:48:42    354] |  -0.709|   -0.709|-419.781| -419.839|    55.67%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:42    354] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:42    354] |  -0.709|   -0.709|-419.564| -419.622|    55.67%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:48:42    354] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 12:48:43    354] |  -0.709|   -0.709|-419.349| -419.407|    55.68%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/17 12:48:43    354] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:43    355] |  -0.709|   -0.709|-419.336| -419.394|    55.68%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/17 12:48:43    355] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:43    355] |  -0.709|   -0.709|-419.126| -419.185|    55.68%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:48:43    355] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:43    355] |  -0.709|   -0.709|-419.086| -419.145|    55.68%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:48:43    355] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:44    355] |  -0.709|   -0.709|-419.059| -419.117|    55.69%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:44    355] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:44    355] |  -0.709|   -0.709|-419.049| -419.107|    55.69%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:48:44    355] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 12:48:44    356] |  -0.709|   -0.709|-418.957| -419.015|    55.69%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:44    356] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/17 12:48:44    356] |  -0.709|   -0.709|-418.954| -419.013|    55.69%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:44    356] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/17 12:48:44    356] |  -0.709|   -0.709|-418.948| -419.006|    55.69%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:48:44    356] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/17 12:48:45    356] |  -0.709|   -0.709|-418.809| -418.867|    55.69%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:45    356] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/17 12:48:45    356] |  -0.709|   -0.709|-418.777| -418.835|    55.69%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:45    356] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/17 12:48:45    357] |  -0.709|   -0.709|-418.692| -418.751|    55.69%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 12:48:45    357] |        |         |        |         |          |            |        |          |         | 4_/D                                               |
[03/17 12:48:45    357] |  -0.709|   -0.709|-418.683| -418.741|    55.70%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 12:48:45    357] |        |         |        |         |          |            |        |          |         | 4_/D                                               |
[03/17 12:48:45    357] |  -0.709|   -0.709|-418.591| -418.649|    55.70%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/17 12:48:45    357] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:45    357] |  -0.709|   -0.709|-418.586| -418.645|    55.70%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/17 12:48:45    357] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:45    357] |  -0.709|   -0.709|-418.584| -418.642|    55.70%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/17 12:48:45    357] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:46    358] |  -0.709|   -0.709|-418.499| -418.557|    55.71%|   0:00:01.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:46    358] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/17 12:48:46    358] |  -0.709|   -0.709|-418.492| -418.551|    55.71%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:48:46    358] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/17 12:48:46    358] |  -0.709|   -0.709|-418.478| -418.536|    55.71%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:48:46    358] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:46    358] |  -0.709|   -0.709|-418.474| -418.532|    55.71%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:48:46    358] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/17 12:48:46    358] |  -0.709|   -0.709|-418.474| -418.532|    55.71%|   0:00:00.0| 1460.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:48:46    358] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:48:46    358] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:48:46    358] 
[03/17 12:48:46    358] *** Finish Core Optimize Step (cpu=0:01:28 real=0:01:28 mem=1460.7M) ***
[03/17 12:48:46    358] 
[03/17 12:48:46    358] *** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:01:28 mem=1460.7M) ***
[03/17 12:48:46    358] ** GigaOpt Optimizer WNS Slack -0.709 TNS Slack -418.532 Density 55.71
[03/17 12:48:46    358] Placement Snapshot: Density distribution:
[03/17 12:48:46    358] [1.00 -  +++]: 19 (4.31%)
[03/17 12:48:46    358] [0.95 - 1.00]: 2 (0.45%)
[03/17 12:48:46    358] [0.90 - 0.95]: 1 (0.23%)
[03/17 12:48:46    358] [0.85 - 0.90]: 5 (1.13%)
[03/17 12:48:46    358] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:48:46    358] [0.75 - 0.80]: 7 (1.59%)
[03/17 12:48:46    358] [0.70 - 0.75]: 9 (2.04%)
[03/17 12:48:46    358] [0.65 - 0.70]: 10 (2.27%)
[03/17 12:48:46    358] [0.60 - 0.65]: 29 (6.58%)
[03/17 12:48:46    358] [0.55 - 0.60]: 28 (6.35%)
[03/17 12:48:46    358] [0.50 - 0.55]: 61 (13.83%)
[03/17 12:48:46    358] [0.45 - 0.50]: 67 (15.19%)
[03/17 12:48:46    358] [0.40 - 0.45]: 61 (13.83%)
[03/17 12:48:46    358] [0.35 - 0.40]: 69 (15.65%)
[03/17 12:48:46    358] [0.30 - 0.35]: 42 (9.52%)
[03/17 12:48:46    358] [0.25 - 0.30]: 25 (5.67%)
[03/17 12:48:46    358] [0.20 - 0.25]: 3 (0.68%)
[03/17 12:48:46    358] [0.15 - 0.20]: 1 (0.23%)
[03/17 12:48:46    358] [0.10 - 0.15]: 0 (0.00%)
[03/17 12:48:46    358] [0.05 - 0.10]: 0 (0.00%)
[03/17 12:48:46    358] [0.00 - 0.05]: 0 (0.00%)
[03/17 12:48:46    358] Begin: Area Reclaim Optimization
[03/17 12:48:46    358] Reclaim Optimization WNS Slack -0.709  TNS Slack -418.532 Density 55.71
[03/17 12:48:46    358] +----------+---------+--------+--------+------------+--------+
[03/17 12:48:46    358] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 12:48:46    358] +----------+---------+--------+--------+------------+--------+
[03/17 12:48:46    358] |    55.71%|        -|  -0.709|-418.532|   0:00:00.0| 1460.7M|
[03/17 12:48:48    359] |    55.61%|      123|  -0.709|-418.506|   0:00:02.0| 1460.7M|
[03/17 12:48:49    360] |    55.53%|      110|  -0.709|-418.076|   0:00:01.0| 1460.7M|
[03/17 12:48:49    360] |    55.53%|        0|  -0.709|-418.076|   0:00:00.0| 1460.7M|
[03/17 12:48:49    360] +----------+---------+--------+--------+------------+--------+
[03/17 12:48:49    360] Reclaim Optimization End WNS Slack -0.709  TNS Slack -418.075 Density 55.53
[03/17 12:48:49    360] 
[03/17 12:48:49    360] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 124 Resize = 95 **
[03/17 12:48:49    360] --------------------------------------------------------------
[03/17 12:48:49    360] |                                   | Total     | Sequential |
[03/17 12:48:49    360] --------------------------------------------------------------
[03/17 12:48:49    360] | Num insts resized                 |      95  |       0    |
[03/17 12:48:49    360] | Num insts undone                  |      15  |       0    |
[03/17 12:48:49    360] | Num insts Downsized               |      95  |       0    |
[03/17 12:48:49    360] | Num insts Samesized               |       0  |       0    |
[03/17 12:48:49    360] | Num insts Upsized                 |       0  |       0    |
[03/17 12:48:49    360] | Num multiple commits+uncommits    |       0  |       -    |
[03/17 12:48:49    360] --------------------------------------------------------------
[03/17 12:48:49    360] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:48:49    360] 0 Ndr or Layer constraints added by optimization 
[03/17 12:48:49    360] **** End NDR-Layer Usage Statistics ****
[03/17 12:48:49    360] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[03/17 12:48:49    360] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1460.72M, totSessionCpu=0:06:01).
[03/17 12:48:49    360] Placement Snapshot: Density distribution:
[03/17 12:48:49    360] [1.00 -  +++]: 19 (4.31%)
[03/17 12:48:49    360] [0.95 - 1.00]: 2 (0.45%)
[03/17 12:48:49    360] [0.90 - 0.95]: 1 (0.23%)
[03/17 12:48:49    360] [0.85 - 0.90]: 5 (1.13%)
[03/17 12:48:49    360] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:48:49    360] [0.75 - 0.80]: 7 (1.59%)
[03/17 12:48:49    360] [0.70 - 0.75]: 9 (2.04%)
[03/17 12:48:49    360] [0.65 - 0.70]: 10 (2.27%)
[03/17 12:48:49    360] [0.60 - 0.65]: 29 (6.58%)
[03/17 12:48:49    360] [0.55 - 0.60]: 28 (6.35%)
[03/17 12:48:49    360] [0.50 - 0.55]: 64 (14.51%)
[03/17 12:48:49    360] [0.45 - 0.50]: 66 (14.97%)
[03/17 12:48:49    360] [0.40 - 0.45]: 62 (14.06%)
[03/17 12:48:49    360] [0.35 - 0.40]: 69 (15.65%)
[03/17 12:48:49    360] [0.30 - 0.35]: 41 (9.30%)
[03/17 12:48:49    360] [0.25 - 0.30]: 25 (5.67%)
[03/17 12:48:49    360] [0.20 - 0.25]: 1 (0.23%)
[03/17 12:48:49    360] [0.15 - 0.20]: 1 (0.23%)
[03/17 12:48:49    360] [0.10 - 0.15]: 0 (0.00%)
[03/17 12:48:49    360] [0.05 - 0.10]: 0 (0.00%)
[03/17 12:48:49    360] [0.00 - 0.05]: 0 (0.00%)
[03/17 12:48:49    361] ** GigaOpt Optimizer WNS Slack -0.709 TNS Slack -418.075 Density 55.53
[03/17 12:48:49    361] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:48:49    361] 0 Ndr or Layer constraints added by optimization 
[03/17 12:48:49    361] **** End NDR-Layer Usage Statistics ****
[03/17 12:48:49    361] 
[03/17 12:48:49    361] *** Finish pre-CTS Setup Fixing (cpu=0:01:31 real=0:01:31 mem=1460.7M) ***
[03/17 12:48:49    361] 
[03/17 12:48:49    361] End: GigaOpt Optimization in TNS mode
[03/17 12:48:49    361] setup target slack: 0.1
[03/17 12:48:49    361] extra slack: 0.1
[03/17 12:48:49    361] std delay: 0.0142
[03/17 12:48:49    361] real setup target slack: 0.0142
[03/17 12:48:49    361] PhyDesignGrid: maxLocalDensity 0.98
[03/17 12:48:49    361] #spOpts: N=65 
[03/17 12:48:49    361] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 12:48:49    361] [NR-eagl] Started earlyGlobalRoute kernel
[03/17 12:48:49    361] [NR-eagl] Initial Peak syMemory usage = 1325.2 MB
[03/17 12:48:49    361] (I)       Reading DB...
[03/17 12:48:49    361] (I)       congestionReportName   : 
[03/17 12:48:49    361] (I)       buildTerm2TermWires    : 0
[03/17 12:48:49    361] (I)       doTrackAssignment      : 1
[03/17 12:48:49    361] (I)       dumpBookshelfFiles     : 0
[03/17 12:48:49    361] (I)       numThreads             : 1
[03/17 12:48:49    361] [NR-eagl] honorMsvRouteConstraint: false
[03/17 12:48:49    361] (I)       honorPin               : false
[03/17 12:48:49    361] (I)       honorPinGuide          : true
[03/17 12:48:49    361] (I)       honorPartition         : false
[03/17 12:48:49    361] (I)       allowPartitionCrossover: false
[03/17 12:48:49    361] (I)       honorSingleEntry       : true
[03/17 12:48:49    361] (I)       honorSingleEntryStrong : true
[03/17 12:48:49    361] (I)       handleViaSpacingRule   : false
[03/17 12:48:49    361] (I)       PDConstraint           : none
[03/17 12:48:49    361] (I)       expBetterNDRHandling   : false
[03/17 12:48:49    361] [NR-eagl] honorClockSpecNDR      : 0
[03/17 12:48:49    361] (I)       routingEffortLevel     : 3
[03/17 12:48:49    361] [NR-eagl] minRouteLayer          : 2
[03/17 12:48:49    361] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 12:48:49    361] (I)       numRowsPerGCell        : 1
[03/17 12:48:49    361] (I)       speedUpLargeDesign     : 0
[03/17 12:48:49    361] (I)       speedUpBlkViolationClean: 0
[03/17 12:48:49    361] (I)       multiThreadingTA       : 0
[03/17 12:48:49    361] (I)       blockedPinEscape       : 1
[03/17 12:48:49    361] (I)       blkAwareLayerSwitching : 0
[03/17 12:48:49    361] (I)       betterClockWireModeling: 1
[03/17 12:48:49    361] (I)       punchThroughDistance   : 500.00
[03/17 12:48:49    361] (I)       scenicBound            : 1.15
[03/17 12:48:49    361] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 12:48:49    361] (I)       source-to-sink ratio   : 0.00
[03/17 12:48:49    361] (I)       targetCongestionRatioH : 1.00
[03/17 12:48:49    361] (I)       targetCongestionRatioV : 1.00
[03/17 12:48:49    361] (I)       layerCongestionRatio   : 0.70
[03/17 12:48:49    361] (I)       m1CongestionRatio      : 0.10
[03/17 12:48:49    361] (I)       m2m3CongestionRatio    : 0.70
[03/17 12:48:49    361] (I)       localRouteEffort       : 1.00
[03/17 12:48:49    361] (I)       numSitesBlockedByOneVia: 8.00
[03/17 12:48:49    361] (I)       supplyScaleFactorH     : 1.00
[03/17 12:48:49    361] (I)       supplyScaleFactorV     : 1.00
[03/17 12:48:49    361] (I)       highlight3DOverflowFactor: 0.00
[03/17 12:48:49    361] (I)       doubleCutViaModelingRatio: 0.00
[03/17 12:48:49    361] (I)       blockTrack             : 
[03/17 12:48:49    361] (I)       readTROption           : true
[03/17 12:48:49    361] (I)       extraSpacingBothSide   : false
[03/17 12:48:49    361] [NR-eagl] numTracksPerClockWire  : 0
[03/17 12:48:49    361] (I)       routeSelectedNetsOnly  : false
[03/17 12:48:49    361] (I)       before initializing RouteDB syMemory usage = 1345.8 MB
[03/17 12:48:49    361] (I)       starting read tracks
[03/17 12:48:49    361] (I)       build grid graph
[03/17 12:48:49    361] (I)       build grid graph start
[03/17 12:48:49    361] [NR-eagl] Layer1 has no routable track
[03/17 12:48:49    361] [NR-eagl] Layer2 has single uniform track structure
[03/17 12:48:49    361] [NR-eagl] Layer3 has single uniform track structure
[03/17 12:48:49    361] [NR-eagl] Layer4 has single uniform track structure
[03/17 12:48:49    361] [NR-eagl] Layer5 has single uniform track structure
[03/17 12:48:49    361] [NR-eagl] Layer6 has single uniform track structure
[03/17 12:48:49    361] [NR-eagl] Layer7 has single uniform track structure
[03/17 12:48:49    361] [NR-eagl] Layer8 has single uniform track structure
[03/17 12:48:49    361] (I)       build grid graph end
[03/17 12:48:49    361] (I)       Layer1   numNetMinLayer=20441
[03/17 12:48:49    361] (I)       Layer2   numNetMinLayer=0
[03/17 12:48:49    361] (I)       Layer3   numNetMinLayer=0
[03/17 12:48:49    361] (I)       Layer4   numNetMinLayer=0
[03/17 12:48:49    361] (I)       Layer5   numNetMinLayer=0
[03/17 12:48:49    361] (I)       Layer6   numNetMinLayer=0
[03/17 12:48:49    361] (I)       Layer7   numNetMinLayer=0
[03/17 12:48:49    361] (I)       Layer8   numNetMinLayer=0
[03/17 12:48:49    361] (I)       numViaLayers=7
[03/17 12:48:49    361] (I)       end build via table
[03/17 12:48:49    361] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 12:48:49    361] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/17 12:48:49    361] (I)       readDataFromPlaceDB
[03/17 12:48:49    361] (I)       Read net information..
[03/17 12:48:49    361] [NR-eagl] Read numTotalNets=20441  numIgnoredNets=4
[03/17 12:48:49    361] (I)       Read testcase time = 0.010 seconds
[03/17 12:48:49    361] 
[03/17 12:48:49    361] (I)       totalPins=65654  totalGlobalPin=61742 (94.04%)
[03/17 12:48:49    361] (I)       Model blockage into capacity
[03/17 12:48:49    361] (I)       Read numBlocks=7032  numPreroutedWires=0  numCapScreens=0
[03/17 12:48:49    361] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 12:48:49    361] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 12:48:49    361] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 12:48:49    361] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 12:48:49    361] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 12:48:49    361] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 12:48:49    361] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 12:48:49    361] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 12:48:49    361] (I)       Modeling time = 0.020 seconds
[03/17 12:48:49    361] 
[03/17 12:48:49    361] (I)       Number of ignored nets = 4
[03/17 12:48:49    361] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 12:48:49    361] (I)       Number of clock nets = 1.  Ignored: No
[03/17 12:48:49    361] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 12:48:49    361] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 12:48:49    361] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 12:48:49    361] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 12:48:49    361] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 12:48:49    361] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 12:48:49    361] (I)       Number of two pin nets which has pins at the same location = 4.  Ignored: Yes
[03/17 12:48:49    361] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/17 12:48:49    361] (I)       Before initializing earlyGlobalRoute syMemory usage = 1345.8 MB
[03/17 12:48:49    361] (I)       Layer1  viaCost=300.00
[03/17 12:48:49    361] (I)       Layer2  viaCost=100.00
[03/17 12:48:49    361] (I)       Layer3  viaCost=100.00
[03/17 12:48:49    361] (I)       Layer4  viaCost=100.00
[03/17 12:48:49    361] (I)       Layer5  viaCost=100.00
[03/17 12:48:49    361] (I)       Layer6  viaCost=200.00
[03/17 12:48:49    361] (I)       Layer7  viaCost=100.00
[03/17 12:48:49    361] (I)       ---------------------Grid Graph Info--------------------
[03/17 12:48:49    361] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 12:48:49    361] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 12:48:49    361] (I)       Site Width          :   400  (dbu)
[03/17 12:48:49    361] (I)       Row Height          :  3600  (dbu)
[03/17 12:48:49    361] (I)       GCell Width         :  3600  (dbu)
[03/17 12:48:49    361] (I)       GCell Height        :  3600  (dbu)
[03/17 12:48:49    361] (I)       grid                :   226   225     8
[03/17 12:48:49    361] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 12:48:49    361] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 12:48:49    361] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 12:48:49    361] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 12:48:49    361] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 12:48:49    361] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 12:48:49    361] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 12:48:49    361] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 12:48:49    361] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 12:48:49    361] (I)       --------------------------------------------------------
[03/17 12:48:49    361] 
[03/17 12:48:49    361] [NR-eagl] ============ Routing rule table ============
[03/17 12:48:49    361] [NR-eagl] Rule id 0. Nets 20437 
[03/17 12:48:49    361] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 12:48:49    361] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 12:48:49    361] [NR-eagl] ========================================
[03/17 12:48:49    361] [NR-eagl] 
[03/17 12:48:49    361] (I)       After initializing earlyGlobalRoute syMemory usage = 1345.8 MB
[03/17 12:48:49    361] (I)       Loading and dumping file time : 0.16 seconds
[03/17 12:48:49    361] (I)       ============= Initialization =============
[03/17 12:48:49    361] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 12:48:49    361] [NR-eagl] Layer group 1: route 20437 net(s) in layer range [2, 8]
[03/17 12:48:49    361] (I)       ============  Phase 1a Route ============
[03/17 12:48:49    361] (I)       Phase 1a runs 0.04 seconds
[03/17 12:48:49    361] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/17 12:48:49    361] (I)       Usage: 161103 = (66342 H, 94761 V) = (6.53% H, 6.90% V) = (1.194e+05um H, 1.706e+05um V)
[03/17 12:48:49    361] (I)       
[03/17 12:48:49    361] (I)       ============  Phase 1b Route ============
[03/17 12:48:50    361] (I)       Phase 1b runs 0.00 seconds
[03/17 12:48:50    361] (I)       Usage: 161103 = (66342 H, 94761 V) = (6.53% H, 6.90% V) = (1.194e+05um H, 1.706e+05um V)
[03/17 12:48:50    361] (I)       
[03/17 12:48:50    361] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.899854e+05um
[03/17 12:48:50    361] (I)       ============  Phase 1c Route ============
[03/17 12:48:50    361] (I)       Level2 Grid: 46 x 45
[03/17 12:48:50    361] (I)       Phase 1c runs 0.01 seconds
[03/17 12:48:50    361] (I)       Usage: 161103 = (66342 H, 94761 V) = (6.53% H, 6.90% V) = (1.194e+05um H, 1.706e+05um V)
[03/17 12:48:50    361] (I)       
[03/17 12:48:50    361] (I)       ============  Phase 1d Route ============
[03/17 12:48:50    361] (I)       Phase 1d runs 0.01 seconds
[03/17 12:48:50    361] (I)       Usage: 161103 = (66342 H, 94761 V) = (6.53% H, 6.90% V) = (1.194e+05um H, 1.706e+05um V)
[03/17 12:48:50    361] (I)       
[03/17 12:48:50    361] (I)       ============  Phase 1e Route ============
[03/17 12:48:50    361] (I)       Phase 1e runs 0.00 seconds
[03/17 12:48:50    361] (I)       Usage: 161103 = (66342 H, 94761 V) = (6.53% H, 6.90% V) = (1.194e+05um H, 1.706e+05um V)
[03/17 12:48:50    361] (I)       
[03/17 12:48:50    361] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.899854e+05um
[03/17 12:48:50    361] [NR-eagl] 
[03/17 12:48:50    361] (I)       ============  Phase 1l Route ============
[03/17 12:48:50    361] (I)       dpBasedLA: time=0.05  totalOF=2765  totalVia=116292  totalWL=161102  total(Via+WL)=277394 
[03/17 12:48:50    361] (I)       Total Global Routing Runtime: 0.18 seconds
[03/17 12:48:50    361] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[03/17 12:48:50    361] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[03/17 12:48:50    361] (I)       
[03/17 12:48:50    361] [NR-eagl] End Peak syMemory usage = 1345.8 MB
[03/17 12:48:50    361] [NR-eagl] Early Global Router Kernel+IO runtime : 0.36 seconds
[03/17 12:48:50    361] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 12:48:50    361] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/17 12:48:50    361] 
[03/17 12:48:50    361] ** np local hotspot detection info verbose **
[03/17 12:48:50    361] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/17 12:48:50    361] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/17 12:48:50    361] 
[03/17 12:48:50    361] #spOpts: N=65 
[03/17 12:48:50    361] Apply auto density screen in post-place stage.
[03/17 12:48:50    361] Auto density screen increases utilization from 0.555 to 0.555
[03/17 12:48:50    361] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1345.8M
[03/17 12:48:50    361] *** Starting refinePlace (0:06:02 mem=1345.8M) ***
[03/17 12:48:50    362] Total net bbox length = 2.509e+05 (9.924e+04 1.517e+05) (ext = 1.252e+04)
[03/17 12:48:50    362] default core: bins with density >  0.75 = 7.02 % ( 34 / 484 )
[03/17 12:48:50    362] Density distribution unevenness ratio = 11.331%
[03/17 12:48:50    362] RPlace IncrNP: Rollback Lev = -5
[03/17 12:48:50    362] RPlace: Density =0.853333, incremental np is triggered.
[03/17 12:48:50    362] incr SKP is on..., with optDC mode
[03/17 12:48:50    362] tdgpInitIgnoreNetLoadFix on 
[03/17 12:48:52    364] Congestion driven padding in post-place stage.
[03/17 12:48:52    364] Congestion driven padding increases utilization from 0.768 to 0.766
[03/17 12:48:52    364] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1358.5M
[03/17 12:49:51    423] default core: bins with density >  0.75 = 2.48 % ( 12 / 484 )
[03/17 12:49:51    423] Density distribution unevenness ratio = 10.548%
[03/17 12:49:51    423] RPlace postIncrNP: Density = 0.853333 -> 0.796667.
[03/17 12:49:51    423] RPlace postIncrNP Info: Density distribution changes:
[03/17 12:49:51    423] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:49:51    423] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:49:51    423] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:49:51    423] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:49:51    423] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:49:51    423] [0.85 - 0.90] :	 1 (0.21%) -> 0 (0.00%)
[03/17 12:49:51    423] [0.80 - 0.85] :	 6 (1.24%) -> 0 (0.00%)
[03/17 12:49:51    423] [CPU] RefinePlace/IncrNP (cpu=0:01:01, real=0:01:01, mem=1431.7MB) @(0:06:02 - 0:07:03).
[03/17 12:49:51    423] Move report: incrNP moves 17993 insts, mean move: 5.24 um, max move: 38.80 um
[03/17 12:49:51    423] 	Max move on inst (genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_96_0): (82.60, 283.60) --> (76.20, 251.20)
[03/17 12:49:51    423] Move report: Timing Driven Placement moves 17993 insts, mean move: 5.24 um, max move: 38.80 um
[03/17 12:49:51    423] 	Max move on inst (genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_96_0): (82.60, 283.60) --> (76.20, 251.20)
[03/17 12:49:51    423] 	Runtime: CPU: 0:01:01 REAL: 0:01:01 MEM: 1431.7MB
[03/17 12:49:51    423] Starting refinePlace ...
[03/17 12:49:51    423] default core: bins with density >  0.75 = 2.07 % ( 10 / 484 )
[03/17 12:49:51    423] Density distribution unevenness ratio = 10.125%
[03/17 12:49:51    423]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 12:49:51    423] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1431.7MB) @(0:07:03 - 0:07:03).
[03/17 12:49:51    423] Move report: preRPlace moves 2734 insts, mean move: 0.59 um, max move: 3.60 um
[03/17 12:49:51    423] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/product1_reg_11_): (350.00, 352.00) --> (351.80, 353.80)
[03/17 12:49:51    423] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
[03/17 12:49:51    423] wireLenOptFixPriorityInst 0 inst fixed
[03/17 12:49:51    423] Placement tweakage begins.
[03/17 12:49:51    423] wire length = 3.227e+05
[03/17 12:49:53    425] wire length = 2.952e+05
[03/17 12:49:53    425] Placement tweakage ends.
[03/17 12:49:53    425] Move report: tweak moves 1583 insts, mean move: 2.45 um, max move: 11.80 um
[03/17 12:49:53    425] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_7_): (341.80, 233.20) --> (330.00, 233.20)
[03/17 12:49:53    425] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:02.0, mem=1431.7MB) @(0:07:04 - 0:07:05).
[03/17 12:49:53    425] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:49:53    425] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1431.7MB) @(0:07:05 - 0:07:05).
[03/17 12:49:53    425] Move report: Detail placement moves 3741 insts, mean move: 1.34 um, max move: 13.00 um
[03/17 12:49:53    425] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_4_): (330.60, 235.00) --> (341.80, 233.20)
[03/17 12:49:53    425] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1431.7MB
[03/17 12:49:53    425] Statistics of distance of Instance movement in refine placement:
[03/17 12:49:53    425]   maximum (X+Y) =        40.20 um
[03/17 12:49:53    425]   inst (genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_96_0) with max move: (82.6, 283.6) -> (74.8, 251.2)
[03/17 12:49:53    425]   mean    (X+Y) =         5.30 um
[03/17 12:49:53    425] Total instances flipped for WireLenOpt: 1028
[03/17 12:49:53    425] Total instances flipped, including legalization: 37
[03/17 12:49:53    425] Summary Report:
[03/17 12:49:53    425] Instances move: 17993 (out of 18140 movable)
[03/17 12:49:53    425] Mean displacement: 5.30 um
[03/17 12:49:53    425] Max displacement: 40.20 um (Instance: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_96_0) (82.6, 283.6) -> (74.8, 251.2)
[03/17 12:49:53    425] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/17 12:49:53    425] Total instances moved : 17993
[03/17 12:49:53    425] Total net bbox length = 2.475e+05 (9.607e+04 1.515e+05) (ext = 1.262e+04)
[03/17 12:49:53    425] Runtime: CPU: 0:01:03 REAL: 0:01:03 MEM: 1431.7MB
[03/17 12:49:53    425] [CPU] RefinePlace/total (cpu=0:01:03, real=0:01:03, mem=1431.7MB) @(0:06:02 - 0:07:05).
[03/17 12:49:53    425] *** Finished refinePlace (0:07:05 mem=1431.7M) ***
[03/17 12:49:53    425] #spOpts: N=65 
[03/17 12:49:53    425] default core: bins with density >  0.75 = 1.86 % ( 9 / 484 )
[03/17 12:49:53    425] Density distribution unevenness ratio = 10.076%
[03/17 12:49:53    425] Trial Route Overflow 0(H) 0(V)
[03/17 12:49:53    425] Starting congestion repair ...
[03/17 12:49:53    425] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/17 12:49:53    425] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 12:49:53    425] (I)       Reading DB...
[03/17 12:49:53    425] (I)       congestionReportName   : 
[03/17 12:49:53    425] (I)       buildTerm2TermWires    : 1
[03/17 12:49:53    425] (I)       doTrackAssignment      : 1
[03/17 12:49:53    425] (I)       dumpBookshelfFiles     : 0
[03/17 12:49:53    425] (I)       numThreads             : 1
[03/17 12:49:53    425] [NR-eagl] honorMsvRouteConstraint: false
[03/17 12:49:53    425] (I)       honorPin               : false
[03/17 12:49:53    425] (I)       honorPinGuide          : true
[03/17 12:49:53    425] (I)       honorPartition         : false
[03/17 12:49:53    425] (I)       allowPartitionCrossover: false
[03/17 12:49:53    425] (I)       honorSingleEntry       : true
[03/17 12:49:53    425] (I)       honorSingleEntryStrong : true
[03/17 12:49:53    425] (I)       handleViaSpacingRule   : false
[03/17 12:49:53    425] (I)       PDConstraint           : none
[03/17 12:49:53    425] (I)       expBetterNDRHandling   : false
[03/17 12:49:53    425] [NR-eagl] honorClockSpecNDR      : 0
[03/17 12:49:53    425] (I)       routingEffortLevel     : 3
[03/17 12:49:53    425] [NR-eagl] minRouteLayer          : 2
[03/17 12:49:53    425] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 12:49:53    425] (I)       numRowsPerGCell        : 1
[03/17 12:49:53    425] (I)       speedUpLargeDesign     : 0
[03/17 12:49:53    425] (I)       speedUpBlkViolationClean: 0
[03/17 12:49:53    425] (I)       multiThreadingTA       : 0
[03/17 12:49:53    425] (I)       blockedPinEscape       : 1
[03/17 12:49:53    425] (I)       blkAwareLayerSwitching : 0
[03/17 12:49:53    425] (I)       betterClockWireModeling: 1
[03/17 12:49:53    425] (I)       punchThroughDistance   : 500.00
[03/17 12:49:53    425] (I)       scenicBound            : 1.15
[03/17 12:49:53    425] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 12:49:53    425] (I)       source-to-sink ratio   : 0.00
[03/17 12:49:53    425] (I)       targetCongestionRatioH : 1.00
[03/17 12:49:53    425] (I)       targetCongestionRatioV : 1.00
[03/17 12:49:53    425] (I)       layerCongestionRatio   : 0.70
[03/17 12:49:53    425] (I)       m1CongestionRatio      : 0.10
[03/17 12:49:53    425] (I)       m2m3CongestionRatio    : 0.70
[03/17 12:49:53    425] (I)       localRouteEffort       : 1.00
[03/17 12:49:53    425] (I)       numSitesBlockedByOneVia: 8.00
[03/17 12:49:53    425] (I)       supplyScaleFactorH     : 1.00
[03/17 12:49:53    425] (I)       supplyScaleFactorV     : 1.00
[03/17 12:49:53    425] (I)       highlight3DOverflowFactor: 0.00
[03/17 12:49:53    425] (I)       doubleCutViaModelingRatio: 0.00
[03/17 12:49:53    425] (I)       blockTrack             : 
[03/17 12:49:53    425] (I)       readTROption           : true
[03/17 12:49:53    425] (I)       extraSpacingBothSide   : false
[03/17 12:49:53    425] [NR-eagl] numTracksPerClockWire  : 0
[03/17 12:49:53    425] (I)       routeSelectedNetsOnly  : false
[03/17 12:49:53    425] (I)       before initializing RouteDB syMemory usage = 1431.7 MB
[03/17 12:49:53    425] (I)       starting read tracks
[03/17 12:49:53    425] (I)       build grid graph
[03/17 12:49:53    425] (I)       build grid graph start
[03/17 12:49:53    425] [NR-eagl] Layer1 has no routable track
[03/17 12:49:53    425] [NR-eagl] Layer2 has single uniform track structure
[03/17 12:49:53    425] [NR-eagl] Layer3 has single uniform track structure
[03/17 12:49:53    425] [NR-eagl] Layer4 has single uniform track structure
[03/17 12:49:53    425] [NR-eagl] Layer5 has single uniform track structure
[03/17 12:49:53    425] [NR-eagl] Layer6 has single uniform track structure
[03/17 12:49:53    425] [NR-eagl] Layer7 has single uniform track structure
[03/17 12:49:53    425] [NR-eagl] Layer8 has single uniform track structure
[03/17 12:49:53    425] (I)       build grid graph end
[03/17 12:49:53    425] (I)       Layer1   numNetMinLayer=20441
[03/17 12:49:53    425] (I)       Layer2   numNetMinLayer=0
[03/17 12:49:53    425] (I)       Layer3   numNetMinLayer=0
[03/17 12:49:53    425] (I)       Layer4   numNetMinLayer=0
[03/17 12:49:53    425] (I)       Layer5   numNetMinLayer=0
[03/17 12:49:53    425] (I)       Layer6   numNetMinLayer=0
[03/17 12:49:53    425] (I)       Layer7   numNetMinLayer=0
[03/17 12:49:53    425] (I)       Layer8   numNetMinLayer=0
[03/17 12:49:53    425] (I)       numViaLayers=7
[03/17 12:49:53    425] (I)       end build via table
[03/17 12:49:53    425] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 12:49:53    425] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/17 12:49:53    425] (I)       readDataFromPlaceDB
[03/17 12:49:53    425] (I)       Read net information..
[03/17 12:49:53    425] [NR-eagl] Read numTotalNets=20441  numIgnoredNets=0
[03/17 12:49:53    425] (I)       Read testcase time = 0.000 seconds
[03/17 12:49:53    425] 
[03/17 12:49:53    425] (I)       totalPins=65662  totalGlobalPin=64266 (97.87%)
[03/17 12:49:53    425] (I)       Model blockage into capacity
[03/17 12:49:53    425] (I)       Read numBlocks=7032  numPreroutedWires=0  numCapScreens=0
[03/17 12:49:53    425] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 12:49:53    425] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 12:49:53    425] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 12:49:53    425] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 12:49:53    425] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 12:49:53    425] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 12:49:53    425] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 12:49:53    425] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 12:49:53    425] (I)       Modeling time = 0.020 seconds
[03/17 12:49:53    425] 
[03/17 12:49:53    425] (I)       Number of ignored nets = 0
[03/17 12:49:53    425] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 12:49:53    425] (I)       Number of clock nets = 1.  Ignored: No
[03/17 12:49:53    425] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 12:49:53    425] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 12:49:53    425] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 12:49:53    425] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 12:49:53    425] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 12:49:53    425] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 12:49:53    425] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 12:49:53    425] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/17 12:49:53    425] (I)       Before initializing earlyGlobalRoute syMemory usage = 1431.7 MB
[03/17 12:49:53    425] (I)       Layer1  viaCost=300.00
[03/17 12:49:53    425] (I)       Layer2  viaCost=100.00
[03/17 12:49:53    425] (I)       Layer3  viaCost=100.00
[03/17 12:49:53    425] (I)       Layer4  viaCost=100.00
[03/17 12:49:53    425] (I)       Layer5  viaCost=100.00
[03/17 12:49:53    425] (I)       Layer6  viaCost=200.00
[03/17 12:49:53    425] (I)       Layer7  viaCost=100.00
[03/17 12:49:53    425] (I)       ---------------------Grid Graph Info--------------------
[03/17 12:49:53    425] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 12:49:53    425] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 12:49:53    425] (I)       Site Width          :   400  (dbu)
[03/17 12:49:53    425] (I)       Row Height          :  3600  (dbu)
[03/17 12:49:53    425] (I)       GCell Width         :  3600  (dbu)
[03/17 12:49:53    425] (I)       GCell Height        :  3600  (dbu)
[03/17 12:49:53    425] (I)       grid                :   226   225     8
[03/17 12:49:53    425] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 12:49:53    425] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 12:49:53    425] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 12:49:53    425] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 12:49:53    425] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 12:49:53    425] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 12:49:53    425] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 12:49:53    425] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 12:49:53    425] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 12:49:53    425] (I)       --------------------------------------------------------
[03/17 12:49:53    425] 
[03/17 12:49:53    425] [NR-eagl] ============ Routing rule table ============
[03/17 12:49:53    425] [NR-eagl] Rule id 0. Nets 20441 
[03/17 12:49:53    425] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 12:49:53    425] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 12:49:53    425] [NR-eagl] ========================================
[03/17 12:49:53    425] [NR-eagl] 
[03/17 12:49:53    425] (I)       After initializing earlyGlobalRoute syMemory usage = 1431.7 MB
[03/17 12:49:53    425] (I)       Loading and dumping file time : 0.14 seconds
[03/17 12:49:53    425] (I)       ============= Initialization =============
[03/17 12:49:53    425] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 12:49:53    425] [NR-eagl] Layer group 1: route 20441 net(s) in layer range [2, 8]
[03/17 12:49:53    425] (I)       ============  Phase 1a Route ============
[03/17 12:49:53    425] (I)       Phase 1a runs 0.04 seconds
[03/17 12:49:53    425] (I)       Usage: 159063 = (64341 H, 94722 V) = (6.33% H, 6.89% V) = (1.158e+05um H, 1.705e+05um V)
[03/17 12:49:53    425] (I)       
[03/17 12:49:53    425] (I)       ============  Phase 1b Route ============
[03/17 12:49:53    425] (I)       Usage: 159063 = (64341 H, 94722 V) = (6.33% H, 6.89% V) = (1.158e+05um H, 1.705e+05um V)
[03/17 12:49:53    425] (I)       
[03/17 12:49:53    425] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.863134e+05um
[03/17 12:49:53    425] (I)       ============  Phase 1c Route ============
[03/17 12:49:53    425] (I)       Usage: 159063 = (64341 H, 94722 V) = (6.33% H, 6.89% V) = (1.158e+05um H, 1.705e+05um V)
[03/17 12:49:53    425] (I)       
[03/17 12:49:53    425] (I)       ============  Phase 1d Route ============
[03/17 12:49:53    425] (I)       Usage: 159063 = (64341 H, 94722 V) = (6.33% H, 6.89% V) = (1.158e+05um H, 1.705e+05um V)
[03/17 12:49:53    425] (I)       
[03/17 12:49:53    425] (I)       ============  Phase 1e Route ============
[03/17 12:49:53    425] (I)       Phase 1e runs 0.00 seconds
[03/17 12:49:53    425] (I)       Usage: 159063 = (64341 H, 94722 V) = (6.33% H, 6.89% V) = (1.158e+05um H, 1.705e+05um V)
[03/17 12:49:53    425] (I)       
[03/17 12:49:53    425] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.863134e+05um
[03/17 12:49:53    425] [NR-eagl] 
[03/17 12:49:53    425] (I)       ============  Phase 1l Route ============
[03/17 12:49:53    425] (I)       dpBasedLA: time=0.05  totalOF=441  totalVia=117268  totalWL=159061  total(Via+WL)=276329 
[03/17 12:49:53    425] (I)       Total Global Routing Runtime: 0.15 seconds
[03/17 12:49:53    425] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 12:49:53    425] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 12:49:53    425] (I)       
[03/17 12:49:53    425] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 12:49:53    425] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/17 12:49:53    425] 
[03/17 12:49:53    425] ** np local hotspot detection info verbose **
[03/17 12:49:53    425] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/17 12:49:53    425] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/17 12:49:53    425] 
[03/17 12:49:53    425] describeCongestion: hCong = 0.00 vCong = 0.00
[03/17 12:49:53    425] Skipped repairing congestion.
[03/17 12:49:53    425] (I)       ============= track Assignment ============
[03/17 12:49:53    425] (I)       extract Global 3D Wires
[03/17 12:49:53    425] (I)       Extract Global WL : time=0.00
[03/17 12:49:53    425] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 12:49:53    425] (I)       Initialization real time=0.00 seconds
[03/17 12:49:54    426] (I)       Kernel real time=0.20 seconds
[03/17 12:49:54    426] (I)       End Greedy Track Assignment
[03/17 12:49:54    426] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 65410
[03/17 12:49:54    426] [NR-eagl] Layer2(M2)(V) length: 1.425872e+05um, number of vias: 92549
[03/17 12:49:54    426] [NR-eagl] Layer3(M3)(H) length: 1.171554e+05um, number of vias: 1758
[03/17 12:49:54    426] [NR-eagl] Layer4(M4)(V) length: 2.589780e+04um, number of vias: 432
[03/17 12:49:54    426] [NR-eagl] Layer5(M5)(H) length: 3.176189e+03um, number of vias: 336
[03/17 12:49:54    426] [NR-eagl] Layer6(M6)(V) length: 6.541400e+03um, number of vias: 18
[03/17 12:49:54    426] [NR-eagl] Layer7(M7)(H) length: 3.100000e+00um, number of vias: 3
[03/17 12:49:54    426] [NR-eagl] Layer8(M8)(V) length: 8.000000e-01um, number of vias: 0
[03/17 12:49:54    426] [NR-eagl] Total length: 2.953619e+05um, number of vias: 160506
[03/17 12:49:54    426] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[03/17 12:49:54    426] Start to check current routing status for nets...
[03/17 12:49:54    426] Using hname+ instead name for net compare
[03/17 12:49:54    426] All nets are already routed correctly.
[03/17 12:49:54    426] End to check current routing status for nets (mem=1312.2M)
[03/17 12:49:54    426] Extraction called for design 'mac_array' of instances=18140 and nets=20515 using extraction engine 'preRoute' .
[03/17 12:49:54    426] PreRoute RC Extraction called for design mac_array.
[03/17 12:49:54    426] RC Extraction called in multi-corner(2) mode.
[03/17 12:49:54    426] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 12:49:54    426] RCMode: PreRoute
[03/17 12:49:54    426]       RC Corner Indexes            0       1   
[03/17 12:49:54    426] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 12:49:54    426] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 12:49:54    426] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 12:49:54    426] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 12:49:54    426] Shrink Factor                : 1.00000
[03/17 12:49:54    426] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 12:49:54    426] Using capacitance table file ...
[03/17 12:49:54    426] Updating RC grid for preRoute extraction ...
[03/17 12:49:54    426] Initializing multi-corner capacitance tables ... 
[03/17 12:49:54    426] Initializing multi-corner resistance tables ...
[03/17 12:49:54    426] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1312.207M)
[03/17 12:49:55    427] Compute RC Scale Done ...
[03/17 12:49:55    427] **optDesign ... cpu = 0:06:01, real = 0:06:02, mem = 1308.9M, totSessionCpu=0:07:07 **
[03/17 12:49:55    427] Include MVT Delays for Hold Opt
[03/17 12:49:55    427] #################################################################################
[03/17 12:49:55    427] # Design Stage: PreRoute
[03/17 12:49:55    427] # Design Name: mac_array
[03/17 12:49:55    427] # Design Mode: 65nm
[03/17 12:49:55    427] # Analysis Mode: MMMC Non-OCV 
[03/17 12:49:55    427] # Parasitics Mode: No SPEF/RCDB
[03/17 12:49:55    427] # Signoff Settings: SI Off 
[03/17 12:49:55    427] #################################################################################
[03/17 12:49:56    428] AAE_INFO: 1 threads acquired from CTE.
[03/17 12:49:56    428] Calculate delays in BcWc mode...
[03/17 12:49:56    428] Topological Sorting (CPU = 0:00:00.0, MEM = 1309.7M, InitMEM = 1306.9M)
[03/17 12:49:58    431] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 12:49:58    431] End delay calculation. (MEM=1383.33 CPU=0:00:02.7 REAL=0:00:02.0)
[03/17 12:49:58    431] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1383.3M) ***
[03/17 12:49:59    431] Leakage Power Opt: re-selecting buf/inv list 
[03/17 12:49:59    431] Summary for sequential cells idenfication: 
[03/17 12:49:59    431] Identified SBFF number: 199
[03/17 12:49:59    431] Identified MBFF number: 0
[03/17 12:49:59    431] Not identified SBFF number: 0
[03/17 12:49:59    431] Not identified MBFF number: 0
[03/17 12:49:59    431] Number of sequential cells which are not FFs: 104
[03/17 12:49:59    431] 
[03/17 12:49:59    431] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:49:59    431] optDesignOneStep: Leakage Power Flow
[03/17 12:49:59    431] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:49:59    431] Begin: GigaOpt DRV Optimization
[03/17 12:49:59    431] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/17 12:49:59    431] Info: 1 clock net  excluded from IPO operation.
[03/17 12:49:59    431] Summary for sequential cells idenfication: 
[03/17 12:49:59    431] Identified SBFF number: 199
[03/17 12:49:59    431] Identified MBFF number: 0
[03/17 12:49:59    431] Not identified SBFF number: 0
[03/17 12:49:59    431] Not identified MBFF number: 0
[03/17 12:49:59    431] Number of sequential cells which are not FFs: 104
[03/17 12:49:59    431] 
[03/17 12:49:59    431] PhyDesignGrid: maxLocalDensity 3.00
[03/17 12:49:59    431] #spOpts: N=65 
[03/17 12:49:59    431] Core basic site is core
[03/17 12:49:59    431] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 12:50:03    435] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:50:03    435] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/17 12:50:03    435] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:50:03    435] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/17 12:50:03    435] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:50:03    435] DEBUG: @coeDRVCandCache::init.
[03/17 12:50:03    435] Info: violation cost 196.254730 (cap = 0.264699, tran = 179.990036, len = 0.000000, fanout load = 0.000000, fanout count = 16.000000, glitch 0.000000)
[03/17 12:50:03    435] |     3   |   749   |     2   |      2  |     0   |     0   |     0   |     0   | -0.73 |          0|          0|          0|  55.53  |            |           |
[03/17 12:50:06    438] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 12:50:06    438] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.77 |         29|          0|          8|  55.57  |   0:00:03.0|    1478.7M|
[03/17 12:50:06    438] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 12:50:06    438] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.77 |          0|          0|          0|  55.57  |   0:00:00.0|    1478.7M|
[03/17 12:50:06    438] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 12:50:06    438] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:50:06    438] 0 Ndr or Layer constraints added by optimization 
[03/17 12:50:06    438] **** End NDR-Layer Usage Statistics ****
[03/17 12:50:06    438] 
[03/17 12:50:06    438] *** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1478.7M) ***
[03/17 12:50:06    438] 
[03/17 12:50:06    438] *** Starting refinePlace (0:07:18 mem=1510.7M) ***
[03/17 12:50:06    438] Total net bbox length = 2.496e+05 (9.733e+04 1.523e+05) (ext = 1.262e+04)
[03/17 12:50:06    438] default core: bins with density >  0.75 = 2.69 % ( 13 / 484 )
[03/17 12:50:06    438] Density distribution unevenness ratio = 10.500%
[03/17 12:50:06    438] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1510.7MB) @(0:07:18 - 0:07:18).
[03/17 12:50:06    438] Starting refinePlace ...
[03/17 12:50:06    438] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:50:06    438] default core: bins with density >  0.75 = 2.27 % ( 11 / 484 )
[03/17 12:50:06    438] Density distribution unevenness ratio = 10.084%
[03/17 12:50:06    438]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 12:50:06    438] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1510.7MB) @(0:07:18 - 0:07:18).
[03/17 12:50:06    438] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:50:06    438] wireLenOptFixPriorityInst 0 inst fixed
[03/17 12:50:06    438] Move report: legalization moves 30 insts, mean move: 1.77 um, max move: 4.60 um
[03/17 12:50:06    438] 	Max move on inst (genblk1_1__mac_col_inst/FE_OFC974_FE_DBTN6_reset): (360.00, 335.80) --> (362.80, 334.00)
[03/17 12:50:06    438] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1510.7MB) @(0:07:18 - 0:07:18).
[03/17 12:50:06    438] Move report: Detail placement moves 30 insts, mean move: 1.77 um, max move: 4.60 um
[03/17 12:50:06    438] 	Max move on inst (genblk1_1__mac_col_inst/FE_OFC974_FE_DBTN6_reset): (360.00, 335.80) --> (362.80, 334.00)
[03/17 12:50:06    438] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1510.7MB
[03/17 12:50:06    438] Statistics of distance of Instance movement in refine placement:
[03/17 12:50:06    438]   maximum (X+Y) =         4.60 um
[03/17 12:50:06    438]   inst (genblk1_1__mac_col_inst/FE_OFC974_FE_DBTN6_reset) with max move: (360, 335.8) -> (362.8, 334)
[03/17 12:50:06    438]   mean    (X+Y) =         1.77 um
[03/17 12:50:06    438] Summary Report:
[03/17 12:50:06    438] Instances move: 30 (out of 18169 movable)
[03/17 12:50:06    438] Mean displacement: 1.77 um
[03/17 12:50:06    438] Max displacement: 4.60 um (Instance: genblk1_1__mac_col_inst/FE_OFC974_FE_DBTN6_reset) (360, 335.8) -> (362.8, 334)
[03/17 12:50:06    438] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/17 12:50:06    438] Total instances moved : 30
[03/17 12:50:06    438] Total net bbox length = 2.496e+05 (9.734e+04 1.523e+05) (ext = 1.262e+04)
[03/17 12:50:06    438] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1510.7MB
[03/17 12:50:06    438] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1510.7MB) @(0:07:18 - 0:07:18).
[03/17 12:50:06    438] *** Finished refinePlace (0:07:18 mem=1510.7M) ***
[03/17 12:50:06    438] Finished re-routing un-routed nets (0:00:00.0 1510.7M)
[03/17 12:50:06    438] 
[03/17 12:50:06    438] 
[03/17 12:50:06    438] Density : 0.5557
[03/17 12:50:06    438] Max route overflow : 0.0000
[03/17 12:50:06    438] 
[03/17 12:50:06    438] 
[03/17 12:50:06    438] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1510.7M) ***
[03/17 12:50:06    438] DEBUG: @coeDRVCandCache::cleanup.
[03/17 12:50:06    438] End: GigaOpt DRV Optimization
[03/17 12:50:06    438] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/17 12:50:06    438] Leakage Power Opt: resetting the buf/inv selection
[03/17 12:50:06    438] ** Profile ** Start :  cpu=0:00:00.0, mem=1328.1M
[03/17 12:50:06    438] ** Profile ** Other data :  cpu=0:00:00.1, mem=1328.1M
[03/17 12:50:06    438] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1330.1M
[03/17 12:50:07    439] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1330.1M
[03/17 12:50:07    439] 
------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1328.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.774  | -0.727  | -0.774  |
|           TNS (ns):|-882.312 |-426.815 |-455.497 |
|    Violating Paths:|  2854   |  1248   |  1606   |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1330.1M
[03/17 12:50:07    439] **optDesign ... cpu = 0:06:13, real = 0:06:14, mem = 1328.1M, totSessionCpu=0:07:19 **
[03/17 12:50:07    439] *** Timing NOT met, worst failing slack is -0.774
[03/17 12:50:07    439] *** Check timing (0:00:00.0)
[03/17 12:50:07    439] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:50:07    439] optDesignOneStep: Leakage Power Flow
[03/17 12:50:07    439] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 12:50:07    439] Begin: GigaOpt Optimization in WNS mode
[03/17 12:50:07    439] Info: 1 clock net  excluded from IPO operation.
[03/17 12:50:07    439] PhyDesignGrid: maxLocalDensity 1.00
[03/17 12:50:07    439] #spOpts: N=65 
[03/17 12:50:10    442] *info: 1 clock net excluded
[03/17 12:50:10    442] *info: 2 special nets excluded.
[03/17 12:50:10    442] *info: 74 no-driver nets excluded.
[03/17 12:50:11    443] ** GigaOpt Optimizer WNS Slack -0.774 TNS Slack -882.312 Density 55.57
[03/17 12:50:11    443] Optimizer WNS Pass 0
[03/17 12:50:11    443] Active Path Group: reg2reg  
[03/17 12:50:11    443] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:50:11    443] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:50:11    443] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:50:11    443] |  -0.727|   -0.774|-426.815| -882.312|    55.57%|   0:00:00.0| 1461.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:11    443] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:11    443] |  -0.693|   -0.774|-425.796| -881.293|    55.57%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:11    443] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:11    443] |  -0.686|   -0.774|-425.625| -881.121|    55.57%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:11    443] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:11    443] |  -0.683|   -0.774|-425.115| -880.612|    55.57%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:11    443] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:11    443] |  -0.675|   -0.774|-424.242| -879.740|    55.57%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:11    443] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:12    444] |  -0.669|   -0.774|-423.526| -879.029|    55.57%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:12    444] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:12    444] |  -0.662|   -0.774|-422.908| -878.411|    55.57%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:12    444] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:12    444] |  -0.658|   -0.774|-422.094| -877.598|    55.58%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:12    444] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:12    444] |  -0.651|   -0.774|-421.965| -877.470|    55.58%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:12    444] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:12    444] |  -0.643|   -0.774|-420.054| -875.563|    55.58%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:12    444] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:12    444] |  -0.643|   -0.774|-418.889| -874.399|    55.58%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:12    444] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:12    444] |  -0.636|   -0.774|-418.453| -873.964|    55.58%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:12    444] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:12    445] |  -0.631|   -0.774|-417.919| -873.432|    55.59%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:12    445] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:13    445] |  -0.624|   -0.774|-416.204| -871.722|    55.59%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:13    445] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:13    445] |  -0.619|   -0.774|-415.220| -870.748|    55.60%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:13    445] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:13    445] |  -0.612|   -0.774|-413.962| -869.492|    55.60%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:13    445] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:14    446] |  -0.612|   -0.774|-412.824| -868.366|    55.61%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:14    446] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:14    446] |  -0.608|   -0.774|-412.539| -868.089|    55.61%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:14    446] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:14    446] |  -0.600|   -0.774|-411.699| -867.254|    55.62%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:14    446] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:15    447] |  -0.598|   -0.774|-408.982| -864.548|    55.63%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:15    447] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:15    447] |  -0.598|   -0.774|-408.177| -863.745|    55.64%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:15    447] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:15    447] |  -0.590|   -0.774|-408.106| -863.674|    55.64%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:15    447] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:16    448] |  -0.590|   -0.774|-405.146| -860.726|    55.65%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:16    448] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:16    448] |  -0.590|   -0.774|-405.067| -860.647|    55.65%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:16    448] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:16    448] |  -0.583|   -0.774|-404.961| -860.541|    55.66%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:16    448] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:16    449] |  -0.583|   -0.774|-402.564| -858.152|    55.68%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:16    449] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:17    449] |  -0.583|   -0.774|-402.292| -857.880|    55.68%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:17    449] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:17    449] |  -0.577|   -0.774|-402.168| -857.756|    55.69%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:17    449] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:17    449] |  -0.577|   -0.774|-399.266| -854.872|    55.71%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:17    449] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:17    449] |  -0.577|   -0.774|-398.871| -854.484|    55.71%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:17    449] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:17    450] |  -0.574|   -0.774|-398.877| -854.490|    55.71%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:17    450] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:18    450] |  -0.570|   -0.774|-397.462| -853.082|    55.72%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:18    450] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:18    450] |  -0.570|   -0.774|-396.363| -851.989|    55.74%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:18    450] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:18    451] |  -0.565|   -0.774|-396.199| -851.825|    55.76%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:18    451] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:19    451] |  -0.562|   -0.774|-394.094| -849.724|    55.77%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:19    451] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:19    452] |  -0.562|   -0.774|-391.969| -847.620|    55.78%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:19    452] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:19    452] |  -0.562|   -0.774|-391.765| -847.416|    55.78%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:19    452] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:20    452] |  -0.558|   -0.774|-391.578| -847.228|    55.79%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:20    452] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:20    452] |  -0.558|   -0.774|-389.527| -845.186|    55.81%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:20    452] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:20    452] |  -0.558|   -0.774|-389.348| -845.007|    55.81%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:20    452] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:21    453] |  -0.551|   -0.774|-389.079| -844.739|    55.85%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:21    453] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:22    454] |  -0.551|   -0.774|-386.928| -842.610|    55.88%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:22    454] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:22    454] |  -0.551|   -0.774|-386.781| -842.468|    55.88%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:22    454] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:22    454] |  -0.550|   -0.774|-386.512| -842.199|    55.90%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:22    454] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:22    454] |  -0.550|   -0.774|-385.987| -841.678|    55.91%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:22    454] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:23    455] |  -0.559|   -0.774|-385.649| -841.340|    55.96%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:23    455] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:23    455] |  -0.546|   -0.774|-385.577| -841.268|    55.96%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:23    455] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:23    455] |  -0.546|   -0.774|-382.913| -838.618|    55.98%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:23    455] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:23    455] |  -0.546|   -0.774|-382.827| -838.540|    55.98%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:23    455] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:24    456] |  -0.540|   -0.774|-382.640| -838.353|    56.00%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:24    456] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:24    457] |  -0.540|   -0.774|-380.327| -836.071|    56.03%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:24    457] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:25    457] |  -0.540|   -0.774|-380.153| -835.917|    56.04%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:25    457] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:25    457] |  -0.539|   -0.774|-379.826| -835.594|    56.07%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:25    457] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:25    457] |  -0.539|   -0.778|-378.946| -834.721|    56.08%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:25    457] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:25    457] |  -0.538|   -0.778|-378.745| -834.520|    56.09%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:25    457] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:25    458] |  -0.538|   -0.778|-378.416| -834.195|    56.09%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:25    458] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:26    458] |  -0.535|   -0.778|-378.329| -834.107|    56.10%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:26    458] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:26    458] |  -0.535|   -0.778|-377.873| -833.671|    56.11%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:26    458] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:26    458] |  -0.532|   -0.778|-377.642| -833.440|    56.12%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:26    458] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:27    459] |  -0.532|   -0.778|-375.738| -831.571|    56.14%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:27    459] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:27    459] |  -0.532|   -0.778|-375.604| -831.438|    56.14%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:27    459] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:27    460] |  -0.529|   -0.778|-375.212| -831.046|    56.19%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:27    460] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:28    460] |  -0.529|   -0.778|-373.440| -829.295|    56.21%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:28    460] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:28    460] |  -0.529|   -0.778|-373.391| -829.247|    56.21%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:28    460] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:28    460] |  -0.527|   -0.778|-373.267| -829.123|    56.22%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:28    460] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:28    461] |  -0.527|   -0.778|-372.344| -828.210|    56.23%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:28    461] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:29    461] |  -0.526|   -0.778|-372.063| -827.929|    56.26%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:29    461] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:29    461] |  -0.526|   -0.778|-371.588| -827.458|    56.27%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:29    461] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:29    461] |  -0.526|   -0.778|-371.548| -827.419|    56.27%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:29    461] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:29    461] |  -0.522|   -0.778|-371.508| -827.378|    56.27%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:29    461] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:30    462] |  -0.522|   -0.778|-369.707| -825.615|    56.29%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:30    462] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:30    462] |  -0.522|   -0.778|-369.525| -825.436|    56.29%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:30    462] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:30    462] |  -0.520|   -0.778|-369.193| -825.116|    56.32%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:30    462] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:30    462] |  -0.520|   -0.778|-368.537| -824.471|    56.33%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:30    462] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:30    463] |  -0.520|   -0.778|-368.527| -824.462|    56.33%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:50:30    463] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:31    463] |  -0.518|   -0.778|-368.352| -824.287|    56.35%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:31    463] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:32    464] |  -0.518|   -0.778|-367.175| -823.161|    56.37%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:32    464] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:32    464] |  -0.518|   -0.778|-367.043| -823.030|    56.38%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:32    464] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:32    464] |  -0.516|   -0.778|-366.773| -822.759|    56.40%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:50:32    464] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:32    464] |  -0.516|   -0.778|-365.657| -821.677|    56.42%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:50:32    464] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:32    464] |  -0.516|   -0.778|-365.622| -821.642|    56.42%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:50:32    464] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:33    465] |  -0.515|   -0.778|-365.328| -821.348|    56.44%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:33    465] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:33    465] |  -0.515|   -0.778|-364.858| -820.885|    56.44%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:33    465] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:33    465] |  -0.514|   -0.778|-364.670| -820.698|    56.47%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:33    465] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:33    465] |  -0.514|   -0.778|-364.048| -820.118|    56.48%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:33    465] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:34    466] |  -0.513|   -0.778|-363.881| -819.951|    56.49%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:34    466] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:34    466] |  -0.513|   -0.778|-363.713| -819.786|    56.49%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:34    466] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:34    466] |  -0.513|   -0.778|-363.633| -819.709|    56.49%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:34    466] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:34    466] |  -0.511|   -0.778|-363.523| -819.600|    56.51%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:34    466] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:35    467] |  -0.511|   -0.778|-362.057| -818.167|    56.52%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:35    467] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:35    467] |  -0.511|   -0.778|-362.034| -818.161|    56.52%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:35    467] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:35    467] |  -0.510|   -0.778|-361.869| -817.996|    56.53%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:35    467] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:35    467] |  -0.510|   -0.778|-361.452| -817.618|    56.54%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:35    467] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:35    467] |  -0.510|   -0.778|-361.362| -817.528|    56.54%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:35    467] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:36    468] |  -0.509|   -0.778|-361.111| -817.277|    56.58%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:36    468] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:37    469] |  -0.507|   -0.778|-360.553| -816.723|    56.59%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:37    469] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:38    470] |  -0.506|   -0.778|-358.920| -815.120|    56.61%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:38    470] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:38    470] |  -0.504|   -0.778|-357.996| -814.223|    56.63%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:38    470] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:39    471] |  -0.503|   -0.778|-357.430| -813.693|    56.65%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:50:39    471] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:50:42    474] |  -0.502|   -0.778|-355.768| -812.047|    56.70%|   0:00:03.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:50:42    474] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:43    475] |  -0.501|   -0.778|-354.224| -810.565|    56.73%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:50:43    475] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:43    476] |  -0.497|   -0.778|-353.354| -809.732|    56.76%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:50:43    476] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:45    478] |  -0.497|   -0.778|-351.982| -808.524|    56.79%|   0:00:02.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:50:45    478] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:46    478] |  -0.496|   -0.778|-351.615| -808.161|    56.80%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:46    478] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:47    479] |  -0.493|   -0.778|-350.858| -807.437|    56.84%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:50:47    479] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:48    480] |  -0.489|   -0.778|-350.238| -806.873|    56.87%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:48    480] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:50:53    485] |  -0.488|   -0.778|-349.536| -806.192|    56.97%|   0:00:05.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:50:53    485] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:50:53    486] |  -0.487|   -0.778|-348.963| -805.626|    56.99%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:50:53    486] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:54    486] |  -0.485|   -0.778|-348.882| -805.545|    57.00%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:50:54    486] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:50:55    487] |  -0.483|   -0.778|-347.783| -804.462|    57.04%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:50:55    487] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:56    488] |  -0.482|   -0.778|-346.710| -803.407|    57.07%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:50:56    488] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:50:57    489] |  -0.478|   -0.778|-345.775| -802.489|    57.09%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:50:57    489] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:01    493] |  -0.477|   -0.778|-344.301| -801.076|    57.16%|   0:00:04.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:51:01    493] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:51:02    494] |  -0.476|   -0.778|-343.598| -800.377|    57.19%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:51:02    494] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:51:05    497] |  -0.475|   -0.778|-343.120| -799.907|    57.21%|   0:00:03.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:05    497] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:09    501] |  -0.476|   -0.778|-342.257| -799.077|    57.22%|   0:00:04.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:09    501] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:09    501] |  -0.473|   -0.778|-342.260| -799.080|    57.22%|   0:00:00.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:09    501] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:10    502] |  -0.471|   -0.778|-341.435| -798.277|    57.25%|   0:00:01.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:51:10    502] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:12    504] |  -0.470|   -0.778|-340.099| -796.964|    57.30%|   0:00:02.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:51:12    504] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:51:14    506] |  -0.467|   -0.778|-339.150| -796.054|    57.34%|   0:00:02.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:51:14    506] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:17    509] |  -0.464|   -0.778|-336.995| -793.970|    57.42%|   0:00:03.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:17    509] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:21    513] |  -0.463|   -0.778|-334.822| -791.888|    57.48%|   0:00:04.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:51:21    513] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:22    514] |  -0.463|   -0.778|-334.179| -791.245|    57.51%|   0:00:01.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:22    514] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:22    514] |  -0.460|   -0.778|-334.183| -791.249|    57.51%|   0:00:00.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:22    514] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:25    517] |  -0.459|   -0.778|-332.611| -789.729|    57.55%|   0:00:03.0| 1467.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:25    517] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:28    520] |  -0.460|   -0.778|-331.756| -788.886|    57.58%|   0:00:03.0| 1469.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:28    520] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:28    520] |  -0.458|   -0.778|-331.652| -788.782|    57.58%|   0:00:00.0| 1469.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:51:28    520] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:30    522] |  -0.456|   -0.778|-330.469| -787.633|    57.63%|   0:00:02.0| 1469.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:51:30    522] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:32    524] |  -0.455|   -0.778|-329.818| -786.995|    57.65%|   0:00:02.0| 1469.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:51:32    524] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:51:36    528] |  -0.454|   -0.778|-329.033| -786.283|    57.68%|   0:00:04.0| 1473.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:51:36    528] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:37    529] |  -0.454|   -0.778|-328.516| -785.784|    57.70%|   0:00:01.0| 1473.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:51:37    529] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:38    530] |  -0.449|   -0.778|-328.049| -785.318|    57.82%|   0:00:01.0| 1473.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 12:51:38    530] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:42    534] |  -0.447|   -0.778|-324.981| -782.367|    57.91%|   0:00:04.0| 1473.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:51:42    534] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:45    537] |  -0.446|   -0.778|-323.203| -780.642|    57.96%|   0:00:03.0| 1473.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:51:45    537] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:47    539] |  -0.445|   -0.778|-322.177| -779.646|    57.99%|   0:00:02.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:51:47    539] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:48    540] |  -0.443|   -0.778|-321.490| -778.959|    58.01%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:51:48    540] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:51:51    543] |  -0.442|   -0.778|-320.107| -777.626|    58.06%|   0:00:03.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:51:51    543] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:54    546] |  -0.441|   -0.778|-319.170| -776.692|    58.10%|   0:00:03.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 12:51:54    546] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:55    547] |  -0.440|   -0.778|-318.343| -775.905|    58.14%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:51:55    547] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:51:58    550] |  -0.439|   -0.778|-317.297| -774.867|    58.17%|   0:00:03.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:51:58    550] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:51:59    551] |  -0.438|   -0.778|-317.099| -774.690|    58.18%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:51:59    551] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:00    553] |  -0.437|   -0.778|-316.493| -774.109|    58.21%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:52:00    553] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:52:02    554] |  -0.436|   -0.778|-315.878| -773.518|    58.25%|   0:00:02.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:52:02    554] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:52:05    557] |  -0.435|   -0.778|-314.768| -772.409|    58.28%|   0:00:03.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:52:05    557] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:52:07    559] |  -0.434|   -0.778|-314.296| -772.008|    58.30%|   0:00:02.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:52:07    559] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:10    562] |  -0.433|   -0.778|-313.307| -771.022|    58.33%|   0:00:03.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:52:10    562] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:12    564] |  -0.432|   -0.778|-312.623| -770.380|    58.35%|   0:00:02.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:52:12    564] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:52:17    569] |  -0.431|   -0.778|-311.621| -769.405|    58.38%|   0:00:05.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:52:17    569] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:52:18    570] |  -0.431|   -0.778|-311.129| -768.938|    58.41%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:52:18    570] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:52:19    571] |  -0.429|   -0.778|-309.906| -767.715|    58.50%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:52:19    571] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:52:20    572] |  -0.428|   -0.778|-308.955| -766.767|    58.53%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:52:20    572] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:21    573] |  -0.426|   -0.778|-308.415| -766.297|    58.56%|   0:00:01.0| 1480.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:52:21    573] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:23    575] |  -0.426|   -0.778|-307.787| -765.777|    58.59%|   0:00:02.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:52:23    575] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:26    578] |  -0.426|   -0.778|-307.361| -765.406|    58.60%|   0:00:03.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:52:26    578] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:27    579] |  -0.426|   -0.778|-307.354| -765.399|    58.60%|   0:00:01.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:52:27    579] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:28    580] |  -0.424|   -0.778|-305.452| -763.505|    58.74%|   0:00:01.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:52:28    580] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:29    581] |  -0.421|   -0.778|-304.250| -762.383|    58.76%|   0:00:01.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:52:29    581] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:31    583] |  -0.420|   -0.778|-303.006| -761.238|    58.81%|   0:00:02.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:52:31    583] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:33    585] |  -0.419|   -0.778|-301.964| -760.213|    58.84%|   0:00:02.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:52:33    585] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:52:35    587] |  -0.418|   -0.778|-301.198| -759.490|    58.88%|   0:00:02.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:52:35    587] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:38    590] |  -0.418|   -0.778|-300.345| -758.703|    58.93%|   0:00:03.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:52:38    590] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:38    590] |  -0.417|   -0.778|-300.284| -758.643|    58.94%|   0:00:00.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:52:38    590] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:40    592] |  -0.416|   -0.778|-298.996| -757.377|    58.97%|   0:00:02.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:52:40    592] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:42    594] |  -0.414|   -0.778|-298.464| -756.868|    59.00%|   0:00:02.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:52:42    594] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:44    596] |  -0.414|   -0.778|-297.621| -756.067|    59.04%|   0:00:02.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:52:44    596] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:49    601] |  -0.413|   -0.778|-296.777| -755.237|    59.06%|   0:00:05.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:52:49    601] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:49    601] |  -0.412|   -0.778|-296.375| -754.836|    59.09%|   0:00:00.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:52:49    601] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:55    607] |  -0.412|   -0.778|-295.723| -754.203|    59.10%|   0:00:06.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:52:55    607] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:56    608] |  -0.412|   -0.778|-295.214| -753.695|    59.11%|   0:00:01.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:52:56    608] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:56    608] |  -0.412|   -0.778|-295.125| -753.605|    59.11%|   0:00:00.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:52:56    608] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:52:57    609] |  -0.407|   -0.778|-294.468| -752.969|    59.19%|   0:00:01.0| 1481.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:52:57    609] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:53:01    613] |  -0.406|   -0.778|-292.936| -751.568|    59.26%|   0:00:04.0| 1485.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:53:01    613] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:03    615] |  -0.405|   -0.778|-291.752| -750.479|    59.30%|   0:00:02.0| 1485.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:53:03    615] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:53:08    620] |  -0.404|   -0.778|-290.934| -749.686|    59.34%|   0:00:05.0| 1485.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:53:08    620] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:53:10    622] |  -0.404|   -0.778|-290.820| -749.571|    59.34%|   0:00:02.0| 1485.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:53:10    622] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:53:11    623] |  -0.403|   -0.778|-289.829| -748.606|    59.44%|   0:00:01.0| 1485.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:53:11    623] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:12    624] |  -0.400|   -0.778|-288.921| -747.722|    59.46%|   0:00:01.0| 1485.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 12:53:12    624] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 12:53:13    625] |  -0.399|   -0.778|-287.842| -746.679|    59.49%|   0:00:01.0| 1485.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:53:13    625] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:53:15    627] |  -0.398|   -0.778|-287.250| -746.121|    59.51%|   0:00:02.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/17 12:53:15    627] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:53:19    631] |  -0.397|   -0.778|-286.654| -745.541|    59.52%|   0:00:04.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:53:19    631] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:23    635] |  -0.396|   -0.778|-285.612| -744.507|    59.57%|   0:00:04.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:53:23    635] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:29    641] |  -0.395|   -0.778|-284.488| -743.386|    59.63%|   0:00:06.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:53:29    641] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:39    651] |  -0.395|   -0.778|-283.532| -742.466|    59.68%|   0:00:10.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:53:39    651] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:39    651] |  -0.395|   -0.778|-283.520| -742.453|    59.68%|   0:00:00.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:53:39    651] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:42    654] |  -0.392|   -0.778|-282.254| -741.187|    59.86%|   0:00:03.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:53:42    654] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:46    658] |  -0.391|   -0.778|-281.521| -740.458|    59.90%|   0:00:04.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:53:46    658] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:47    659] |  -0.391|   -0.778|-281.194| -740.149|    59.90%|   0:00:01.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:53:47    659] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:48    660] |  -0.387|   -0.778|-280.577| -739.533|    60.00%|   0:00:01.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:53:48    660] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:53:52    664] |  -0.387|   -0.778|-279.488| -738.522|    60.06%|   0:00:04.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:53:52    664] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:53:52    664] |  -0.387|   -0.778|-279.086| -738.124|    60.08%|   0:00:00.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:53:52    664] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:53:54    666] |  -0.385|   -0.778|-278.085| -737.123|    60.25%|   0:00:02.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:53:54    666] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:57    669] |  -0.386|   -0.778|-277.770| -736.825|    60.27%|   0:00:03.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:53:57    669] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:57    669] |  -0.384|   -0.778|-277.727| -736.782|    60.28%|   0:00:00.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:53:57    669] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:53:57    669] |  -0.382|   -0.778|-277.562| -736.617|    60.28%|   0:00:00.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:53:57    669] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:54:00    672] |  -0.382|   -0.778|-276.893| -735.985|    60.32%|   0:00:03.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:54:00    672] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:03    675] |  -0.382|   -0.778|-276.603| -735.717|    60.35%|   0:00:03.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:03    675] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:05    677] |  -0.382|   -0.778|-275.389| -734.502|    60.53%|   0:00:02.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:05    677] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:05    677] |  -0.381|   -0.778|-275.312| -734.425|    60.55%|   0:00:00.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:54:05    677] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:06    678] |  -0.381|   -0.778|-274.910| -734.027|    60.56%|   0:00:01.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:54:06    678] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:07    679] |  -0.378|   -0.778|-274.603| -733.721|    60.60%|   0:00:01.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:07    679] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:11    683] |  -0.378|   -0.778|-273.046| -732.191|    60.64%|   0:00:04.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:11    683] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:12    684] |  -0.378|   -0.778|-272.429| -731.574|    60.71%|   0:00:01.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:12    684] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:12    684] |  -0.377|   -0.778|-272.085| -731.232|    60.74%|   0:00:00.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:12    684] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:14    686] |  -0.377|   -0.778|-271.930| -731.099|    60.75%|   0:00:02.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:14    686] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:14    686] |  -0.377|   -0.778|-271.866| -731.035|    60.75%|   0:00:00.0| 1487.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:14    686] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:14    686] |  -0.377|   -0.778|-271.565| -730.734|    60.78%|   0:00:00.0| 1487.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:14    686] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:15    687] |  -0.377|   -0.778|-271.563| -730.732|    60.79%|   0:00:01.0| 1487.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:15    687] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:15    687] |  -0.377|   -0.778|-271.579| -730.749|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:15    687] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:15    687] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:54:15    687] 
[03/17 12:54:15    687] *** Finish Core Optimize Step (cpu=0:04:04 real=0:04:04 mem=1487.5M) ***
[03/17 12:54:15    687] Active Path Group: default 
[03/17 12:54:15    687] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:54:15    687] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:54:15    687] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:54:15    687] |  -0.778|   -0.778|-459.169| -730.749|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:15    687] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:15    687] |  -0.691|   -0.691|-441.741| -713.320|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:15    687] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.618|   -0.618|-422.715| -694.294|    60.80%|   0:00:01.0| 1487.5M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.569|   -0.569|-397.226| -668.810|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.506|   -0.506|-389.143| -660.727|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.478|   -0.478|-379.633| -651.216|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.451|   -0.451|-366.192| -637.775|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 12:54:16    688] |  -0.438|   -0.438|-339.690| -611.273|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_5__mac_col_inst/cnt_q_reg_3_/D             |
[03/17 12:54:16    688] |  -0.423|   -0.423|-292.966| -564.550|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_15_/CN                                         |
[03/17 12:54:16    688] |  -0.375|   -0.377|-268.499| -540.082|    60.80%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.357|   -0.377|-263.518| -535.101|    60.81%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 12:54:16    688] |  -0.332|   -0.377|-235.456| -507.038|    60.81%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_0_/CN                                          |
[03/17 12:54:16    688] |  -0.319|   -0.377|-215.787| -487.369|    60.81%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_0_/CN                                          |
[03/17 12:54:16    688] |  -0.305|   -0.377|-205.948| -477.529|    60.81%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.262|   -0.377|-174.765| -446.347|    60.81%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:16    688] |  -0.234|   -0.377|-171.710| -443.292|    60.81%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_5__mac_col_inst/cnt_q_reg_3_/D             |
[03/17 12:54:16    688] |  -0.225|   -0.377|-146.552| -418.134|    60.81%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 12:54:16    688] |  -0.199|   -0.377|-127.059| -398.641|    60.82%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 12:54:16    688] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:17    689] |  -0.188|   -0.377| -97.786| -369.368|    60.82%|   0:00:01.0| 1487.5M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:17    689] |        |         |        |         |          |            |        |          |         | reg_0_/CN                                          |
[03/17 12:54:17    689] |  -0.174|   -0.377| -91.301| -362.883|    60.82%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:17    689] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:17    689] |  -0.159|   -0.377| -87.547| -359.129|    60.82%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 12:54:17    689] |  -0.151|   -0.377| -80.037| -351.619|    60.82%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:54:17    689] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:17    689] |  -0.125|   -0.377| -70.849| -342.430|    60.82%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:54:17    689] |        |         |        |         |          |            |        |          |         | reg_15_/CN                                         |
[03/17 12:54:17    689] |  -0.117|   -0.377| -60.004| -331.586|    60.83%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:17    689] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:17    689] |  -0.105|   -0.377| -44.283| -315.864|    60.83%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_5__mac_col_inst/cnt_q_reg_3_/D             |
[03/17 12:54:17    689] |  -0.084|   -0.377| -33.117| -304.698|    60.83%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:17    689] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:17    689] |  -0.075|   -0.377| -29.349| -300.930|    60.83%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 12:54:17    689] |  -0.058|   -0.377| -21.612| -293.193|    60.83%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_5__mac_col_inst/cnt_q_reg_3_/D             |
[03/17 12:54:17    689] |  -0.041|   -0.377|  -8.284| -279.854|    60.84%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 12:54:17    689] |  -0.027|   -0.377|  -2.522| -274.092|    60.84%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:54:17    689] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:17    689] |  -0.012|   -0.377|  -0.715| -272.285|    60.84%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_5__mac_col_inst/cnt_q_reg_3_/D             |
[03/17 12:54:18    690] |  -0.004|   -0.377|  -0.034| -271.603|    60.85%|   0:00:01.0| 1487.5M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:18    690] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:54:18    690] |   0.007|   -0.377|   0.000| -271.570|    60.85%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_6__mac_col_inst/query_q_reg_27_/D          |
[03/17 12:54:18    690] |   0.014|   -0.377|   0.000| -271.570|    60.85%|   0:00:00.0| 1487.5M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 12:54:18    690] |   0.021|   -0.377|   0.000| -271.562|    60.85%|   0:00:00.0| 1487.5M|        NA|       NA| NA                                                 |
[03/17 12:54:18    690] |   0.021|   -0.377|   0.000| -271.562|    60.85%|   0:00:00.0| 1487.5M|   WC_VIEW|       NA| NA                                                 |
[03/17 12:54:18    690] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:54:18    690] 
[03/17 12:54:18    690] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1487.5M) ***
[03/17 12:54:18    690] 
[03/17 12:54:18    690] *** Finished Optimize Step Cumulative (cpu=0:04:07 real=0:04:07 mem=1487.5M) ***
[03/17 12:54:18    690] ** GigaOpt Optimizer WNS Slack -0.377 TNS Slack -271.562 Density 60.85
[03/17 12:54:18    690] Placement Snapshot: Density distribution:
[03/17 12:54:18    690] [1.00 -  +++]: 14 (3.17%)
[03/17 12:54:18    690] [0.95 - 1.00]: 3 (0.68%)
[03/17 12:54:18    690] [0.90 - 0.95]: 3 (0.68%)
[03/17 12:54:18    690] [0.85 - 0.90]: 3 (0.68%)
[03/17 12:54:18    690] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:54:18    690] [0.75 - 0.80]: 4 (0.91%)
[03/17 12:54:18    690] [0.70 - 0.75]: 5 (1.13%)
[03/17 12:54:18    690] [0.65 - 0.70]: 8 (1.81%)
[03/17 12:54:18    690] [0.60 - 0.65]: 11 (2.49%)
[03/17 12:54:18    690] [0.55 - 0.60]: 34 (7.71%)
[03/17 12:54:18    690] [0.50 - 0.55]: 28 (6.35%)
[03/17 12:54:18    690] [0.45 - 0.50]: 60 (13.61%)
[03/17 12:54:18    690] [0.40 - 0.45]: 59 (13.38%)
[03/17 12:54:18    690] [0.35 - 0.40]: 65 (14.74%)
[03/17 12:54:18    690] [0.30 - 0.35]: 61 (13.83%)
[03/17 12:54:18    690] [0.25 - 0.30]: 42 (9.52%)
[03/17 12:54:18    690] [0.20 - 0.25]: 30 (6.80%)
[03/17 12:54:18    690] [0.15 - 0.20]: 6 (1.36%)
[03/17 12:54:18    690] [0.10 - 0.15]: 1 (0.23%)
[03/17 12:54:18    690] [0.05 - 0.10]: 0 (0.00%)
[03/17 12:54:18    690] [0.00 - 0.05]: 2 (0.45%)
[03/17 12:54:18    690] Begin: Area Reclaim Optimization
[03/17 12:54:18    690] Reclaim Optimization WNS Slack -0.377  TNS Slack -271.562 Density 60.85
[03/17 12:54:18    690] +----------+---------+--------+--------+------------+--------+
[03/17 12:54:18    690] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 12:54:18    690] +----------+---------+--------+--------+------------+--------+
[03/17 12:54:18    690] |    60.85%|        -|  -0.377|-271.562|   0:00:00.0| 1487.5M|
[03/17 12:54:21    693] |    60.52%|      254|  -0.377|-268.148|   0:00:03.0| 1487.5M|
[03/17 12:54:24    696] |    60.18%|      465|  -0.377|-266.432|   0:00:03.0| 1487.5M|
[03/17 12:54:24    696] |    60.18%|        2|  -0.377|-266.432|   0:00:00.0| 1487.5M|
[03/17 12:54:24    696] |    60.18%|        0|  -0.377|-266.432|   0:00:00.0| 1487.5M|
[03/17 12:54:24    696] +----------+---------+--------+--------+------------+--------+
[03/17 12:54:24    696] Reclaim Optimization End WNS Slack -0.377  TNS Slack -266.432 Density 60.18
[03/17 12:54:24    696] 
[03/17 12:54:24    696] ** Summary: Restruct = 0 Buffer Deletion = 111 Declone = 149 Resize = 434 **
[03/17 12:54:24    696] --------------------------------------------------------------
[03/17 12:54:24    696] |                                   | Total     | Sequential |
[03/17 12:54:24    696] --------------------------------------------------------------
[03/17 12:54:24    696] | Num insts resized                 |     432  |       0    |
[03/17 12:54:24    696] | Num insts undone                  |      33  |       0    |
[03/17 12:54:24    696] | Num insts Downsized               |     432  |       0    |
[03/17 12:54:24    696] | Num insts Samesized               |       0  |       0    |
[03/17 12:54:24    696] | Num insts Upsized                 |       0  |       0    |
[03/17 12:54:24    696] | Num multiple commits+uncommits    |       2  |       -    |
[03/17 12:54:24    696] --------------------------------------------------------------
[03/17 12:54:24    696] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:54:24    696] Layer 7 has 78 constrained nets 
[03/17 12:54:24    696] **** End NDR-Layer Usage Statistics ****
[03/17 12:54:24    696] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
[03/17 12:54:24    696] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1487.48M, totSessionCpu=0:11:36).
[03/17 12:54:24    696] Placement Snapshot: Density distribution:
[03/17 12:54:24    696] [1.00 -  +++]: 14 (3.17%)
[03/17 12:54:24    696] [0.95 - 1.00]: 3 (0.68%)
[03/17 12:54:24    696] [0.90 - 0.95]: 3 (0.68%)
[03/17 12:54:24    696] [0.85 - 0.90]: 3 (0.68%)
[03/17 12:54:24    696] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:54:24    696] [0.75 - 0.80]: 4 (0.91%)
[03/17 12:54:24    696] [0.70 - 0.75]: 6 (1.36%)
[03/17 12:54:24    696] [0.65 - 0.70]: 8 (1.81%)
[03/17 12:54:24    696] [0.60 - 0.65]: 11 (2.49%)
[03/17 12:54:24    696] [0.55 - 0.60]: 33 (7.48%)
[03/17 12:54:24    696] [0.50 - 0.55]: 34 (7.71%)
[03/17 12:54:24    696] [0.45 - 0.50]: 63 (14.29%)
[03/17 12:54:24    696] [0.40 - 0.45]: 58 (13.15%)
[03/17 12:54:24    696] [0.35 - 0.40]: 66 (14.97%)
[03/17 12:54:24    696] [0.30 - 0.35]: 59 (13.38%)
[03/17 12:54:24    696] [0.25 - 0.30]: 45 (10.20%)
[03/17 12:54:24    696] [0.20 - 0.25]: 22 (4.99%)
[03/17 12:54:24    696] [0.15 - 0.20]: 5 (1.13%)
[03/17 12:54:24    696] [0.10 - 0.15]: 0 (0.00%)
[03/17 12:54:24    696] [0.05 - 0.10]: 1 (0.23%)
[03/17 12:54:24    696] [0.00 - 0.05]: 1 (0.23%)
[03/17 12:54:24    696] *** Starting refinePlace (0:11:37 mem=1503.5M) ***
[03/17 12:54:24    696] Total net bbox length = 2.621e+05 (1.060e+05 1.561e+05) (ext = 1.267e+04)
[03/17 12:54:24    696] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:54:24    696] default core: bins with density >  0.75 = 16.7 % ( 81 / 484 )
[03/17 12:54:24    696] Density distribution unevenness ratio = 10.728%
[03/17 12:54:24    696] RPlace IncrNP: Rollback Lev = -3
[03/17 12:54:24    696] RPlace: Density =1.084444, incremental np is triggered.
[03/17 12:54:24    696] nrCritNet: 1.98% ( 462 / 23293 ) cutoffSlk: -391.2ps stdDelay: 14.2ps
[03/17 12:54:25    697] default core: bins with density >  0.75 = 16.7 % ( 81 / 484 )
[03/17 12:54:25    697] Density distribution unevenness ratio = 10.698%
[03/17 12:54:25    697] RPlace postIncrNP: Density = 1.084444 -> 0.981111.
[03/17 12:54:25    697] RPlace postIncrNP Info: Density distribution changes:
[03/17 12:54:25    697] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:54:25    697] [1.05 - 1.10] :	 1 (0.21%) -> 0 (0.00%)
[03/17 12:54:25    697] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/17 12:54:25    697] [0.95 - 1.00] :	 1 (0.21%) -> 1 (0.21%)
[03/17 12:54:25    697] [0.90 - 0.95] :	 1 (0.21%) -> 1 (0.21%)
[03/17 12:54:25    697] [0.85 - 0.90] :	 6 (1.24%) -> 6 (1.24%)
[03/17 12:54:25    697] [0.80 - 0.85] :	 22 (4.55%) -> 23 (4.75%)
[03/17 12:54:25    697] [CPU] RefinePlace/IncrNP (cpu=0:00:01.1, real=0:00:01.0, mem=1511.4MB) @(0:11:37 - 0:11:38).
[03/17 12:54:25    697] Move report: incrNP moves 325 insts, mean move: 4.51 um, max move: 13.00 um
[03/17 12:54:25    697] 	Max move on inst (genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_5540_0): (84.00, 335.80) --> (91.60, 330.40)
[03/17 12:54:25    697] Move report: Timing Driven Placement moves 325 insts, mean move: 4.51 um, max move: 13.00 um
[03/17 12:54:25    697] 	Max move on inst (genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_5540_0): (84.00, 335.80) --> (91.60, 330.40)
[03/17 12:54:25    697] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1511.4MB
[03/17 12:54:25    697] Starting refinePlace ...
[03/17 12:54:25    697] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:54:25    697] default core: bins with density >  0.75 = 15.5 % ( 75 / 484 )
[03/17 12:54:25    697] Density distribution unevenness ratio = 10.322%
[03/17 12:54:25    698]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 12:54:25    698] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1511.4MB) @(0:11:38 - 0:11:38).
[03/17 12:54:25    698] Move report: preRPlace moves 6857 insts, mean move: 1.08 um, max move: 5.40 um
[03/17 12:54:25    698] 	Max move on inst (genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_2534_0): (82.60, 186.40) --> (86.20, 188.20)
[03/17 12:54:25    698] 	Length: 7 sites, height: 1 rows, site name: core, cell type: IOA21D1
[03/17 12:54:25    698] Move report: Detail placement moves 6857 insts, mean move: 1.08 um, max move: 5.40 um
[03/17 12:54:25    698] 	Max move on inst (genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_2534_0): (82.60, 186.40) --> (86.20, 188.20)
[03/17 12:54:25    698] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1511.4MB
[03/17 12:54:25    698] Statistics of distance of Instance movement in refine placement:
[03/17 12:54:25    698]   maximum (X+Y) =        13.00 um
[03/17 12:54:25    698]   inst (FE_OFC444_q_temp_461_) with max move: (83.4, 326.8) -> (92.8, 330.4)
[03/17 12:54:25    698]   mean    (X+Y) =         1.25 um
[03/17 12:54:25    698] Total instances flipped for legalization: 1
[03/17 12:54:25    698] Summary Report:
[03/17 12:54:25    698] Instances move: 7088 (out of 21240 movable)
[03/17 12:54:25    698] Mean displacement: 1.25 um
[03/17 12:54:25    698] Max displacement: 13.00 um (Instance: FE_OFC444_q_temp_461_) (83.4, 326.8) -> (92.8, 330.4)
[03/17 12:54:25    698] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/17 12:54:25    698] Total instances moved : 7088
[03/17 12:54:25    698] Total net bbox length = 2.703e+05 (1.112e+05 1.591e+05) (ext = 1.268e+04)
[03/17 12:54:25    698] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1511.4MB
[03/17 12:54:25    698] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=1511.4MB) @(0:11:37 - 0:11:38).
[03/17 12:54:25    698] *** Finished refinePlace (0:11:38 mem=1511.4M) ***
[03/17 12:54:26    698] Finished re-routing un-routed nets (0:00:00.0 1511.4M)
[03/17 12:54:26    698] 
[03/17 12:54:26    698] 
[03/17 12:54:26    698] Density : 0.6018
[03/17 12:54:26    698] Max route overflow : 0.0000
[03/17 12:54:26    698] 
[03/17 12:54:26    698] 
[03/17 12:54:26    698] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1511.4M) ***
[03/17 12:54:26    698] ** GigaOpt Optimizer WNS Slack -0.377 TNS Slack -266.482 Density 60.18
[03/17 12:54:26    698] Optimizer WNS Pass 1
[03/17 12:54:26    698] Active Path Group: reg2reg  
[03/17 12:54:26    698] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:54:26    698] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:54:26    698] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:54:26    698] |  -0.377|   -0.377|-266.482| -266.482|    60.18%|   0:00:00.0| 1511.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:26    698] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:37    709] |  -0.377|   -0.377|-265.975| -265.975|    60.20%|   0:00:11.0| 1511.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:37    709] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:37    709] |  -0.376|   -0.376|-265.908| -265.908|    60.24%|   0:00:00.0| 1511.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:37    709] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:42    714] |  -0.373|   -0.373|-264.831| -264.831|    60.29%|   0:00:05.0| 1511.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:42    714] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:53    725] |  -0.373|   -0.373|-262.868| -262.868|    60.34%|   0:00:11.0| 1507.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:53    725] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:53    725] |  -0.373|   -0.373|-262.859| -262.859|    60.34%|   0:00:00.0| 1507.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:53    725] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:54:53    725] |  -0.368|   -0.368|-262.736| -262.736|    60.39%|   0:00:00.0| 1507.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:54:53    725] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:55:17    749] |  -0.366|   -0.366|-259.342| -259.342|    60.51%|   0:00:24.0| 1509.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:55:17    749] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:55:31    763] |  -0.366|   -0.366|-257.496| -257.496|    60.58%|   0:00:14.0| 1509.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:55:31    763] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:55:31    763] |  -0.366|   -0.366|-257.349| -257.349|    60.59%|   0:00:00.0| 1509.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:55:31    763] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:55:32    764] |  -0.366|   -0.366|-257.305| -257.305|    60.59%|   0:00:01.0| 1509.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:55:32    764] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:55:33    765] |  -0.359|   -0.359|-256.764| -256.764|    60.67%|   0:00:01.0| 1509.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:55:33    765] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:03    795] |  -0.359|   -0.359|-253.212| -253.212|    60.75%|   0:00:30.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:03    795] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:05    797] |  -0.359|   -0.359|-252.980| -252.980|    60.76%|   0:00:02.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:05    797] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:05    797] |  -0.359|   -0.359|-252.975| -252.975|    60.76%|   0:00:00.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:05    797] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:06    798] |  -0.360|   -0.360|-252.895| -252.895|    60.87%|   0:00:01.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 12:56:06    798] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 12:56:07    799] |  -0.358|   -0.358|-252.742| -252.742|    60.87%|   0:00:01.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:07    799] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:09    801] |  -0.358|   -0.358|-251.976| -251.976|    60.89%|   0:00:02.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:09    801] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:10    802] |  -0.355|   -0.355|-251.776| -251.776|    60.92%|   0:00:01.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:10    802] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:14    806] |  -0.355|   -0.355|-249.763| -249.763|    60.96%|   0:00:04.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:14    806] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:14    807] |  -0.355|   -0.355|-249.755| -249.755|    60.96%|   0:00:00.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:14    807] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:15    807] |  -0.354|   -0.354|-249.392| -249.392|    61.06%|   0:00:01.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:15    807] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:16    808] |  -0.354|   -0.354|-248.772| -248.772|    61.07%|   0:00:01.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:16    808] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:16    809] |  -0.354|   -0.354|-248.769| -248.769|    61.07%|   0:00:00.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:16    809] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:17    809] |  -0.351|   -0.351|-248.583| -248.583|    61.09%|   0:00:01.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:17    809] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:23    815] |  -0.351|   -0.351|-247.031| -247.031|    61.13%|   0:00:06.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:23    815] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:23    815] |  -0.351|   -0.351|-247.007| -247.007|    61.13%|   0:00:00.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:23    815] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:23    815] |  -0.351|   -0.351|-246.986| -246.986|    61.13%|   0:00:00.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 12:56:23    815] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:23    816] |  -0.351|   -0.351|-246.547| -246.547|    61.18%|   0:00:00.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:56:23    816] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:24    816] |  -0.348|   -0.348|-246.168| -246.168|    61.19%|   0:00:01.0| 1515.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:56:24    816] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:27    819] |  -0.348|   -0.348|-243.972| -243.972|    61.24%|   0:00:03.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:27    819] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:28    820] |  -0.348|   -0.348|-243.954| -243.954|    61.29%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:28    820] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:28    820] |  -0.345|   -0.345|-243.850| -243.850|    61.30%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:56:28    820] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:32    824] |  -0.345|   -0.345|-243.473| -243.473|    61.33%|   0:00:04.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:32    824] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:32    824] |  -0.345|   -0.345|-243.060| -243.060|    61.34%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:32    824] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:33    825] |  -0.343|   -0.343|-242.800| -242.800|    61.39%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:33    825] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:36    828] |  -0.343|   -0.343|-241.881| -241.881|    61.42%|   0:00:03.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:36    828] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:36    828] |  -0.343|   -0.343|-241.864| -241.864|    61.42%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:36    828] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:36    829] |  -0.340|   -0.340|-241.862| -241.862|    61.45%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:56:36    829] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:56:42    834] |  -0.340|   -0.340|-241.250| -241.250|    61.48%|   0:00:06.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:56:42    834] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:56:43    835] |  -0.340|   -0.340|-241.210| -241.210|    61.48%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:56:43    835] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:56:44    836] |  -0.340|   -0.340|-240.640| -240.640|    61.58%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:44    836] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:45    837] |  -0.338|   -0.338|-240.168| -240.168|    61.62%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 12:56:45    837] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:49    841] |  -0.336|   -0.336|-239.770| -239.770|    61.63%|   0:00:04.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:56:49    841] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:56:54    846] |  -0.336|   -0.336|-239.521| -239.521|    61.65%|   0:00:05.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:56:54    846] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:01    853] |  -0.336|   -0.336|-239.184| -239.184|    61.68%|   0:00:07.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:01    853] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:03    855] |  -0.335|   -0.335|-238.780| -238.780|    61.81%|   0:00:02.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:57:03    855] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:04    856] |  -0.335|   -0.335|-238.694| -238.694|    61.82%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:57:04    856] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:04    856] |  -0.335|   -0.335|-238.691| -238.691|    61.82%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:57:04    856] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:05    857] |  -0.333|   -0.333|-238.318| -238.318|    61.88%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:57:05    857] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 12:57:06    858] |  -0.333|   -0.333|-238.061| -238.061|    61.89%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:06    858] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:07    859] |  -0.332|   -0.332|-237.703| -237.703|    61.95%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:57:07    859] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:09    861] |  -0.332|   -0.332|-237.435| -237.435|    61.96%|   0:00:02.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 12:57:09    861] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:10    862] |  -0.332|   -0.332|-237.278| -237.278|    62.01%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:10    862] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:11    863] |  -0.332|   -0.332|-237.037| -237.037|    62.05%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:11    863] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:11    863] |  -0.332|   -0.332|-237.025| -237.025|    62.05%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:11    863] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:11    863] |  -0.331|   -0.331|-237.010| -237.010|    62.06%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:11    863] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:12    865] |  -0.332|   -0.332|-236.949| -236.949|    62.10%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:12    865] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:13    865] |  -0.332|   -0.332|-236.958| -236.958|    62.10%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:13    865] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:13    865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:57:13    865] 
[03/17 12:57:13    865] *** Finish Core Optimize Step (cpu=0:02:47 real=0:02:47 mem=1512.7M) ***
[03/17 12:57:13    865] Active Path Group: default 
[03/17 12:57:13    865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:57:13    865] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:57:13    865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:57:13    865] |   0.007|   -0.332|   0.000| -236.958|    62.10%|   0:00:00.0| 1512.7M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:57:13    865] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:57:13    865] |   0.019|   -0.332|   0.000| -236.958|    62.11%|   0:00:00.0| 1512.7M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:57:13    865] |        |         |        |         |          |            |        |          |         | reg_15_/CN                                         |
[03/17 12:57:13    865] |   0.018|   -0.332|   0.000| -236.958|    62.11%|   0:00:00.0| 1512.7M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:57:13    865] |        |         |        |         |          |            |        |          |         | reg_15_/CN                                         |
[03/17 12:57:13    865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:57:13    865] 
[03/17 12:57:13    865] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1512.7M) ***
[03/17 12:57:13    865] 
[03/17 12:57:13    865] *** Finished Optimize Step Cumulative (cpu=0:02:47 real=0:02:47 mem=1512.7M) ***
[03/17 12:57:13    865] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -236.958 Density 62.11
[03/17 12:57:13    865] Placement Snapshot: Density distribution:
[03/17 12:57:13    865] [1.00 -  +++]: 14 (3.17%)
[03/17 12:57:13    865] [0.95 - 1.00]: 2 (0.45%)
[03/17 12:57:13    865] [0.90 - 0.95]: 3 (0.68%)
[03/17 12:57:13    865] [0.85 - 0.90]: 3 (0.68%)
[03/17 12:57:13    865] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:57:13    865] [0.75 - 0.80]: 8 (1.81%)
[03/17 12:57:13    865] [0.70 - 0.75]: 2 (0.45%)
[03/17 12:57:13    865] [0.65 - 0.70]: 5 (1.13%)
[03/17 12:57:13    865] [0.60 - 0.65]: 12 (2.72%)
[03/17 12:57:13    865] [0.55 - 0.60]: 22 (4.99%)
[03/17 12:57:13    865] [0.50 - 0.55]: 36 (8.16%)
[03/17 12:57:13    865] [0.45 - 0.50]: 48 (10.88%)
[03/17 12:57:13    865] [0.40 - 0.45]: 49 (11.11%)
[03/17 12:57:13    865] [0.35 - 0.40]: 76 (17.23%)
[03/17 12:57:13    865] [0.30 - 0.35]: 58 (13.15%)
[03/17 12:57:13    865] [0.25 - 0.30]: 56 (12.70%)
[03/17 12:57:13    865] [0.20 - 0.25]: 29 (6.58%)
[03/17 12:57:13    865] [0.15 - 0.20]: 15 (3.40%)
[03/17 12:57:13    865] [0.10 - 0.15]: 1 (0.23%)
[03/17 12:57:13    865] [0.05 - 0.10]: 0 (0.00%)
[03/17 12:57:13    865] [0.00 - 0.05]: 0 (0.00%)
[03/17 12:57:13    865] Begin: Area Reclaim Optimization
[03/17 12:57:13    865] Reclaim Optimization WNS Slack -0.332  TNS Slack -236.958 Density 62.11
[03/17 12:57:13    865] +----------+---------+--------+--------+------------+--------+
[03/17 12:57:13    865] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 12:57:13    865] +----------+---------+--------+--------+------------+--------+
[03/17 12:57:13    865] |    62.11%|        -|  -0.332|-236.958|   0:00:00.0| 1512.7M|
[03/17 12:57:15    868] |    61.95%|      151|  -0.331|-235.084|   0:00:02.0| 1512.7M|
[03/17 12:57:18    870] |    61.79%|      232|  -0.330|-234.816|   0:00:03.0| 1512.7M|
[03/17 12:57:18    870] |    61.79%|        0|  -0.330|-234.816|   0:00:00.0| 1512.7M|
[03/17 12:57:18    870] +----------+---------+--------+--------+------------+--------+
[03/17 12:57:18    870] Reclaim Optimization End WNS Slack -0.330  TNS Slack -234.816 Density 61.79
[03/17 12:57:18    870] 
[03/17 12:57:18    870] ** Summary: Restruct = 0 Buffer Deletion = 79 Declone = 82 Resize = 193 **
[03/17 12:57:18    870] --------------------------------------------------------------
[03/17 12:57:18    870] |                                   | Total     | Sequential |
[03/17 12:57:18    870] --------------------------------------------------------------
[03/17 12:57:18    870] | Num insts resized                 |     193  |       0    |
[03/17 12:57:18    870] | Num insts undone                  |      39  |       0    |
[03/17 12:57:18    870] | Num insts Downsized               |     193  |       0    |
[03/17 12:57:18    870] | Num insts Samesized               |       0  |       0    |
[03/17 12:57:18    870] | Num insts Upsized                 |       0  |       0    |
[03/17 12:57:18    870] | Num multiple commits+uncommits    |       0  |       -    |
[03/17 12:57:18    870] --------------------------------------------------------------
[03/17 12:57:18    870] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:57:18    870] Layer 7 has 97 constrained nets 
[03/17 12:57:18    870] **** End NDR-Layer Usage Statistics ****
[03/17 12:57:18    870] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
[03/17 12:57:18    870] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1512.74M, totSessionCpu=0:14:31).
[03/17 12:57:18    870] Placement Snapshot: Density distribution:
[03/17 12:57:18    870] [1.00 -  +++]: 14 (3.17%)
[03/17 12:57:18    870] [0.95 - 1.00]: 2 (0.45%)
[03/17 12:57:18    870] [0.90 - 0.95]: 4 (0.91%)
[03/17 12:57:18    870] [0.85 - 0.90]: 2 (0.45%)
[03/17 12:57:18    870] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:57:18    870] [0.75 - 0.80]: 8 (1.81%)
[03/17 12:57:18    870] [0.70 - 0.75]: 2 (0.45%)
[03/17 12:57:18    870] [0.65 - 0.70]: 5 (1.13%)
[03/17 12:57:18    870] [0.60 - 0.65]: 12 (2.72%)
[03/17 12:57:18    870] [0.55 - 0.60]: 22 (4.99%)
[03/17 12:57:18    870] [0.50 - 0.55]: 39 (8.84%)
[03/17 12:57:18    870] [0.45 - 0.50]: 47 (10.66%)
[03/17 12:57:18    870] [0.40 - 0.45]: 49 (11.11%)
[03/17 12:57:18    870] [0.35 - 0.40]: 78 (17.69%)
[03/17 12:57:18    870] [0.30 - 0.35]: 59 (13.38%)
[03/17 12:57:18    870] [0.25 - 0.30]: 54 (12.24%)
[03/17 12:57:18    870] [0.20 - 0.25]: 29 (6.58%)
[03/17 12:57:18    870] [0.15 - 0.20]: 12 (2.72%)
[03/17 12:57:18    870] [0.10 - 0.15]: 1 (0.23%)
[03/17 12:57:18    870] [0.05 - 0.10]: 0 (0.00%)
[03/17 12:57:18    870] [0.00 - 0.05]: 0 (0.00%)
[03/17 12:57:18    870] *** Starting refinePlace (0:14:31 mem=1512.7M) ***
[03/17 12:57:18    870] Total net bbox length = 2.788e+05 (1.156e+05 1.632e+05) (ext = 1.269e+04)
[03/17 12:57:18    870] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:57:18    870] default core: bins with density >  0.75 = 21.1 % ( 102 / 484 )
[03/17 12:57:18    870] Density distribution unevenness ratio = 10.654%
[03/17 12:57:18    870] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1512.7MB) @(0:14:31 - 0:14:31).
[03/17 12:57:18    870] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:57:18    870] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1512.7MB
[03/17 12:57:18    870] Starting refinePlace ...
[03/17 12:57:18    870] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:57:18    871] default core: bins with density >  0.75 = 19.4 % ( 94 / 484 )
[03/17 12:57:18    871] Density distribution unevenness ratio = 10.313%
[03/17 12:57:19    871]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 12:57:19    871] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1516.8MB) @(0:14:31 - 0:14:31).
[03/17 12:57:19    871] Move report: preRPlace moves 4390 insts, mean move: 0.79 um, max move: 4.80 um
[03/17 12:57:19    871] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_6208_0): (275.20, 269.20) --> (278.20, 271.00)
[03/17 12:57:19    871] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/17 12:57:19    871] Move report: Detail placement moves 4390 insts, mean move: 0.79 um, max move: 4.80 um
[03/17 12:57:19    871] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_6208_0): (275.20, 269.20) --> (278.20, 271.00)
[03/17 12:57:19    871] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1516.8MB
[03/17 12:57:19    871] Statistics of distance of Instance movement in refine placement:
[03/17 12:57:19    871]   maximum (X+Y) =         4.80 um
[03/17 12:57:19    871]   inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_6208_0) with max move: (275.2, 269.2) -> (278.2, 271)
[03/17 12:57:19    871]   mean    (X+Y) =         0.79 um
[03/17 12:57:19    871] Summary Report:
[03/17 12:57:19    871] Instances move: 4390 (out of 22553 movable)
[03/17 12:57:19    871] Mean displacement: 0.79 um
[03/17 12:57:19    871] Max displacement: 4.80 um (Instance: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_6208_0) (275.2, 269.2) -> (278.2, 271)
[03/17 12:57:19    871] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/17 12:57:19    871] Total instances moved : 4390
[03/17 12:57:19    871] Total net bbox length = 2.816e+05 (1.175e+05 1.641e+05) (ext = 1.268e+04)
[03/17 12:57:19    871] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1516.8MB
[03/17 12:57:19    871] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1516.8MB) @(0:14:31 - 0:14:31).
[03/17 12:57:19    871] *** Finished refinePlace (0:14:31 mem=1516.8M) ***
[03/17 12:57:19    871] Finished re-routing un-routed nets (0:00:00.0 1516.8M)
[03/17 12:57:19    871] 
[03/17 12:57:19    871] 
[03/17 12:57:19    871] Density : 0.6179
[03/17 12:57:19    871] Max route overflow : 0.0000
[03/17 12:57:19    871] 
[03/17 12:57:19    871] 
[03/17 12:57:19    871] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1516.8M) ***
[03/17 12:57:19    871] ** GigaOpt Optimizer WNS Slack -0.330 TNS Slack -234.816 Density 61.79
[03/17 12:57:19    871] Optimizer WNS Pass 2
[03/17 12:57:19    871] Active Path Group: reg2reg  
[03/17 12:57:19    871] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:57:19    871] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:57:19    871] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:57:19    871] |  -0.330|   -0.330|-234.816| -234.816|    61.79%|   0:00:00.0| 1516.8M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:57:19    871] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:48    900] |  -0.331|   -0.331|-233.119| -233.119|    61.84%|   0:00:29.0| 1518.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:57:48    900] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:49    901] |  -0.329|   -0.329|-232.837| -232.837|    61.85%|   0:00:01.0| 1518.6M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:49    901] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:51    903] |  -0.329|   -0.329|-232.818| -232.818|    61.85%|   0:00:02.0| 1518.6M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:51    903] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:54    906] |  -0.329|   -0.329|-232.372| -232.372|    61.86%|   0:00:03.0| 1518.6M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:54    906] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:54    906] |  -0.329|   -0.329|-232.366| -232.366|    61.86%|   0:00:00.0| 1516.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 12:57:54    906] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:57:55    907] |  -0.327|   -0.327|-232.156| -232.156|    61.94%|   0:00:01.0| 1516.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:57:55    907] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:09    921] |  -0.327|   -0.327|-230.992| -230.992|    61.98%|   0:00:14.0| 1516.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:09    921] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:10    923] |  -0.327|   -0.327|-230.964| -230.964|    61.98%|   0:00:01.0| 1516.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:10    923] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:11    923] |  -0.323|   -0.323|-230.744| -230.744|    62.04%|   0:00:01.0| 1516.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:11    923] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:37    949] |  -0.323|   -0.323|-227.836| -227.836|    62.13%|   0:00:26.0| 1528.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:37    949] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:39    951] |  -0.323|   -0.323|-227.676| -227.676|    62.15%|   0:00:02.0| 1528.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:39    951] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:40    952] |  -0.322|   -0.322|-227.350| -227.350|    62.23%|   0:00:01.0| 1528.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:40    952] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:47    959] |  -0.322|   -0.322|-226.223| -226.223|    62.25%|   0:00:07.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:47    959] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:47    959] |  -0.322|   -0.322|-226.210| -226.210|    62.25%|   0:00:00.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:47    959] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:48    960] |  -0.322|   -0.322|-225.647| -225.647|    62.30%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:48    960] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:48    961] |  -0.323|   -0.323|-225.640| -225.640|    62.31%|   0:00:00.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:48    961] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:49    961] |  -0.323|   -0.323|-225.638| -225.638|    62.31%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:49    961] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:49    962] |  -0.323|   -0.323|-225.638| -225.638|    62.32%|   0:00:00.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:49    962] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:50    962] |  -0.323|   -0.323|-225.638| -225.638|    62.32%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:50    962] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:58:50    962] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:58:50    962] 
[03/17 12:58:50    962] *** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=1528.4M) ***
[03/17 12:58:50    962] Active Path Group: default 
[03/17 12:58:50    962] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:58:50    962] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:58:50    962] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:58:50    962] |   0.010|   -0.323|   0.000| -225.638|    62.32%|   0:00:00.0| 1528.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:58:50    962] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 12:58:50    962] |   0.019|   -0.323|   0.000| -225.637|    62.32%|   0:00:00.0| 1528.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:58:50    962] |        |         |        |         |          |            |        |          |         | reg_15_/CN                                         |
[03/17 12:58:50    962] |   0.018|   -0.323|   0.000| -225.637|    62.32%|   0:00:00.0| 1528.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:58:50    962] |        |         |        |         |          |            |        |          |         | reg_15_/CN                                         |
[03/17 12:58:50    962] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:58:50    962] 
[03/17 12:58:50    962] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1528.4M) ***
[03/17 12:58:50    962] 
[03/17 12:58:50    962] *** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:31 mem=1528.4M) ***
[03/17 12:58:50    962] ** GigaOpt Optimizer WNS Slack -0.323 TNS Slack -225.637 Density 62.32
[03/17 12:58:50    962] Placement Snapshot: Density distribution:
[03/17 12:58:50    962] [1.00 -  +++]: 14 (3.17%)
[03/17 12:58:50    962] [0.95 - 1.00]: 2 (0.45%)
[03/17 12:58:50    962] [0.90 - 0.95]: 4 (0.91%)
[03/17 12:58:50    962] [0.85 - 0.90]: 2 (0.45%)
[03/17 12:58:50    962] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:58:50    962] [0.75 - 0.80]: 7 (1.59%)
[03/17 12:58:50    962] [0.70 - 0.75]: 3 (0.68%)
[03/17 12:58:50    962] [0.65 - 0.70]: 4 (0.91%)
[03/17 12:58:50    962] [0.60 - 0.65]: 15 (3.40%)
[03/17 12:58:50    962] [0.55 - 0.60]: 18 (4.08%)
[03/17 12:58:50    962] [0.50 - 0.55]: 36 (8.16%)
[03/17 12:58:50    962] [0.45 - 0.50]: 46 (10.43%)
[03/17 12:58:50    962] [0.40 - 0.45]: 53 (12.02%)
[03/17 12:58:50    962] [0.35 - 0.40]: 70 (15.87%)
[03/17 12:58:50    962] [0.30 - 0.35]: 65 (14.74%)
[03/17 12:58:50    962] [0.25 - 0.30]: 49 (11.11%)
[03/17 12:58:50    962] [0.20 - 0.25]: 33 (7.48%)
[03/17 12:58:50    962] [0.15 - 0.20]: 16 (3.63%)
[03/17 12:58:50    962] [0.10 - 0.15]: 2 (0.45%)
[03/17 12:58:50    962] [0.05 - 0.10]: 0 (0.00%)
[03/17 12:58:50    962] [0.00 - 0.05]: 0 (0.00%)
[03/17 12:58:50    962] Begin: Area Reclaim Optimization
[03/17 12:58:50    963] Reclaim Optimization WNS Slack -0.323  TNS Slack -225.637 Density 62.32
[03/17 12:58:50    963] +----------+---------+--------+--------+------------+--------+
[03/17 12:58:50    963] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 12:58:50    963] +----------+---------+--------+--------+------------+--------+
[03/17 12:58:50    963] |    62.32%|        -|  -0.323|-225.637|   0:00:00.0| 1528.4M|
[03/17 12:58:52    965] |    62.26%|       64|  -0.323|-225.049|   0:00:02.0| 1528.4M|
[03/17 12:58:55    967] |    62.15%|      183|  -0.321|-224.779|   0:00:03.0| 1528.4M|
[03/17 12:58:55    968] |    62.15%|        0|  -0.321|-224.779|   0:00:00.0| 1528.4M|
[03/17 12:58:55    968] +----------+---------+--------+--------+------------+--------+
[03/17 12:58:55    968] Reclaim Optimization End WNS Slack -0.321  TNS Slack -224.779 Density 62.15
[03/17 12:58:55    968] 
[03/17 12:58:55    968] ** Summary: Restruct = 0 Buffer Deletion = 35 Declone = 37 Resize = 138 **
[03/17 12:58:55    968] --------------------------------------------------------------
[03/17 12:58:55    968] |                                   | Total     | Sequential |
[03/17 12:58:55    968] --------------------------------------------------------------
[03/17 12:58:55    968] | Num insts resized                 |     138  |       0    |
[03/17 12:58:55    968] | Num insts undone                  |      45  |       0    |
[03/17 12:58:55    968] | Num insts Downsized               |     138  |       0    |
[03/17 12:58:55    968] | Num insts Samesized               |       0  |       0    |
[03/17 12:58:55    968] | Num insts Upsized                 |       0  |       0    |
[03/17 12:58:55    968] | Num multiple commits+uncommits    |       0  |       -    |
[03/17 12:58:55    968] --------------------------------------------------------------
[03/17 12:58:55    968] **** Begin NDR-Layer Usage Statistics ****
[03/17 12:58:55    968] Layer 7 has 98 constrained nets 
[03/17 12:58:55    968] **** End NDR-Layer Usage Statistics ****
[03/17 12:58:55    968] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
[03/17 12:58:55    968] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1528.42M, totSessionCpu=0:16:08).
[03/17 12:58:55    968] Placement Snapshot: Density distribution:
[03/17 12:58:55    968] [1.00 -  +++]: 14 (3.17%)
[03/17 12:58:55    968] [0.95 - 1.00]: 2 (0.45%)
[03/17 12:58:55    968] [0.90 - 0.95]: 4 (0.91%)
[03/17 12:58:55    968] [0.85 - 0.90]: 2 (0.45%)
[03/17 12:58:55    968] [0.80 - 0.85]: 2 (0.45%)
[03/17 12:58:55    968] [0.75 - 0.80]: 8 (1.81%)
[03/17 12:58:55    968] [0.70 - 0.75]: 2 (0.45%)
[03/17 12:58:55    968] [0.65 - 0.70]: 4 (0.91%)
[03/17 12:58:55    968] [0.60 - 0.65]: 15 (3.40%)
[03/17 12:58:55    968] [0.55 - 0.60]: 20 (4.54%)
[03/17 12:58:55    968] [0.50 - 0.55]: 38 (8.62%)
[03/17 12:58:55    968] [0.45 - 0.50]: 42 (9.52%)
[03/17 12:58:55    968] [0.40 - 0.45]: 53 (12.02%)
[03/17 12:58:55    968] [0.35 - 0.40]: 72 (16.33%)
[03/17 12:58:55    968] [0.30 - 0.35]: 66 (14.97%)
[03/17 12:58:55    968] [0.25 - 0.30]: 49 (11.11%)
[03/17 12:58:55    968] [0.20 - 0.25]: 32 (7.26%)
[03/17 12:58:55    968] [0.15 - 0.20]: 14 (3.17%)
[03/17 12:58:55    968] [0.10 - 0.15]: 2 (0.45%)
[03/17 12:58:55    968] [0.05 - 0.10]: 0 (0.00%)
[03/17 12:58:55    968] [0.00 - 0.05]: 0 (0.00%)
[03/17 12:58:55    968] *** Starting refinePlace (0:16:08 mem=1528.4M) ***
[03/17 12:58:55    968] Total net bbox length = 2.850e+05 (1.190e+05 1.659e+05) (ext = 1.268e+04)
[03/17 12:58:55    968] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:58:55    968] default core: bins with density >  0.75 = 21.9 % ( 106 / 484 )
[03/17 12:58:55    968] Density distribution unevenness ratio = 10.685%
[03/17 12:58:55    968] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1528.4MB) @(0:16:08 - 0:16:08).
[03/17 12:58:55    968] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:58:55    968] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1528.4MB
[03/17 12:58:55    968] Starting refinePlace ...
[03/17 12:58:55    968] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 12:58:56    968] default core: bins with density >  0.75 = 20.5 % ( 99 / 484 )
[03/17 12:58:56    968] Density distribution unevenness ratio = 10.344%
[03/17 12:58:56    968]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 12:58:56    968] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1530.5MB) @(0:16:08 - 0:16:09).
[03/17 12:58:56    968] Move report: preRPlace moves 1765 insts, mean move: 0.77 um, max move: 5.00 um
[03/17 12:58:56    968] 	Max move on inst (FE_OFC117_q_temp_64_): (381.20, 240.40) --> (384.40, 238.60)
[03/17 12:58:56    968] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/17 12:58:56    968] Move report: Detail placement moves 1765 insts, mean move: 0.77 um, max move: 5.00 um
[03/17 12:58:56    968] 	Max move on inst (FE_OFC117_q_temp_64_): (381.20, 240.40) --> (384.40, 238.60)
[03/17 12:58:56    968] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1530.5MB
[03/17 12:58:56    968] Statistics of distance of Instance movement in refine placement:
[03/17 12:58:56    968]   maximum (X+Y) =         5.00 um
[03/17 12:58:56    968]   inst (FE_OFC117_q_temp_64_) with max move: (381.2, 240.4) -> (384.4, 238.6)
[03/17 12:58:56    968]   mean    (X+Y) =         0.77 um
[03/17 12:58:56    968] Summary Report:
[03/17 12:58:56    968] Instances move: 1765 (out of 23018 movable)
[03/17 12:58:56    968] Mean displacement: 0.77 um
[03/17 12:58:56    968] Max displacement: 5.00 um (Instance: FE_OFC117_q_temp_64_) (381.2, 240.4) -> (384.4, 238.6)
[03/17 12:58:56    968] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/17 12:58:56    968] Total instances moved : 1765
[03/17 12:58:56    968] Total net bbox length = 2.862e+05 (1.200e+05 1.663e+05) (ext = 1.269e+04)
[03/17 12:58:56    968] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1530.5MB
[03/17 12:58:56    968] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1530.5MB) @(0:16:08 - 0:16:09).
[03/17 12:58:56    968] *** Finished refinePlace (0:16:09 mem=1530.5M) ***
[03/17 12:58:56    968] Finished re-routing un-routed nets (0:00:00.0 1530.5M)
[03/17 12:58:56    968] 
[03/17 12:58:56    968] 
[03/17 12:58:56    968] Density : 0.6215
[03/17 12:58:56    968] Max route overflow : 0.0000
[03/17 12:58:56    968] 
[03/17 12:58:56    968] 
[03/17 12:58:56    968] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1530.5M) ***
[03/17 12:58:56    969] ** GigaOpt Optimizer WNS Slack -0.321 TNS Slack -224.779 Density 62.15
[03/17 12:58:56    969] Optimizer WNS Pass 3
[03/17 12:58:56    969] Active Path Group: reg2reg  
[03/17 12:58:57    969] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:58:57    969] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 12:58:57    969] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 12:58:57    969] |  -0.321|   -0.321|-224.779| -224.779|    62.15%|   0:00:01.0| 1530.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 12:58:57    969] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:59:37   1010] |  -0.317|   -0.317|-222.469| -222.469|    62.25%|   0:00:40.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:59:37   1010] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:59:38   1010] |  -0.317|   -0.317|-222.395| -222.395|    62.26%|   0:00:01.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 12:59:38   1010] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:59:39   1011] |  -0.317|   -0.317|-222.104| -222.104|    62.33%|   0:00:01.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:59:39   1011] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:59:40   1012] |  -0.317|   -0.317|-221.820| -221.820|    62.35%|   0:00:01.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:59:40   1012] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:59:40   1012] |  -0.317|   -0.317|-221.813| -221.813|    62.35%|   0:00:00.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:59:40   1012] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 12:59:42   1015] |  -0.316|   -0.316|-221.812| -221.812|    62.36%|   0:00:02.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:59:42   1015] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:59:43   1015] |  -0.317|   -0.317|-221.809| -221.809|    62.36%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 12:59:43   1015] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 12:59:43   1016] Analyzing useful skew in preCTS mode ...
[03/17 12:59:43   1016] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_1_/CP
[03/17 12:59:43   1016] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_58_/CP
[03/17 12:59:43   1016] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_57_/CP
[03/17 12:59:43   1016] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_59_/CP
[03/17 12:59:43   1016] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_27_/CP
[03/17 12:59:43   1016] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_18_/CP
[03/17 12:59:43   1016] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_26_/CP
[03/17 12:59:43   1016]  ** Useful skew failure reasons **
[03/17 12:59:43   1016] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 12:59:43   1016] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 12:59:43   1016] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 12:59:43   1016] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 12:59:43   1016] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 12:59:43   1016] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 12:59:43   1016] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:00:37   1069] |  -0.309|   -0.309|-218.515| -219.263|    62.47%|   0:00:54.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:00:37   1069] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:00:40   1072] |  -0.311|   -0.311|-218.111| -218.859|    62.48%|   0:00:03.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:00:40   1072] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:00:40   1072] |  -0.309|   -0.309|-218.036| -218.784|    62.49%|   0:00:00.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:00:40   1072] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:00:42   1075] |  -0.308|   -0.308|-217.616| -218.363|    62.62%|   0:00:02.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:00:42   1075] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:00:45   1078] |  -0.308|   -0.308|-217.003| -217.750|    62.63%|   0:00:03.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:00:45   1078] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:00:46   1078] |  -0.308|   -0.308|-216.940| -217.687|    62.63%|   0:00:01.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:00:46   1078] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:00:46   1078] |  -0.305|   -0.305|-216.626| -217.374|    62.67%|   0:00:00.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:00:46   1078] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:00:59   1091] |  -0.302|   -0.302|-215.327| -216.075|    62.73%|   0:00:13.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:00:59   1091] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:19   1111] |  -0.302|   -0.302|-213.626| -214.374|    62.79%|   0:00:20.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:01:19   1111] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:22   1114] |  -0.301|   -0.301|-213.592| -214.339|    62.79%|   0:00:03.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:01:22   1114] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:29   1121] |  -0.301|   -0.301|-212.761| -213.509|    62.82%|   0:00:07.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:01:29   1121] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:29   1122] |  -0.301|   -0.301|-212.713| -213.460|    62.82%|   0:00:00.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:01:29   1122] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:29   1122] |  -0.301|   -0.301|-212.693| -213.441|    62.82%|   0:00:00.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:01:29   1122] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:31   1124] |  -0.300|   -0.300|-211.554| -212.301|    63.03%|   0:00:02.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:01:31   1124] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:35   1127] |  -0.300|   -0.300|-211.249| -211.997|    63.04%|   0:00:04.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:01:35   1127] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:36   1128] |  -0.301|   -0.301|-211.231| -211.979|    63.11%|   0:00:01.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:01:36   1128] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:38   1130] |  -0.301|   -0.301|-211.231| -211.979|    63.11%|   0:00:02.0| 1537.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:01:38   1130] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:01:38   1130] Analyzing useful skew in preCTS mode ...
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_17_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_19_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_21_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/key_q_reg_59_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/key_q_reg_58_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_17_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_11_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_33_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_25_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_33_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_25_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/key_q_reg_57_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_21_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_60_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_41_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_50_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_63_/CP
[03/17 13:01:38   1130] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_29_/CP
[03/17 13:01:38   1131]  ** Useful skew failure reasons **
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131]  ** Useful skew failure reasons **
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131]  ** Useful skew failure reasons **
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_2__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_3__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_5__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_6__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:01:38   1131] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:11   1163] |  -0.293|   -0.293|-208.333| -210.698|    63.22%|   0:00:33.0| 1538.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:11   1163] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:15   1167] |  -0.292|   -0.292|-208.194| -210.560|    63.24%|   0:00:04.0| 1538.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/17 13:02:15   1167] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:02:20   1172] |  -0.292|   -0.292|-207.287| -209.652|    63.26%|   0:00:05.0| 1538.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:20   1172] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:20   1172] |  -0.292|   -0.292|-207.253| -209.619|    63.27%|   0:00:00.0| 1538.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:20   1172] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:20   1172] |  -0.292|   -0.292|-207.235| -209.601|    63.27%|   0:00:00.0| 1538.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:20   1172] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:21   1173] |  -0.292|   -0.292|-206.648| -209.013|    63.38%|   0:00:01.0| 1538.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:21   1173] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:23   1175] |  -0.292|   -0.292|-206.268| -208.633|    63.42%|   0:00:02.0| 1535.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:23   1175] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:23   1175] |  -0.288|   -0.288|-206.245| -208.611|    63.42%|   0:00:00.0| 1535.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:23   1175] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:29   1181] |  -0.288|   -0.288|-205.233| -207.598|    63.47%|   0:00:06.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:02:29   1181] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:29   1182] |  -0.288|   -0.288|-205.173| -207.538|    63.47%|   0:00:00.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:02:29   1182] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:32   1184] |  -0.291|   -0.291|-204.913| -207.278|    63.60%|   0:00:03.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:02:32   1184] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:32   1184] |  -0.287|   -0.287|-204.841| -207.206|    63.61%|   0:00:00.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:32   1184] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:33   1185] |  -0.287|   -0.287|-204.800| -207.165|    63.61%|   0:00:01.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:33   1185] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:34   1186] |  -0.287|   -0.287|-204.299| -206.664|    63.63%|   0:00:01.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:34   1186] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:34   1186] |  -0.287|   -0.287|-204.214| -206.579|    63.63%|   0:00:00.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:34   1186] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:34   1186] |  -0.287|   -0.287|-203.966| -206.331|    63.67%|   0:00:00.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:34   1186] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:34   1187] |  -0.287|   -0.287|-203.939| -206.304|    63.67%|   0:00:00.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:34   1187] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:35   1187] |  -0.287|   -0.287|-203.925| -206.290|    63.68%|   0:00:01.0| 1537.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:02:35   1187] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:02:36   1188] Analyzing useful skew in preCTS mode ...
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_1_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/key_q_reg_60_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_61_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_62_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_9_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_34_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_3_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_35_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_9_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_11_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_35_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_22_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_10_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_1_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_57_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_49_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_45_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/key_q_reg_27_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_51_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_11_/CP
[03/17 13:02:36   1188] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_28_/CP
[03/17 13:02:36   1188]  ** Useful skew failure reasons **
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_2__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_3__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_5__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_6__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188]  ** Useful skew failure reasons **
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_2__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_3__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_5__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_6__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188]  ** Useful skew failure reasons **
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_2__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_3__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_5__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:36   1188] The sequential element genblk1_6__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:02:47   1199] |  -0.280|   -0.280|-201.033| -205.459|    63.78%|   0:00:12.0| 1538.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:02:47   1199] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:02:58   1210] |  -0.280|   -0.280|-200.697| -205.123|    63.80%|   0:00:11.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:02:58   1210] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:03:02   1214] |  -0.280|   -0.280|-200.488| -204.913|    63.81%|   0:00:04.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:02   1214] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:03:02   1214] |  -0.280|   -0.280|-200.455| -204.881|    63.81%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:02   1214] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:03:05   1218] |  -0.279|   -0.279|-199.577| -204.002|    63.99%|   0:00:03.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:05   1218] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:03:07   1219] |  -0.278|   -0.278|-199.017| -203.443|    64.07%|   0:00:02.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:07   1219] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:03:09   1221] |  -0.278|   -0.278|-198.870| -203.296|    64.08%|   0:00:02.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:03:09   1221] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:09   1222] |  -0.278|   -0.278|-198.787| -203.213|    64.08%|   0:00:00.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:03:09   1222] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:11   1223] |  -0.277|   -0.277|-198.519| -202.945|    64.14%|   0:00:02.0| 1540.9M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:03:11   1223] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:03:12   1225] |  -0.277|   -0.277|-198.019| -202.445|    64.15%|   0:00:01.0| 1541.2M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:12   1225] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:16   1228] |  -0.276|   -0.276|-197.959| -202.385|    64.15%|   0:00:04.0| 1541.2M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:16   1228] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:21   1234] |  -0.276|   -0.276|-197.855| -202.281|    64.16%|   0:00:05.0| 1541.2M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:21   1234] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:22   1234] |  -0.276|   -0.276|-197.836| -202.262|    64.16%|   0:00:01.0| 1541.2M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:22   1234] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:23   1235] |  -0.276|   -0.276|-197.405| -201.831|    64.26%|   0:00:01.0| 1541.2M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:23   1235] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:24   1236] |  -0.276|   -0.276|-197.274| -201.700|    64.28%|   0:00:01.0| 1541.2M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:24   1236] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:24   1236] |  -0.277|   -0.277|-197.256| -201.682|    64.29%|   0:00:00.0| 1541.2M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:03:24   1236] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:24   1236] Analyzing useful skew in preCTS mode ...
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_31_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_17_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_1_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_2_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_25_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_9_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_25_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_21_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_4_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_33_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_17_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_9_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_3_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_25_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_18_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_59_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_30_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -197.5ps, genblk1_7__mac_col_inst/key_q_reg_18_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_3_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_25_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_54_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_10_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_19_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_27_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_14_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_57_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_9_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -199.5ps, genblk1_7__mac_col_inst/key_q_reg_4_/CP
[03/17 13:03:24   1236] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_17_/CP
[03/17 13:03:24   1236]  ** Useful skew failure reasons **
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_2__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_3__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_5__mac_col_inst/query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_5__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236]  ** Useful skew failure reasons **
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_2__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_3__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_5__mac_col_inst/query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_5__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236]  ** Useful skew failure reasons **
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:24   1236] The sequential element genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:40   1252] |  -0.270|   -0.270|-194.943| -202.642|    64.36%|   0:00:16.0| 1542.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:40   1252] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:45   1257] |  -0.270|   -0.270|-194.644| -202.343|    64.37%|   0:00:05.0| 1542.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:45   1257] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:45   1258] |  -0.270|   -0.270|-194.606| -202.305|    64.38%|   0:00:00.0| 1542.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:45   1258] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:46   1258] |  -0.270|   -0.270|-194.575| -202.274|    64.38%|   0:00:01.0| 1542.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:46   1258] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:48   1261] |  -0.269|   -0.269|-193.733| -201.432|    64.60%|   0:00:02.0| 1543.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:48   1261] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:52   1264] |  -0.269|   -0.269|-192.895| -200.594|    64.69%|   0:00:04.0| 1543.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:52   1264] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:52   1264] |  -0.269|   -0.269|-192.883| -200.582|    64.70%|   0:00:00.0| 1543.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:52   1264] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:53   1266] |  -0.269|   -0.269|-192.808| -200.507|    64.72%|   0:00:01.0| 1543.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:53   1266] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:54   1266] |  -0.269|   -0.269|-192.803| -200.502|    64.73%|   0:00:01.0| 1543.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:54   1266] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:54   1266] |  -0.269|   -0.269|-192.788| -200.487|    64.73%|   0:00:00.0| 1543.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:03:54   1266] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:03:54   1266] Analyzing useful skew in preCTS mode ...
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_23_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_20_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_13_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -196.6ps, genblk1_7__mac_col_inst/key_q_reg_17_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_19_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_13_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_5_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_49_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_5_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_53_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_41_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_59_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_35_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_4_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_1_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_59_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_19_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_35_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_59_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_35_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_53_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_1_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_57_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_58_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_57_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_19_/CP
[03/17 13:03:54   1266] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_1_/CP
[03/17 13:03:54   1266]  ** Useful skew failure reasons **
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266]  ** Useful skew failure reasons **
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266]  ** Useful skew failure reasons **
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:03:54   1266] The sequential element genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:04   1277] |  -0.264|   -0.264|-190.685| -201.242|    64.78%|   0:00:10.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:04:04   1277] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:06   1278] |  -0.265|   -0.265|-190.676| -201.233|    64.79%|   0:00:02.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:04:06   1278] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:04:06   1278] |  -0.264|   -0.264|-190.618| -201.175|    64.79%|   0:00:00.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:04:06   1278] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:08   1280] |  -0.263|   -0.263|-189.823| -200.380|    64.96%|   0:00:02.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:04:08   1280] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:17   1289] |  -0.263|   -0.263|-189.067| -199.624|    64.98%|   0:00:09.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:04:17   1289] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:18   1291] |  -0.263|   -0.263|-189.031| -199.588|    64.98%|   0:00:01.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:04:18   1291] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:20   1292] |  -0.262|   -0.262|-188.666| -199.223|    65.10%|   0:00:02.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:04:20   1292] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:21   1294] |  -0.262|   -0.262|-188.504| -199.061|    65.15%|   0:00:01.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:21   1294] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:25   1297] |  -0.262|   -0.262|-188.300| -198.857|    65.16%|   0:00:04.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:25   1297] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:27   1299] |  -0.262|   -0.262|-188.163| -198.720|    65.17%|   0:00:02.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:27   1299] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:28   1300] |  -0.262|   -0.262|-188.150| -198.707|    65.17%|   0:00:01.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:28   1300] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:29   1301] |  -0.264|   -0.264|-188.068| -198.625|    65.22%|   0:00:01.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:29   1301] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:29   1301] |  -0.262|   -0.262|-188.018| -198.575|    65.23%|   0:00:00.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:29   1301] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:29   1301] |  -0.262|   -0.262|-188.016| -198.573|    65.23%|   0:00:00.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:29   1301] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:29   1301] |  -0.262|   -0.262|-188.005| -198.562|    65.24%|   0:00:00.0| 1544.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:04:29   1301] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:30   1302] Analyzing useful skew in preCTS mode ...
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_20_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_41_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_17_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_11_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_26_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_3_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_52_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_3_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_43_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_1_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_9_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_34_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_3_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_27_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_28_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -156.2ps, genblk1_2__mac_col_inst/key_q_reg_62_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_41_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_19_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_35_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product7_reg_1_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_1_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_36_/CP
[03/17 13:04:30   1302] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_0_/CP
[03/17 13:04:30   1302]  ** Useful skew failure reasons **
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302]  ** Useful skew failure reasons **
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302]  ** Useful skew failure reasons **
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_4__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_1__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:30   1302] The sequential element genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:04:37   1309] |  -0.258|   -0.258|-186.299| -199.089|    65.26%|   0:00:08.0| 1545.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:04:37   1309] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:37   1310] |  -0.257|   -0.257|-186.117| -198.908|    65.26%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:04:37   1310] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:04:43   1315] |  -0.257|   -0.257|-185.893| -198.683|    65.28%|   0:00:06.0| 1545.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:04:43   1315] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:44   1316] |  -0.257|   -0.257|-185.887| -198.677|    65.28%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:04:44   1316] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:46   1318] |  -0.257|   -0.257|-184.923| -197.714|    65.46%|   0:00:02.0| 1545.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:04:46   1318] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:04:48   1321] |  -0.256|   -0.256|-184.418| -197.208|    65.54%|   0:00:02.0| 1545.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:04:48   1321] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:54   1326] |  -0.256|   -0.256|-184.057| -196.848|    65.55%|   0:00:06.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:04:54   1326] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:54   1327] |  -0.256|   -0.256|-184.021| -196.811|    65.55%|   0:00:00.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:04:54   1327] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:55   1328] |  -0.256|   -0.256|-183.719| -196.510|    65.64%|   0:00:01.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:04:55   1328] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:04:57   1329] |  -0.256|   -0.256|-183.483| -196.273|    65.69%|   0:00:02.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:04:57   1329] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:04:57   1329] |  -0.255|   -0.255|-183.485| -196.275|    65.70%|   0:00:00.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:04:57   1329] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:04:59   1332] |  -0.254|   -0.254|-183.294| -196.084|    65.71%|   0:00:02.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:04:59   1332] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:05:04   1336] |  -0.254|   -0.254|-182.870| -195.660|    65.73%|   0:00:05.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:04   1336] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:06   1338] |  -0.254|   -0.254|-182.678| -195.468|    65.73%|   0:00:02.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:06   1338] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:07   1339] |  -0.253|   -0.253|-182.327| -195.117|    65.81%|   0:00:01.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:07   1339] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:11   1343] |  -0.253|   -0.253|-181.956| -194.746|    65.83%|   0:00:04.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:11   1343] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:11   1344] |  -0.253|   -0.253|-181.951| -194.741|    65.83%|   0:00:00.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:11   1344] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:12   1344] |  -0.252|   -0.252|-181.769| -194.559|    65.88%|   0:00:01.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:05:12   1344] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:20   1352] |  -0.252|   -0.252|-181.388| -194.178|    65.89%|   0:00:08.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:20   1352] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:21   1353] |  -0.252|   -0.252|-181.318| -194.108|    65.89%|   0:00:01.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:21   1353] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:22   1354] |  -0.252|   -0.252|-181.051| -193.841|    65.96%|   0:00:01.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:22   1354] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:24   1357] |  -0.252|   -0.252|-180.739| -193.529|    65.99%|   0:00:02.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:24   1357] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:25   1357] |  -0.252|   -0.252|-180.713| -193.503|    65.99%|   0:00:01.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:25   1357] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:26   1358] |  -0.252|   -0.252|-180.703| -193.493|    66.01%|   0:00:01.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:26   1358] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:26   1358] |  -0.252|   -0.252|-180.703| -193.493|    66.02%|   0:00:00.0| 1547.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:26   1358] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:26   1358] Analyzing useful skew in preCTS mode ...
[03/17 13:05:26   1358] skewClock is  advancing: -189.5ps, genblk1_7__mac_col_inst/key_q_reg_25_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_0_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_35_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_43_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -165.8ps, genblk1_2__mac_col_inst/key_q_reg_3_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_33_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_43_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_14_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -188.6ps, genblk1_7__mac_col_inst/key_q_reg_16_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_21_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_2_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_57_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product0_reg_1_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_13_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_29_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_61_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -182.5ps, genblk1_7__mac_col_inst/key_q_reg_62_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_49_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_61_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_5_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_20_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -184.7ps, genblk1_7__mac_col_inst/key_q_reg_20_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_2_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_45_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_43_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_33_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_28_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_29_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_37_/CP
[03/17 13:05:26   1358] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_61_/CP
[03/17 13:05:26   1358]  ** Useful skew failure reasons **
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358]  ** Useful skew failure reasons **
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358]  ** Useful skew failure reasons **
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:26   1358] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:43   1376] |  -0.248|   -0.248|-179.006| -194.240|    66.02%|   0:00:17.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:05:43   1376] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:44   1376] |  -0.249|   -0.249|-178.858| -194.091|    66.03%|   0:00:01.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:05:44   1376] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:44   1376] |  -0.248|   -0.248|-178.829| -194.062|    66.03%|   0:00:00.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:05:44   1376] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:46   1378] |  -0.247|   -0.247|-178.114| -193.348|    66.18%|   0:00:02.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:46   1378] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:49   1382] |  -0.247|   -0.247|-177.688| -192.921|    66.24%|   0:00:03.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:49   1382] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:49   1382] |  -0.247|   -0.247|-177.658| -192.892|    66.24%|   0:00:00.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:49   1382] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:50   1382] |  -0.247|   -0.247|-177.628| -192.862|    66.25%|   0:00:01.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:50   1382] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:50   1383] |  -0.247|   -0.247|-177.584| -192.818|    66.26%|   0:00:00.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:50   1383] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:51   1383] |  -0.247|   -0.247|-177.580| -192.814|    66.27%|   0:00:01.0| 1549.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:05:51   1383] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:05:51   1383] Analyzing useful skew in preCTS mode ...
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_10_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_6_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_44_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_21_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_60_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_51_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_29_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_3_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_58_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -184.8ps, genblk1_7__mac_col_inst/key_q_reg_26_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_42_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product1_reg_1_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_27_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_18_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -183.8ps, genblk1_7__mac_col_inst/key_q_reg_28_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_41_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_13_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_19_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_2_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_2_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_17_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -149.2ps, genblk1_4__mac_col_inst/key_q_reg_60_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_49_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_36_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_17_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -182.1ps, genblk1_7__mac_col_inst/key_q_reg_56_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_1_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -162.9ps, genblk1_2__mac_col_inst/key_q_reg_30_/CP
[03/17 13:05:51   1383] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:05:51   1384]  ** Useful skew failure reasons **
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384]  ** Useful skew failure reasons **
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384]  ** Useful skew failure reasons **
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_4__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:05:51   1384] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:02   1394] |  -0.244|   -0.244|-176.193| -193.967|    66.30%|   0:00:11.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:06:02   1394] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:04   1396] |  -0.244|   -0.244|-176.071| -193.846|    66.31%|   0:00:02.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:06:04   1396] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:06   1398] |  -0.243|   -0.243|-175.255| -193.029|    66.47%|   0:00:02.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:06:06   1398] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:10   1402] |  -0.243|   -0.243|-174.717| -192.492|    66.48%|   0:00:04.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:06:10   1402] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:11   1403] |  -0.243|   -0.243|-174.632| -192.407|    66.52%|   0:00:01.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:06:11   1403] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:12   1404] |  -0.242|   -0.242|-174.597| -192.372|    66.53%|   0:00:01.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:06:12   1404] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:18   1410] |  -0.241|   -0.241|-174.080| -191.855|    66.54%|   0:00:06.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:06:18   1410] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:25   1417] |  -0.241|   -0.241|-173.186| -190.961|    66.55%|   0:00:07.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:06:25   1417] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:26   1418] |  -0.241|   -0.241|-173.127| -190.902|    66.55%|   0:00:01.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:06:26   1418] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:27   1419] |  -0.242|   -0.242|-172.956| -190.731|    66.63%|   0:00:01.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:06:27   1419] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:27   1420] |  -0.242|   -0.242|-172.917| -190.692|    66.65%|   0:00:00.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:06:27   1420] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:28   1420] |  -0.241|   -0.241|-172.903| -190.678|    66.65%|   0:00:01.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:06:28   1420] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:28   1420] |  -0.241|   -0.241|-172.896| -190.671|    66.65%|   0:00:00.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:06:28   1420] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:28   1420] Analyzing useful skew in preCTS mode ...
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_9_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -180.3ps, genblk1_7__mac_col_inst/key_q_reg_19_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_46_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_49_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -180.9ps, genblk1_7__mac_col_inst/key_q_reg_24_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_41_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_57_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_22_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_54_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_2_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_51_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_55_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_18_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_34_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_34_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_37_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_33_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_11_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_12_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product5_reg_0_/CP
[03/17 13:06:28   1420] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/mac_8in_instance/product6_reg_1_/CP
[03/17 13:06:28   1420]  ** Useful skew failure reasons **
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_1__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420]  ** Useful skew failure reasons **
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_1__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420]  ** Useful skew failure reasons **
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:28   1420] The sequential element genblk1_1__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:35   1427] |  -0.237|   -0.237|-170.970| -191.105|    66.68%|   0:00:07.0| 1550.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:35   1427] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:38   1430] |  -0.237|   -0.237|-170.679| -190.814|    66.68%|   0:00:03.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:38   1430] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:38   1430] |  -0.237|   -0.237|-170.672| -190.807|    66.69%|   0:00:00.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:38   1430] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:39   1432] |  -0.237|   -0.237|-170.079| -190.214|    66.78%|   0:00:01.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:39   1432] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:40   1432] |  -0.237|   -0.237|-169.876| -190.012|    66.81%|   0:00:01.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:40   1432] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:40   1432] |  -0.237|   -0.237|-169.876| -190.011|    66.81%|   0:00:00.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:40   1432] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:41   1433] |  -0.237|   -0.237|-169.862| -189.997|    66.82%|   0:00:01.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:41   1433] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:41   1433] |  -0.237|   -0.237|-169.852| -189.988|    66.83%|   0:00:00.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:41   1433] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:41   1433] |  -0.236|   -0.236|-169.849| -189.984|    66.83%|   0:00:00.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:41   1433] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:06:43   1435] |  -0.237|   -0.237|-169.812| -189.947|    66.86%|   0:00:02.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:06:43   1435] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:43   1435] |  -0.237|   -0.237|-169.811| -189.946|    66.86%|   0:00:00.0| 1552.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:06:43   1435] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:43   1436] Analyzing useful skew in preCTS mode ...
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_reg_2_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_44_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_0_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -158.6ps, genblk1_2__mac_col_inst/key_q_reg_2_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_11_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_37_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_26_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_61_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_59_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -183.4ps, genblk1_7__mac_col_inst/key_q_reg_8_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_21_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_62_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product5_reg_1_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_45_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_23_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_12_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_20_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_26_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_55_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -143.6ps, genblk1_4__mac_col_inst/key_q_reg_61_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_35_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_13_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_5_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_1_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -157.9ps, genblk1_2__mac_col_inst/key_q_reg_25_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_27_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_51_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_/CP
[03/17 13:06:43   1436] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product1_reg_1_/CP
[03/17 13:06:43   1436]  ** Useful skew failure reasons **
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436]  ** Useful skew failure reasons **
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436]  ** Useful skew failure reasons **
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:43   1436] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:06:55   1448] |  -0.232|   -0.232|-167.794| -190.518|    66.87%|   0:00:12.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:55   1448] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:59   1451] |  -0.232|   -0.232|-167.467| -190.191|    66.88%|   0:00:04.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:59   1451] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:59   1451] |  -0.232|   -0.232|-167.454| -190.178|    66.88%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:59   1451] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:06:59   1451] |  -0.232|   -0.232|-167.445| -190.169|    66.88%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:06:59   1451] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:02   1454] |  -0.233|   -0.233|-166.876| -189.600|    67.03%|   0:00:03.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:07:02   1454] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:02   1455] |  -0.231|   -0.231|-166.725| -189.449|    67.06%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:07:02   1455] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:10   1462] |  -0.231|   -0.231|-166.456| -189.180|    67.06%|   0:00:08.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:07:10   1462] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:11   1463] |  -0.231|   -0.231|-166.443| -189.167|    67.07%|   0:00:01.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:07:11   1463] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:12   1464] |  -0.231|   -0.231|-166.171| -188.895|    67.16%|   0:00:01.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:07:12   1464] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:15   1467] |  -0.231|   -0.231|-165.979| -188.703|    67.20%|   0:00:03.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:07:15   1467] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:15   1467] |  -0.231|   -0.231|-165.975| -188.699|    67.21%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:07:15   1467] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:15   1467] |  -0.230|   -0.230|-165.949| -188.674|    67.21%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:07:15   1467] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:07:22   1474] |  -0.230|   -0.230|-164.863| -187.587|    67.22%|   0:00:07.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:07:22   1474] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:07:23   1475] |  -0.230|   -0.230|-164.851| -187.575|    67.22%|   0:00:01.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:07:23   1475] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:07:23   1476] |  -0.230|   -0.230|-164.800| -187.524|    67.28%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:07:23   1476] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:07:25   1477] |  -0.230|   -0.230|-164.597| -187.322|    67.32%|   0:00:02.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:07:25   1477] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:07:25   1477] |  -0.230|   -0.230|-164.594| -187.319|    67.33%|   0:00:00.0| 1553.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:07:25   1477] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:07:26   1478] Analyzing useful skew in preCTS mode ...
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/product0_reg_1_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_7_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_49_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_43_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_36_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -186.2ps, genblk1_5__mac_col_inst/key_q_reg_33_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_34_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_36_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_20_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_9_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_53_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_5_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_6_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_4_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_60_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product0_reg_0_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_52_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_20_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_50_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -185.7ps, genblk1_5__mac_col_inst/key_q_reg_1_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_10_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_51_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_37_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_58_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_37_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -178.1ps, genblk1_7__mac_col_inst/key_q_reg_0_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_43_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -151.5ps, genblk1_6__mac_col_inst/key_q_reg_12_/CP
[03/17 13:07:26   1478] skewClock is  advancing: -171.8ps, genblk1_7__mac_col_inst/key_q_reg_63_/CP
[03/17 13:07:26   1478]  ** Useful skew failure reasons **
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478]  ** Useful skew failure reasons **
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478]  ** Useful skew failure reasons **
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:26   1478] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:46   1498] |  -0.227|   -0.227|-162.818| -188.242|    67.36%|   0:00:21.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:07:46   1498] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:07:47   1499] |  -0.226|   -0.226|-162.614| -188.039|    67.36%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:07:47   1499] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:49   1501] |  -0.226|   -0.226|-162.593| -188.018|    67.37%|   0:00:02.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:07:49   1501] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:07:51   1503] |  -0.226|   -0.226|-162.227| -187.652|    67.51%|   0:00:02.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:07:51   1503] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:07:52   1505] |  -0.226|   -0.226|-162.056| -187.481|    67.56%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:07:52   1505] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:07:53   1505] |  -0.226|   -0.226|-162.050| -187.475|    67.57%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:07:53   1505] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:07:53   1506] |  -0.226|   -0.226|-162.047| -187.472|    67.57%|   0:00:00.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:07:53   1506] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:07:54   1506] Analyzing useful skew in preCTS mode ...
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_1_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_11_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_11_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_2_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_44_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_0_2_reg_2_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/product0_reg_1_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_22_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_22_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_58_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_45_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/mac_8in_instance/product7_reg_1_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_16_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_20_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -184.1ps, genblk1_5__mac_col_inst/key_q_reg_5_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_10_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/product0_reg_1_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_0_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_13_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_10_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_33_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_60_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -182.1ps, genblk1_5__mac_col_inst/key_q_reg_26_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_6_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -182.6ps, genblk1_5__mac_col_inst/key_q_reg_46_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_36_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_61_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:07:54   1506] skewClock is  advancing: -135.5ps, genblk1_1__mac_col_inst/key_q_reg_60_/CP
[03/17 13:07:54   1506]  ** Useful skew failure reasons **
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506]  ** Useful skew failure reasons **
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_2__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506]  ** Useful skew failure reasons **
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_1__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:07:54   1506] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:02   1514] |  -0.223|   -0.223|-159.979| -188.364|    67.58%|   0:00:09.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:08:02   1514] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:04   1516] |  -0.223|   -0.223|-159.935| -188.319|    67.58%|   0:00:02.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:08:04   1516] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:06   1518] |  -0.223|   -0.223|-159.504| -187.889|    67.76%|   0:00:02.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:08:06   1518] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:07   1519] |  -0.231|   -0.231|-159.434| -187.819|    67.79%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:08:07   1519] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:07   1519] |  -0.222|   -0.222|-159.425| -187.809|    67.79%|   0:00:00.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:08:07   1519] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:13   1525] |  -0.222|   -0.222|-158.804| -187.189|    67.80%|   0:00:06.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:08:13   1525] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:08:14   1526] |  -0.222|   -0.222|-158.784| -187.168|    67.81%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:08:14   1526] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:08:15   1527] |  -0.221|   -0.221|-158.638| -187.023|    67.87%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:08:15   1527] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:19   1531] |  -0.221|   -0.221|-158.397| -186.782|    67.87%|   0:00:04.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:08:19   1531] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:19   1532] |  -0.221|   -0.221|-158.061| -186.446|    67.87%|   0:00:00.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:08:19   1532] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:20   1533] |  -0.222|   -0.222|-157.918| -186.303|    67.92%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:08:20   1533] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:21   1533] |  -0.222|   -0.222|-157.907| -186.291|    67.93%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:08:21   1533] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:21   1534] Analyzing useful skew in preCTS mode ...
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_12_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_51_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product6_reg_1_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_13_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_5_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_21_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_4_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -180.6ps, genblk1_5__mac_col_inst/key_q_reg_44_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_12_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_24_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_12_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_38_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_62_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_21_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_38_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -130.1ps, genblk1_3__mac_col_inst/key_q_reg_41_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_36_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -181.4ps, genblk1_5__mac_col_inst/key_q_reg_4_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_12_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_60_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_46_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_31_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_40_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_45_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -180.2ps, genblk1_5__mac_col_inst/key_q_reg_22_/CP
[03/17 13:08:21   1534] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:08:21   1534]  ** Useful skew failure reasons **
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534]  ** Useful skew failure reasons **
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534]  ** Useful skew failure reasons **
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:21   1534] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:32   1544] |  -0.218|   -0.218|-156.741| -187.815|    67.96%|   0:00:11.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:08:32   1544] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:36   1548] |  -0.218|   -0.218|-156.504| -187.577|    67.96%|   0:00:04.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:08:36   1548] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:36   1548] |  -0.218|   -0.218|-156.458| -187.531|    67.96%|   0:00:00.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:08:36   1548] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:38   1550] |  -0.218|   -0.218|-155.973| -187.047|    68.09%|   0:00:02.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:08:38   1550] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:44   1556] |  -0.218|   -0.218|-155.400| -186.473|    68.11%|   0:00:06.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:08:44   1556] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:44   1556] |  -0.218|   -0.218|-155.374| -186.447|    68.11%|   0:00:00.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:08:44   1556] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:45   1557] |  -0.217|   -0.217|-155.100| -186.174|    68.19%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:08:45   1557] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:51   1563] |  -0.217|   -0.217|-154.372| -185.445|    68.20%|   0:00:06.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:08:51   1563] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:52   1564] |  -0.217|   -0.217|-154.292| -185.366|    68.20%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:08:52   1564] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:53   1566] |  -0.217|   -0.217|-153.981| -185.055|    68.29%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:08:53   1566] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:08:54   1566] |  -0.216|   -0.216|-153.925| -184.999|    68.32%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:08:54   1566] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:54   1566] |  -0.216|   -0.216|-153.896| -184.969|    68.32%|   0:00:00.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:08:54   1566] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:55   1567] |  -0.217|   -0.217|-153.873| -184.946|    68.35%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:08:55   1567] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:08:56   1568] Analyzing useful skew in preCTS mode ...
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_52_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_18_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_30_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_19_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -178.5ps, genblk1_5__mac_col_inst/key_q_reg_45_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_14_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_44_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_22_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_20_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -172.8ps, genblk1_7__mac_col_inst/key_q_reg_1_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_53_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -148.4ps, genblk1_2__mac_col_inst/key_q_reg_29_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -121.3ps, genblk1_3__mac_col_inst/key_q_reg_62_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_3_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_59_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -145.4ps, genblk1_6__mac_col_inst/key_q_reg_49_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_reg_2_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_4_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_52_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/product5_reg_1_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_38_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -170.2ps, genblk1_7__mac_col_inst/key_q_reg_12_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_43_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -178ps, genblk1_5__mac_col_inst/key_q_reg_21_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_27_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_60_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -172.2ps, genblk1_7__mac_col_inst/key_q_reg_3_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product3_reg_1_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -122.1ps, genblk1_0__mac_col_inst/key_q_reg_20_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -118.8ps, genblk1_0__mac_col_inst/key_q_reg_35_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_18_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_41_/CP
[03/17 13:08:56   1569] skewClock is  advancing: -17.9ps, genblk1_7__mac_col_inst/key_q_reg_56_/CP
[03/17 13:08:56   1569]  ** Useful skew failure reasons **
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569]  ** Useful skew failure reasons **
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569]  ** Useful skew failure reasons **
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:08:56   1569] The sequential element genblk1_0__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:10   1582] |  -0.213|   -0.213|-152.365| -185.953|    68.39%|   0:00:15.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:09:10   1582] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:09:11   1583] |  -0.213|   -0.213|-152.254| -185.843|    68.39%|   0:00:01.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:09:11   1583] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:09:13   1585] |  -0.213|   -0.213|-151.991| -185.580|    68.52%|   0:00:02.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:13   1585] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:16   1588] |  -0.213|   -0.213|-151.856| -185.444|    68.58%|   0:00:03.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:09:16   1588] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:09:16   1588] |  -0.212|   -0.212|-151.605| -185.194|    68.58%|   0:00:00.0| 1554.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:16   1588] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:20   1593] |  -0.212|   -0.212|-151.236| -184.825|    68.57%|   0:00:04.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:20   1593] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:21   1593] |  -0.212|   -0.212|-151.218| -184.806|    68.57%|   0:00:01.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:21   1593] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:22   1594] |  -0.211|   -0.211|-151.038| -184.627|    68.63%|   0:00:01.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:09:22   1594] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:09:26   1599] |  -0.211|   -0.211|-150.616| -184.204|    68.64%|   0:00:04.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:26   1599] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:28   1600] |  -0.211|   -0.211|-150.408| -183.996|    68.64%|   0:00:02.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:28   1600] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:28   1600] |  -0.211|   -0.211|-150.405| -183.993|    68.64%|   0:00:00.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:28   1600] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:29   1601] |  -0.210|   -0.210|-150.259| -183.847|    68.70%|   0:00:01.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:09:29   1601] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:09:35   1607] |  -0.210|   -0.210|-149.684| -183.271|    68.70%|   0:00:06.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:09:35   1607] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:09:36   1608] |  -0.210|   -0.210|-149.583| -183.171|    68.70%|   0:00:01.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:09:36   1608] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:09:37   1609] |  -0.210|   -0.210|-149.446| -183.034|    68.78%|   0:00:01.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:37   1609] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:38   1610] |  -0.210|   -0.210|-149.335| -182.923|    68.80%|   0:00:01.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:38   1610] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:38   1611] |  -0.210|   -0.210|-149.290| -182.879|    68.81%|   0:00:00.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:38   1611] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:39   1611] |  -0.210|   -0.210|-149.290| -182.878|    68.82%|   0:00:01.0| 1555.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:09:39   1611] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:09:39   1612] Analyzing useful skew in preCTS mode ...
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_56_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -144.7ps, genblk1_2__mac_col_inst/key_q_reg_22_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_62_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -131.3ps, genblk1_4__mac_col_inst/key_q_reg_62_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_62_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -126.9ps, genblk1_3__mac_col_inst/key_q_reg_46_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_37_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_63_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -178.5ps, genblk1_5__mac_col_inst/key_q_reg_62_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_12_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -142.2ps, genblk1_6__mac_col_inst/key_q_reg_52_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_25_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_18_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_13_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_43_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product7_reg_1_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -188.6ps, genblk1_0__mac_col_inst/query_q_reg_61_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -141.8ps, genblk1_6__mac_col_inst/key_q_reg_50_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/product5_reg_1_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_53_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -168.9ps, genblk1_7__mac_col_inst/key_q_reg_2_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -144.3ps, genblk1_2__mac_col_inst/key_q_reg_5_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product7_reg_1_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_42_/CP
[03/17 13:09:39   1612] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_47_/CP
[03/17 13:09:39   1612]  ** Useful skew failure reasons **
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612]  ** Useful skew failure reasons **
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612]  ** Useful skew failure reasons **
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:39   1612] The sequential element genblk1_7__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:09:51   1623] |  -0.207|   -0.207|-148.261| -183.676|    68.82%|   0:00:12.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:09:51   1623] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:09:53   1625] |  -0.207|   -0.207|-148.230| -183.645|    68.82%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:53   1625] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:55   1627] |  -0.207|   -0.207|-148.139| -183.554|    68.82%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:55   1627] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:55   1628] |  -0.207|   -0.207|-148.080| -183.495|    68.82%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:55   1628] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:56   1628] |  -0.207|   -0.207|-148.036| -183.451|    68.82%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:09:56   1628] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:09:58   1630] |  -0.207|   -0.207|-147.718| -183.133|    68.96%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:09:58   1630] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:09:59   1631] |  -0.206|   -0.206|-147.561| -182.975|    69.00%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:09:59   1631] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:00   1632] |  -0.209|   -0.209|-147.404| -182.819|    69.02%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:10:00   1632] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:00   1633] |  -0.206|   -0.206|-147.384| -182.799|    69.02%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:10:00   1633] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:06   1639] |  -0.206|   -0.206|-146.717| -182.132|    69.03%|   0:00:06.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:10:06   1639] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:07   1639] |  -0.206|   -0.206|-146.694| -182.109|    69.03%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:10:07   1639] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:08   1640] |  -0.206|   -0.206|-146.580| -181.995|    69.11%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:10:08   1640] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:08   1641] |  -0.206|   -0.206|-146.566| -181.981|    69.12%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:10:08   1641] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:09   1641] |  -0.206|   -0.206|-146.563| -181.978|    69.14%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:10:09   1641] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:10   1642] |  -0.206|   -0.206|-146.493| -181.908|    69.16%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:10:10   1642] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:10   1642] Analyzing useful skew in preCTS mode ...
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -141.1ps, genblk1_6__mac_col_inst/key_q_reg_51_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_53_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_54_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -142.2ps, genblk1_2__mac_col_inst/key_q_reg_21_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_42_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_58_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -173ps, genblk1_5__mac_col_inst/key_q_reg_40_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_27_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_7_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -126.2ps, genblk1_1__mac_col_inst/key_q_reg_62_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_16_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -141.5ps, genblk1_3__mac_col_inst/key_q_reg_6_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_12_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_0_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -196.6ps, genblk1_0__mac_col_inst/query_q_reg_4_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_54_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_5_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_29_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_32_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -197ps, genblk1_0__mac_col_inst/query_q_reg_2_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -142.3ps, genblk1_2__mac_col_inst/key_q_reg_1_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -173.5ps, genblk1_5__mac_col_inst/key_q_reg_34_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_46_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_33_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -147.9ps, genblk1_4__mac_col_inst/key_q_reg_22_/CP
[03/17 13:10:10   1642] skewClock is  advancing: -16.6ps, genblk1_7__mac_col_inst/key_q_reg_8_/CP
[03/17 13:10:10   1642]  ** Useful skew failure reasons **
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642]  ** Useful skew failure reasons **
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642]  ** Useful skew failure reasons **
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:10   1642] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:19   1651] |  -0.203|   -0.203|-145.334| -182.567|    69.17%|   0:00:09.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:10:19   1651] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:20   1652] |  -0.203|   -0.203|-145.259| -182.492|    69.17%|   0:00:01.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:10:20   1652] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:22   1654] |  -0.202|   -0.202|-144.832| -182.064|    69.29%|   0:00:02.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:10:22   1654] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:28   1660] |  -0.202|   -0.202|-144.110| -181.342|    69.47%|   0:00:06.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:10:28   1660] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:31   1663] |  -0.201|   -0.201|-143.904| -181.136|    69.47%|   0:00:03.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:10:31   1663] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:10:35   1667] |  -0.201|   -0.201|-143.759| -180.991|    69.46%|   0:00:04.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:10:35   1667] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:10:36   1669] |  -0.201|   -0.201|-143.627| -180.860|    69.54%|   0:00:01.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:10:36   1669] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:10:37   1669] |  -0.201|   -0.201|-143.528| -180.760|    69.57%|   0:00:01.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:10:37   1669] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:37   1669] |  -0.201|   -0.201|-143.527| -180.760|    69.57%|   0:00:00.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:10:37   1669] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:38   1670] |  -0.201|   -0.201|-143.510| -180.742|    69.59%|   0:00:01.0| 1558.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:10:38   1670] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:38   1670] Analyzing useful skew in preCTS mode ...
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_reg_2_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -141.1ps, genblk1_2__mac_col_inst/key_q_reg_4_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/product0_reg_1_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -136.4ps, genblk1_6__mac_col_inst/key_q_reg_20_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/query_q_reg_22_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_4_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -147.4ps, genblk1_1__mac_col_inst/key_q_reg_21_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_55_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -120.2ps, genblk1_0__mac_col_inst/key_q_reg_5_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_42_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_16_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -120.5ps, genblk1_3__mac_col_inst/key_q_reg_45_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_5_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_29_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -188.7ps, genblk1_0__mac_col_inst/query_q_reg_57_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_52_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -126.6ps, genblk1_4__mac_col_inst/key_q_reg_58_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -111.7ps, genblk1_0__mac_col_inst/key_q_reg_34_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_28_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_62_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/mac_8in_instance/product7_reg_0_/CP
[03/17 13:10:38   1670] skewClock is  advancing: -126.3ps, genblk1_4__mac_col_inst/key_q_reg_57_/CP
[03/17 13:10:38   1671]  ** Useful skew failure reasons **
[03/17 13:10:38   1671] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671]  ** Useful skew failure reasons **
[03/17 13:10:38   1671] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671]  ** Useful skew failure reasons **
[03/17 13:10:38   1671] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:38   1671] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:10:54   1686] |  -0.198|   -0.198|-141.681| -179.947|    69.65%|   0:00:16.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:10:54   1686] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:56   1688] |  -0.198|   -0.198|-141.602| -179.867|    69.64%|   0:00:02.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:10:56   1688] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:58   1690] |  -0.199|   -0.199|-141.370| -179.636|    69.75%|   0:00:02.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:10:58   1690] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:59   1691] |  -0.199|   -0.199|-141.286| -179.552|    69.78%|   0:00:01.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:10:59   1691] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:59   1691] |  -0.199|   -0.199|-141.280| -179.546|    69.78%|   0:00:00.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:10:59   1691] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:10:59   1692] |  -0.199|   -0.199|-141.208| -179.474|    69.81%|   0:00:00.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:10:59   1692] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:00   1692] |  -0.199|   -0.199|-141.200| -179.465|    69.82%|   0:00:01.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:11:00   1692] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:00   1692] |  -0.199|   -0.199|-141.198| -179.464|    69.82%|   0:00:00.0| 1559.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:11:00   1692] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:00   1692] Analyzing useful skew in preCTS mode ...
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_61_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_10_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_22_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -124.4ps, genblk1_1__mac_col_inst/key_q_reg_34_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_32_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_39_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -145.2ps, genblk1_4__mac_col_inst/key_q_reg_28_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_50_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -169.2ps, genblk1_5__mac_col_inst/key_q_reg_41_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_2_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -117ps, genblk1_3__mac_col_inst/key_q_reg_38_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -135.2ps, genblk1_6__mac_col_inst/key_q_reg_17_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -190.8ps, genblk1_0__mac_col_inst/query_q_reg_44_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -146.4ps, genblk1_1__mac_col_inst/key_q_reg_20_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_25_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -136.6ps, genblk1_6__mac_col_inst/key_q_reg_10_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_10_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -197.1ps, genblk1_0__mac_col_inst/query_q_reg_6_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -136.8ps, genblk1_6__mac_col_inst/key_q_reg_1_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -136ps, genblk1_6__mac_col_inst/key_q_reg_48_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_2_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -158.4ps, genblk1_7__mac_col_inst/key_q_reg_61_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -186.9ps, genblk1_0__mac_col_inst/query_q_reg_34_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_26_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_28_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product3_reg_0_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -120.6ps, genblk1_1__mac_col_inst/key_q_reg_50_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -124.8ps, genblk1_4__mac_col_inst/key_q_reg_59_/CP
[03/17 13:11:00   1692] skewClock is  advancing: -21.4ps, genblk1_7__mac_col_inst/key_q_reg_12_/CP
[03/17 13:11:00   1692]  ** Useful skew failure reasons **
[03/17 13:11:00   1692] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692]  ** Useful skew failure reasons **
[03/17 13:11:00   1692] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692]  ** Useful skew failure reasons **
[03/17 13:11:00   1692] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:00   1692] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:14   1706] |  -0.195|   -0.195|-140.276| -179.840|    69.83%|   0:00:14.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:11:14   1706] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:15   1707] |  -0.196|   -0.196|-140.234| -179.798|    69.83%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:11:15   1707] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:15   1707] |  -0.196|   -0.196|-140.199| -179.763|    69.83%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:11:15   1707] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:17   1709] |  -0.195|   -0.195|-139.790| -179.354|    69.96%|   0:00:02.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:11:17   1709] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:19   1711] |  -0.195|   -0.195|-139.608| -179.172|    70.00%|   0:00:02.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:11:19   1711] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:20   1712] |  -0.196|   -0.196|-139.596| -179.160|    70.01%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:11:20   1712] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:20   1712] |  -0.195|   -0.195|-139.586| -179.150|    70.02%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:20   1712] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:22   1714] |  -0.195|   -0.195|-139.370| -178.934|    70.04%|   0:00:02.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:22   1714] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:24   1716] |  -0.195|   -0.195|-139.120| -178.684|    70.04%|   0:00:02.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:24   1716] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:24   1716] |  -0.195|   -0.195|-139.116| -178.680|    70.04%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:24   1716] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:25   1717] |  -0.195|   -0.195|-138.952| -178.516|    70.08%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:25   1717] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:25   1717] |  -0.195|   -0.195|-138.937| -178.501|    70.08%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:25   1717] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:25   1717] |  -0.195|   -0.195|-138.915| -178.479|    70.09%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:25   1717] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:25   1717] |  -0.194|   -0.194|-138.917| -178.480|    70.10%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:25   1717] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:27   1719] |  -0.194|   -0.194|-138.753| -178.317|    70.12%|   0:00:02.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:27   1719] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:28   1720] |  -0.194|   -0.194|-138.721| -178.285|    70.12%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:28   1720] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:28   1720] |  -0.194|   -0.194|-138.709| -178.273|    70.12%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:28   1720] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:29   1721] |  -0.194|   -0.194|-138.609| -178.173|    70.16%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:29   1721] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:29   1722] |  -0.195|   -0.195|-138.584| -178.148|    70.17%|   0:00:00.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:11:29   1722] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:30   1722] |  -0.195|   -0.195|-138.572| -178.136|    70.17%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:11:30   1722] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:30   1722] Analyzing useful skew in preCTS mode ...
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_40_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_4_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -167.4ps, genblk1_5__mac_col_inst/key_q_reg_42_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_30_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_62_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_34_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -121.9ps, genblk1_1__mac_col_inst/key_q_reg_38_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -168.3ps, genblk1_5__mac_col_inst/key_q_reg_6_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_63_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -187.5ps, genblk1_0__mac_col_inst/query_q_reg_45_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_47_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -122.4ps, genblk1_2__mac_col_inst/key_q_reg_53_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_48_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_0_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_2_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_0_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -166.9ps, genblk1_5__mac_col_inst/key_q_reg_43_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_47_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_15_/CP
[03/17 13:11:30   1722] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_42_/CP
[03/17 13:11:30   1722]  ** Useful skew failure reasons **
[03/17 13:11:30   1722] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722]  ** Useful skew failure reasons **
[03/17 13:11:30   1722] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722]  ** Useful skew failure reasons **
[03/17 13:11:30   1722] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:30   1722] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:38   1730] |  -0.192|   -0.192|-137.779| -178.999|    70.18%|   0:00:08.0| 1561.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:38   1730] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:11:39   1731] |  -0.192|   -0.192|-137.747| -178.967|    70.18%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:11:39   1731] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:11:40   1733] |  -0.192|   -0.192|-137.378| -178.598|    70.31%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:11:40   1733] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:44   1736] |  -0.192|   -0.192|-137.063| -178.283|    70.36%|   0:00:04.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:11:44   1736] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:44   1736] |  -0.192|   -0.192|-137.036| -178.257|    70.37%|   0:00:00.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:11:44   1736] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:44   1737] |  -0.192|   -0.192|-137.026| -178.247|    70.37%|   0:00:00.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:11:45   1737] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:46   1738] |  -0.193|   -0.193|-137.012| -178.232|    70.40%|   0:00:01.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:11:46   1738] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:46   1738] |  -0.193|   -0.193|-137.003| -178.224|    70.41%|   0:00:00.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:11:46   1738] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:46   1738] Analyzing useful skew in preCTS mode ...
[03/17 13:11:46   1738] skewClock is  advancing: -133.1ps, genblk1_6__mac_col_inst/key_q_reg_19_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -122.1ps, genblk1_2__mac_col_inst/key_q_reg_52_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -136.4ps, genblk1_2__mac_col_inst/key_q_reg_0_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -138.3ps, genblk1_2__mac_col_inst/key_q_reg_14_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_24_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_0_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -108.3ps, genblk1_3__mac_col_inst/key_q_reg_52_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -110.7ps, genblk1_0__mac_col_inst/key_q_reg_19_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -116.5ps, genblk1_3__mac_col_inst/key_q_reg_43_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -132ps, genblk1_6__mac_col_inst/key_q_reg_18_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -167.4ps, genblk1_5__mac_col_inst/key_q_reg_0_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_34_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_14_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -159.9ps, genblk1_7__mac_col_inst/key_q_reg_9_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -166.9ps, genblk1_5__mac_col_inst/key_q_reg_14_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_44_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -133.9ps, genblk1_6__mac_col_inst/key_q_reg_2_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_56_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -196.3ps, genblk1_1__mac_col_inst/query_q_reg_50_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -158.9ps, genblk1_7__mac_col_inst/key_q_reg_29_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_14_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -121.9ps, genblk1_4__mac_col_inst/key_q_reg_56_/CP
[03/17 13:11:46   1738] skewClock is  advancing: -17.1ps, genblk1_0__mac_col_inst/key_q_reg_20_/CP
[03/17 13:11:46   1738]  ** Useful skew failure reasons **
[03/17 13:11:46   1738] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738]  ** Useful skew failure reasons **
[03/17 13:11:46   1738] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738]  ** Useful skew failure reasons **
[03/17 13:11:46   1738] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:46   1738] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:11:56   1748] |  -0.191|   -0.192|-136.556| -179.165|    70.41%|   0:00:10.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:11:56   1748] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:11:57   1750] |  -0.190|   -0.192|-136.366| -178.975|    70.49%|   0:00:01.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:11:57   1750] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:58   1751] |  -0.190|   -0.192|-136.112| -178.721|    70.56%|   0:00:01.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:11:58   1751] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:59   1751] |  -0.190|   -0.192|-136.109| -178.717|    70.56%|   0:00:01.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:11:59   1751] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:11:59   1751] |  -0.190|   -0.192|-136.086| -178.695|    70.59%|   0:00:00.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:11:59   1751] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:00   1753] Analyzing useful skew in preCTS mode ...
[03/17 13:12:01   1753] skewClock is  advancing: -167.5ps, genblk1_5__mac_col_inst/key_q_reg_12_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -120.9ps, genblk1_1__mac_col_inst/key_q_reg_33_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_8_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -166.5ps, genblk1_5__mac_col_inst/key_q_reg_3_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -109.8ps, genblk1_0__mac_col_inst/key_q_reg_18_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -133.2ps, genblk1_6__mac_col_inst/key_q_reg_8_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_38_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_38_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -109.6ps, genblk1_0__mac_col_inst/key_q_reg_17_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_30_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -180ps, genblk1_0__mac_col_inst/query_q_reg_53_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_6_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -110.1ps, genblk1_0__mac_col_inst/key_q_reg_1_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_37_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_39_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_0_reg_2_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -119.4ps, genblk1_1__mac_col_inst/key_q_reg_37_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_42_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_37_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -117.7ps, genblk1_1__mac_col_inst/key_q_reg_59_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_6_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -167.9ps, genblk1_5__mac_col_inst/key_q_reg_61_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -165.8ps, genblk1_5__mac_col_inst/key_q_reg_2_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -130.9ps, genblk1_6__mac_col_inst/key_q_reg_60_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_38_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_16_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -113.8ps, genblk1_3__mac_col_inst/key_q_reg_42_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -167.3ps, genblk1_0__mac_col_inst/query_q_reg_38_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP
[03/17 13:12:01   1753] skewClock is  advancing: -134.2ps, genblk1_2__mac_col_inst/key_q_reg_6_/CP
[03/17 13:12:01   1753]  ** Useful skew failure reasons **
[03/17 13:12:01   1753] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753]  ** Useful skew failure reasons **
[03/17 13:12:01   1753] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753]  ** Useful skew failure reasons **
[03/17 13:12:01   1753] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:01   1753] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:13   1765] |  -0.187|   -0.192|-134.928| -179.592|    70.63%|   0:00:14.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:13   1765] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:12:15   1768] |  -0.187|   -0.192|-134.620| -179.285|    70.76%|   0:00:02.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:12:15   1768] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:16   1769] |  -0.187|   -0.192|-134.381| -179.045|    70.80%|   0:00:01.0| 1571.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:12:16   1769] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:19   1771] |  -0.187|   -0.192|-134.206| -178.871|    70.85%|   0:00:03.0| 1570.6M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:12:19   1771] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:20   1772] |  -0.187|   -0.192|-134.148| -178.812|    70.85%|   0:00:01.0| 1570.6M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:12:20   1772] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:22   1774] |  -0.187|   -0.192|-134.135| -178.800|    70.88%|   0:00:02.0| 1570.6M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:12:22   1774] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:22   1774] |  -0.187|   -0.192|-134.129| -178.793|    70.89%|   0:00:00.0| 1570.6M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:12:22   1774] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:22   1775] |  -0.187|   -0.192|-134.124| -178.788|    70.90%|   0:00:00.0| 1570.6M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:12:22   1775] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:23   1775] Analyzing useful skew in preCTS mode ...
[03/17 13:12:23   1775] skewClock is  advancing: -130.2ps, genblk1_6__mac_col_inst/key_q_reg_56_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_63_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_50_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_54_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -181.5ps, genblk1_0__mac_col_inst/query_q_reg_62_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -164.7ps, genblk1_5__mac_col_inst/key_q_reg_13_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -111.4ps, genblk1_0__mac_col_inst/key_q_reg_4_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/product5_reg_0_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/product3_reg_1_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_23_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -181.1ps, genblk1_0__mac_col_inst/query_q_reg_58_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_0_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_8_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_51_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_39_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_6__mac_col_inst/query_q_reg_46_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -120.5ps, genblk1_2__mac_col_inst/key_q_reg_37_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -151.5ps, genblk1_7__mac_col_inst/key_q_reg_21_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -120.5ps, genblk1_2__mac_col_inst/key_q_reg_38_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -132.4ps, genblk1_1__mac_col_inst/key_q_reg_14_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -131.8ps, genblk1_3__mac_col_inst/key_q_reg_2_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -185.6ps, genblk1_0__mac_col_inst/query_q_reg_0_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -108.2ps, genblk1_3__mac_col_inst/key_q_reg_34_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_32_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -14.2ps, genblk1_2__mac_col_inst/key_q_reg_62_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -13.5ps, genblk1_2__mac_col_inst/key_q_reg_25_/CP
[03/17 13:12:23   1775] skewClock is  advancing: -13ps, genblk1_0__mac_col_inst/query_q_reg_53_/CP
[03/17 13:12:23   1775]  ** Useful skew failure reasons **
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775]  ** Useful skew failure reasons **
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775]  ** Useful skew failure reasons **
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:23   1775] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:37   1789] |  -0.184|   -0.192|-132.689| -179.165|    70.90%|   0:00:15.0| 1571.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:12:37   1789] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:12:38   1790] |  -0.184|   -0.192|-132.597| -179.074|    70.90%|   0:00:01.0| 1572.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:12:38   1790] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:12:38   1790] |  -0.184|   -0.192|-132.541| -179.017|    70.90%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:12:38   1790] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:12:40   1792] |  -0.184|   -0.192|-132.212| -178.688|    71.03%|   0:00:02.0| 1572.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:12:40   1792] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:43   1796] |  -0.185|   -0.192|-131.697| -178.173|    71.12%|   0:00:03.0| 1572.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:12:43   1796] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:12:43   1796] |  -0.184|   -0.192|-131.646| -178.122|    71.13%|   0:00:00.0| 1572.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:43   1796] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:44   1797] |  -0.184|   -0.192|-131.586| -178.062|    71.14%|   0:00:01.0| 1572.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:44   1797] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:45   1797] |  -0.184|   -0.192|-131.577| -178.054|    71.14%|   0:00:01.0| 1572.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:45   1797] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:45   1797] |  -0.184|   -0.192|-131.545| -178.021|    71.15%|   0:00:00.0| 1572.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:45   1797] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:46   1798] |  -0.184|   -0.192|-131.540| -178.016|    71.16%|   0:00:01.0| 1572.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:46   1798] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:46   1798] Analyzing useful skew in preCTS mode ...
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_24_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -196.6ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_0_3_reg_2_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -155.4ps, genblk1_7__mac_col_inst/key_q_reg_10_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -115.6ps, genblk1_1__mac_col_inst/key_q_reg_57_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_3__mac_col_inst/query_q_reg_60_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -117.4ps, genblk1_2__mac_col_inst/key_q_reg_54_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -162.7ps, genblk1_5__mac_col_inst/key_q_reg_17_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/product1_reg_1_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -107.6ps, genblk1_3__mac_col_inst/key_q_reg_33_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -199.9ps, genblk1_1__mac_col_inst/query_q_reg_32_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -155.6ps, genblk1_7__mac_col_inst/key_q_reg_11_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_56_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -128.2ps, genblk1_6__mac_col_inst/key_q_reg_59_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -109.2ps, genblk1_3__mac_col_inst/key_q_reg_37_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/query_q_reg_45_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_48_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_8_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -120.4ps, genblk1_4__mac_col_inst/key_q_reg_37_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_2_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -110.2ps, genblk1_0__mac_col_inst/key_q_reg_3_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -132.2ps, genblk1_2__mac_col_inst/key_q_reg_27_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/mac_8in_instance/product7_reg_0_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -192.6ps, genblk1_0__mac_col_inst/query_q_reg_23_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -160.8ps, genblk1_5__mac_col_inst/key_q_reg_30_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_31_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -199.5ps, genblk1_4__mac_col_inst/query_q_reg_50_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -129.5ps, genblk1_6__mac_col_inst/key_q_reg_0_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -194.7ps, genblk1_0__mac_col_inst/query_q_reg_16_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -116.5ps, genblk1_2__mac_col_inst/key_q_reg_50_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -127.4ps, genblk1_6__mac_col_inst/key_q_reg_16_/CP
[03/17 13:12:46   1798] skewClock is  advancing: -122ps, genblk1_3__mac_col_inst/key_q_reg_18_/CP
[03/17 13:12:46   1798]  ** Useful skew failure reasons **
[03/17 13:12:46   1798] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1798] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799]  ** Useful skew failure reasons **
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799]  ** Useful skew failure reasons **
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:46   1799] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:12:56   1809] |  -0.181|   -0.192|-129.997| -177.779|    71.17%|   0:00:10.0| 1573.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:56   1809] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:57   1809] |  -0.181|   -0.192|-129.933| -177.715|    71.17%|   0:00:01.0| 1573.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:57   1809] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:57   1809] |  -0.181|   -0.192|-129.909| -177.691|    71.18%|   0:00:00.0| 1573.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:12:57   1809] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:12:59   1811] |  -0.181|   -0.192|-129.596| -177.378|    71.30%|   0:00:02.0| 1573.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:12:59   1811] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:00   1812] |  -0.181|   -0.192|-129.463| -177.245|    71.33%|   0:00:01.0| 1573.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:13:00   1812] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:00   1812] |  -0.181|   -0.192|-129.454| -177.236|    71.33%|   0:00:00.0| 1573.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:13:00   1812] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:01   1813] Analyzing useful skew in preCTS mode ...
[03/17 13:13:01   1813] skewClock is  advancing: -122.4ps, genblk1_3__mac_col_inst/key_q_reg_22_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_5__mac_col_inst/query_q_reg_56_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -129.5ps, genblk1_3__mac_col_inst/key_q_reg_1_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -194.5ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -109.4ps, genblk1_0__mac_col_inst/key_q_reg_6_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -160ps, genblk1_5__mac_col_inst/key_q_reg_29_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -195.2ps, genblk1_0__mac_col_inst/query_q_reg_27_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_1_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -131.4ps, genblk1_2__mac_col_inst/key_q_reg_9_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_2_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_42_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -119ps, genblk1_1__mac_col_inst/key_q_reg_45_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -115.8ps, genblk1_2__mac_col_inst/key_q_reg_49_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_2__mac_col_inst/query_q_reg_40_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -130.9ps, genblk1_2__mac_col_inst/key_q_reg_28_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -116.1ps, genblk1_2__mac_col_inst/key_q_reg_61_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -198.2ps, genblk1_4__mac_col_inst/query_q_reg_63_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_16_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_4__mac_col_inst/query_q_reg_44_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -116.2ps, genblk1_2__mac_col_inst/key_q_reg_58_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -128ps, genblk1_6__mac_col_inst/key_q_reg_53_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -130.9ps, genblk1_2__mac_col_inst/key_q_reg_24_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -129.1ps, genblk1_1__mac_col_inst/key_q_reg_11_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/query_q_reg_40_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -200ps, genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_1_/CP
[03/17 13:13:01   1813] skewClock is  advancing: -130.9ps, genblk1_1__mac_col_inst/key_q_reg_26_/CP
[03/17 13:13:01   1813]  ** Useful skew failure reasons **
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813]  ** Useful skew failure reasons **
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813]  ** Useful skew failure reasons **
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:01   1813] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:09   1821] |  -0.178|   -0.192|-128.828| -177.726|    71.35%|   0:00:09.0| 1573.7M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:13:09   1821] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:10   1822] |  -0.178|   -0.192|-128.805| -177.702|    71.34%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:13:10   1822] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:10   1822] |  -0.178|   -0.192|-128.785| -177.683|    71.34%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:13:10   1822] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:11   1824] |  -0.178|   -0.192|-128.573| -177.471|    71.46%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:11   1824] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:14   1826] |  -0.177|   -0.192|-128.051| -176.948|    71.54%|   0:00:03.0| 1575.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:13:14   1826] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:13:19   1832] |  -0.177|   -0.192|-127.897| -176.795|    71.53%|   0:00:05.0| 1575.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:13:19   1832] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:21   1833] |  -0.177|   -0.192|-127.869| -176.767|    71.53%|   0:00:02.0| 1575.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:13:21   1833] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:22   1834] |  -0.176|   -0.192|-127.757| -176.655|    71.62%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:22   1834] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:30   1842] |  -0.176|   -0.192|-126.992| -175.890|    71.60%|   0:00:08.0| 1576.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:30   1842] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:30   1843] |  -0.176|   -0.192|-126.979| -175.876|    71.60%|   0:00:00.0| 1576.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:30   1843] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:31   1844] |  -0.177|   -0.192|-126.910| -175.808|    71.64%|   0:00:01.0| 1576.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:31   1844] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:32   1844] |  -0.177|   -0.192|-126.865| -175.762|    71.65%|   0:00:01.0| 1576.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:32   1844] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:32   1845] |  -0.177|   -0.192|-126.829| -175.727|    71.67%|   0:00:00.0| 1576.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:32   1845] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:33   1845] Analyzing useful skew in preCTS mode ...
[03/17 13:13:33   1845] skewClock is  advancing: -175.5ps, genblk1_0__mac_col_inst/query_q_reg_49_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -150.5ps, genblk1_7__mac_col_inst/key_q_reg_31_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -159.3ps, genblk1_5__mac_col_inst/key_q_reg_37_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -174.7ps, genblk1_0__mac_col_inst/query_q_reg_51_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -124.5ps, genblk1_3__mac_col_inst/key_q_reg_13_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -159.3ps, genblk1_5__mac_col_inst/key_q_reg_38_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -158.7ps, genblk1_5__mac_col_inst/key_q_reg_20_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -196.7ps, genblk1_1__mac_col_inst/query_q_reg_2_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -176.2ps, genblk1_0__mac_col_inst/query_q_reg_39_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -158.9ps, genblk1_5__mac_col_inst/key_q_reg_16_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -103.2ps, genblk1_0__mac_col_inst/key_q_reg_16_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -196.4ps, genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_2_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -196.3ps, genblk1_3__mac_col_inst/query_q_reg_8_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -159.6ps, genblk1_5__mac_col_inst/key_q_reg_11_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -196.2ps, genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -119.1ps, genblk1_3__mac_col_inst/key_q_reg_17_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -196.1ps, genblk1_2__mac_col_inst/query_q_reg_23_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -117.5ps, genblk1_1__mac_col_inst/key_q_reg_41_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -196ps, genblk1_4__mac_col_inst/query_q_reg_14_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -196ps, genblk1_6__mac_col_inst/query_q_reg_28_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -195.9ps, genblk1_4__mac_col_inst/query_q_reg_16_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -129.4ps, genblk1_1__mac_col_inst/key_q_reg_27_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -195.9ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -195.8ps, genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -107.4ps, genblk1_3__mac_col_inst/key_q_reg_40_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -195.7ps, genblk1_2__mac_col_inst/query_q_reg_55_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -195.6ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -190.5ps, genblk1_0__mac_col_inst/query_q_reg_26_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -113.8ps, genblk1_2__mac_col_inst/key_q_reg_57_/CP
[03/17 13:13:33   1845] skewClock is  advancing: -19.8ps, genblk1_1__mac_col_inst/key_q_reg_14_/CP
[03/17 13:13:33   1845]  ** Useful skew failure reasons **
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845]  ** Useful skew failure reasons **
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845]  ** Useful skew failure reasons **
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:33   1845] The sequential element genblk1_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:13:40   1852] |  -0.174|   -0.192|-125.809| -176.481|    71.68%|   0:00:08.0| 1577.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:13:40   1852] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:13:41   1853] |  -0.174|   -0.192|-125.737| -176.409|    71.68%|   0:00:01.0| 1577.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:13:41   1853] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:13:42   1855] |  -0.173|   -0.192|-125.502| -176.173|    71.81%|   0:00:01.0| 1577.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:13:42   1855] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:48   1860] |  -0.173|   -0.192|-125.345| -176.017|    71.81%|   0:00:06.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:13:48   1860] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:48   1861] |  -0.173|   -0.192|-125.328| -176.000|    71.81%|   0:00:00.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:13:48   1861] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:50   1862] |  -0.173|   -0.192|-125.260| -175.932|    71.88%|   0:00:02.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:13:50   1862] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:13:52   1864] |  -0.172|   -0.192|-124.926| -175.599|    71.91%|   0:00:02.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:52   1864] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:57   1870] |  -0.172|   -0.192|-124.772| -175.444|    71.91%|   0:00:05.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:57   1870] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:58   1870] |  -0.172|   -0.192|-124.719| -175.391|    71.91%|   0:00:01.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:58   1870] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:13:59   1871] |  -0.172|   -0.192|-124.700| -175.372|    71.91%|   0:00:01.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:13:59   1871] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:00   1872] |  -0.172|   -0.192|-124.601| -175.273|    71.98%|   0:00:01.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:14:00   1872] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:14:00   1872] |  -0.172|   -0.192|-124.504| -175.176|    71.99%|   0:00:00.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:14:00   1872] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:01   1874] |  -0.172|   -0.192|-124.477| -175.149|    72.01%|   0:00:01.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:14:01   1874] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:02   1874] |  -0.172|   -0.192|-124.508| -175.180|    72.02%|   0:00:01.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:14:02   1874] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:03   1875] |  -0.172|   -0.192|-124.503| -175.176|    72.02%|   0:00:01.0| 1579.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:14:03   1875] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:03   1875] Analyzing useful skew in preCTS mode ...
[03/17 13:14:03   1875] skewClock is  advancing: -193.4ps, genblk1_7__mac_col_inst/query_q_reg_52_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -156.1ps, genblk1_5__mac_col_inst/key_q_reg_28_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -193.2ps, genblk1_3__mac_col_inst/query_q_reg_47_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -191ps, genblk1_1__mac_col_inst/query_q_reg_56_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -109.4ps, genblk1_1__mac_col_inst/key_q_reg_61_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -192.5ps, genblk1_5__mac_col_inst/query_q_reg_7_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -137.5ps, genblk1_4__mac_col_inst/key_q_reg_14_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -192.5ps, genblk1_4__mac_col_inst/query_q_reg_45_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -192.4ps, genblk1_6__mac_col_inst/query_q_reg_15_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -192.3ps, genblk1_6__mac_col_inst/query_q_reg_36_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -121ps, genblk1_6__mac_col_inst/key_q_reg_24_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -147.4ps, genblk1_7__mac_col_inst/key_q_reg_22_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -192.3ps, genblk1_7__mac_col_inst/query_q_reg_49_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -192.2ps, genblk1_5__mac_col_inst/query_q_reg_32_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -192.2ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -189.1ps, genblk1_0__mac_col_inst/query_q_reg_29_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -98.9ps, genblk1_0__mac_col_inst/key_q_reg_46_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -191.9ps, genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_1_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -124ps, genblk1_1__mac_col_inst/key_q_reg_1_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -191.9ps, genblk1_7__mac_col_inst/query_q_reg_41_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -191.9ps, genblk1_1__mac_col_inst/query_q_reg_15_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -191.8ps, genblk1_3__mac_col_inst/query_q_reg_56_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -126.5ps, genblk1_2__mac_col_inst/key_q_reg_26_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -131ps, genblk1_4__mac_col_inst/key_q_reg_21_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -191.5ps, genblk1_3__mac_col_inst/query_q_reg_18_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -156.1ps, genblk1_5__mac_col_inst/key_q_reg_19_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -124.5ps, genblk1_1__mac_col_inst/key_q_reg_10_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -191.3ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -155.1ps, genblk1_5__mac_col_inst/key_q_reg_27_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -121.7ps, genblk1_6__mac_col_inst/key_q_reg_57_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -123.7ps, genblk1_6__mac_col_inst/key_q_reg_3_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -13.7ps, genblk1_1__mac_col_inst/key_q_reg_60_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -18.2ps, genblk1_3__mac_col_inst/key_q_reg_6_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -14.4ps, genblk1_2__mac_col_inst/key_q_reg_14_/CP
[03/17 13:14:03   1875] skewClock is  advancing: -20.7ps, genblk1_7__mac_col_inst/key_q_reg_21_/CP
[03/17 13:14:03   1875]  ** Useful skew failure reasons **
[03/17 13:14:03   1875] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1875] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876]  ** Useful skew failure reasons **
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876]  ** Useful skew failure reasons **
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:03   1876] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:11   1883] |  -0.169|   -0.192|-123.281| -175.530|    72.02%|   0:00:08.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:14:11   1883] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:14:13   1885] |  -0.169|   -0.192|-123.189| -175.438|    72.02%|   0:00:02.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:14:13   1885] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:14:13   1885] |  -0.169|   -0.192|-123.177| -175.426|    72.02%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:14:13   1885] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:14:15   1887] |  -0.169|   -0.192|-122.826| -175.075|    72.13%|   0:00:02.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:14:15   1887] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:14:15   1888] |  -0.169|   -0.192|-122.658| -174.907|    72.16%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:14:15   1888] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:14:16   1888] |  -0.170|   -0.192|-122.629| -174.878|    72.17%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:14:16   1888] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:14:17   1889] |  -0.170|   -0.192|-122.628| -174.877|    72.18%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:14:17   1889] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:17   1889] Analyzing useful skew in preCTS mode ...
[03/17 13:14:17   1889] skewClock is  advancing: -189.6ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -191.7ps, genblk1_5__mac_col_inst/query_q_reg_58_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -174.6ps, genblk1_0__mac_col_inst/query_q_reg_40_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -158.3ps, genblk1_5__mac_col_inst/key_q_reg_57_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -175.9ps, genblk1_0__mac_col_inst/query_q_reg_46_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -189.4ps, genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_1_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -155.2ps, genblk1_5__mac_col_inst/key_q_reg_18_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -117.6ps, genblk1_1__mac_col_inst/key_q_reg_42_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -122.3ps, genblk1_6__mac_col_inst/key_q_reg_11_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -99.2ps, genblk1_0__mac_col_inst/key_q_reg_22_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -99.1ps, genblk1_0__mac_col_inst/key_q_reg_21_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -101.1ps, genblk1_3__mac_col_inst/key_q_reg_35_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -115.2ps, genblk1_3__mac_col_inst/key_q_reg_21_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -184.3ps, genblk1_6__mac_col_inst/query_q_reg_30_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -110.3ps, genblk1_4__mac_col_inst/key_q_reg_49_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -117.8ps, genblk1_2__mac_col_inst/key_q_reg_41_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -96.4ps, genblk1_3__mac_col_inst/key_q_reg_54_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -188.4ps, genblk1_7__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -188.4ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -188.3ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -188.3ps, genblk1_6__mac_col_inst/query_q_reg_0_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -188.3ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_2_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -111.5ps, genblk1_4__mac_col_inst/key_q_reg_38_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -188.1ps, genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -170.1ps, genblk1_0__mac_col_inst/query_q_reg_52_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -113.8ps, genblk1_0__mac_col_inst/key_q_reg_26_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -153.3ps, genblk1_5__mac_col_inst/key_q_reg_25_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -187.7ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -187.7ps, genblk1_2__mac_col_inst/mac_8in_instance/product7_reg_0_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -15.7ps, genblk1_6__mac_col_inst/key_q_reg_10_/CP
[03/17 13:14:17   1889] skewClock is  advancing: -11.3ps, genblk1_3__mac_col_inst/key_q_reg_13_/CP
[03/17 13:14:17   1889]  ** Useful skew failure reasons **
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889]  ** Useful skew failure reasons **
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889]  ** Useful skew failure reasons **
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:17   1889] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:24   1896] |  -0.166|   -0.192|-121.492| -174.915|    72.19%|   0:00:07.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:14:24   1896] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:26   1898] |  -0.166|   -0.192|-121.419| -174.841|    72.19%|   0:00:02.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:14:26   1898] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:27   1899] |  -0.166|   -0.192|-121.395| -174.817|    72.19%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:14:27   1899] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:28   1901] |  -0.166|   -0.192|-120.946| -174.368|    72.29%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:14:28   1901] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:29   1901] |  -0.166|   -0.192|-120.887| -174.309|    72.31%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:14:29   1901] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:30   1902] |  -0.166|   -0.192|-120.857| -174.279|    72.33%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:14:30   1902] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:30   1903] |  -0.167|   -0.192|-120.836| -174.259|    72.34%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:14:30   1903] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:31   1903] Analyzing useful skew in preCTS mode ...
[03/17 13:14:31   1903] skewClock is  advancing: -185.8ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_2_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -124.7ps, genblk1_3__mac_col_inst/key_q_reg_5_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -187.5ps, genblk1_3__mac_col_inst/query_q_reg_14_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -187.2ps, genblk1_3__mac_col_inst/query_q_reg_15_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -119.3ps, genblk1_3__mac_col_inst/key_q_reg_12_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -186.5ps, genblk1_7__mac_col_inst/query_q_reg_46_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -186.5ps, genblk1_7__mac_col_inst/query_q_reg_36_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -186.5ps, genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_2_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -186.4ps, genblk1_6__mac_col_inst/query_q_reg_7_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -109.4ps, genblk1_2__mac_col_inst/key_q_reg_56_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -168.8ps, genblk1_0__mac_col_inst/query_q_reg_50_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -186.1ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -186.1ps, genblk1_7__mac_col_inst/mac_8in_instance/product0_reg_0_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -185.9ps, genblk1_1__mac_col_inst/mac_8in_instance/product7_reg_1_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -185.9ps, genblk1_7__mac_col_inst/query_q_reg_50_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -152.4ps, genblk1_5__mac_col_inst/key_q_reg_24_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -185.7ps, genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -185.6ps, genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_1_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -185.6ps, genblk1_3__mac_col_inst/mac_8in_instance/product0_reg_2_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -96.8ps, genblk1_0__mac_col_inst/key_q_reg_45_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -185.4ps, genblk1_6__mac_col_inst/mac_8in_instance/product1_reg_1_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -121.4ps, genblk1_1__mac_col_inst/key_q_reg_9_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -121.4ps, genblk1_3__mac_col_inst/key_q_reg_3_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -185.3ps, genblk1_1__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -24.1ps, genblk1_1__mac_col_inst/key_q_reg_45_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -25.3ps, genblk1_1__mac_col_inst/key_q_reg_11_/CP
[03/17 13:14:31   1903] skewClock is  advancing: -25.9ps, genblk1_1__mac_col_inst/key_q_reg_10_/CP
[03/17 13:14:31   1903]  ** Useful skew failure reasons **
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903]  ** Useful skew failure reasons **
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903]  ** Useful skew failure reasons **
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:31   1903] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:37   1909] |  -0.164|   -0.192|-119.509| -174.462|    72.34%|   0:00:07.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:14:37   1909] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:37   1909] |  -0.164|   -0.192|-119.500| -174.452|    72.34%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:14:37   1909] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:38   1911] |  -0.164|   -0.192|-119.299| -174.251|    72.42%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:14:38   1911] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:39   1911] |  -0.164|   -0.192|-119.228| -174.180|    72.43%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:14:39   1911] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:39   1911] |  -0.164|   -0.192|-119.199| -174.152|    72.44%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:14:39   1911] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:14:39   1912] Analyzing useful skew in preCTS mode ...
[03/17 13:14:39   1912] skewClock is  advancing: -123.6ps, genblk1_2__mac_col_inst/key_q_reg_11_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -125ps, genblk1_2__mac_col_inst/key_q_reg_13_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -184.3ps, genblk1_1__mac_col_inst/query_q_reg_22_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -184.3ps, genblk1_1__mac_col_inst/query_q_reg_28_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -146.2ps, genblk1_7__mac_col_inst/key_q_reg_5_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -184.3ps, genblk1_5__mac_col_inst/query_q_reg_63_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -184.3ps, genblk1_7__mac_col_inst/query_q_reg_15_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -184.2ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -121.9ps, genblk1_1__mac_col_inst/key_q_reg_13_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -153.8ps, genblk1_5__mac_col_inst/key_q_reg_9_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -184ps, genblk1_3__mac_col_inst/query_q_reg_31_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -95.7ps, genblk1_0__mac_col_inst/key_q_reg_42_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -183.1ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -184ps, genblk1_7__mac_col_inst/query_q_reg_0_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -183.9ps, genblk1_4__mac_col_inst/query_q_reg_52_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -183.8ps, genblk1_7__mac_col_inst/query_q_reg_53_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -121.9ps, genblk1_6__mac_col_inst/key_q_reg_33_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -183.6ps, genblk1_2__mac_col_inst/query_q_reg_39_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -183.6ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_0_1_reg_2_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -117.8ps, genblk1_3__mac_col_inst/key_q_reg_14_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -168.8ps, genblk1_0__mac_col_inst/query_q_reg_32_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -96.2ps, genblk1_0__mac_col_inst/key_q_reg_41_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -142.5ps, genblk1_7__mac_col_inst/key_q_reg_36_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -97.4ps, genblk1_0__mac_col_inst/key_q_reg_2_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -107.8ps, genblk1_1__mac_col_inst/key_q_reg_32_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -111.7ps, genblk1_3__mac_col_inst/key_q_reg_30_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -111.6ps, genblk1_3__mac_col_inst/key_q_reg_27_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -114.6ps, genblk1_3__mac_col_inst/key_q_reg_11_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -107.2ps, genblk1_2__mac_col_inst/key_q_reg_59_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -120.6ps, genblk1_2__mac_col_inst/key_q_reg_18_/CP
[03/17 13:14:39   1912] skewClock is  advancing: -12.8ps, genblk1_1__mac_col_inst/key_q_reg_9_/CP
[03/17 13:14:40   1912]  ** Useful skew failure reasons **
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912]  ** Useful skew failure reasons **
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912]  ** Useful skew failure reasons **
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:40   1912] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:45   1917] |  -0.161|   -0.192|-118.151| -174.066|    72.45%|   0:00:06.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:14:45   1917] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:46   1918] |  -0.161|   -0.192|-118.114| -174.029|    72.45%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:14:46   1918] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:47   1920] |  -0.161|   -0.192|-117.642| -173.557|    72.58%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:14:47   1920] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:48   1920] |  -0.161|   -0.192|-117.541| -173.456|    72.60%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:14:48   1920] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:48   1920] |  -0.161|   -0.192|-117.527| -173.442|    72.60%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:14:48   1920] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:49   1921] |  -0.161|   -0.192|-117.521| -173.436|    72.61%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:14:49   1921] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:14:49   1921] Analyzing useful skew in preCTS mode ...
[03/17 13:14:49   1922] skewClock is  advancing: -182.3ps, genblk1_1__mac_col_inst/query_q_reg_54_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -182.4ps, genblk1_3__mac_col_inst/query_q_reg_55_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -181.6ps, genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -118.4ps, genblk1_6__mac_col_inst/key_q_reg_9_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -93ps, genblk1_3__mac_col_inst/key_q_reg_48_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -181.1ps, genblk1_3__mac_col_inst/mac_8in_instance/product1_reg_2_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -129.8ps, genblk1_4__mac_col_inst/key_q_reg_19_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -181ps, genblk1_6__mac_col_inst/mac_8in_instance/product0_reg_0_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -131.4ps, genblk1_4__mac_col_inst/key_q_reg_9_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -105.8ps, genblk1_2__mac_col_inst/key_q_reg_51_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -102.9ps, genblk1_1__mac_col_inst/key_q_reg_54_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -105.3ps, genblk1_1__mac_col_inst/key_q_reg_36_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180.8ps, genblk1_6__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -93.5ps, genblk1_3__mac_col_inst/key_q_reg_61_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -166.5ps, genblk1_0__mac_col_inst/query_q_reg_59_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180.7ps, genblk1_3__mac_col_inst/query_q_reg_48_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180.4ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_1_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -111.9ps, genblk1_3__mac_col_inst/key_q_reg_16_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -91.5ps, genblk1_0__mac_col_inst/key_q_reg_36_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180.2ps, genblk1_7__mac_col_inst/query_q_reg_47_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -118ps, genblk1_1__mac_col_inst/key_q_reg_2_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180.1ps, genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_0_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -117.9ps, genblk1_1__mac_col_inst/key_q_reg_6_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180.1ps, genblk1_7__mac_col_inst/mac_8in_instance/product7_reg_1_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -91.5ps, genblk1_0__mac_col_inst/key_q_reg_37_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180ps, genblk1_5__mac_col_inst/query_q_reg_15_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -180ps, genblk1_4__mac_col_inst/query_q_reg_29_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -176.4ps, genblk1_4__mac_col_inst/mac_8in_instance/product4_reg_1_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -165.1ps, genblk1_0__mac_col_inst/query_q_reg_54_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -179.4ps, genblk1_1__mac_col_inst/query_q_reg_63_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -179.4ps, genblk1_0__mac_col_inst/query_q_reg_28_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -118.7ps, genblk1_2__mac_col_inst/key_q_reg_16_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -15.2ps, genblk1_1__mac_col_inst/key_q_reg_1_/CP
[03/17 13:14:49   1922] skewClock is  advancing: -11ps, genblk1_6__mac_col_inst/key_q_reg_3_/CP
[03/17 13:14:49   1922]  ** Useful skew failure reasons **
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922]  ** Useful skew failure reasons **
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922]  ** Useful skew failure reasons **
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:14:49   1922] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:01   1933] |  -0.158|   -0.192|-116.212| -173.071|    72.64%|   0:00:12.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:15:01   1933] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:02   1934] |  -0.158|   -0.192|-116.161| -173.020|    72.63%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:02   1934] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:03   1935] |  -0.158|   -0.192|-116.063| -172.921|    72.64%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:03   1935] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:05   1937] |  -0.158|   -0.192|-115.698| -172.556|    72.75%|   0:00:02.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:05   1937] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:05   1938] |  -0.158|   -0.192|-115.543| -172.401|    72.79%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:05   1938] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:06   1938] |  -0.158|   -0.192|-115.530| -172.389|    72.79%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:06   1938] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:07   1939] |  -0.158|   -0.192|-115.508| -172.367|    72.79%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:07   1939] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:07   1939] |  -0.158|   -0.192|-115.505| -172.364|    72.81%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:07   1939] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:07   1939] |  -0.158|   -0.192|-115.500| -172.359|    72.81%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:07   1939] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:08   1940] |  -0.158|   -0.192|-115.480| -172.338|    72.82%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:08   1940] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:08   1940] |  -0.158|   -0.192|-115.475| -172.334|    72.83%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:08   1940] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:08   1940] Analyzing useful skew in preCTS mode ...
[03/17 13:15:08   1940] skewClock is  advancing: -179.1ps, genblk1_4__mac_col_inst/query_q_reg_46_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -103.3ps, genblk1_1__mac_col_inst/key_q_reg_58_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -170.3ps, genblk1_0__mac_col_inst/query_q_reg_42_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -109.7ps, genblk1_3__mac_col_inst/key_q_reg_19_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -177.9ps, genblk1_0__mac_col_inst/query_q_reg_14_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -104.2ps, genblk1_2__mac_col_inst/key_q_reg_48_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -177.5ps, genblk1_6__mac_col_inst/query_q_reg_16_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -142.4ps, genblk1_7__mac_col_inst/key_q_reg_32_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -149.3ps, genblk1_5__mac_col_inst/key_q_reg_36_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -91.1ps, genblk1_3__mac_col_inst/key_q_reg_49_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -101ps, genblk1_1__mac_col_inst/key_q_reg_51_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -177.3ps, genblk1_4__mac_col_inst/mac_8in_instance/psum_0_3_reg_2_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -98.7ps, genblk1_3__mac_col_inst/key_q_reg_44_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -117.7ps, genblk1_1__mac_col_inst/key_q_reg_12_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -177.3ps, genblk1_1__mac_col_inst/query_q_reg_48_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -171.4ps, genblk1_4__mac_col_inst/mac_8in_instance/product5_reg_0_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -103.4ps, genblk1_1__mac_col_inst/key_q_reg_35_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -149.5ps, genblk1_5__mac_col_inst/key_q_reg_35_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -116.4ps, genblk1_1__mac_col_inst/key_q_reg_5_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -176.9ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -126ps, genblk1_4__mac_col_inst/key_q_reg_17_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -117ps, genblk1_1__mac_col_inst/key_q_reg_8_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -173.1ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -91.4ps, genblk1_3__mac_col_inst/key_q_reg_58_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -105.7ps, genblk1_2__mac_col_inst/key_q_reg_34_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -174.9ps, genblk1_6__mac_col_inst/query_q_reg_31_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -176.5ps, genblk1_7__mac_col_inst/query_q_reg_54_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -119ps, genblk1_2__mac_col_inst/key_q_reg_10_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -176.4ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -166ps, genblk1_0__mac_col_inst/query_q_reg_60_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -110.5ps, genblk1_2__mac_col_inst/key_q_reg_42_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -176.3ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_2_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -19.3ps, genblk1_3__mac_col_inst/key_q_reg_54_/CP
[03/17 13:15:08   1940] skewClock is  advancing: -14.3ps, genblk1_4__mac_col_inst/key_q_reg_19_/CP
[03/17 13:15:08   1940]  ** Useful skew failure reasons **
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940]  ** Useful skew failure reasons **
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940]  ** Useful skew failure reasons **
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:08   1940] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:15   1947] |  -0.155|   -0.192|-113.558| -171.606|    72.83%|   0:00:07.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:15:15   1947] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:15   1947] |  -0.155|   -0.192|-113.450| -171.499|    72.83%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:15:15   1947] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:16   1948] |  -0.154|   -0.192|-113.180| -171.228|    72.93%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:16   1948] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:18   1950] |  -0.154|   -0.192|-112.542| -170.590|    72.98%|   0:00:02.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:18   1950] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:18   1950] |  -0.154|   -0.192|-112.489| -170.538|    72.98%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:18   1950] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:19   1951] |  -0.154|   -0.192|-112.487| -170.536|    72.98%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:19   1951] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:19   1951] |  -0.154|   -0.192|-112.460| -170.508|    72.98%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:19   1951] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:19   1951] |  -0.154|   -0.192|-112.459| -170.508|    72.99%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:19   1951] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:20   1952] Analyzing useful skew in preCTS mode ...
[03/17 13:15:20   1952] skewClock is  advancing: -105.5ps, genblk1_1__mac_col_inst/key_q_reg_46_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -174.8ps, genblk1_6__mac_col_inst/mac_8in_instance/product3_reg_1_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -105.5ps, genblk1_4__mac_col_inst/key_q_reg_35_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -136.6ps, genblk1_7__mac_col_inst/key_q_reg_33_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -104.8ps, genblk1_2__mac_col_inst/key_q_reg_33_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -174.6ps, genblk1_2__mac_col_inst/query_q_reg_46_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -150.7ps, genblk1_5__mac_col_inst/key_q_reg_59_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -104.6ps, genblk1_4__mac_col_inst/key_q_reg_34_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -113.5ps, genblk1_3__mac_col_inst/key_q_reg_9_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -124.3ps, genblk1_1__mac_col_inst/key_q_reg_17_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -174.2ps, genblk1_7__mac_col_inst/query_q_reg_38_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -174.1ps, genblk1_4__mac_col_inst/query_q_reg_47_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -174.1ps, genblk1_6__mac_col_inst/query_q_reg_39_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -174ps, genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_0_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -173.9ps, genblk1_5__mac_col_inst/mac_8in_instance/product1_reg_1_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -128.2ps, genblk1_4__mac_col_inst/key_q_reg_13_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -173.9ps, genblk1_1__mac_col_inst/mac_8in_instance/product2_reg_0_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -173.6ps, genblk1_4__mac_col_inst/query_q_reg_30_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -98.7ps, genblk1_0__mac_col_inst/key_q_reg_12_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -100.9ps, genblk1_1__mac_col_inst/key_q_reg_56_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -173.4ps, genblk1_4__mac_col_inst/query_q_reg_23_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -134.9ps, genblk1_7__mac_col_inst/key_q_reg_41_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -136.1ps, genblk1_7__mac_col_inst/key_q_reg_23_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -173.3ps, genblk1_1__mac_col_inst/mac_8in_instance/product3_reg_0_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -89.6ps, genblk1_3__mac_col_inst/key_q_reg_57_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -123.6ps, genblk1_1__mac_col_inst/key_q_reg_19_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -88.6ps, genblk1_0__mac_col_inst/key_q_reg_32_/CP
[03/17 13:15:20   1952] skewClock is  advancing: -19.6ps, genblk1_7__mac_col_inst/key_q_reg_31_/CP
[03/17 13:15:20   1952]  ** Useful skew failure reasons **
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952]  ** Useful skew failure reasons **
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952]  ** Useful skew failure reasons **
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:20   1952] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:32   1964] |  -0.151|   -0.192|-110.673| -169.370|    73.01%|   0:00:13.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:15:32   1964] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:15:33   1965] |  -0.151|   -0.192|-110.572| -169.270|    73.01%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:15:33   1965] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:15:34   1966] |  -0.151|   -0.192|-110.431| -169.129|    73.12%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:15:34   1966] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:15:35   1967] |  -0.151|   -0.192|-110.285| -168.983|    73.16%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:15:35   1967] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:35   1967] |  -0.151|   -0.192|-110.277| -168.975|    73.16%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:15:35   1967] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:35   1968] |  -0.152|   -0.192|-110.268| -168.965|    73.17%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:15:35   1968] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:36   1968] Analyzing useful skew in preCTS mode ...
[03/17 13:15:36   1968] skewClock is  advancing: -116.9ps, genblk1_3__mac_col_inst/key_q_reg_8_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -137.7ps, genblk1_7__mac_col_inst/key_q_reg_30_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -87ps, genblk1_0__mac_col_inst/key_q_reg_38_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -171.3ps, genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_0_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -171.2ps, genblk1_4__mac_col_inst/query_q_reg_15_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -115.5ps, genblk1_2__mac_col_inst/key_q_reg_7_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -104.1ps, genblk1_0__mac_col_inst/key_q_reg_25_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -147.4ps, genblk1_5__mac_col_inst/key_q_reg_10_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -171ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -147ps, genblk1_5__mac_col_inst/key_q_reg_32_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -147.2ps, genblk1_5__mac_col_inst/key_q_reg_8_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -87.3ps, genblk1_0__mac_col_inst/key_q_reg_33_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -87.6ps, genblk1_3__mac_col_inst/key_q_reg_53_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -170.9ps, genblk1_1__mac_col_inst/mac_8in_instance/product5_reg_1_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -109.2ps, genblk1_2__mac_col_inst/key_q_reg_40_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -113.7ps, genblk1_6__mac_col_inst/key_q_reg_4_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -170.7ps, genblk1_4__mac_col_inst/query_q_reg_8_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -97.4ps, genblk1_1__mac_col_inst/key_q_reg_49_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -90.4ps, genblk1_3__mac_col_inst/key_q_reg_32_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -116.8ps, genblk1_6__mac_col_inst/key_q_reg_41_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -106ps, genblk1_3__mac_col_inst/key_q_reg_20_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -170.4ps, genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_reg_2_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -107.6ps, genblk1_1__mac_col_inst/key_q_reg_40_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -169.9ps, genblk1_2__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -169.8ps, genblk1_1__mac_col_inst/query_q_reg_6_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -169.7ps, genblk1_5__mac_col_inst/mac_8in_instance/product7_reg_2_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -169.7ps, genblk1_7__mac_col_inst/query_q_reg_44_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -106.1ps, genblk1_2__mac_col_inst/key_q_reg_45_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -107.8ps, genblk1_0__mac_col_inst/key_q_reg_30_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -12.1ps, genblk1_3__mac_col_inst/key_q_reg_52_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -23.7ps, genblk1_3__mac_col_inst/key_q_reg_3_/CP
[03/17 13:15:36   1968] skewClock is  advancing: -17.8ps, genblk1_2__mac_col_inst/key_q_reg_34_/CP
[03/17 13:15:36   1968]  ** Useful skew failure reasons **
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968]  ** Useful skew failure reasons **
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968]  ** Useful skew failure reasons **
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:36   1968] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:15:45   1978] |  -0.148|   -0.192|-108.507| -168.008|    73.17%|   0:00:10.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:15:45   1978] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:15:46   1978] |  -0.148|   -0.192|-108.442| -167.943|    73.17%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:15:46   1978] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:15:46   1978] |  -0.148|   -0.192|-108.410| -167.911|    73.17%|   0:00:00.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:15:46   1978] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:15:47   1980] |  -0.148|   -0.192|-107.771| -167.273|    73.24%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:15:47   1980] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:48   1980] |  -0.147|   -0.192|-107.619| -167.121|    73.27%|   0:00:01.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 13:15:48   1980] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:15:51   1983] |  -0.146|   -0.192|-107.180| -166.681|    73.26%|   0:00:03.0| 1580.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:15:51   1983] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:15:55   1987] |  -0.146|   -0.192|-107.036| -166.538|    73.26%|   0:00:04.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:15:55   1987] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:55   1988] |  -0.146|   -0.192|-106.914| -166.416|    73.25%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:15:55   1988] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:15:56   1989] |  -0.145|   -0.192|-106.555| -166.056|    73.32%|   0:00:01.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:15:56   1989] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:00   1992] |  -0.145|   -0.192|-106.104| -165.605|    73.38%|   0:00:04.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:16:00   1992] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:03   1995] |  -0.144|   -0.192|-105.290| -164.791|    73.38%|   0:00:03.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:16:03   1995] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:05   1997] |  -0.144|   -0.192|-105.149| -164.650|    73.38%|   0:00:02.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:16:05   1997] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:06   1998] |  -0.144|   -0.192|-104.984| -164.485|    73.44%|   0:00:01.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:06   1998] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:06   1998] |  -0.145|   -0.192|-104.948| -164.449|    73.45%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:06   1998] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:06   1999] |  -0.143|   -0.192|-104.948| -164.449|    73.45%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:16:06   1999] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:13   2005] |  -0.143|   -0.192|-104.717| -164.218|    73.45%|   0:00:07.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:16:13   2005] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:13   2006] |  -0.143|   -0.192|-104.712| -164.213|    73.45%|   0:00:00.0| 1582.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:16:13   2006] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:15   2007] |  -0.143|   -0.192|-104.419| -163.920|    73.50%|   0:00:02.0| 1582.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:16:15   2007] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:15   2007] |  -0.143|   -0.192|-104.414| -163.915|    73.52%|   0:00:00.0| 1582.4M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:16:15   2007] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:16   2008] Analyzing useful skew in preCTS mode ...
[03/17 13:16:16   2008] skewClock is  advancing: -113.2ps, genblk1_2__mac_col_inst/key_q_reg_8_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -119.6ps, genblk1_4__mac_col_inst/key_q_reg_18_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -132.6ps, genblk1_7__mac_col_inst/key_q_reg_34_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -110.9ps, genblk1_6__mac_col_inst/key_q_reg_36_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -110.4ps, genblk1_3__mac_col_inst/key_q_reg_0_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -163.1ps, genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_2_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -144.9ps, genblk1_5__mac_col_inst/key_q_reg_56_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -118.1ps, genblk1_4__mac_col_inst/key_q_reg_16_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -162.9ps, genblk1_4__mac_col_inst/query_q_reg_39_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -162.9ps, genblk1_4__mac_col_inst/mac_8in_instance/psum_0_1_reg_2_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -109.4ps, genblk1_1__mac_col_inst/key_q_reg_3_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -162.8ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_0_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -162.8ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -107.6ps, genblk1_6__mac_col_inst/key_q_reg_58_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -84.4ps, genblk1_0__mac_col_inst/key_q_reg_40_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -97.3ps, genblk1_2__mac_col_inst/key_q_reg_60_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -107.6ps, genblk1_6__mac_col_inst/key_q_reg_61_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -162.3ps, genblk1_0__mac_col_inst/query_q_reg_7_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -162.3ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_0_1_reg_2_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -109.8ps, genblk1_3__mac_col_inst/key_q_reg_4_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -162.1ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -121.3ps, genblk1_4__mac_col_inst/key_q_reg_1_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -98.5ps, genblk1_2__mac_col_inst/key_q_reg_32_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -98.3ps, genblk1_2__mac_col_inst/key_q_reg_36_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -106ps, genblk1_6__mac_col_inst/key_q_reg_28_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -100.8ps, genblk1_2__mac_col_inst/key_q_reg_46_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -161.8ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -112.7ps, genblk1_6__mac_col_inst/key_q_reg_44_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -83ps, genblk1_3__mac_col_inst/key_q_reg_50_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -105.7ps, genblk1_6__mac_col_inst/key_q_reg_26_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -25.7ps, genblk1_6__mac_col_inst/key_q_reg_59_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -23.3ps, genblk1_1__mac_col_inst/key_q_reg_54_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -17.2ps, genblk1_1__mac_col_inst/key_q_reg_21_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -17.1ps, genblk1_6__mac_col_inst/key_q_reg_57_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -11.7ps, genblk1_4__mac_col_inst/key_q_reg_21_/CP
[03/17 13:16:16   2008] skewClock is  advancing: -12.8ps, genblk1_4__mac_col_inst/key_q_reg_17_/CP
[03/17 13:16:16   2008]  ** Useful skew failure reasons **
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008]  ** Useful skew failure reasons **
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008]  ** Useful skew failure reasons **
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:16   2008] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:21   2013] |  -0.140|   -0.192|-103.411| -163.448|    73.53%|   0:00:06.0| 1580.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:16:21   2013] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:24   2016] |  -0.140|   -0.192|-103.040| -163.077|    73.53%|   0:00:03.0| 1581.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:16:24   2016] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:24   2016] |  -0.140|   -0.192|-103.034| -163.071|    73.53%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:16:24   2016] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:25   2017] |  -0.140|   -0.192|-102.770| -162.807|    73.61%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:16:25   2017] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:27   2019] |  -0.140|   -0.192|-102.575| -162.612|    73.63%|   0:00:02.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:16:27   2019] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:27   2019] |  -0.140|   -0.192|-102.566| -162.604|    73.63%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:16:27   2019] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:28   2020] |  -0.140|   -0.192|-102.544| -162.581|    73.67%|   0:00:01.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:16:28   2020] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:29   2022] |  -0.140|   -0.192|-102.533| -162.570|    73.70%|   0:00:01.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:16:29   2022] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:16:30   2022] Analyzing useful skew in preCTS mode ...
[03/17 13:16:30   2022] skewClock is  advancing: -93ps, genblk1_1__mac_col_inst/key_q_reg_53_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -161.2ps, genblk1_1__mac_col_inst/query_q_reg_0_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -96.1ps, genblk1_4__mac_col_inst/key_q_reg_54_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -79.9ps, genblk1_0__mac_col_inst/key_q_reg_62_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -99.9ps, genblk1_4__mac_col_inst/key_q_reg_36_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -97.7ps, genblk1_4__mac_col_inst/key_q_reg_32_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -84.1ps, genblk1_0__mac_col_inst/key_q_reg_44_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -159.9ps, genblk1_3__mac_col_inst/mac_8in_instance/product2_reg_2_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -85.3ps, genblk1_0__mac_col_inst/key_q_reg_0_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -159.9ps, genblk1_4__mac_col_inst/query_q_reg_6_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -154.3ps, genblk1_0__mac_col_inst/query_q_reg_63_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -104.7ps, genblk1_6__mac_col_inst/key_q_reg_25_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -78.9ps, genblk1_0__mac_col_inst/key_q_reg_49_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -159.6ps, genblk1_5__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -153.1ps, genblk1_0__mac_col_inst/query_q_reg_55_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -120.6ps, genblk1_4__mac_col_inst/key_q_reg_10_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -159.4ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -159.4ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_0_0_reg_2_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -110.8ps, genblk1_2__mac_col_inst/key_q_reg_12_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -159.2ps, genblk1_7__mac_col_inst/query_q_reg_8_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -139.4ps, genblk1_5__mac_col_inst/key_q_reg_47_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -100.1ps, genblk1_0__mac_col_inst/key_q_reg_27_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -95.1ps, genblk1_4__mac_col_inst/key_q_reg_51_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -98.4ps, genblk1_1__mac_col_inst/key_q_reg_44_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -158.4ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_0_2_reg_2_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -158.3ps, genblk1_3__mac_col_inst/query_q_reg_7_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -116.2ps, genblk1_1__mac_col_inst/key_q_reg_18_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -158.3ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -158.3ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_2_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -114.5ps, genblk1_4__mac_col_inst/key_q_reg_20_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -158.2ps, genblk1_2__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -27.6ps, genblk1_1__mac_col_inst/key_q_reg_51_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -14.8ps, genblk1_0__mac_col_inst/key_q_reg_1_/CP
[03/17 13:16:30   2022] skewClock is  advancing: -23.8ps, genblk1_7__mac_col_inst/key_q_reg_61_/CP
[03/17 13:16:30   2022]  ** Useful skew failure reasons **
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022]  ** Useful skew failure reasons **
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022]  ** Useful skew failure reasons **
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:30   2022] |  -0.140|   -0.192|-101.726| -162.085|    73.71%|   0:00:01.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:30   2022] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:30   2023] |  -0.140|   -0.192|-101.673| -162.033|    73.71%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:30   2023] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:31   2023] |  -0.140|   -0.192|-101.555| -161.914|    73.74%|   0:00:01.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:31   2023] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:31   2023] |  -0.140|   -0.192|-101.527| -161.887|    73.75%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:31   2023] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:31   2023] Analyzing useful skew in preCTS mode ...
[03/17 13:16:31   2023] skewClock is  advancing: -157.8ps, genblk1_7__mac_col_inst/query_q_reg_39_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -157.7ps, genblk1_2__mac_col_inst/query_q_reg_47_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -157.6ps, genblk1_4__mac_col_inst/query_q_reg_26_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -119.9ps, genblk1_4__mac_col_inst/key_q_reg_11_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -157.5ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -90.6ps, genblk1_0__mac_col_inst/key_q_reg_10_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -157.2ps, genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_0_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -100.4ps, genblk1_2__mac_col_inst/key_q_reg_44_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -157.2ps, genblk1_0__mac_col_inst/query_q_reg_15_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -111.4ps, genblk1_6__mac_col_inst/key_q_reg_43_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -86.5ps, genblk1_3__mac_col_inst/key_q_reg_39_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -157.1ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -129.7ps, genblk1_7__mac_col_inst/key_q_reg_52_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -157ps, genblk1_0__mac_col_inst/query_q_reg_30_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -134.2ps, genblk1_7__mac_col_inst/key_q_reg_6_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -77.6ps, genblk1_0__mac_col_inst/key_q_reg_48_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -156.8ps, genblk1_0__mac_col_inst/query_q_reg_24_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -96.4ps, genblk1_4__mac_col_inst/key_q_reg_33_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -103.3ps, genblk1_6__mac_col_inst/key_q_reg_27_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -156.7ps, genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -104.3ps, genblk1_3__mac_col_inst/key_q_reg_10_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -80.6ps, genblk1_3__mac_col_inst/key_q_reg_51_/CP
[03/17 13:16:31   2023] skewClock is  advancing: -156.6ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:16:31   2024]  ** Useful skew failure reasons **
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024]  ** Useful skew failure reasons **
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024]  ** Useful skew failure reasons **
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] The sequential element genblk1_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:16:31   2024] |  -0.140|   -0.192|-100.975| -161.665|    73.75%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:31   2024] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:31   2024] |  -0.140|   -0.192|-100.968| -161.658|    73.75%|   0:00:00.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:31   2024] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:32   2024] |  -0.140|   -0.192|-100.968| -161.658|    73.75%|   0:00:01.0| 1581.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:32   2024] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:16:32   2024] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:16:32   2024] 
[03/17 13:16:32   2024] *** Finish Core Optimize Step (cpu=0:17:35 real=0:17:36 mem=1581.4M) ***
[03/17 13:16:32   2024] Active Path Group: default 
[03/17 13:16:32   2024] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:16:32   2024] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:16:32   2024] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:16:32   2024] |  -0.192|   -0.192| -66.199| -161.658|    73.75%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:32   2024] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:32   2024] |  -0.183|   -0.183| -62.802| -158.261|    73.76%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:16:32   2024] |        |         |        |         |          |            |        |          |         | reg_2_/E                                           |
[03/17 13:16:32   2024] |  -0.172|   -0.172| -57.418| -153.465|    73.76%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 13:16:32   2024] |  -0.161|   -0.161| -53.732| -149.780|    73.76%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:32   2024] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:32   2025] |  -0.154|   -0.154| -47.437| -144.496|    73.77%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 13:16:32   2025] |        |         |        |         |          |            |        |          |         | reg_1_/E                                           |
[03/17 13:16:32   2025] |  -0.145|   -0.145| -47.025| -144.085|    73.77%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:16:32   2025] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:33   2025] |  -0.135|   -0.140| -40.715| -139.062|    73.77%|   0:00:01.0| 1581.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:33   2025] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:33   2025] |  -0.127|   -0.140| -38.331| -136.672|    73.78%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:16:33   2025] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:33   2025] |  -0.119|   -0.140| -36.999| -135.325|    73.78%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:16:33   2025] |        |         |        |         |          |            |        |          |         | reg_1_/E                                           |
[03/17 13:16:33   2025] |  -0.110|   -0.140| -33.194| -131.479|    73.78%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:16:33   2025] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:33   2026] |  -0.101|   -0.140| -32.563| -130.848|    73.78%|   0:00:00.0| 1581.4M|   WC_VIEW|  default| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:16:33   2026] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:34   2026] |  -0.093|   -0.140| -26.746| -125.663|    73.79%|   0:00:01.0| 1582.4M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 13:16:35   2027] |  -0.085|   -0.140| -19.552| -118.925|    73.79%|   0:00:01.0| 1582.4M|   WC_VIEW|  default| genblk1_0__mac_col_inst/query_q_reg_37_/D          |
[03/17 13:16:35   2027] |  -0.084|   -0.140| -13.883| -113.230|    73.79%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:16:35   2027] |        |         |        |         |          |            |        |          |         | reg_2_/E                                           |
[03/17 13:16:35   2027] |  -0.069|   -0.140| -11.339| -111.337|    73.80%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:35   2027] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:36   2028] |  -0.057|   -0.140|  -7.353| -107.703|    73.80%|   0:00:01.0| 1582.4M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:16:36   2028] |        |         |        |         |          |            |        |          |         | reg_1_/E                                           |
[03/17 13:16:36   2028] |  -0.047|   -0.140|  -6.614| -106.960|    73.81%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:16:36   2028] |        |         |        |         |          |            |        |          |         | reg_2_/E                                           |
[03/17 13:16:36   2028] |  -0.040|   -0.140|  -5.502| -105.835|    73.81%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:16:36   2028] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:37   2029] |  -0.032|   -0.140|  -2.145| -102.477|    73.82%|   0:00:01.0| 1582.4M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_48_/D          |
[03/17 13:16:37   2029] |  -0.021|   -0.140|  -0.364|  -99.203|    73.83%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:16:37   2029] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:37   2029] |  -0.012|   -0.140|  -0.283|  -99.123|    73.83%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_5__mac_col_inst/query_q_reg_42_/D          |
[03/17 13:16:38   2030] |  -0.004|   -0.140|  -0.026|  -98.865|    73.84%|   0:00:01.0| 1582.4M|   WC_VIEW|  default| genblk1_3__mac_col_inst/query_q_reg_42_/D          |
[03/17 13:16:38   2030] |   0.005|   -0.140|   0.000|  -96.431|    73.84%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_2__mac_col_inst/query_q_reg_52_/D          |
[03/17 13:16:38   2031] |   0.013|   -0.140|   0.000|  -96.429|    73.85%|   0:00:00.0| 1582.4M|   WC_VIEW|  default| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:16:38   2031] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:16:39   2031] |   0.021|   -0.140|   0.000|  -96.424|    73.86%|   0:00:01.0| 1582.4M|        NA|       NA| NA                                                 |
[03/17 13:16:39   2031] |   0.021|   -0.140|   0.000|  -96.424|    73.86%|   0:00:00.0| 1582.4M|   WC_VIEW|       NA| NA                                                 |
[03/17 13:16:39   2031] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:16:39   2031] 
[03/17 13:16:39   2031] *** Finish Core Optimize Step (cpu=0:00:07.1 real=0:00:07.0 mem=1582.4M) ***
[03/17 13:16:39   2031] 
[03/17 13:16:39   2031] *** Finished Optimize Step Cumulative (cpu=0:17:42 real=0:17:43 mem=1582.4M) ***
[03/17 13:16:39   2031] ** GigaOpt Optimizer WNS Slack -0.140 TNS Slack -96.424 Density 73.86
[03/17 13:16:39   2031] Placement Snapshot: Density distribution:
[03/17 13:16:39   2031] [1.00 -  +++]: 13 (2.95%)
[03/17 13:16:39   2031] [0.95 - 1.00]: 2 (0.45%)
[03/17 13:16:39   2031] [0.90 - 0.95]: 3 (0.68%)
[03/17 13:16:39   2031] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:16:39   2031] [0.80 - 0.85]: 2 (0.45%)
[03/17 13:16:39   2031] [0.75 - 0.80]: 3 (0.68%)
[03/17 13:16:39   2031] [0.70 - 0.75]: 6 (1.36%)
[03/17 13:16:39   2031] [0.65 - 0.70]: 4 (0.91%)
[03/17 13:16:39   2031] [0.60 - 0.65]: 4 (0.91%)
[03/17 13:16:39   2031] [0.55 - 0.60]: 8 (1.81%)
[03/17 13:16:39   2031] [0.50 - 0.55]: 15 (3.40%)
[03/17 13:16:39   2031] [0.45 - 0.50]: 25 (5.67%)
[03/17 13:16:39   2031] [0.40 - 0.45]: 33 (7.48%)
[03/17 13:16:39   2031] [0.35 - 0.40]: 38 (8.62%)
[03/17 13:16:39   2031] [0.30 - 0.35]: 32 (7.26%)
[03/17 13:16:39   2031] [0.25 - 0.30]: 60 (13.61%)
[03/17 13:16:39   2031] [0.20 - 0.25]: 43 (9.75%)
[03/17 13:16:39   2031] [0.15 - 0.20]: 54 (12.24%)
[03/17 13:16:39   2031] [0.10 - 0.15]: 35 (7.94%)
[03/17 13:16:39   2031] [0.05 - 0.10]: 26 (5.90%)
[03/17 13:16:39   2031] [0.00 - 0.05]: 33 (7.48%)
[03/17 13:16:39   2031] Begin: Area Reclaim Optimization
[03/17 13:16:39   2031] Reclaim Optimization WNS Slack -0.140  TNS Slack -96.424 Density 73.86
[03/17 13:16:39   2031] +----------+---------+--------+--------+------------+--------+
[03/17 13:16:39   2031] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:16:39   2031] +----------+---------+--------+--------+------------+--------+
[03/17 13:16:39   2031] |    73.86%|        -|  -0.140| -96.424|   0:00:00.0| 1582.4M|
[03/17 13:16:45   2037] |    72.68%|      860|  -0.139| -94.593|   0:00:06.0| 1582.4M|
[03/17 13:16:54   2046] |    70.82%|     2235|  -0.135| -93.379|   0:00:09.0| 1582.4M|
[03/17 13:16:54   2047] |    70.76%|      113|  -0.135| -93.368|   0:00:00.0| 1582.4M|
[03/17 13:16:55   2047] |    70.76%|        7|  -0.135| -93.368|   0:00:01.0| 1582.4M|
[03/17 13:16:55   2047] |    70.76%|        0|  -0.135| -93.368|   0:00:00.0| 1582.4M|
[03/17 13:16:55   2047] +----------+---------+--------+--------+------------+--------+
[03/17 13:16:55   2047] Reclaim Optimization End WNS Slack -0.135  TNS Slack -93.368 Density 70.76
[03/17 13:16:55   2047] 
[03/17 13:16:55   2047] ** Summary: Restruct = 0 Buffer Deletion = 719 Declone = 309 Resize = 2106 **
[03/17 13:16:55   2047] --------------------------------------------------------------
[03/17 13:16:55   2047] |                                   | Total     | Sequential |
[03/17 13:16:55   2047] --------------------------------------------------------------
[03/17 13:16:55   2047] | Num insts resized                 |    1990  |      77    |
[03/17 13:16:55   2047] | Num insts undone                  |     249  |       0    |
[03/17 13:16:55   2047] | Num insts Downsized               |    1990  |      77    |
[03/17 13:16:55   2047] | Num insts Samesized               |       0  |       0    |
[03/17 13:16:55   2047] | Num insts Upsized                 |       0  |       0    |
[03/17 13:16:55   2047] | Num multiple commits+uncommits    |     116  |       -    |
[03/17 13:16:55   2047] --------------------------------------------------------------
[03/17 13:16:55   2047] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:16:55   2047] Layer 7 has 328 constrained nets 
[03/17 13:16:55   2047] **** End NDR-Layer Usage Statistics ****
[03/17 13:16:55   2047] ** Finished Core Area Reclaim Optimization (cpu = 0:00:15.9) (real = 0:00:16.0) **
[03/17 13:16:55   2047] *** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=1580.00M, totSessionCpu=0:34:07).
[03/17 13:16:55   2047] Placement Snapshot: Density distribution:
[03/17 13:16:55   2047] [1.00 -  +++]: 13 (2.95%)
[03/17 13:16:55   2047] [0.95 - 1.00]: 2 (0.45%)
[03/17 13:16:55   2047] [0.90 - 0.95]: 3 (0.68%)
[03/17 13:16:55   2047] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:16:55   2047] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:16:55   2047] [0.75 - 0.80]: 3 (0.68%)
[03/17 13:16:55   2047] [0.70 - 0.75]: 6 (1.36%)
[03/17 13:16:55   2047] [0.65 - 0.70]: 4 (0.91%)
[03/17 13:16:55   2047] [0.60 - 0.65]: 5 (1.13%)
[03/17 13:16:55   2047] [0.55 - 0.60]: 13 (2.95%)
[03/17 13:16:55   2047] [0.50 - 0.55]: 14 (3.17%)
[03/17 13:16:55   2047] [0.45 - 0.50]: 30 (6.80%)
[03/17 13:16:55   2047] [0.40 - 0.45]: 42 (9.52%)
[03/17 13:16:55   2047] [0.35 - 0.40]: 38 (8.62%)
[03/17 13:16:55   2047] [0.30 - 0.35]: 44 (9.98%)
[03/17 13:16:55   2047] [0.25 - 0.30]: 60 (13.61%)
[03/17 13:16:55   2047] [0.20 - 0.25]: 46 (10.43%)
[03/17 13:16:55   2047] [0.15 - 0.20]: 51 (11.56%)
[03/17 13:16:55   2047] [0.10 - 0.15]: 29 (6.58%)
[03/17 13:16:55   2047] [0.05 - 0.10]: 15 (3.40%)
[03/17 13:16:55   2047] [0.00 - 0.05]: 18 (4.08%)
[03/17 13:16:55   2047] *** Starting refinePlace (0:34:08 mem=1580.0M) ***
[03/17 13:16:55   2047] Total net bbox length = 3.181e+05 (1.378e+05 1.803e+05) (ext = 1.274e+04)
[03/17 13:16:55   2047] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:16:55   2047] default core: bins with density >  0.75 = 48.6 % ( 235 / 484 )
[03/17 13:16:55   2047] Density distribution unevenness ratio = 11.301%
[03/17 13:16:55   2047] RPlace IncrNP: Rollback Lev = -3
[03/17 13:16:55   2047] RPlace: Density =1.126667, incremental np is triggered.
[03/17 13:16:55   2047] nrCritNet: 1.82% ( 547 / 30106 ) cutoffSlk: -152.9ps stdDelay: 14.2ps
[03/17 13:16:59   2051] default core: bins with density >  0.75 = 53.9 % ( 261 / 484 )
[03/17 13:16:59   2051] Density distribution unevenness ratio = 10.282%
[03/17 13:16:59   2051] RPlace postIncrNP: Density = 1.126667 -> 1.004444.
[03/17 13:16:59   2051] RPlace postIncrNP Info: Density distribution changes:
[03/17 13:16:59   2051] [1.10+      ] :	 2 (0.41%) -> 0 (0.00%)
[03/17 13:16:59   2051] [1.05 - 1.10] :	 6 (1.24%) -> 0 (0.00%)
[03/17 13:16:59   2051] [1.00 - 1.05] :	 12 (2.48%) -> 1 (0.21%)
[03/17 13:16:59   2051] [0.95 - 1.00] :	 19 (3.93%) -> 10 (2.07%)
[03/17 13:16:59   2051] [0.90 - 0.95] :	 27 (5.58%) -> 20 (4.13%)
[03/17 13:16:59   2051] [0.85 - 0.90] :	 64 (13.22%) -> 66 (13.64%)
[03/17 13:16:59   2051] [0.80 - 0.85] :	 38 (7.85%) -> 83 (17.15%)
[03/17 13:16:59   2051] [CPU] RefinePlace/IncrNP (cpu=0:00:03.9, real=0:00:04.0, mem=1595.7MB) @(0:34:08 - 0:34:12).
[03/17 13:16:59   2051] Move report: incrNP moves 7339 insts, mean move: 4.98 um, max move: 52.20 um
[03/17 13:16:59   2051] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12501_0): (365.00, 240.40) --> (345.20, 208.00)
[03/17 13:16:59   2051] Move report: Timing Driven Placement moves 7339 insts, mean move: 4.98 um, max move: 52.20 um
[03/17 13:16:59   2051] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12501_0): (365.00, 240.40) --> (345.20, 208.00)
[03/17 13:16:59   2051] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1595.7MB
[03/17 13:16:59   2051] Starting refinePlace ...
[03/17 13:16:59   2051] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:16:59   2051] default core: bins with density >  0.75 = 50.8 % ( 246 / 484 )
[03/17 13:16:59   2051] Density distribution unevenness ratio = 10.078%
[03/17 13:16:59   2052]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:16:59   2052] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1595.7MB) @(0:34:12 - 0:34:12).
[03/17 13:16:59   2052] Move report: preRPlace moves 14533 insts, mean move: 0.88 um, max move: 6.20 um
[03/17 13:16:59   2052] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U205): (366.80, 40.60) --> (369.40, 44.20)
[03/17 13:16:59   2052] 	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
[03/17 13:16:59   2052] Move report: Detail placement moves 14533 insts, mean move: 0.88 um, max move: 6.20 um
[03/17 13:16:59   2052] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U205): (366.80, 40.60) --> (369.40, 44.20)
[03/17 13:16:59   2052] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1595.7MB
[03/17 13:16:59   2052] Statistics of distance of Instance movement in refine placement:
[03/17 13:16:59   2052]   maximum (X+Y) =        52.20 um
[03/17 13:16:59   2052]   inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12501_0) with max move: (365, 240.4) -> (345.2, 208)
[03/17 13:16:59   2052]   mean    (X+Y) =         2.54 um
[03/17 13:16:59   2052] Total instances flipped for legalization: 44
[03/17 13:16:59   2052] Summary Report:
[03/17 13:16:59   2052] Instances move: 18852 (out of 28384 movable)
[03/17 13:16:59   2052] Mean displacement: 2.54 um
[03/17 13:16:59   2052] Max displacement: 52.20 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12501_0) (365, 240.4) -> (345.2, 208)
[03/17 13:16:59   2052] 	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
[03/17 13:16:59   2052] Total instances moved : 18852
[03/17 13:16:59   2052] Total net bbox length = 3.266e+05 (1.452e+05 1.813e+05) (ext = 1.282e+04)
[03/17 13:16:59   2052] Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1595.7MB
[03/17 13:16:59   2052] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:04.0, mem=1595.7MB) @(0:34:08 - 0:34:12).
[03/17 13:16:59   2052] *** Finished refinePlace (0:34:12 mem=1595.7M) ***
[03/17 13:17:00   2052] Finished re-routing un-routed nets (0:00:00.0 1595.7M)
[03/17 13:17:00   2052] 
[03/17 13:17:00   2052] 
[03/17 13:17:00   2052] Density : 0.7076
[03/17 13:17:00   2052] Max route overflow : 0.0000
[03/17 13:17:00   2052] 
[03/17 13:17:00   2052] 
[03/17 13:17:00   2052] *** Finish Physical Update (cpu=0:00:05.4 real=0:00:05.0 mem=1595.7M) ***
[03/17 13:17:00   2053] ** GigaOpt Optimizer WNS Slack -0.155 TNS Slack -94.358 Density 70.76
[03/17 13:17:00   2053] Skipped Place ECO bump recovery (WNS opt)
[03/17 13:17:00   2053] Optimizer WNS Pass 4
[03/17 13:17:00   2053] Active Path Group: reg2reg  
[03/17 13:17:00   2053] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:17:00   2053] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:17:00   2053] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:17:00   2053] |  -0.155|   -0.155| -94.358|  -94.358|    70.76%|   0:00:00.0| 1595.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:00   2053] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:02   2054] |  -0.145|   -0.145| -93.899|  -93.899|    70.78%|   0:00:02.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:02   2054] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:03   2055] |  -0.139|   -0.139| -93.887|  -93.887|    70.79%|   0:00:01.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:03   2055] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:11   2064] |  -0.139|   -0.139| -93.006|  -93.006|    70.80%|   0:00:08.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:11   2064] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:12   2064] |  -0.139|   -0.139| -92.866|  -92.866|    70.79%|   0:00:01.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:12   2064] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:12   2064] |  -0.135|   -0.135| -92.722|  -92.722|    70.84%|   0:00:00.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:12   2064] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:31   2083] |  -0.133|   -0.133| -91.215|  -91.215|    70.85%|   0:00:19.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:17:31   2083] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:45   2098] |  -0.133|   -0.133| -90.541|  -90.541|    70.85%|   0:00:14.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:17:45   2098] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:47   2099] |  -0.133|   -0.133| -90.403|  -90.403|    70.84%|   0:00:02.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:17:47   2099] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:49   2101] |  -0.131|   -0.131| -89.354|  -89.354|    71.05%|   0:00:02.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:17:49   2101] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:57   2109] |  -0.131|   -0.131| -88.363|  -88.363|    71.05%|   0:00:08.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:17:57   2109] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:58   2110] |  -0.131|   -0.131| -88.306|  -88.306|    71.05%|   0:00:01.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:58   2110] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:17:58   2110] |  -0.131|   -0.131| -88.292|  -88.292|    71.04%|   0:00:00.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:17:58   2110] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:00   2112] |  -0.128|   -0.128| -87.972|  -87.972|    71.12%|   0:00:02.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:00   2112] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:10   2122] |  -0.128|   -0.128| -86.981|  -86.981|    71.13%|   0:00:10.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:10   2122] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:11   2123] |  -0.128|   -0.128| -86.967|  -86.967|    71.12%|   0:00:01.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:11   2123] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:13   2125] |  -0.126|   -0.126| -86.684|  -86.684|    71.20%|   0:00:02.0| 1590.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:13   2125] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:24   2136] |  -0.126|   -0.126| -85.293|  -85.293|    71.21%|   0:00:11.0| 1589.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:24   2136] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:24   2136] |  -0.126|   -0.126| -85.270|  -85.270|    71.21%|   0:00:00.0| 1589.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:24   2136] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:25   2138] |  -0.125|   -0.125| -85.007|  -85.007|    71.28%|   0:00:01.0| 1589.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:25   2138] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:29   2141] |  -0.125|   -0.125| -84.862|  -84.862|    71.28%|   0:00:04.0| 1589.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:29   2141] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:29   2141] |  -0.125|   -0.125| -84.723|  -84.723|    71.28%|   0:00:00.0| 1589.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:29   2141] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:30   2143] |  -0.123|   -0.123| -84.528|  -84.528|    71.34%|   0:00:01.0| 1589.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:18:30   2143] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:18:33   2146] |  -0.123|   -0.123| -81.551|  -81.551|    71.35%|   0:00:03.0| 1589.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:18:33   2146] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:18:33   2146] |  -0.123|   -0.123| -81.543|  -81.543|    71.35%|   0:00:00.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:18:33   2146] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:18:36   2149] |  -0.122|   -0.122| -81.338|  -81.338|    71.45%|   0:00:03.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:18:36   2149] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:18:38   2150] |  -0.122|   -0.122| -80.792|  -80.792|    71.47%|   0:00:02.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:18:38   2150] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:18:38   2150] |  -0.122|   -0.122| -80.762|  -80.762|    71.47%|   0:00:00.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:18:38   2150] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:18:45   2157] |  -0.123|   -0.123| -80.395|  -80.395|    71.56%|   0:00:07.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:18:45   2157] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:45   2157] |  -0.127|   -0.127| -80.389|  -80.389|    71.56%|   0:00:00.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:18:45   2157] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:18:45   2157] |  -0.121|   -0.121| -80.368|  -80.368|    71.56%|   0:00:00.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:18:45   2157] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:48   2161] |  -0.122|   -0.122| -80.277|  -80.277|    71.59%|   0:00:03.0| 1590.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:18:48   2161] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:49   2161] |  -0.122|   -0.122| -80.245|  -80.245|    71.60%|   0:00:01.0| 1591.1M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:18:49   2161] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:49   2161] Analyzing useful skew in preCTS mode ...
[03/17 13:18:49   2162] skewClock is  advancing: -114.4ps, genblk1_0__mac_col_inst/key_q_reg_53_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -140.9ps, genblk1_3__mac_col_inst/query_q_reg_23_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -126.5ps, genblk1_0__mac_col_inst/key_q_reg_11_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -140.8ps, genblk1_7__mac_col_inst/key_q_reg_43_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -96.4ps, genblk1_6__mac_col_inst/key_q_reg_21_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -90.3ps, genblk1_3__mac_col_inst/key_q_reg_25_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -112.6ps, genblk1_2__mac_col_inst/key_q_reg_35_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -90.3ps, genblk1_3__mac_col_inst/key_q_reg_26_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -140.2ps, genblk1_4__mac_col_inst/query_q_reg_48_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -85.7ps, genblk1_4__mac_col_inst/key_q_reg_53_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -107ps, genblk1_1__mac_col_inst/key_q_reg_22_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -140ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -139.8ps, genblk1_7__mac_col_inst/key_q_reg_44_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -101.6ps, genblk1_6__mac_col_inst/key_q_reg_42_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -102ps, genblk1_6__mac_col_inst/key_q_reg_45_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -139.5ps, genblk1_3__mac_col_inst/query_q_reg_24_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -139.5ps, genblk1_6__mac_col_inst/query_q_reg_40_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -100.5ps, genblk1_6__mac_col_inst/key_q_reg_40_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -72.5ps, genblk1_3__mac_col_inst/key_q_reg_56_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -139.1ps, genblk1_7__mac_col_inst/key_q_reg_7_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -139ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_3_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -123.4ps, genblk1_2__mac_col_inst/key_q_reg_17_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -97ps, genblk1_6__mac_col_inst/key_q_reg_13_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -94.9ps, genblk1_4__mac_col_inst/key_q_reg_46_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -89.4ps, genblk1_3__mac_col_inst/key_q_reg_28_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -138.4ps, genblk1_1__mac_col_inst/query_q_reg_30_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -72.1ps, genblk1_3__mac_col_inst/key_q_reg_60_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -138ps, genblk1_7__mac_col_inst/key_q_reg_14_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -84.6ps, genblk1_4__mac_col_inst/key_q_reg_50_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.7ps, genblk1_2__mac_col_inst/key_q_reg_62_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -33.1ps, genblk1_6__mac_col_inst/key_q_reg_25_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.4ps, genblk1_6__mac_col_inst/key_q_reg_20_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -52.7ps, genblk1_2__mac_col_inst/key_q_reg_36_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -50.1ps, genblk1_0__mac_col_inst/key_q_reg_18_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.2ps, genblk1_7__mac_col_inst/key_q_reg_28_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.6ps, genblk1_5__mac_col_inst/key_q_reg_4_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -48.1ps, genblk1_0__mac_col_inst/key_q_reg_5_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -47.3ps, genblk1_0__mac_col_inst/key_q_reg_17_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.4ps, genblk1_2__mac_col_inst/key_q_reg_3_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -48.6ps, genblk1_0__mac_col_inst/key_q_reg_16_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -49.5ps, genblk1_0__mac_col_inst/key_q_reg_6_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -30.2ps, genblk1_0__mac_col_inst/key_q_reg_20_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.8ps, genblk1_6__mac_col_inst/key_q_reg_8_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.9ps, genblk1_2__mac_col_inst/key_q_reg_30_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -53.8ps, genblk1_0__mac_col_inst/key_q_reg_62_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20.7ps, genblk1_2__mac_col_inst/key_q_reg_25_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -23.1ps, genblk1_6__mac_col_inst/key_q_reg_41_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -23.5ps, genblk1_6__mac_col_inst/key_q_reg_36_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.3ps, genblk1_2__mac_col_inst/mac_8in_instance/product7_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.5ps, genblk1_7__mac_col_inst/key_q_reg_62_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -44.5ps, genblk1_0__mac_col_inst/key_q_reg_46_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -33.8ps, genblk1_0__mac_col_inst/key_q_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.4ps, genblk1_3__mac_col_inst/key_q_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -21.9ps, genblk1_7__mac_col_inst/key_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.5ps, genblk1_7__mac_col_inst/key_q_reg_25_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -41.7ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.2ps, genblk1_6__mac_col_inst/key_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -38.9ps, genblk1_2__mac_col_inst/key_q_reg_26_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.5ps, genblk1_6__mac_col_inst/key_q_reg_24_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -38.6ps, genblk1_0__mac_col_inst/key_q_reg_19_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -29.9ps, genblk1_2__mac_col_inst/key_q_reg_57_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -26.4ps, genblk1_2__mac_col_inst/key_q_reg_14_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -23.2ps, genblk1_5__mac_col_inst/key_q_reg_6_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.7ps, genblk1_6__mac_col_inst/key_q_reg_9_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -26.8ps, genblk1_2__mac_col_inst/key_q_reg_54_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27ps, genblk1_2__mac_col_inst/key_q_reg_38_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27.6ps, genblk1_2__mac_col_inst/key_q_reg_61_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17ps, genblk1_6__mac_col_inst/key_q_reg_26_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.2ps, genblk1_6__mac_col_inst/key_q_reg_11_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -23.4ps, genblk1_2__mac_col_inst/key_q_reg_53_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20ps, genblk1_2__mac_col_inst/key_q_reg_2_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.4ps, genblk1_7__mac_col_inst/key_q_reg_16_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.8ps, genblk1_7__mac_col_inst/key_q_reg_61_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -42.9ps, genblk1_0__mac_col_inst/key_q_reg_21_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -33.3ps, genblk1_0__mac_col_inst/key_q_reg_34_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -26.1ps, genblk1_2__mac_col_inst/key_q_reg_37_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.9ps, genblk1_2__mac_col_inst/key_q_reg_29_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27.7ps, genblk1_2__mac_col_inst/key_q_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -44.3ps, genblk1_0__mac_col_inst/key_q_reg_2_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -40.6ps, genblk1_0__mac_col_inst/key_q_reg_3_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -43.4ps, genblk1_0__mac_col_inst/key_q_reg_41_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -45ps, genblk1_0__mac_col_inst/key_q_reg_33_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -33.2ps, genblk1_2__mac_col_inst/key_q_reg_33_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -31.1ps, genblk1_7__mac_col_inst/key_q_reg_2_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.4ps, genblk1_2__mac_col_inst/key_q_reg_50_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.7ps, genblk1_2__mac_col_inst/key_q_reg_58_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.9ps, genblk1_5__mac_col_inst/key_q_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27.2ps, genblk1_0__mac_col_inst/key_q_reg_35_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -40.2ps, genblk1_0__mac_col_inst/key_q_reg_36_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -40.3ps, genblk1_0__mac_col_inst/key_q_reg_37_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.3ps, genblk1_7__mac_col_inst/key_q_reg_20_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.2ps, genblk1_7__mac_col_inst/key_q_reg_26_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.5ps, genblk1_5__mac_col_inst/key_q_reg_5_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -42.1ps, genblk1_0__mac_col_inst/key_q_reg_38_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -38.9ps, genblk1_0__mac_col_inst/key_q_reg_22_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -19.1ps, genblk1_7__mac_col_inst/key_q_reg_24_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.5ps, genblk1_1__mac_col_inst/key_q_reg_12_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -36.1ps, genblk1_0__mac_col_inst/key_q_reg_4_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -22.6ps, genblk1_2__mac_col_inst/key_q_reg_49_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.5ps, genblk1_2__mac_col_inst/key_q_reg_4_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.7ps, genblk1_5__mac_col_inst/key_q_reg_3_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27.1ps, genblk1_2__mac_col_inst/key_q_reg_59_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -41.2ps, genblk1_0__mac_col_inst/key_q_reg_32_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -39ps, genblk1_0__mac_col_inst/key_q_reg_45_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27.2ps, genblk1_7__mac_col_inst/key_q_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -42.8ps, genblk1_0__mac_col_inst/key_q_reg_49_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -45.8ps, genblk1_0__mac_col_inst/key_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -19.7ps, genblk1_7__mac_col_inst/key_q_reg_19_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -43.9ps, genblk1_0__mac_col_inst/key_q_reg_44_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -41.7ps, genblk1_0__mac_col_inst/key_q_reg_48_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -31.3ps, genblk1_2__mac_col_inst/key_q_reg_18_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.8ps, genblk1_2__mac_col_inst/key_q_reg_34_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -36.4ps, genblk1_0__mac_col_inst/key_q_reg_42_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -19.4ps, genblk1_2__mac_col_inst/key_q_reg_5_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -41.1ps, genblk1_0__mac_col_inst/key_q_reg_40_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -23.2ps, genblk1_2__mac_col_inst/key_q_reg_56_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -29.7ps, genblk1_2__mac_col_inst/key_q_reg_32_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -40.1ps, genblk1_7__mac_col_inst/key_q_reg_9_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.4ps, genblk1_2__mac_col_inst/key_q_reg_52_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.3ps, genblk1_2__mac_col_inst/key_q_reg_48_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -22.8ps, genblk1_2__mac_col_inst/key_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.5ps, genblk1_5__mac_col_inst/key_q_reg_17_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -41.8ps, genblk1_0__mac_col_inst/key_q_reg_12_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -14.2ps, genblk1_5__mac_col_inst/key_q_reg_2_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.4ps, genblk1_2__mac_col_inst/key_q_reg_27_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -25.2ps, genblk1_2__mac_col_inst/key_q_reg_24_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -22.5ps, genblk1_2__mac_col_inst/key_q_reg_6_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -55.4ps, genblk1_7__mac_col_inst/key_q_reg_6_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.5ps, genblk1_2__mac_col_inst/key_q_reg_28_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -37.9ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27.8ps, genblk1_7__mac_col_inst/key_q_reg_3_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -44.2ps, genblk1_0__mac_col_inst/key_q_reg_10_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -28.8ps, genblk1_2__mac_col_inst/key_q_reg_13_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.2ps, genblk1_4__mac_col_inst/key_q_reg_16_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.7ps, genblk1_5__mac_col_inst/key_q_reg_9_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -25.1ps, genblk1_2__mac_col_inst/key_q_reg_60_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.3ps, genblk1_0__mac_col_inst/query_q_reg_57_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -26.5ps, genblk1_2__mac_col_inst/key_q_reg_11_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -29.9ps, genblk1_7__mac_col_inst/key_q_reg_31_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -31ps, genblk1_2__mac_col_inst/key_q_reg_8_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -38.1ps, genblk1_0__mac_col_inst/key_q_reg_26_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -31.6ps, genblk1_2__mac_col_inst/key_q_reg_12_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.2ps, genblk1_2__mac_col_inst/key_q_reg_51_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.5ps, genblk1_7__mac_col_inst/key_q_reg_63_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -41.7ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_2_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.9ps, genblk1_0__mac_col_inst/query_q_reg_58_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -44.9ps, genblk1_0__mac_col_inst/key_q_reg_27_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -40.4ps, genblk1_0__mac_col_inst/key_q_reg_25_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -39.2ps, genblk1_7__mac_col_inst/key_q_reg_22_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -43.2ps, genblk1_7__mac_col_inst/key_q_reg_32_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.9ps, genblk1_2__mac_col_inst/key_q_reg_9_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20.6ps, genblk1_2__mac_col_inst/key_q_reg_42_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.7ps, genblk1_2__mac_col_inst/key_q_reg_21_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.6ps, genblk1_5__mac_col_inst/key_q_reg_11_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -33.6ps, genblk1_7__mac_col_inst/key_q_reg_29_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -25.1ps, genblk1_2__mac_col_inst/key_q_reg_7_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.3ps, genblk1_2__mac_col_inst/key_q_reg_41_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -40ps, genblk1_7__mac_col_inst/key_q_reg_33_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -23.5ps, genblk1_2__mac_col_inst/key_q_reg_10_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -43ps, genblk1_7__mac_col_inst/key_q_reg_34_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16ps, genblk1_7__mac_col_inst/query_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -33.5ps, genblk1_0__mac_col_inst/query_q_reg_59_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -32.7ps, genblk1_0__mac_col_inst/query_q_reg_38_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.5ps, genblk1_0__mac_col_inst/query_q_reg_45_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.8ps, genblk1_7__mac_col_inst/key_q_reg_21_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -31.4ps, genblk1_7__mac_col_inst/key_q_reg_11_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -30.9ps, genblk1_7__mac_col_inst/key_q_reg_10_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -19.9ps, genblk1_2__mac_col_inst/key_q_reg_44_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.7ps, genblk1_6__mac_col_inst/query_q_reg_30_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -35.2ps, genblk1_0__mac_col_inst/key_q_reg_30_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -35.7ps, genblk1_7__mac_col_inst/key_q_reg_30_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -38.4ps, genblk1_7__mac_col_inst/key_q_reg_52_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -14.3ps, genblk1_2__mac_col_inst/key_q_reg_40_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -32.4ps, genblk1_7__mac_col_inst/key_q_reg_5_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -25.3ps, genblk1_0__mac_col_inst/query_q_reg_51_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -31.9ps, genblk1_7__mac_col_inst/key_q_reg_23_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.3ps, genblk1_2__mac_col_inst/key_q_reg_16_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -26.4ps, genblk1_4__mac_col_inst/query_q_reg_30_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.1ps, genblk1_0__mac_col_inst/query_q_reg_34_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.5ps, genblk1_2__mac_col_inst/key_q_reg_45_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -29.3ps, genblk1_7__mac_col_inst/key_q_reg_36_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -22.7ps, genblk1_1__mac_col_inst/query_q_reg_48_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.9ps, genblk1_2__mac_col_inst/key_q_reg_46_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -14.4ps, genblk1_0__mac_col_inst/query_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.5ps, genblk1_3__mac_col_inst/query_q_reg_14_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20ps, genblk1_4__mac_col_inst/query_q_reg_29_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -27ps, genblk1_7__mac_col_inst/key_q_reg_41_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -28.6ps, genblk1_0__mac_col_inst/query_q_reg_7_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20.6ps, genblk1_0__mac_col_inst/query_q_reg_28_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.7ps, genblk1_6__mac_col_inst/query_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -26.1ps, genblk1_1__mac_col_inst/query_q_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -25.7ps, genblk1_0__mac_col_inst/query_q_reg_50_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.8ps, genblk1_0__mac_col_inst/query_q_reg_52_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -24.5ps, genblk1_0__mac_col_inst/query_q_reg_49_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -23.6ps, genblk1_0__mac_col_inst/query_q_reg_24_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.5ps, genblk1_7__mac_col_inst/query_q_reg_36_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16ps, genblk1_3__mac_col_inst/query_q_reg_31_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -22.2ps, genblk1_4__mac_col_inst/query_q_reg_23_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -22.1ps, genblk1_7__mac_col_inst/query_q_reg_44_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -22.1ps, genblk1_0__mac_col_inst/query_q_reg_42_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -21.4ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20ps, genblk1_5__mac_col_inst/query_q_reg_15_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -14.4ps, genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20.6ps, genblk1_1__mac_col_inst/query_q_reg_63_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.9ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -20.8ps, genblk1_7__mac_col_inst/query_q_reg_54_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.9ps, genblk1_0__mac_col_inst/query_q_reg_29_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.4ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.2ps, genblk1_7__mac_col_inst/query_q_reg_53_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.9ps, genblk1_0__mac_col_inst/query_q_reg_32_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.9ps, genblk1_1__mac_col_inst/query_q_reg_6_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18.2ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -18ps, genblk1_0__mac_col_inst/query_q_reg_39_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.9ps, genblk1_7__mac_col_inst/query_q_reg_39_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.6ps, genblk1_3__mac_col_inst/query_q_reg_55_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.8ps, genblk1_7__mac_col_inst/query_q_reg_8_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.8ps, genblk1_3__mac_col_inst/query_q_reg_15_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.6ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -17.3ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.9ps, genblk1_7__mac_col_inst/query_q_reg_38_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.4ps, genblk1_2__mac_col_inst/query_q_reg_39_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.5ps, genblk1_4__mac_col_inst/query_q_reg_8_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.4ps, genblk1_4__mac_col_inst/query_q_reg_26_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.1ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -16.1ps, genblk1_0__mac_col_inst/query_q_reg_46_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.8ps, genblk1_6__mac_col_inst/query_q_reg_16_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.7ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.2ps, genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.1ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_2_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -15.1ps, genblk1_3__mac_col_inst/query_q_reg_48_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -14.7ps, genblk1_0__mac_col_inst/query_q_reg_40_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -14.4ps, genblk1_0__mac_col_inst/query_q_reg_55_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -14.2ps, genblk1_4__mac_col_inst/query_q_reg_6_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.4ps, genblk1_0__mac_col_inst/query_q_reg_61_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.9ps, genblk1_6__mac_col_inst/mac_8in_instance/product1_reg_1_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.8ps, genblk1_7__mac_col_inst/query_q_reg_15_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.2ps, genblk1_0__mac_col_inst/query_q_reg_63_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.9ps, genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -13.1ps, genblk1_4__mac_col_inst/query_q_reg_15_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.8ps, genblk1_0__mac_col_inst/query_q_reg_54_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.2ps, genblk1_7__mac_col_inst/query_q_reg_46_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12.1ps, genblk1_0__mac_col_inst/query_q_reg_60_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -12ps, genblk1_0__mac_col_inst/query_q_reg_15_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -11.5ps, genblk1_5__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10.4ps, genblk1_3__mac_col_inst/query_q_reg_7_/CP
[03/17 13:18:49   2162] skewClock is  advancing: -10ps, genblk1_6__mac_col_inst/query_q_reg_31_/CP
[03/17 13:18:49   2162]  ** Useful skew failure reasons **
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_1__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162]  ** Useful skew failure reasons **
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_1__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162]  ** Useful skew failure reasons **
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_1__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:49   2162] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:18:54   2166] |  -0.119|   -0.119| -81.747|  -81.747|    71.62%|   0:00:05.0| 1591.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:54   2166] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:54   2166] |  -0.119|   -0.119| -81.747|  -81.747|    71.62%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:54   2166] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:18:55   2167] |  -0.117|   -0.117| -81.497|  -81.497|    71.70%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:18:55   2167] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:01   2174] |  -0.116|   -0.116| -80.660|  -80.660|    71.71%|   0:00:06.0| 1591.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:01   2174] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:03   2175] |  -0.116|   -0.116| -80.405|  -80.405|    71.70%|   0:00:02.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:19:03   2175] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:07   2179] |  -0.116|   -0.116| -80.395|  -80.395|    71.70%|   0:00:04.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:19:07   2179] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:08   2181] |  -0.115|   -0.115| -79.857|  -79.857|    71.82%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:19:08   2181] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:11   2184] |  -0.115|   -0.115| -79.598|  -79.598|    71.87%|   0:00:03.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:19:11   2184] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:12   2184] |  -0.114|   -0.114| -79.592|  -79.592|    71.87%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:12   2184] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:22   2195] |  -0.115|   -0.115| -79.433|  -79.433|    71.87%|   0:00:10.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:19:22   2195] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:23   2195] |  -0.114|   -0.114| -79.412|  -79.412|    71.87%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:19:23   2195] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:24   2196] |  -0.113|   -0.113| -79.103|  -79.103|    71.93%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:19:24   2196] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:25   2197] |  -0.114|   -0.114| -78.839|  -78.839|    71.93%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:19:25   2197] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:25   2198] |  -0.114|   -0.114| -78.719|  -78.719|    71.95%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:19:25   2198] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:26   2198] |  -0.115|   -0.115| -78.716|  -78.716|    71.97%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:19:26   2198] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:26   2198] |  -0.115|   -0.115| -78.714|  -78.714|    71.98%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:19:26   2198] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:26   2198] |  -0.115|   -0.115| -78.713|  -78.713|    71.98%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:19:26   2198] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:26   2199] Analyzing useful skew in preCTS mode ...
[03/17 13:19:26   2199] skewClock is  advancing: -97.5ps, genblk1_6__mac_col_inst/key_q_reg_35_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -133.9ps, genblk1_5__mac_col_inst/mac_8in_instance/product3_reg_1_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -94.8ps, genblk1_1__mac_col_inst/key_q_reg_0_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -86.7ps, genblk1_3__mac_col_inst/key_q_reg_24_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -133.1ps, genblk1_6__mac_col_inst/query_q_reg_8_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -133ps, genblk1_7__mac_col_inst/key_q_reg_50_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -122ps, genblk1_0__mac_col_inst/key_q_reg_9_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -132.7ps, genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_0_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -132.6ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_reg_2_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -129.9ps, genblk1_5__mac_col_inst/key_q_reg_58_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -130.4ps, genblk1_0__mac_col_inst/key_q_reg_28_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -86.1ps, genblk1_3__mac_col_inst/key_q_reg_29_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -128.2ps, genblk1_5__mac_col_inst/key_q_reg_52_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -80.4ps, genblk1_1__mac_col_inst/key_q_reg_39_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -113.7ps, genblk1_0__mac_col_inst/key_q_reg_23_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -130.9ps, genblk1_7__mac_col_inst/key_q_reg_35_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -119.5ps, genblk1_2__mac_col_inst/key_q_reg_20_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -121ps, genblk1_0__mac_col_inst/key_q_reg_8_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -113.6ps, genblk1_0__mac_col_inst/key_q_reg_43_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -91.9ps, genblk1_6__mac_col_inst/key_q_reg_62_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -130.7ps, genblk1_7__mac_col_inst/key_q_reg_13_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -120.9ps, genblk1_0__mac_col_inst/key_q_reg_14_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -31.3ps, genblk1_6__mac_col_inst/key_q_reg_21_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -10.1ps, genblk1_3__mac_col_inst/key_q_reg_28_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -15.6ps, genblk1_0__mac_col_inst/key_q_reg_44_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -21.4ps, genblk1_4__mac_col_inst/query_q_reg_48_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -15.2ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_/CP
[03/17 13:19:26   2199] skewClock is  advancing: -15.1ps, genblk1_7__mac_col_inst/query_q_reg_47_/CP
[03/17 13:19:26   2199]  ** Useful skew failure reasons **
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_1__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199]  ** Useful skew failure reasons **
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_1__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199]  ** Useful skew failure reasons **
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_1__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:26   2199] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:34   2207] |  -0.109|   -0.109| -77.134|  -77.134|    71.99%|   0:00:08.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:19:34   2207] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:44   2216] |  -0.109|   -0.109| -76.835|  -76.835|    71.99%|   0:00:10.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:19:44   2216] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:46   2218] |  -0.109|   -0.109| -76.804|  -76.804|    71.99%|   0:00:02.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:19:46   2218] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:47   2219] |  -0.108|   -0.108| -76.105|  -76.105|    72.10%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:19:47   2219] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:19:54   2226] |  -0.108|   -0.108| -73.644|  -73.644|    72.10%|   0:00:07.0| 1592.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:54   2226] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:54   2227] |  -0.108|   -0.108| -73.564|  -73.564|    72.11%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:54   2227] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:55   2228] |  -0.108|   -0.108| -73.211|  -73.211|    72.17%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:55   2228] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:56   2229] |  -0.108|   -0.108| -72.965|  -72.965|    72.21%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:56   2229] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:56   2229] |  -0.108|   -0.108| -72.955|  -72.955|    72.21%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:56   2229] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:57   2229] |  -0.108|   -0.108| -72.902|  -72.902|    72.21%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:57   2229] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:57   2229] |  -0.108|   -0.108| -72.859|  -72.859|    72.22%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:19:57   2229] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:19:57   2230] Analyzing useful skew in preCTS mode ...
[03/17 13:19:57   2230] skewClock is  advancing: -107.4ps, genblk1_0__mac_col_inst/key_q_reg_52_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -99.6ps, genblk1_1__mac_col_inst/key_q_reg_48_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -127.8ps, genblk1_0__mac_col_inst/query_q_reg_56_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -124.4ps, genblk1_5__mac_col_inst/key_q_reg_23_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -70.9ps, genblk1_3__mac_col_inst/key_q_reg_36_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -99.7ps, genblk1_4__mac_col_inst/key_q_reg_25_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -127.3ps, genblk1_3__mac_col_inst/mac_8in_instance/product0_reg_3_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -105.9ps, genblk1_1__mac_col_inst/key_q_reg_43_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -126.7ps, genblk1_0__mac_col_inst/query_q_reg_8_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -126.7ps, genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_2_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -79ps, genblk1_4__mac_col_inst/key_q_reg_52_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -106.1ps, genblk1_0__mac_col_inst/key_q_reg_61_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -126.2ps, genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_2_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -126.2ps, genblk1_1__mac_col_inst/query_q_reg_26_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -99.2ps, genblk1_4__mac_col_inst/key_q_reg_29_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -125.9ps, genblk1_0__mac_col_inst/query_q_reg_47_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -125.9ps, genblk1_5__mac_col_inst/key_q_reg_60_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -125.6ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_2_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -103.9ps, genblk1_4__mac_col_inst/key_q_reg_12_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -125.4ps, genblk1_0__mac_col_inst/query_q_reg_31_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -31.1ps, genblk1_1__mac_col_inst/key_q_reg_62_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -19.1ps, genblk1_1__mac_col_inst/key_q_reg_60_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -29.4ps, genblk1_1__mac_col_inst/key_q_reg_37_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -25.6ps, genblk1_1__mac_col_inst/key_q_reg_38_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -25ps, genblk1_1__mac_col_inst/key_q_reg_57_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -21.4ps, genblk1_1__mac_col_inst/key_q_reg_14_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -22.2ps, genblk1_1__mac_col_inst/key_q_reg_33_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -29.7ps, genblk1_1__mac_col_inst/key_q_reg_58_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -19.5ps, genblk1_1__mac_col_inst/key_q_reg_34_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -18.5ps, genblk1_1__mac_col_inst/key_q_reg_11_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -19.4ps, genblk1_1__mac_col_inst/key_q_reg_10_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -19.6ps, genblk1_1__mac_col_inst/key_q_reg_59_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -12.2ps, genblk1_1__mac_col_inst/key_q_reg_45_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -22.3ps, genblk1_1__mac_col_inst/key_q_reg_61_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -25.8ps, genblk1_1__mac_col_inst/key_q_reg_32_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -11.5ps, genblk1_1__mac_col_inst/key_q_reg_51_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -12.4ps, genblk1_1__mac_col_inst/key_q_reg_54_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -26ps, genblk1_1__mac_col_inst/key_q_reg_56_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -23.2ps, genblk1_1__mac_col_inst/key_q_reg_36_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -21.7ps, genblk1_1__mac_col_inst/key_q_reg_9_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -28.7ps, genblk1_1__mac_col_inst/key_q_reg_13_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -18.3ps, genblk1_1__mac_col_inst/key_q_reg_1_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -11.6ps, genblk1_1__mac_col_inst/key_q_reg_50_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -22.4ps, genblk1_1__mac_col_inst/key_q_reg_35_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -28.6ps, genblk1_1__mac_col_inst/key_q_reg_8_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -19ps, genblk1_1__mac_col_inst/key_q_reg_41_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -12.7ps, genblk1_1__mac_col_inst/key_q_reg_21_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -26.9ps, genblk1_1__mac_col_inst/key_q_reg_5_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -22.2ps, genblk1_1__mac_col_inst/key_q_reg_53_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -31.3ps, genblk1_1__mac_col_inst/key_q_reg_17_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -20.8ps, genblk1_1__mac_col_inst/key_q_reg_46_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -20ps, genblk1_1__mac_col_inst/key_q_reg_12_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -28.4ps, genblk1_1__mac_col_inst/key_q_reg_19_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -16.4ps, genblk1_1__mac_col_inst/key_q_reg_49_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -21.4ps, genblk1_1__mac_col_inst/key_q_reg_6_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -16ps, genblk1_1__mac_col_inst/key_q_reg_42_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -24.2ps, genblk1_1__mac_col_inst/key_q_reg_3_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -14.6ps, genblk1_1__mac_col_inst/key_q_reg_20_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -18.6ps, genblk1_1__mac_col_inst/key_q_reg_2_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -27.2ps, genblk1_1__mac_col_inst/key_q_reg_18_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -22.3ps, genblk1_1__mac_col_inst/key_q_reg_39_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -17.1ps, genblk1_1__mac_col_inst/key_q_reg_44_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -14.7ps, genblk1_1__mac_col_inst/key_q_reg_40_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -18.1ps, genblk1_1__mac_col_inst/key_q_reg_0_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -19.5ps, genblk1_1__mac_col_inst/key_q_reg_22_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -18.3ps, genblk1_4__mac_col_inst/query_q_reg_26_/CP
[03/17 13:19:58   2230] skewClock is  advancing: -13.4ps, genblk1_4__mac_col_inst/query_q_reg_52_/CP
[03/17 13:19:58   2230]  ** Useful skew failure reasons **
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230]  ** Useful skew failure reasons **
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230]  ** Useful skew failure reasons **
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_5__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:19:58   2230] The sequential element genblk1_6__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:02   2234] |  -0.106|   -0.106| -72.669|  -72.669|    72.23%|   0:00:05.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:20:02   2234] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:03   2235] |  -0.104|   -0.104| -72.479|  -72.479|    72.30%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:20:03   2235] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:06   2239] |  -0.104|   -0.104| -71.775|  -71.775|    72.31%|   0:00:03.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:20:06   2239] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:10   2243] |  -0.104|   -0.104| -71.548|  -71.548|    72.31%|   0:00:04.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:10   2243] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:11   2243] |  -0.104|   -0.104| -71.435|  -71.435|    72.31%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:11   2243] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:11   2243] |  -0.104|   -0.104| -71.344|  -71.344|    72.31%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:11   2243] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:12   2244] |  -0.104|   -0.104| -71.133|  -71.133|    72.38%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:12   2244] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:12   2244] |  -0.104|   -0.104| -71.059|  -71.059|    72.39%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:12   2244] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:12   2244] |  -0.104|   -0.104| -71.029|  -71.029|    72.39%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:12   2244] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:13   2245] |  -0.105|   -0.105| -71.020|  -71.020|    72.40%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:13   2245] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:13   2245] |  -0.105|   -0.105| -71.003|  -71.003|    72.41%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:20:13   2245] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:13   2245] Analyzing useful skew in preCTS mode ...
[03/17 13:20:13   2246] skewClock is  advancing: -99.5ps, genblk1_4__mac_col_inst/key_q_reg_30_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -125.1ps, genblk1_4__mac_col_inst/query_q_reg_24_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -124.3ps, genblk1_1__mac_col_inst/query_q_reg_31_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -91.4ps, genblk1_6__mac_col_inst/key_q_reg_32_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -124.2ps, genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_0_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -123.1ps, genblk1_5__mac_col_inst/key_q_reg_39_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -121.1ps, genblk1_1__mac_col_inst/key_q_reg_16_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -123.4ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -123.3ps, genblk1_2__mac_col_inst/mac_8in_instance/product5_reg_1_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -123ps, genblk1_1__mac_col_inst/query_q_reg_7_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -122.8ps, genblk1_7__mac_col_inst/key_q_reg_38_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -122.3ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_3_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -122.1ps, genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -121.9ps, genblk1_5__mac_col_inst/key_q_reg_51_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -89.5ps, genblk1_6__mac_col_inst/key_q_reg_5_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -118.2ps, genblk1_2__mac_col_inst/key_q_reg_15_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -121.4ps, genblk1_5__mac_col_inst/key_q_reg_49_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -121.4ps, genblk1_7__mac_col_inst/key_q_reg_40_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -22.7ps, genblk1_2__mac_col_inst/key_q_reg_20_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -21.6ps, genblk1_3__mac_col_inst/mac_8in_instance/product0_reg_3_/CP
[03/17 13:20:13   2246] skewClock is  advancing: -12.2ps, genblk1_3__mac_col_inst/mac_8in_instance/product1_reg_2_/CP
[03/17 13:20:13   2246]  ** Useful skew failure reasons **
[03/17 13:20:13   2246] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_3__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246]  ** Useful skew failure reasons **
[03/17 13:20:13   2246] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_3__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246]  ** Useful skew failure reasons **
[03/17 13:20:13   2246] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_3__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:13   2246] The sequential element genblk1_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:17   2249] |  -0.100|   -0.100| -65.828|  -65.828|    72.43%|   0:00:04.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:20:17   2249] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:17   2249] |  -0.100|   -0.100| -65.811|  -65.811|    72.43%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:20:17   2249] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:17   2249] |  -0.100|   -0.100| -65.805|  -65.805|    72.43%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:20:17   2249] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:19   2251] |  -0.100|   -0.100| -65.281|  -65.281|    72.56%|   0:00:02.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:19   2251] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:20   2253] |  -0.100|   -0.100| -65.076|  -65.076|    72.61%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:20:20   2253] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:21   2253] |  -0.099|   -0.099| -64.968|  -64.968|    72.62%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:20:21   2253] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:27   2259] |  -0.099|   -0.099| -64.251|  -64.251|    72.63%|   0:00:06.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:20:27   2259] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:27   2259] |  -0.099|   -0.099| -64.242|  -64.242|    72.63%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:20:27   2259] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:20:28   2260] |  -0.099|   -0.099| -63.963|  -63.963|    72.68%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:28   2260] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:31   2263] |  -0.099|   -0.099| -63.807|  -63.807|    72.69%|   0:00:03.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:31   2263] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:31   2263] |  -0.099|   -0.099| -63.796|  -63.796|    72.70%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:31   2263] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:31   2263] |  -0.099|   -0.099| -63.795|  -63.795|    72.71%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:31   2263] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:32   2264] |  -0.099|   -0.099| -63.725|  -63.725|    72.72%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:32   2264] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:32   2264] |  -0.099|   -0.099| -63.622|  -63.622|    72.73%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:32   2264] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:33   2265] |  -0.099|   -0.099| -63.431|  -63.431|    72.75%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:33   2265] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:33   2265] |  -0.099|   -0.099| -63.423|  -63.423|    72.75%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:33   2265] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:33   2265] Analyzing useful skew in preCTS mode ...
[03/17 13:20:33   2265] skewClock is  advancing: -91.9ps, genblk1_6__mac_col_inst/key_q_reg_47_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -118.6ps, genblk1_1__mac_col_inst/query_q_reg_55_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -118.4ps, genblk1_4__mac_col_inst/key_q_reg_23_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -114.1ps, genblk1_2__mac_col_inst/key_q_reg_31_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -118.1ps, genblk1_5__mac_col_inst/query_q_reg_48_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -118ps, genblk1_5__mac_col_inst/key_q_reg_15_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -117.8ps, genblk1_7__mac_col_inst/mac_8in_instance/product5_reg_0_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -117.6ps, genblk1_7__mac_col_inst/query_q_reg_55_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -117.5ps, genblk1_7__mac_col_inst/mac_8in_instance/psum_1_0_reg_2_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -117.4ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_3_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -117.3ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_0_0_reg_2_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -112.5ps, genblk1_2__mac_col_inst/key_q_reg_19_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -116.9ps, genblk1_3__mac_col_inst/mac_8in_instance/product1_reg_3_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -116.8ps, genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_0_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -100.9ps, genblk1_0__mac_col_inst/key_q_reg_51_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -100.8ps, genblk1_0__mac_col_inst/key_q_reg_54_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -113ps, genblk1_1__mac_col_inst/key_q_reg_30_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -116.2ps, genblk1_6__mac_col_inst/query_q_reg_56_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -116.1ps, genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_2_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -116ps, genblk1_7__mac_col_inst/key_q_reg_37_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -116ps, genblk1_4__mac_col_inst/key_q_reg_27_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -30.3ps, genblk1_4__mac_col_inst/key_q_reg_62_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.6ps, genblk1_3__mac_col_inst/key_q_reg_54_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23ps, genblk1_3__mac_col_inst/key_q_reg_41_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -29.7ps, genblk1_4__mac_col_inst/key_q_reg_58_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.7ps, genblk1_3__mac_col_inst/key_q_reg_46_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -17.3ps, genblk1_3__mac_col_inst/key_q_reg_62_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -16.7ps, genblk1_4__mac_col_inst/key_q_reg_60_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -27.6ps, genblk1_4__mac_col_inst/key_q_reg_57_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -18.6ps, genblk1_4__mac_col_inst/key_q_reg_61_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.6ps, genblk1_3__mac_col_inst/key_q_reg_45_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -32.7ps, genblk1_3__mac_col_inst/key_q_reg_18_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -21.7ps, genblk1_3__mac_col_inst/key_q_reg_38_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -30.5ps, genblk1_3__mac_col_inst/key_q_reg_53_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -14ps, genblk1_3__mac_col_inst/key_q_reg_52_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -21.3ps, genblk1_3__mac_col_inst/key_q_reg_6_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.8ps, genblk1_3__mac_col_inst/key_q_reg_37_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -30.3ps, genblk1_3__mac_col_inst/key_q_reg_22_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.3ps, genblk1_3__mac_col_inst/key_q_reg_43_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -24.1ps, genblk1_4__mac_col_inst/key_q_reg_59_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.1ps, genblk1_3__mac_col_inst/key_q_reg_42_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -24.8ps, genblk1_3__mac_col_inst/key_q_reg_48_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -24.9ps, genblk1_3__mac_col_inst/key_q_reg_58_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -30.5ps, genblk1_3__mac_col_inst/key_q_reg_2_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -28.9ps, genblk1_3__mac_col_inst/key_q_reg_17_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -30.1ps, genblk1_3__mac_col_inst/key_q_reg_21_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -21.4ps, genblk1_3__mac_col_inst/key_q_reg_40_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -24ps, genblk1_3__mac_col_inst/key_q_reg_1_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -15.9ps, genblk1_3__mac_col_inst/key_q_reg_34_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.2ps, genblk1_3__mac_col_inst/key_q_reg_13_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -27.2ps, genblk1_4__mac_col_inst/key_q_reg_22_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -25.7ps, genblk1_4__mac_col_inst/key_q_reg_38_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -19.5ps, genblk1_3__mac_col_inst/key_q_reg_35_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -18.9ps, genblk1_4__mac_col_inst/key_q_reg_56_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -19.7ps, genblk1_3__mac_col_inst/key_q_reg_3_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -28.9ps, genblk1_3__mac_col_inst/key_q_reg_16_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.6ps, genblk1_3__mac_col_inst/key_q_reg_32_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -28.1ps, genblk1_4__mac_col_inst/key_q_reg_34_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -20.1ps, genblk1_3__mac_col_inst/key_q_reg_57_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.8ps, genblk1_3__mac_col_inst/key_q_reg_51_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -27.6ps, genblk1_3__mac_col_inst/key_q_reg_19_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -18.1ps, genblk1_3__mac_col_inst/key_q_reg_49_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -21.7ps, genblk1_3__mac_col_inst/key_q_reg_44_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -21.7ps, genblk1_3__mac_col_inst/key_q_reg_50_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -17.1ps, genblk1_3__mac_col_inst/key_q_reg_61_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -28.7ps, genblk1_3__mac_col_inst/key_q_reg_20_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -26.3ps, genblk1_4__mac_col_inst/key_q_reg_35_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -19ps, genblk1_4__mac_col_inst/key_q_reg_37_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -11.8ps, genblk1_3__mac_col_inst/key_q_reg_33_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -29ps, genblk1_4__mac_col_inst/key_q_reg_17_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -27.8ps, genblk1_4__mac_col_inst/key_q_reg_19_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.5ps, genblk1_3__mac_col_inst/key_q_reg_39_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -26.2ps, genblk1_3__mac_col_inst/key_q_reg_5_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -26.3ps, genblk1_4__mac_col_inst/key_q_reg_32_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -30.1ps, genblk1_4__mac_col_inst/key_q_reg_53_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.7ps, genblk1_3__mac_col_inst/key_q_reg_12_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -26.4ps, genblk1_4__mac_col_inst/key_q_reg_36_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -26.4ps, genblk1_4__mac_col_inst/key_q_reg_33_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.3ps, genblk1_3__mac_col_inst/key_q_reg_56_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.2ps, genblk1_3__mac_col_inst/key_q_reg_60_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.7ps, genblk1_3__mac_col_inst/key_q_reg_14_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -21.2ps, genblk1_3__mac_col_inst/key_q_reg_11_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -18.3ps, genblk1_4__mac_col_inst/key_q_reg_21_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -18.3ps, genblk1_3__mac_col_inst/key_q_reg_30_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.6ps, genblk1_3__mac_col_inst/key_q_reg_9_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -32ps, genblk1_4__mac_col_inst/key_q_reg_18_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -27.3ps, genblk1_3__mac_col_inst/key_q_reg_4_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.3ps, genblk1_3__mac_col_inst/key_q_reg_28_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -21.2ps, genblk1_4__mac_col_inst/key_q_reg_51_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.9ps, genblk1_3__mac_col_inst/key_q_reg_36_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -12.3ps, genblk1_4__mac_col_inst/key_q_reg_49_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.7ps, genblk1_4__mac_col_inst/key_q_reg_16_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.5ps, genblk1_3__mac_col_inst/key_q_reg_8_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.5ps, genblk1_4__mac_col_inst/key_q_reg_50_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -17.5ps, genblk1_4__mac_col_inst/key_q_reg_54_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -13.8ps, genblk1_3__mac_col_inst/key_q_reg_27_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -12.9ps, genblk1_5__mac_col_inst/key_q_reg_35_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22.8ps, genblk1_3__mac_col_inst/key_q_reg_0_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.3ps, genblk1_3__mac_col_inst/key_q_reg_25_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.3ps, genblk1_3__mac_col_inst/key_q_reg_26_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -22ps, genblk1_3__mac_col_inst/key_q_reg_10_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -26.4ps, genblk1_4__mac_col_inst/key_q_reg_20_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.4ps, genblk1_4__mac_col_inst/key_q_reg_52_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.3ps, genblk1_3__mac_col_inst/key_q_reg_24_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.3ps, genblk1_3__mac_col_inst/key_q_reg_29_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -13.5ps, genblk1_4__mac_col_inst/key_q_reg_14_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -27ps, genblk1_4__mac_col_inst/key_q_reg_25_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -13.6ps, genblk1_7__mac_col_inst/key_q_reg_30_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -17.9ps, genblk1_4__mac_col_inst/key_q_reg_13_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -26.4ps, genblk1_4__mac_col_inst/key_q_reg_29_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -19.8ps, genblk1_4__mac_col_inst/key_q_reg_10_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -13.7ps, genblk1_4__mac_col_inst/key_q_reg_9_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -23.8ps, genblk1_4__mac_col_inst/key_q_reg_30_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -18.2ps, genblk1_4__mac_col_inst/key_q_reg_11_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -13.8ps, genblk1_4__mac_col_inst/key_q_reg_46_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -17.7ps, genblk1_4__mac_col_inst/key_q_reg_12_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -17.1ps, genblk1_6__mac_col_inst/query_q_reg_39_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -10.5ps, genblk1_6__mac_col_inst/query_q_reg_8_/CP
[03/17 13:20:33   2265] skewClock is  advancing: -10.1ps, genblk1_4__mac_col_inst/query_q_reg_39_/CP
[03/17 13:20:33   2265]  ** Useful skew failure reasons **
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_6__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_6__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2265] The sequential element genblk1_2__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266]  ** Useful skew failure reasons **
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_2__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266]  ** Useful skew failure reasons **
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_5__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] The sequential element genblk1_2__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:20:33   2266] |  -0.099|   -0.099| -64.035|  -64.035|    72.77%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:20:33   2266] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:20:33   2266] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:20:33   2266] 
[03/17 13:20:33   2266] *** Finish Core Optimize Step (cpu=0:03:33 real=0:03:33 mem=1594.4M) ***
[03/17 13:20:33   2266] Active Path Group: default 
[03/17 13:20:34   2266] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:20:34   2266] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:20:34   2266] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:20:34   2266] |   0.006|   -0.099|   0.000|  -64.035|    72.77%|   0:00:01.0| 1594.4M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/psum_1_1_ |
[03/17 13:20:34   2266] |        |         |        |         |          |            |        |          |         | reg_1_/E                                           |
[03/17 13:20:34   2266] |   0.014|   -0.099|   0.000|  -64.035|    72.77%|   0:00:00.0| 1594.4M|   WC_VIEW|  default| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:20:34   2266] |        |         |        |         |          |            |        |          |         | reg_0_/CN                                          |
[03/17 13:20:35   2267] |   0.017|   -0.099|   0.000|  -64.034|    72.78%|   0:00:01.0| 1594.4M|   WC_VIEW|  default| genblk1_5__mac_col_inst/key_q_reg_4_/E             |
[03/17 13:20:35   2267] |   0.017|   -0.099|   0.000|  -64.034|    72.78%|   0:00:00.0| 1594.4M|   WC_VIEW|  default| genblk1_5__mac_col_inst/key_q_reg_4_/E             |
[03/17 13:20:35   2267] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:20:35   2267] 
[03/17 13:20:35   2267] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1594.4M) ***
[03/17 13:20:35   2267] 
[03/17 13:20:35   2267] *** Finished Optimize Step Cumulative (cpu=0:03:34 real=0:03:35 mem=1594.4M) ***
[03/17 13:20:35   2267] ** GigaOpt Optimizer WNS Slack -0.099 TNS Slack -64.034 Density 72.78
[03/17 13:20:35   2267] Placement Snapshot: Density distribution:
[03/17 13:20:35   2267] [1.00 -  +++]: 13 (2.95%)
[03/17 13:20:35   2267] [0.95 - 1.00]: 2 (0.45%)
[03/17 13:20:35   2267] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:20:35   2267] [0.85 - 0.90]: 1 (0.23%)
[03/17 13:20:35   2267] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:20:35   2267] [0.75 - 0.80]: 4 (0.91%)
[03/17 13:20:35   2267] [0.70 - 0.75]: 3 (0.68%)
[03/17 13:20:35   2267] [0.65 - 0.70]: 4 (0.91%)
[03/17 13:20:35   2267] [0.60 - 0.65]: 4 (0.91%)
[03/17 13:20:35   2267] [0.55 - 0.60]: 11 (2.49%)
[03/17 13:20:35   2267] [0.50 - 0.55]: 9 (2.04%)
[03/17 13:20:35   2267] [0.45 - 0.50]: 18 (4.08%)
[03/17 13:20:35   2267] [0.40 - 0.45]: 29 (6.58%)
[03/17 13:20:35   2267] [0.35 - 0.40]: 32 (7.26%)
[03/17 13:20:35   2267] [0.30 - 0.35]: 39 (8.84%)
[03/17 13:20:35   2267] [0.25 - 0.30]: 72 (16.33%)
[03/17 13:20:35   2267] [0.20 - 0.25]: 60 (13.61%)
[03/17 13:20:35   2267] [0.15 - 0.20]: 76 (17.23%)
[03/17 13:20:35   2267] [0.10 - 0.15]: 42 (9.52%)
[03/17 13:20:35   2267] [0.05 - 0.10]: 14 (3.17%)
[03/17 13:20:35   2267] [0.00 - 0.05]: 1 (0.23%)
[03/17 13:20:35   2267] Begin: Area Reclaim Optimization
[03/17 13:20:35   2268] Reclaim Optimization WNS Slack -0.099  TNS Slack -64.034 Density 72.78
[03/17 13:20:35   2268] +----------+---------+--------+--------+------------+--------+
[03/17 13:20:35   2268] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:20:35   2268] +----------+---------+--------+--------+------------+--------+
[03/17 13:20:35   2268] |    72.78%|        -|  -0.099| -64.034|   0:00:00.0| 1594.4M|
[03/17 13:20:40   2272] |    72.14%|      499|  -0.099| -63.596|   0:00:05.0| 1594.4M|
[03/17 13:20:47   2279] |    71.05%|     1411|  -0.096| -63.114|   0:00:07.0| 1594.4M|
[03/17 13:20:48   2280] |    71.02%|       69|  -0.095| -63.110|   0:00:01.0| 1594.4M|
[03/17 13:20:48   2280] |    71.02%|        4|  -0.095| -63.110|   0:00:00.0| 1594.4M|
[03/17 13:20:48   2280] |    71.02%|        0|  -0.095| -63.110|   0:00:00.0| 1594.4M|
[03/17 13:20:48   2280] +----------+---------+--------+--------+------------+--------+
[03/17 13:20:48   2280] Reclaim Optimization End WNS Slack -0.095  TNS Slack -63.110 Density 71.02
[03/17 13:20:48   2280] 
[03/17 13:20:48   2280] ** Summary: Restruct = 0 Buffer Deletion = 420 Declone = 145 Resize = 1279 **
[03/17 13:20:48   2280] --------------------------------------------------------------
[03/17 13:20:48   2280] |                                   | Total     | Sequential |
[03/17 13:20:48   2280] --------------------------------------------------------------
[03/17 13:20:48   2280] | Num insts resized                 |    1210  |      48    |
[03/17 13:20:48   2280] | Num insts undone                  |     204  |       0    |
[03/17 13:20:48   2280] | Num insts Downsized               |    1210  |      48    |
[03/17 13:20:48   2280] | Num insts Samesized               |       0  |       0    |
[03/17 13:20:48   2280] | Num insts Upsized                 |       0  |       0    |
[03/17 13:20:48   2280] | Num multiple commits+uncommits    |      71  |       -    |
[03/17 13:20:48   2280] --------------------------------------------------------------
[03/17 13:20:48   2280] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:20:48   2280] Layer 7 has 342 constrained nets 
[03/17 13:20:48   2280] **** End NDR-Layer Usage Statistics ****
[03/17 13:20:48   2280] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.0) (real = 0:00:13.0) **
[03/17 13:20:48   2280] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1594.44M, totSessionCpu=0:38:01).
[03/17 13:20:48   2280] Placement Snapshot: Density distribution:
[03/17 13:20:48   2280] [1.00 -  +++]: 13 (2.95%)
[03/17 13:20:48   2280] [0.95 - 1.00]: 2 (0.45%)
[03/17 13:20:48   2280] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:20:48   2280] [0.85 - 0.90]: 1 (0.23%)
[03/17 13:20:48   2280] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:20:48   2280] [0.75 - 0.80]: 4 (0.91%)
[03/17 13:20:48   2280] [0.70 - 0.75]: 5 (1.13%)
[03/17 13:20:48   2280] [0.65 - 0.70]: 2 (0.45%)
[03/17 13:20:48   2280] [0.60 - 0.65]: 5 (1.13%)
[03/17 13:20:48   2280] [0.55 - 0.60]: 10 (2.27%)
[03/17 13:20:48   2280] [0.50 - 0.55]: 12 (2.72%)
[03/17 13:20:48   2280] [0.45 - 0.50]: 18 (4.08%)
[03/17 13:20:48   2280] [0.40 - 0.45]: 36 (8.16%)
[03/17 13:20:48   2280] [0.35 - 0.40]: 31 (7.03%)
[03/17 13:20:48   2280] [0.30 - 0.35]: 52 (11.79%)
[03/17 13:20:48   2280] [0.25 - 0.30]: 81 (18.37%)
[03/17 13:20:48   2280] [0.20 - 0.25]: 74 (16.78%)
[03/17 13:20:48   2280] [0.15 - 0.20]: 61 (13.83%)
[03/17 13:20:48   2280] [0.10 - 0.15]: 23 (5.22%)
[03/17 13:20:48   2280] [0.05 - 0.10]: 4 (0.91%)
[03/17 13:20:48   2280] [0.00 - 0.05]: 0 (0.00%)
[03/17 13:20:48   2280] *** Starting refinePlace (0:38:01 mem=1594.4M) ***
[03/17 13:20:48   2280] Total net bbox length = 3.313e+05 (1.475e+05 1.837e+05) (ext = 1.282e+04)
[03/17 13:20:48   2280] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:20:48   2280] default core: bins with density >  0.75 = 55.8 % ( 270 / 484 )
[03/17 13:20:48   2280] Density distribution unevenness ratio = 9.989%
[03/17 13:20:48   2280] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1594.4MB) @(0:38:01 - 0:38:01).
[03/17 13:20:48   2280] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:20:48   2280] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1594.4MB
[03/17 13:20:48   2280] Starting refinePlace ...
[03/17 13:20:48   2280] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:20:48   2281] default core: bins with density >  0.75 = 52.1 % ( 252 / 484 )
[03/17 13:20:48   2281] Density distribution unevenness ratio = 9.715%
[03/17 13:20:49   2281]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:20:49   2281] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1599.1MB) @(0:38:01 - 0:38:02).
[03/17 13:20:49   2281] Move report: preRPlace moves 6283 insts, mean move: 0.66 um, max move: 5.00 um
[03/17 13:20:49   2281] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_OCPC3072_q_temp_153_): (321.00, 305.20) --> (324.20, 303.40)
[03/17 13:20:49   2281] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/17 13:20:49   2281] Move report: Detail placement moves 6283 insts, mean move: 0.66 um, max move: 5.00 um
[03/17 13:20:49   2281] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_OCPC3072_q_temp_153_): (321.00, 305.20) --> (324.20, 303.40)
[03/17 13:20:49   2281] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1599.1MB
[03/17 13:20:49   2281] Statistics of distance of Instance movement in refine placement:
[03/17 13:20:49   2281]   maximum (X+Y) =         5.00 um
[03/17 13:20:49   2281]   inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_OCPC3072_q_temp_153_) with max move: (321, 305.2) -> (324.2, 303.4)
[03/17 13:20:49   2281]   mean    (X+Y) =         0.66 um
[03/17 13:20:49   2281] Summary Report:
[03/17 13:20:49   2281] Instances move: 6283 (out of 28880 movable)
[03/17 13:20:49   2281] Mean displacement: 0.66 um
[03/17 13:20:49   2281] Max displacement: 5.00 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/FE_OCPC3072_q_temp_153_) (321, 305.2) -> (324.2, 303.4)
[03/17 13:20:49   2281] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/17 13:20:49   2281] Total instances moved : 6283
[03/17 13:20:49   2281] Total net bbox length = 3.342e+05 (1.495e+05 1.846e+05) (ext = 1.282e+04)
[03/17 13:20:49   2281] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1599.1MB
[03/17 13:20:49   2281] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1599.1MB) @(0:38:01 - 0:38:02).
[03/17 13:20:49   2281] *** Finished refinePlace (0:38:02 mem=1599.1M) ***
[03/17 13:20:49   2281] Finished re-routing un-routed nets (0:00:00.0 1599.1M)
[03/17 13:20:49   2281] 
[03/17 13:20:49   2281] 
[03/17 13:20:49   2281] Density : 0.7102
[03/17 13:20:49   2281] Max route overflow : 0.0000
[03/17 13:20:49   2281] 
[03/17 13:20:49   2281] 
[03/17 13:20:49   2281] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1599.1M) ***
[03/17 13:20:49   2282] ** GigaOpt Optimizer WNS Slack -0.095 TNS Slack -63.107 Density 71.02
[03/17 13:20:49   2282] Optimizer WNS Pass 5
[03/17 13:20:49   2282] Active Path Group: reg2reg  
[03/17 13:20:49   2282] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:20:49   2282] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:20:49   2282] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:20:49   2282] |  -0.095|   -0.095| -63.107|  -63.107|    71.02%|   0:00:00.0| 1599.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:20:49   2282] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:30   2322] |  -0.096|   -0.096| -60.632|  -60.632|    71.08%|   0:00:41.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:21:30   2322] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:31   2323] |  -0.096|   -0.096| -60.591|  -60.591|    71.08%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:21:31   2323] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:31   2323] |  -0.096|   -0.096| -60.397|  -60.397|    71.13%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:21:31   2323] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:31   2324] |  -0.096|   -0.096| -60.310|  -60.310|    71.13%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:21:31   2324] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:32   2325] |  -0.093|   -0.093| -60.291|  -60.291|    71.13%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:21:32   2325] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:45   2337] |  -0.093|   -0.093| -59.733|  -59.733|    71.13%|   0:00:13.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:21:45   2337] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:45   2338] |  -0.094|   -0.094| -59.669|  -59.669|    71.13%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:21:45   2338] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:46   2338] |  -0.094|   -0.094| -59.319|  -59.319|    71.19%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:21:46   2338] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:46   2338] |  -0.094|   -0.094| -59.300|  -59.300|    71.19%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:21:46   2338] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:47   2340] |  -0.093|   -0.093| -59.297|  -59.297|    71.20%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:21:47   2340] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:48   2340] |  -0.093|   -0.093| -59.274|  -59.274|    71.21%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:21:48   2340] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:21:48   2341] Analyzing useful skew in preCTS mode ...
[03/17 13:21:48   2341] skewClock is  advancing: -114.4ps, genblk1_7__mac_col_inst/key_q_reg_51_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -91.2ps, genblk1_1__mac_col_inst/key_q_reg_52_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -95.5ps, genblk1_4__mac_col_inst/key_q_reg_63_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -111.6ps, genblk1_7__mac_col_inst/key_q_reg_42_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -84.7ps, genblk1_6__mac_col_inst/key_q_reg_34_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -110.7ps, genblk1_5__mac_col_inst/key_q_reg_7_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -102.8ps, genblk1_4__mac_col_inst/key_q_reg_45_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -110.3ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -94.3ps, genblk1_4__mac_col_inst/key_q_reg_48_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -109.9ps, genblk1_3__mac_col_inst/mac_8in_instance/product7_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -100.3ps, genblk1_4__mac_col_inst/key_q_reg_41_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -95ps, genblk1_2__mac_col_inst/key_q_reg_55_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -107.9ps, genblk1_1__mac_col_inst/key_q_reg_29_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -108.9ps, genblk1_4__mac_col_inst/query_q_reg_40_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -100.7ps, genblk1_4__mac_col_inst/key_q_reg_43_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -106.4ps, genblk1_0__mac_col_inst/key_q_reg_7_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.7ps, genblk1_6__mac_col_inst/key_q_reg_60_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13ps, genblk1_3__mac_col_inst/key_q_reg_17_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -24.8ps, genblk1_0__mac_col_inst/key_q_reg_12_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15ps, genblk1_2__mac_col_inst/key_q_reg_28_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -10.6ps, genblk1_3__mac_col_inst/key_q_reg_16_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.3ps, genblk1_3__mac_col_inst/key_q_reg_20_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.3ps, genblk1_2__mac_col_inst/key_q_reg_27_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -11.3ps, genblk1_3__mac_col_inst/key_q_reg_5_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13.9ps, genblk1_5__mac_col_inst/key_q_reg_20_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13.2ps, genblk1_6__mac_col_inst/key_q_reg_45_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.6ps, genblk1_5__mac_col_inst/key_q_reg_18_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.4ps, genblk1_2__mac_col_inst/key_q_reg_35_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -10.2ps, genblk1_5__mac_col_inst/key_q_reg_19_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -24.7ps, genblk1_5__mac_col_inst/key_q_reg_52_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -10.3ps, genblk1_6__mac_col_inst/key_q_reg_5_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.2ps, genblk1_5__mac_col_inst/key_q_reg_8_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -24.8ps, genblk1_5__mac_col_inst/key_q_reg_39_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14ps, genblk1_1__mac_col_inst/key_q_reg_43_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -17.4ps, genblk1_1__mac_col_inst/key_q_reg_22_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -36.2ps, genblk1_5__mac_col_inst/query_q_reg_48_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13.3ps, genblk1_0__mac_col_inst/key_q_reg_30_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -31.3ps, genblk1_0__mac_col_inst/query_q_reg_56_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -30.5ps, genblk1_6__mac_col_inst/query_q_reg_8_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -28.3ps, genblk1_4__mac_col_inst/query_q_reg_48_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.5ps, genblk1_1__mac_col_inst/key_q_reg_16_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.7ps, genblk1_1__mac_col_inst/query_q_reg_28_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.7ps, genblk1_4__mac_col_inst/key_q_reg_1_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -24.2ps, genblk1_0__mac_col_inst/query_q_reg_30_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.9ps, genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -19.6ps, genblk1_0__mac_col_inst/query_q_reg_24_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -21.3ps, genblk1_0__mac_col_inst/query_q_reg_60_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -20.8ps, genblk1_1__mac_col_inst/query_q_reg_7_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.9ps, genblk1_5__mac_col_inst/key_q_reg_15_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -11.6ps, genblk1_7__mac_col_inst/mac_8in_instance/product1_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.7ps, genblk1_1__mac_col_inst/query_q_reg_22_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -11.2ps, genblk1_5__mac_col_inst/key_q_reg_60_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -18.7ps, genblk1_7__mac_col_inst/key_q_reg_7_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -10.7ps, genblk1_0__mac_col_inst/query_q_reg_40_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.7ps, genblk1_5__mac_col_inst/query_q_reg_63_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.1ps, genblk1_1__mac_col_inst/mac_8in_instance/product7_reg_1_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -17.6ps, genblk1_6__mac_col_inst/query_q_reg_40_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -17.5ps, genblk1_0__mac_col_inst/query_q_reg_47_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -17.5ps, genblk1_0__mac_col_inst/query_q_reg_54_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -17.5ps, genblk1_1__mac_col_inst/mac_8in_instance/product2_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -16.9ps, genblk1_0__mac_col_inst/query_q_reg_8_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -16.4ps, genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -16.1ps, genblk1_3__mac_col_inst/query_q_reg_23_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -16.1ps, genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.7ps, genblk1_1__mac_col_inst/query_q_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.6ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_reg_0_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.4ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.1ps, genblk1_7__mac_col_inst/key_q_reg_44_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.1ps, genblk1_4__mac_col_inst/query_q_reg_24_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.1ps, genblk1_6__mac_col_inst/query_q_reg_56_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.3ps, genblk1_0__mac_col_inst/query_q_reg_32_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15.1ps, genblk1_7__mac_col_inst/query_q_reg_55_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -15ps, genblk1_1__mac_col_inst/query_q_reg_54_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.9ps, genblk1_7__mac_col_inst/query_q_reg_8_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.6ps, genblk1_1__mac_col_inst/query_q_reg_26_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.4ps, genblk1_7__mac_col_inst/key_q_reg_13_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.4ps, genblk1_7__mac_col_inst/key_q_reg_43_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -14.1ps, genblk1_7__mac_col_inst/key_q_reg_35_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13.9ps, genblk1_3__mac_col_inst/query_q_reg_24_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13.8ps, genblk1_1__mac_col_inst/query_q_reg_31_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13ps, genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_reg_2_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -13ps, genblk1_0__mac_col_inst/query_q_reg_55_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.9ps, genblk1_6__mac_col_inst/mac_8in_instance/product3_reg_1_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.9ps, genblk1_7__mac_col_inst/key_q_reg_40_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.6ps, genblk1_7__mac_col_inst/key_q_reg_50_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.6ps, genblk1_1__mac_col_inst/query_q_reg_55_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -12.4ps, genblk1_4__mac_col_inst/query_q_reg_46_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -11.9ps, genblk1_0__mac_col_inst/query_q_reg_31_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -11.6ps, genblk1_1__mac_col_inst/query_q_reg_30_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -11.5ps, genblk1_0__mac_col_inst/query_q_reg_63_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -11.4ps, genblk1_4__mac_col_inst/query_q_reg_15_/CP
[03/17 13:21:48   2341] skewClock is  advancing: -10.1ps, genblk1_0__mac_col_inst/query_q_reg_62_/CP
[03/17 13:21:48   2341]  ** Useful skew failure reasons **
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_5__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_6__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341]  ** Useful skew failure reasons **
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_5__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_6__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341]  ** Useful skew failure reasons **
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/key_q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_5__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_6__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_2__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:21:48   2341] The sequential element genblk1_7__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:04   2357] |  -0.090|   -0.090| -56.010|  -56.010|    71.23%|   0:00:16.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:22:04   2357] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:05   2358] |  -0.090|   -0.090| -55.890|  -55.890|    71.23%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:22:05   2358] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:06   2359] |  -0.089|   -0.089| -55.159|  -55.159|    71.33%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:22:06   2359] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:08   2361] |  -0.089|   -0.089| -54.306|  -54.306|    71.39%|   0:00:02.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:22:08   2361] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:09   2361] |  -0.089|   -0.089| -54.286|  -54.286|    71.39%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:22:09   2361] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:09   2361] |  -0.089|   -0.089| -54.247|  -54.247|    71.40%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:22:09   2361] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:09   2361] |  -0.089|   -0.089| -54.243|  -54.243|    71.44%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:22:09   2361] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:09   2362] Analyzing useful skew in preCTS mode ...
[03/17 13:22:10   2362] skewClock is  advancing: -106.7ps, genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_4_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -106.5ps, genblk1_1__mac_col_inst/query_q_reg_23_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -106.2ps, genblk1_3__mac_col_inst/mac_8in_instance/product6_reg_0_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -106.1ps, genblk1_4__mac_col_inst/key_q_reg_6_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -97.9ps, genblk1_4__mac_col_inst/key_q_reg_40_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -105.6ps, genblk1_4__mac_col_inst/query_q_reg_31_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -105.4ps, genblk1_2__mac_col_inst/key_q_reg_63_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -105.4ps, genblk1_4__mac_col_inst/key_q_reg_8_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -105.4ps, genblk1_7__mac_col_inst/key_q_reg_49_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -105.1ps, genblk1_7__mac_col_inst/key_q_reg_48_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -98.2ps, genblk1_3__mac_col_inst/key_q_reg_15_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -78.3ps, genblk1_3__mac_col_inst/key_q_reg_59_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -98.4ps, genblk1_4__mac_col_inst/key_q_reg_42_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -104.2ps, genblk1_0__mac_col_inst/key_q_reg_29_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -77.2ps, genblk1_3__mac_col_inst/key_q_reg_55_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -102.3ps, genblk1_1__mac_col_inst/key_q_reg_4_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -104.1ps, genblk1_3__mac_col_inst/mac_8in_instance/product6_reg_2_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -104ps, genblk1_1__mac_col_inst/key_q_reg_28_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -104ps, genblk1_4__mac_col_inst/key_q_reg_5_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -95.7ps, genblk1_0__mac_col_inst/key_q_reg_58_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -103.2ps, genblk1_0__mac_col_inst/query_q_reg_48_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -28.5ps, genblk1_2__mac_col_inst/key_q_reg_5_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -21.2ps, genblk1_1__mac_col_inst/key_q_reg_2_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.2ps, genblk1_2__mac_col_inst/key_q_reg_30_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -31.7ps, genblk1_1__mac_col_inst/key_q_reg_0_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -14ps, genblk1_0__mac_col_inst/key_q_reg_21_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -17.3ps, genblk1_2__mac_col_inst/key_q_reg_37_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -25.9ps, genblk1_4__mac_col_inst/query_q_reg_47_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -26.8ps, genblk1_4__mac_col_inst/key_q_reg_13_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -15.2ps, genblk1_2__mac_col_inst/key_q_reg_61_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -14ps, genblk1_2__mac_col_inst/key_q_reg_38_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -15.7ps, genblk1_2__mac_col_inst/key_q_reg_58_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.2ps, genblk1_2__mac_col_inst/key_q_reg_53_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -26.3ps, genblk1_2__mac_col_inst/key_q_reg_22_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.2ps, genblk1_2__mac_col_inst/key_q_reg_2_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.6ps, genblk1_2__mac_col_inst/key_q_reg_29_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.5ps, genblk1_2__mac_col_inst/key_q_reg_36_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -17.2ps, genblk1_2__mac_col_inst/key_q_reg_33_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -11.7ps, genblk1_2__mac_col_inst/key_q_reg_54_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.7ps, genblk1_2__mac_col_inst/key_q_reg_14_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.1ps, genblk1_2__mac_col_inst/key_q_reg_50_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.6ps, genblk1_2__mac_col_inst/key_q_reg_28_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.7ps, genblk1_2__mac_col_inst/key_q_reg_27_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.2ps, genblk1_2__mac_col_inst/key_q_reg_52_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.2ps, genblk1_2__mac_col_inst/key_q_reg_34_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -11.4ps, genblk1_2__mac_col_inst/key_q_reg_49_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -15.7ps, genblk1_2__mac_col_inst/key_q_reg_0_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -11.6ps, genblk1_2__mac_col_inst/key_q_reg_4_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -13ps, genblk1_2__mac_col_inst/key_q_reg_59_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -17.8ps, genblk1_2__mac_col_inst/key_q_reg_32_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.2ps, genblk1_2__mac_col_inst/key_q_reg_26_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -14.1ps, genblk1_2__mac_col_inst/key_q_reg_56_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -52ps, genblk1_0__mac_col_inst/query_q_reg_31_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -21.6ps, genblk1_4__mac_col_inst/key_q_reg_11_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -14.2ps, genblk1_2__mac_col_inst/key_q_reg_21_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.2ps, genblk1_2__mac_col_inst/key_q_reg_48_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.6ps, genblk1_2__mac_col_inst/key_q_reg_24_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -13.9ps, genblk1_2__mac_col_inst/key_q_reg_60_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.5ps, genblk1_2__mac_col_inst/key_q_reg_6_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.8ps, genblk1_2__mac_col_inst/key_q_reg_35_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.1ps, genblk1_2__mac_col_inst/key_q_reg_51_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -13.5ps, genblk1_2__mac_col_inst/key_q_reg_13_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -15.9ps, genblk1_2__mac_col_inst/key_q_reg_10_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -22.6ps, genblk1_4__mac_col_inst/key_q_reg_12_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -11.2ps, genblk1_2__mac_col_inst/key_q_reg_11_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.9ps, genblk1_2__mac_col_inst/key_q_reg_9_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.8ps, genblk1_2__mac_col_inst/key_q_reg_8_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -14.5ps, genblk1_2__mac_col_inst/key_q_reg_16_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.8ps, genblk1_2__mac_col_inst/key_q_reg_7_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -18.8ps, genblk1_0__mac_col_inst/query_q_reg_30_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -16.2ps, genblk1_2__mac_col_inst/key_q_reg_17_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -21.6ps, genblk1_2__mac_col_inst/key_q_reg_31_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -21.1ps, genblk1_2__mac_col_inst/key_q_reg_19_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -13.5ps, genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_2_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -19.8ps, genblk1_5__mac_col_inst/mac_8in_instance/product7_reg_2_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -10.5ps, genblk1_2__mac_col_inst/key_q_reg_46_/CP
[03/17 13:22:10   2362] skewClock is  advancing: -12.7ps, genblk1_2__mac_col_inst/key_q_reg_55_/CP
[03/17 13:22:10   2362]  ** Useful skew failure reasons **
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_5__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_3__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_6__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362]  ** Useful skew failure reasons **
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_5__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_3__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_6__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362]  ** Useful skew failure reasons **
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_5__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_5__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_3__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_3__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_1__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_2__mac_col_inst/query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] The sequential element genblk1_6__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 13:22:10   2362] |  -0.089|   -0.089| -53.874|  -53.874|    71.44%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:22:10   2362] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:10   2362] |  -0.090|   -0.090| -53.878|  -53.878|    71.44%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:22:10   2362] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:10   2362] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:22:10   2362] 
[03/17 13:22:10   2362] *** Finish Core Optimize Step (cpu=0:01:20 real=0:01:21 mem=1600.1M) ***
[03/17 13:22:10   2362] Active Path Group: default 
[03/17 13:22:10   2362] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:22:10   2362] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:22:10   2362] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:22:10   2362] |   0.001|   -0.090|   0.000|  -53.878|    71.44%|   0:00:00.0| 1600.1M|   WC_VIEW|  default| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:22:10   2362] |        |         |        |         |          |            |        |          |         | reg_0_/CN                                          |
[03/17 13:22:10   2362] |   0.011|   -0.090|   0.000|  -53.878|    71.45%|   0:00:00.0| 1600.1M|   WC_VIEW|  default| genblk1_7__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:22:10   2362] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:22:12   2365] |   0.015|   -0.090|   0.000|  -52.699|    71.45%|   0:00:02.0| 1629.2M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:12   2365] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:22:12   2365] |   0.015|   -0.090|   0.000|  -52.699|    71.45%|   0:00:00.0| 1629.2M|   WC_VIEW|  default| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:12   2365] |        |         |        |         |          |            |        |          |         | reg_1_/CN                                          |
[03/17 13:22:12   2365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:22:12   2365] 
[03/17 13:22:12   2365] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=1629.2M) ***
[03/17 13:22:12   2365] 
[03/17 13:22:12   2365] *** Finished Optimize Step Cumulative (cpu=0:01:23 real=0:01:23 mem=1629.2M) ***
[03/17 13:22:12   2365] ** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -52.699 Density 71.45
[03/17 13:22:12   2365] *** Starting refinePlace (0:39:25 mem=1629.2M) ***
[03/17 13:22:13   2365] Total net bbox length = 3.367e+05 (1.507e+05 1.860e+05) (ext = 1.282e+04)
[03/17 13:22:13   2365] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:22:13   2365] default core: bins with density >  0.75 = 57.6 % ( 279 / 484 )
[03/17 13:22:13   2365] Density distribution unevenness ratio = 9.939%
[03/17 13:22:13   2365] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1629.2MB) @(0:39:26 - 0:39:26).
[03/17 13:22:13   2365] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:22:13   2365] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1629.2MB
[03/17 13:22:13   2365] Starting refinePlace ...
[03/17 13:22:13   2365] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:22:13   2365] default core: bins with density >  0.75 = 53.9 % ( 261 / 484 )
[03/17 13:22:13   2365] Density distribution unevenness ratio = 9.682%
[03/17 13:22:13   2366]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:22:13   2366] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1629.2MB) @(0:39:26 - 0:39:26).
[03/17 13:22:13   2366] Move report: preRPlace moves 2733 insts, mean move: 0.61 um, max move: 5.40 um
[03/17 13:22:13   2366] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_17701_0): (379.60, 362.80) --> (377.80, 359.20)
[03/17 13:22:13   2366] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/17 13:22:13   2366] wireLenOptFixPriorityInst 0 inst fixed
[03/17 13:22:13   2366] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:22:13   2366] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1629.2MB) @(0:39:26 - 0:39:26).
[03/17 13:22:13   2366] Move report: Detail placement moves 2733 insts, mean move: 0.61 um, max move: 5.40 um
[03/17 13:22:13   2366] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_17701_0): (379.60, 362.80) --> (377.80, 359.20)
[03/17 13:22:13   2366] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1629.2MB
[03/17 13:22:13   2366] Statistics of distance of Instance movement in refine placement:
[03/17 13:22:13   2366]   maximum (X+Y) =         5.40 um
[03/17 13:22:13   2366]   inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_17701_0) with max move: (379.6, 362.8) -> (377.8, 359.2)
[03/17 13:22:13   2366]   mean    (X+Y) =         0.61 um
[03/17 13:22:13   2366] Total instances flipped for legalization: 5456
[03/17 13:22:13   2366] Summary Report:
[03/17 13:22:13   2366] Instances move: 2733 (out of 29218 movable)
[03/17 13:22:13   2366] Mean displacement: 0.61 um
[03/17 13:22:13   2366] Max displacement: 5.40 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_17701_0) (379.6, 362.8) -> (377.8, 359.2)
[03/17 13:22:13   2366] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/17 13:22:13   2366] Total instances moved : 2733
[03/17 13:22:13   2366] Total net bbox length = 3.375e+05 (1.514e+05 1.861e+05) (ext = 1.281e+04)
[03/17 13:22:13   2366] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1629.2MB
[03/17 13:22:13   2366] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1629.2MB) @(0:39:25 - 0:39:26).
[03/17 13:22:13   2366] *** Finished refinePlace (0:39:26 mem=1629.2M) ***
[03/17 13:22:13   2366] Finished re-routing un-routed nets (0:00:00.0 1629.2M)
[03/17 13:22:13   2366] 
[03/17 13:22:14   2366] 
[03/17 13:22:14   2366] Density : 0.7146
[03/17 13:22:14   2366] Max route overflow : 0.0000
[03/17 13:22:14   2366] 
[03/17 13:22:14   2366] 
[03/17 13:22:14   2366] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1629.2M) ***
[03/17 13:22:14   2366] ** GigaOpt Optimizer WNS Slack -0.093 TNS Slack -52.753 Density 71.46
[03/17 13:22:14   2366] Recovering Place ECO bump
[03/17 13:22:14   2366] Active Path Group: reg2reg  
[03/17 13:22:14   2367] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:22:14   2367] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:22:14   2367] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:22:14   2367] |  -0.093|   -0.093| -52.753|  -52.753|    71.46%|   0:00:00.0| 1629.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:22:14   2367] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:22:20   2373] |  -0.083|   -0.083| -50.789|  -50.789|    71.45%|   0:00:06.0| 1610.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:22:20   2373] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:50   2403] |  -0.083|   -0.083| -48.374|  -48.374|    71.46%|   0:00:30.0| 1609.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:50   2403] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:51   2404] |  -0.083|   -0.083| -48.370|  -48.370|    71.46%|   0:00:01.0| 1609.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:51   2404] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:51   2404] |  -0.083|   -0.083| -48.324|  -48.324|    71.46%|   0:00:00.0| 1609.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:51   2404] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:52   2405] |  -0.083|   -0.083| -47.643|  -47.643|    71.53%|   0:00:01.0| 1609.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:52   2405] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:54   2407] |  -0.083|   -0.083| -47.604|  -47.604|    71.53%|   0:00:02.0| 1609.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:54   2407] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:54   2407] |  -0.083|   -0.083| -47.609|  -47.609|    71.54%|   0:00:00.0| 1609.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:22:54   2407] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:22:54   2407] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:22:54   2407] 
[03/17 13:22:54   2407] *** Finish Core Optimize Step (cpu=0:00:40.6 real=0:00:40.0 mem=1609.1M) ***
[03/17 13:22:55   2407] 
[03/17 13:22:55   2407] *** Finished Optimize Step Cumulative (cpu=0:00:40.7 real=0:00:41.0 mem=1609.1M) ***
[03/17 13:22:55   2407] *** Starting refinePlace (0:40:08 mem=1609.1M) ***
[03/17 13:22:55   2407] Total net bbox length = 3.377e+05 (1.515e+05 1.862e+05) (ext = 1.281e+04)
[03/17 13:22:55   2407] Starting refinePlace ...
[03/17 13:22:55   2407] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:22:55   2408] Move report: legalization moves 1 insts, mean move: 2.00 um, max move: 2.00 um
[03/17 13:22:55   2408] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC4571_key_q_12_): (383.20, 280.00) --> (383.00, 278.20)
[03/17 13:22:55   2408] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1609.1MB) @(0:40:08 - 0:40:08).
[03/17 13:22:55   2408] Move report: Detail placement moves 1 insts, mean move: 2.00 um, max move: 2.00 um
[03/17 13:22:55   2408] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC4571_key_q_12_): (383.20, 280.00) --> (383.00, 278.20)
[03/17 13:22:55   2408] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1609.1MB
[03/17 13:22:55   2408] Statistics of distance of Instance movement in refine placement:
[03/17 13:22:55   2408]   maximum (X+Y) =         2.00 um
[03/17 13:22:55   2408]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC4571_key_q_12_) with max move: (383.2, 280) -> (383, 278.2)
[03/17 13:22:55   2408]   mean    (X+Y) =         2.00 um
[03/17 13:22:55   2408] Summary Report:
[03/17 13:22:55   2408] Instances move: 1 (out of 29251 movable)
[03/17 13:22:55   2408] Mean displacement: 2.00 um
[03/17 13:22:55   2408] Max displacement: 2.00 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC4571_key_q_12_) (383.2, 280) -> (383, 278.2)
[03/17 13:22:55   2408] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/17 13:22:55   2408] Total instances moved : 1
[03/17 13:22:55   2408] Total net bbox length = 3.377e+05 (1.515e+05 1.862e+05) (ext = 1.281e+04)
[03/17 13:22:55   2408] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1609.1MB
[03/17 13:22:55   2408] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1609.1MB) @(0:40:08 - 0:40:08).
[03/17 13:22:55   2408] *** Finished refinePlace (0:40:08 mem=1609.1M) ***
[03/17 13:22:55   2408] Finished re-routing un-routed nets (0:00:00.0 1609.1M)
[03/17 13:22:55   2408] 
[03/17 13:22:55   2408] 
[03/17 13:22:55   2408] Density : 0.7154
[03/17 13:22:55   2408] Max route overflow : 0.0000
[03/17 13:22:55   2408] 
[03/17 13:22:55   2408] 
[03/17 13:22:55   2408] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1609.1M) ***
[03/17 13:22:55   2408] ** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -47.608 Density 71.54
[03/17 13:22:55   2408] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:22:55   2408] Layer 7 has 349 constrained nets 
[03/17 13:22:55   2408] **** End NDR-Layer Usage Statistics ****
[03/17 13:22:55   2408] 
[03/17 13:22:55   2408] *** Finish pre-CTS Setup Fixing (cpu=0:32:46 real=0:32:45 mem=1609.1M) ***
[03/17 13:22:55   2408] 
[03/17 13:22:56   2408] End: GigaOpt Optimization in WNS mode
[03/17 13:22:56   2408] *** Timing NOT met, worst failing slack is -0.083
[03/17 13:22:56   2408] *** Check timing (0:00:00.0)
[03/17 13:22:56   2408] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:22:56   2408] optDesignOneStep: Leakage Power Flow
[03/17 13:22:56   2408] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:22:56   2408] Begin: GigaOpt Optimization in TNS mode
[03/17 13:22:56   2409] Info: 1 clock net  excluded from IPO operation.
[03/17 13:22:56   2409] PhyDesignGrid: maxLocalDensity 0.95
[03/17 13:22:56   2409] #spOpts: N=65 
[03/17 13:22:59   2412] *info: 1 clock net excluded
[03/17 13:22:59   2412] *info: 2 special nets excluded.
[03/17 13:22:59   2412] *info: 79 no-driver nets excluded.
[03/17 13:23:00   2413] ** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -47.608 Density 71.54
[03/17 13:23:00   2413] Optimizer TNS Opt
[03/17 13:23:00   2413] Active Path Group: reg2reg  
[03/17 13:23:01   2413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:23:01   2413] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:23:01   2413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:23:01   2413] |  -0.083|   -0.083| -47.608|  -47.608|    71.54%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:23:01   2413] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:03   2475] |  -0.083|   -0.083| -41.815|  -41.815|    71.61%|   0:01:02.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:24:03   2475] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:04   2477] |  -0.083|   -0.083| -41.107|  -41.107|    71.64%|   0:00:01.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:24:04   2477] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:17   2489] |  -0.081|   -0.081| -39.294|  -39.294|    71.88%|   0:00:13.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:24:17   2489] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:24:29   2501] |  -0.081|   -0.081| -37.777|  -37.777|    71.90%|   0:00:12.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:24:29   2501] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:24:29   2502] |  -0.081|   -0.081| -37.764|  -37.764|    71.90%|   0:00:00.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:24:29   2502] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:24:31   2504] |  -0.079|   -0.079| -37.084|  -37.084|    72.01%|   0:00:02.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:31   2504] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:38   2511] |  -0.079|   -0.079| -36.613|  -36.613|    72.00%|   0:00:07.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:38   2511] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:38   2511] |  -0.079|   -0.079| -36.592|  -36.592|    72.00%|   0:00:00.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:38   2511] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:39   2512] |  -0.079|   -0.079| -36.111|  -36.111|    72.10%|   0:00:01.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:39   2512] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:40   2512] |  -0.079|   -0.079| -36.068|  -36.068|    72.11%|   0:00:01.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:40   2512] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:42   2515] |  -0.079|   -0.079| -36.015|  -36.015|    72.11%|   0:00:02.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:42   2515] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:43   2515] |  -0.079|   -0.079| -35.964|  -35.964|    72.13%|   0:00:01.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:43   2515] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:24:43   2515] |  -0.079|   -0.079| -35.956|  -35.956|    72.13%|   0:00:00.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:24:43   2515] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:25:07   2540] |  -0.079|   -0.079| -31.941|  -31.941|    72.28%|   0:00:24.0| 1593.6M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:25:07   2540] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:08   2540] |  -0.079|   -0.079| -31.911|  -31.911|    72.28%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:25:08   2540] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:12   2545] |  -0.079|   -0.079| -30.370|  -30.370|    72.51%|   0:00:04.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:25:12   2545] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:13   2545] |  -0.079|   -0.079| -30.347|  -30.347|    72.51%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:25:13   2545] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:15   2548] |  -0.079|   -0.079| -30.125|  -30.125|    72.52%|   0:00:02.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:25:15   2548] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:15   2548] |  -0.079|   -0.079| -30.120|  -30.120|    72.52%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:25:15   2548] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:16   2549] |  -0.079|   -0.079| -30.045|  -30.045|    72.53%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:25:16   2549] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:37   2570] |  -0.079|   -0.079| -26.966|  -26.966|    72.61%|   0:00:21.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:37   2570] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:37   2570] |  -0.079|   -0.079| -26.942|  -26.942|    72.61%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:37   2570] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:42   2574] |  -0.079|   -0.079| -25.277|  -25.277|    72.79%|   0:00:05.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:42   2574] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:42   2575] |  -0.079|   -0.079| -25.143|  -25.143|    72.81%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:42   2575] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:43   2575] |  -0.079|   -0.079| -24.708|  -24.708|    72.82%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:43   2575] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:43   2576] |  -0.079|   -0.079| -24.648|  -24.648|    72.84%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:43   2576] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:43   2576] |  -0.079|   -0.079| -24.643|  -24.643|    72.84%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:43   2576] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:43   2576] |  -0.079|   -0.079| -24.637|  -24.637|    72.84%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:43   2576] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:44   2576] |  -0.079|   -0.079| -24.622|  -24.622|    72.84%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:25:44   2576] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:25:47   2580] |  -0.080|   -0.080| -22.895|  -22.895|    72.88%|   0:00:03.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:47   2580] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:25:47   2580] |  -0.080|   -0.080| -22.859|  -22.859|    72.88%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:47   2580] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:25:48   2580] |  -0.080|   -0.080| -22.640|  -22.640|    72.91%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:48   2580] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:25:48   2581] |  -0.080|   -0.080| -22.598|  -22.598|    72.91%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:48   2581] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:25:48   2581] |  -0.080|   -0.080| -22.546|  -22.546|    72.92%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:48   2581] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:25:51   2584] |  -0.080|   -0.080| -20.945|  -20.945|    72.97%|   0:00:03.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:25:51   2584] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:25:51   2584] |  -0.080|   -0.080| -20.895|  -20.895|    72.99%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:25:51   2584] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:25:52   2585] |  -0.080|   -0.080| -20.693|  -20.693|    73.02%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:25:52   2585] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:25:52   2585] |  -0.080|   -0.080| -20.668|  -20.668|    73.02%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:25:52   2585] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:25:52   2585] |  -0.080|   -0.080| -20.593|  -20.593|    73.01%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:25:52   2585] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:25:53   2586] |  -0.080|   -0.080| -20.551|  -20.551|    73.02%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:25:53   2586] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:25:57   2590] |  -0.081|   -0.081| -19.701|  -19.701|    73.06%|   0:00:04.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:57   2590] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:58   2590] |  -0.081|   -0.081| -19.340|  -19.340|    73.10%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:58   2590] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:58   2591] |  -0.081|   -0.081| -19.328|  -19.328|    73.10%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:58   2591] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:58   2591] |  -0.081|   -0.081| -19.272|  -19.272|    73.11%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:58   2591] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:25:59   2591] |  -0.081|   -0.081| -19.247|  -19.247|    73.11%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:25:59   2591] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:26:01   2594] |  -0.081|   -0.081| -18.792|  -18.792|    73.12%|   0:00:02.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:01   2594] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:26:01   2594] |  -0.081|   -0.081| -18.785|  -18.785|    73.12%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:01   2594] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:26:01   2594] |  -0.081|   -0.081| -18.745|  -18.745|    73.15%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:01   2594] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:26:01   2594] |  -0.081|   -0.081| -18.739|  -18.739|    73.15%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:01   2594] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:26:06   2598] |  -0.081|   -0.081| -18.522|  -18.522|    73.16%|   0:00:05.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:26:06   2598] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:06   2599] |  -0.081|   -0.081| -18.512|  -18.512|    73.17%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 13:26:06   2599] |        |         |        |         |          |            |        |          |         | 8_/D                                               |
[03/17 13:26:09   2602] |  -0.081|   -0.081| -18.310|  -18.310|    73.18%|   0:00:03.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:09   2602] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:26:10   2602] |  -0.081|   -0.081| -18.309|  -18.309|    73.19%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:10   2602] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:26:10   2603] |  -0.081|   -0.081| -18.236|  -18.236|    73.22%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:26:10   2603] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:26:12   2604] |  -0.081|   -0.081| -18.206|  -18.206|    73.23%|   0:00:02.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:12   2604] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:26:12   2605] |  -0.081|   -0.081| -18.120|  -18.120|    73.25%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:12   2605] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:26:12   2605] |  -0.081|   -0.081| -18.117|  -18.117|    73.26%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:12   2605] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:26:13   2605] |  -0.081|   -0.081| -18.111|  -18.111|    73.26%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:26:13   2605] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:26:13   2606] |  -0.081|   -0.081| -18.108|  -18.108|    73.26%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:26:13   2606] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 13:26:14   2607] |  -0.081|   -0.081| -18.105|  -18.105|    73.26%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 13:26:14   2607] |        |         |        |         |          |            |        |          |         | 9_/D                                               |
[03/17 13:26:14   2607] |  -0.081|   -0.081| -18.090|  -18.090|    73.26%|   0:00:00.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/out_reg_1 |
[03/17 13:26:14   2607] |        |         |        |         |          |            |        |          |         | 9_/D                                               |
[03/17 13:26:15   2608] |  -0.081|   -0.081| -18.090|  -18.090|    73.27%|   0:00:01.0| 1590.1M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:26:15   2608] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:15   2608] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:26:15   2608] 
[03/17 13:26:15   2608] *** Finish Core Optimize Step (cpu=0:03:14 real=0:03:15 mem=1590.1M) ***
[03/17 13:26:15   2608] 
[03/17 13:26:15   2608] *** Finished Optimize Step Cumulative (cpu=0:03:14 real=0:03:15 mem=1590.1M) ***
[03/17 13:26:15   2608] ** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -18.090 Density 73.27
[03/17 13:26:15   2608] Placement Snapshot: Density distribution:
[03/17 13:26:15   2608] [1.00 -  +++]: 13 (2.95%)
[03/17 13:26:15   2608] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:26:15   2608] [0.90 - 0.95]: 5 (1.13%)
[03/17 13:26:15   2608] [0.85 - 0.90]: 1 (0.23%)
[03/17 13:26:15   2608] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:26:15   2608] [0.75 - 0.80]: 4 (0.91%)
[03/17 13:26:15   2608] [0.70 - 0.75]: 3 (0.68%)
[03/17 13:26:15   2608] [0.65 - 0.70]: 1 (0.23%)
[03/17 13:26:15   2608] [0.60 - 0.65]: 7 (1.59%)
[03/17 13:26:15   2608] [0.55 - 0.60]: 9 (2.04%)
[03/17 13:26:15   2608] [0.50 - 0.55]: 10 (2.27%)
[03/17 13:26:15   2608] [0.45 - 0.50]: 14 (3.17%)
[03/17 13:26:15   2608] [0.40 - 0.45]: 31 (7.03%)
[03/17 13:26:15   2608] [0.35 - 0.40]: 33 (7.48%)
[03/17 13:26:15   2608] [0.30 - 0.35]: 39 (8.84%)
[03/17 13:26:15   2608] [0.25 - 0.30]: 57 (12.93%)
[03/17 13:26:15   2608] [0.20 - 0.25]: 73 (16.55%)
[03/17 13:26:15   2608] [0.15 - 0.20]: 86 (19.50%)
[03/17 13:26:15   2608] [0.10 - 0.15]: 35 (7.94%)
[03/17 13:26:15   2608] [0.05 - 0.10]: 10 (2.27%)
[03/17 13:26:15   2608] [0.00 - 0.05]: 6 (1.36%)
[03/17 13:26:15   2608] Begin: Area Reclaim Optimization
[03/17 13:26:15   2608] Reclaim Optimization WNS Slack -0.081  TNS Slack -18.090 Density 73.27
[03/17 13:26:15   2608] +----------+---------+--------+--------+------------+--------+
[03/17 13:26:15   2608] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:26:15   2608] +----------+---------+--------+--------+------------+--------+
[03/17 13:26:15   2608] |    73.27%|        -|  -0.081| -18.090|   0:00:00.0| 1590.1M|
[03/17 13:26:19   2612] |    72.74%|      466|  -0.081| -17.967|   0:00:04.0| 1590.1M|
[03/17 13:26:27   2619] |    71.60%|     1465|  -0.079| -17.560|   0:00:08.0| 1590.1M|
[03/17 13:26:27   2620] |    71.55%|       80|  -0.079| -17.555|   0:00:00.0| 1590.1M|
[03/17 13:26:27   2620] |    71.55%|        6|  -0.079| -17.555|   0:00:00.0| 1590.1M|
[03/17 13:26:27   2620] |    71.55%|        0|  -0.079| -17.555|   0:00:00.0| 1590.1M|
[03/17 13:26:27   2620] +----------+---------+--------+--------+------------+--------+
[03/17 13:26:27   2620] Reclaim Optimization End WNS Slack -0.080  TNS Slack -17.555 Density 71.55
[03/17 13:26:27   2620] 
[03/17 13:26:27   2620] ** Summary: Restruct = 0 Buffer Deletion = 346 Declone = 173 Resize = 1414 **
[03/17 13:26:27   2620] --------------------------------------------------------------
[03/17 13:26:27   2620] |                                   | Total     | Sequential |
[03/17 13:26:27   2620] --------------------------------------------------------------
[03/17 13:26:27   2620] | Num insts resized                 |    1331  |      74    |
[03/17 13:26:27   2620] | Num insts undone                  |     136  |       0    |
[03/17 13:26:27   2620] | Num insts Downsized               |    1331  |      74    |
[03/17 13:26:27   2620] | Num insts Samesized               |       0  |       0    |
[03/17 13:26:27   2620] | Num insts Upsized                 |       0  |       0    |
[03/17 13:26:27   2620] | Num multiple commits+uncommits    |      85  |       -    |
[03/17 13:26:27   2620] --------------------------------------------------------------
[03/17 13:26:27   2620] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:26:27   2620] Layer 7 has 359 constrained nets 
[03/17 13:26:27   2620] **** End NDR-Layer Usage Statistics ****
[03/17 13:26:27   2620] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:12.0) **
[03/17 13:26:27   2620] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:12, mem=1590.07M, totSessionCpu=0:43:41).
[03/17 13:26:27   2620] Placement Snapshot: Density distribution:
[03/17 13:26:27   2620] [1.00 -  +++]: 13 (2.95%)
[03/17 13:26:27   2620] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:26:27   2620] [0.90 - 0.95]: 5 (1.13%)
[03/17 13:26:27   2620] [0.85 - 0.90]: 1 (0.23%)
[03/17 13:26:27   2620] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:26:27   2620] [0.75 - 0.80]: 4 (0.91%)
[03/17 13:26:27   2620] [0.70 - 0.75]: 3 (0.68%)
[03/17 13:26:27   2620] [0.65 - 0.70]: 3 (0.68%)
[03/17 13:26:27   2620] [0.60 - 0.65]: 7 (1.59%)
[03/17 13:26:27   2620] [0.55 - 0.60]: 8 (1.81%)
[03/17 13:26:27   2620] [0.50 - 0.55]: 11 (2.49%)
[03/17 13:26:27   2620] [0.45 - 0.50]: 18 (4.08%)
[03/17 13:26:27   2620] [0.40 - 0.45]: 33 (7.48%)
[03/17 13:26:27   2620] [0.35 - 0.40]: 35 (7.94%)
[03/17 13:26:27   2620] [0.30 - 0.35]: 44 (9.98%)
[03/17 13:26:27   2620] [0.25 - 0.30]: 72 (16.33%)
[03/17 13:26:27   2620] [0.20 - 0.25]: 81 (18.37%)
[03/17 13:26:27   2620] [0.15 - 0.20]: 65 (14.74%)
[03/17 13:26:27   2620] [0.10 - 0.15]: 28 (6.35%)
[03/17 13:26:27   2620] [0.05 - 0.10]: 3 (0.68%)
[03/17 13:26:27   2620] [0.00 - 0.05]: 3 (0.68%)
[03/17 13:26:28   2620] *** Starting refinePlace (0:43:41 mem=1606.1M) ***
[03/17 13:26:28   2620] Total net bbox length = 3.410e+05 (1.527e+05 1.883e+05) (ext = 1.281e+04)
[03/17 13:26:28   2621] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:26:28   2621] default core: bins with density >  0.75 =   57 % ( 276 / 484 )
[03/17 13:26:28   2621] Density distribution unevenness ratio = 10.029%
[03/17 13:26:28   2621] RPlace IncrNP: Rollback Lev = -3
[03/17 13:26:28   2621] RPlace: Density =1.021111, incremental np is triggered.
[03/17 13:26:28   2621] nrCritNet: 2.00% ( 627 / 31390 ) cutoffSlk: -92.1ps stdDelay: 14.2ps
[03/17 13:26:29   2622] default core: bins with density >  0.75 = 57.4 % ( 278 / 484 )
[03/17 13:26:29   2622] Density distribution unevenness ratio = 9.968%
[03/17 13:26:29   2622] RPlace postIncrNP: Density = 1.021111 -> 0.991111.
[03/17 13:26:29   2622] RPlace postIncrNP Info: Density distribution changes:
[03/17 13:26:29   2622] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/17 13:26:29   2622] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/17 13:26:29   2622] [1.00 - 1.05] :	 3 (0.62%) -> 0 (0.00%)
[03/17 13:26:29   2622] [0.95 - 1.00] :	 5 (1.03%) -> 5 (1.03%)
[03/17 13:26:29   2622] [0.90 - 0.95] :	 33 (6.82%) -> 34 (7.02%)
[03/17 13:26:29   2622] [0.85 - 0.90] :	 66 (13.64%) -> 68 (14.05%)
[03/17 13:26:29   2622] [0.80 - 0.85] :	 86 (17.77%) -> 88 (18.18%)
[03/17 13:26:29   2622] [CPU] RefinePlace/IncrNP (cpu=0:00:01.2, real=0:00:01.0, mem=1614.7MB) @(0:43:41 - 0:43:42).
[03/17 13:26:29   2622] Move report: incrNP moves 772 insts, mean move: 4.25 um, max move: 32.40 um
[03/17 13:26:29   2622] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12506_0): (379.60, 307.00) --> (361.60, 292.60)
[03/17 13:26:29   2622] Move report: Timing Driven Placement moves 772 insts, mean move: 4.25 um, max move: 32.40 um
[03/17 13:26:29   2622] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12506_0): (379.60, 307.00) --> (361.60, 292.60)
[03/17 13:26:29   2622] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1614.7MB
[03/17 13:26:29   2622] Starting refinePlace ...
[03/17 13:26:29   2622] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:26:29   2622] default core: bins with density >  0.75 = 53.7 % ( 260 / 484 )
[03/17 13:26:29   2622] Density distribution unevenness ratio = 9.690%
[03/17 13:26:29   2622]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:26:29   2622] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1614.7MB) @(0:43:42 - 0:43:43).
[03/17 13:26:29   2622] Move report: preRPlace moves 7168 insts, mean move: 0.79 um, max move: 6.20 um
[03/17 13:26:29   2622] 	Max move on inst (genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_19004_0): (202.00, 227.80) --> (204.60, 231.40)
[03/17 13:26:29   2622] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND3D2
[03/17 13:26:29   2622] wireLenOptFixPriorityInst 0 inst fixed
[03/17 13:26:29   2622] Placement tweakage begins.
[03/17 13:26:30   2622] wire length = 3.931e+05
[03/17 13:26:31   2624] wire length = 3.601e+05
[03/17 13:26:31   2624] Placement tweakage ends.
[03/17 13:26:31   2624] Move report: tweak moves 11196 insts, mean move: 2.03 um, max move: 9.80 um
[03/17 13:26:31   2624] 	Max move on inst (genblk1_2__mac_col_inst/mac_8in_instance/FE_RC_13433_0): (295.60, 299.80) --> (285.80, 299.80)
[03/17 13:26:31   2624] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1614.7MB) @(0:43:43 - 0:43:45).
[03/17 13:26:32   2625] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:26:32   2625] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1614.7MB) @(0:43:45 - 0:43:45).
[03/17 13:26:32   2625] Move report: Detail placement moves 14717 insts, mean move: 1.75 um, max move: 9.00 um
[03/17 13:26:32   2625] 	Max move on inst (FE_OCPC1984_q_temp_210_): (286.20, 355.60) --> (277.20, 355.60)
[03/17 13:26:32   2625] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1614.7MB
[03/17 13:26:32   2625] Statistics of distance of Instance movement in refine placement:
[03/17 13:26:32   2625]   maximum (X+Y) =        39.40 um
[03/17 13:26:32   2625]   inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12506_0) with max move: (379.6, 307) -> (354.6, 292.6)
[03/17 13:26:32   2625]   mean    (X+Y) =         1.90 um
[03/17 13:26:32   2625] Total instances flipped for WireLenOpt: 1415
[03/17 13:26:32   2625] Total instances flipped, including legalization: 5283
[03/17 13:26:32   2625] Summary Report:
[03/17 13:26:32   2625] Instances move: 15085 (out of 29791 movable)
[03/17 13:26:32   2625] Mean displacement: 1.90 um
[03/17 13:26:32   2625] Max displacement: 39.40 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12506_0) (379.6, 307) -> (354.6, 292.6)
[03/17 13:26:32   2625] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/17 13:26:32   2625] Total instances moved : 15085
[03/17 13:26:32   2625] Total net bbox length = 3.138e+05 (1.248e+05 1.891e+05) (ext = 1.261e+04)
[03/17 13:26:32   2625] Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1614.7MB
[03/17 13:26:32   2625] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:04.0, mem=1614.7MB) @(0:43:41 - 0:43:45).
[03/17 13:26:32   2625] *** Finished refinePlace (0:43:45 mem=1614.7M) ***
[03/17 13:26:32   2625] Finished re-routing un-routed nets (0:00:00.0 1614.7M)
[03/17 13:26:32   2625] 
[03/17 13:26:32   2625] 
[03/17 13:26:32   2625] Density : 0.7155
[03/17 13:26:32   2625] Max route overflow : 0.0000
[03/17 13:26:32   2625] 
[03/17 13:26:32   2625] 
[03/17 13:26:32   2625] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:05.0 mem=1614.7M) ***
[03/17 13:26:32   2625] ** GigaOpt Optimizer WNS Slack -0.080 TNS Slack -17.521 Density 71.55
[03/17 13:26:32   2625] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:26:32   2625] Layer 7 has 359 constrained nets 
[03/17 13:26:32   2625] **** End NDR-Layer Usage Statistics ****
[03/17 13:26:32   2625] 
[03/17 13:26:32   2625] *** Finish pre-CTS Setup Fixing (cpu=0:03:33 real=0:03:32 mem=1614.7M) ***
[03/17 13:26:32   2625] 
[03/17 13:26:32   2626] End: GigaOpt Optimization in TNS mode
[03/17 13:26:32   2626] Info: 1 clock net  excluded from IPO operation.
[03/17 13:26:33   2626] Begin: Area Reclaim Optimization
[03/17 13:26:33   2626] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:26:33   2626] #spOpts: N=65 mergeVia=F 
[03/17 13:26:33   2626] Reclaim Optimization WNS Slack -0.080  TNS Slack -17.521 Density 71.55
[03/17 13:26:33   2626] +----------+---------+--------+--------+------------+--------+
[03/17 13:26:33   2626] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:26:33   2626] +----------+---------+--------+--------+------------+--------+
[03/17 13:26:33   2626] |    71.55%|        -|  -0.080| -17.521|   0:00:00.0| 1603.3M|
[03/17 13:26:35   2628] |    71.46%|       99|  -0.079| -17.477|   0:00:02.0| 1603.3M|
[03/17 13:26:37   2630] |    71.39%|       98|  -0.079| -17.474|   0:00:02.0| 1603.3M|
[03/17 13:26:37   2630] |    71.38%|        7|  -0.079| -17.471|   0:00:00.0| 1603.3M|
[03/17 13:26:37   2630] |    71.38%|        0|  -0.079| -17.471|   0:00:00.0| 1603.3M|
[03/17 13:26:37   2630] +----------+---------+--------+--------+------------+--------+
[03/17 13:26:37   2630] Reclaim Optimization End WNS Slack -0.080  TNS Slack -17.471 Density 71.38
[03/17 13:26:37   2630] 
[03/17 13:26:37   2630] ** Summary: Restruct = 0 Buffer Deletion = 83 Declone = 18 Resize = 88 **
[03/17 13:26:37   2630] --------------------------------------------------------------
[03/17 13:26:37   2630] |                                   | Total     | Sequential |
[03/17 13:26:37   2630] --------------------------------------------------------------
[03/17 13:26:37   2630] | Num insts resized                 |      85  |       2    |
[03/17 13:26:37   2630] | Num insts undone                  |      17  |       0    |
[03/17 13:26:37   2630] | Num insts Downsized               |      85  |       2    |
[03/17 13:26:37   2630] | Num insts Samesized               |       0  |       0    |
[03/17 13:26:37   2630] | Num insts Upsized                 |       0  |       0    |
[03/17 13:26:37   2630] | Num multiple commits+uncommits    |       3  |       -    |
[03/17 13:26:37   2630] --------------------------------------------------------------
[03/17 13:26:37   2630] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:26:37   2630] Layer 7 has 358 constrained nets 
[03/17 13:26:37   2630] **** End NDR-Layer Usage Statistics ****
[03/17 13:26:37   2630] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
[03/17 13:26:37   2630] *** Starting refinePlace (0:43:51 mem=1603.3M) ***
[03/17 13:26:37   2630] Total net bbox length = 3.137e+05 (1.248e+05 1.889e+05) (ext = 1.261e+04)
[03/17 13:26:37   2630] Starting refinePlace ...
[03/17 13:26:37   2630] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:26:37   2631] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:26:37   2631] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1603.3MB) @(0:43:51 - 0:43:51).
[03/17 13:26:37   2631] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:26:37   2631] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1603.3MB
[03/17 13:26:37   2631] Statistics of distance of Instance movement in refine placement:
[03/17 13:26:37   2631]   maximum (X+Y) =         0.00 um
[03/17 13:26:37   2631]   mean    (X+Y) =         0.00 um
[03/17 13:26:37   2631] Summary Report:
[03/17 13:26:37   2631] Instances move: 0 (out of 29690 movable)
[03/17 13:26:37   2631] Mean displacement: 0.00 um
[03/17 13:26:37   2631] Max displacement: 0.00 um 
[03/17 13:26:37   2631] Total instances moved : 0
[03/17 13:26:37   2631] Total net bbox length = 3.137e+05 (1.248e+05 1.889e+05) (ext = 1.261e+04)
[03/17 13:26:37   2631] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1603.3MB
[03/17 13:26:37   2631] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1603.3MB) @(0:43:51 - 0:43:51).
[03/17 13:26:37   2631] *** Finished refinePlace (0:43:51 mem=1603.3M) ***
[03/17 13:26:38   2631] Finished re-routing un-routed nets (0:00:00.0 1603.3M)
[03/17 13:26:38   2631] 
[03/17 13:26:38   2631] 
[03/17 13:26:38   2631] Density : 0.7138
[03/17 13:26:38   2631] Max route overflow : 0.0000
[03/17 13:26:38   2631] 
[03/17 13:26:38   2631] 
[03/17 13:26:38   2631] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1603.3M) ***
[03/17 13:26:38   2631] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1454.52M, totSessionCpu=0:43:52).
[03/17 13:26:38   2631] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 13:26:38   2631] [PSP] Started earlyGlobalRoute kernel
[03/17 13:26:38   2631] [PSP] Initial Peak syMemory usage = 1454.5 MB
[03/17 13:26:38   2631] (I)       Reading DB...
[03/17 13:26:38   2632] (I)       congestionReportName   : 
[03/17 13:26:38   2632] (I)       buildTerm2TermWires    : 1
[03/17 13:26:38   2632] (I)       doTrackAssignment      : 1
[03/17 13:26:38   2632] (I)       dumpBookshelfFiles     : 0
[03/17 13:26:38   2632] (I)       numThreads             : 1
[03/17 13:26:38   2632] [NR-eagl] honorMsvRouteConstraint: false
[03/17 13:26:38   2632] (I)       honorPin               : false
[03/17 13:26:38   2632] (I)       honorPinGuide          : true
[03/17 13:26:38   2632] (I)       honorPartition         : false
[03/17 13:26:38   2632] (I)       allowPartitionCrossover: false
[03/17 13:26:38   2632] (I)       honorSingleEntry       : true
[03/17 13:26:38   2632] (I)       honorSingleEntryStrong : true
[03/17 13:26:38   2632] (I)       handleViaSpacingRule   : false
[03/17 13:26:38   2632] (I)       PDConstraint           : none
[03/17 13:26:38   2632] (I)       expBetterNDRHandling   : false
[03/17 13:26:38   2632] [NR-eagl] honorClockSpecNDR      : 0
[03/17 13:26:38   2632] (I)       routingEffortLevel     : 3
[03/17 13:26:38   2632] [NR-eagl] minRouteLayer          : 2
[03/17 13:26:38   2632] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 13:26:38   2632] (I)       numRowsPerGCell        : 1
[03/17 13:26:38   2632] (I)       speedUpLargeDesign     : 0
[03/17 13:26:38   2632] (I)       speedUpBlkViolationClean: 0
[03/17 13:26:38   2632] (I)       multiThreadingTA       : 0
[03/17 13:26:38   2632] (I)       blockedPinEscape       : 1
[03/17 13:26:38   2632] (I)       blkAwareLayerSwitching : 0
[03/17 13:26:38   2632] (I)       betterClockWireModeling: 1
[03/17 13:26:38   2632] (I)       punchThroughDistance   : 500.00
[03/17 13:26:38   2632] (I)       scenicBound            : 1.15
[03/17 13:26:38   2632] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 13:26:38   2632] (I)       source-to-sink ratio   : 0.00
[03/17 13:26:38   2632] (I)       targetCongestionRatioH : 1.00
[03/17 13:26:38   2632] (I)       targetCongestionRatioV : 1.00
[03/17 13:26:38   2632] (I)       layerCongestionRatio   : 0.70
[03/17 13:26:38   2632] (I)       m1CongestionRatio      : 0.10
[03/17 13:26:38   2632] (I)       m2m3CongestionRatio    : 0.70
[03/17 13:26:38   2632] (I)       localRouteEffort       : 1.00
[03/17 13:26:38   2632] (I)       numSitesBlockedByOneVia: 8.00
[03/17 13:26:38   2632] (I)       supplyScaleFactorH     : 1.00
[03/17 13:26:38   2632] (I)       supplyScaleFactorV     : 1.00
[03/17 13:26:38   2632] (I)       highlight3DOverflowFactor: 0.00
[03/17 13:26:38   2632] (I)       doubleCutViaModelingRatio: 0.00
[03/17 13:26:38   2632] (I)       blockTrack             : 
[03/17 13:26:38   2632] (I)       readTROption           : true
[03/17 13:26:38   2632] (I)       extraSpacingBothSide   : false
[03/17 13:26:38   2632] [NR-eagl] numTracksPerClockWire  : 0
[03/17 13:26:38   2632] (I)       routeSelectedNetsOnly  : false
[03/17 13:26:38   2632] (I)       before initializing RouteDB syMemory usage = 1477.0 MB
[03/17 13:26:38   2632] (I)       starting read tracks
[03/17 13:26:38   2632] (I)       build grid graph
[03/17 13:26:38   2632] (I)       build grid graph start
[03/17 13:26:38   2632] [NR-eagl] Layer1 has no routable track
[03/17 13:26:38   2632] [NR-eagl] Layer2 has single uniform track structure
[03/17 13:26:38   2632] [NR-eagl] Layer3 has single uniform track structure
[03/17 13:26:38   2632] [NR-eagl] Layer4 has single uniform track structure
[03/17 13:26:38   2632] [NR-eagl] Layer5 has single uniform track structure
[03/17 13:26:38   2632] [NR-eagl] Layer6 has single uniform track structure
[03/17 13:26:38   2632] [NR-eagl] Layer7 has single uniform track structure
[03/17 13:26:38   2632] [NR-eagl] Layer8 has single uniform track structure
[03/17 13:26:38   2632] (I)       build grid graph end
[03/17 13:26:38   2632] (I)       Layer1   numNetMinLayer=30931
[03/17 13:26:38   2632] (I)       Layer2   numNetMinLayer=0
[03/17 13:26:38   2632] (I)       Layer3   numNetMinLayer=0
[03/17 13:26:38   2632] (I)       Layer4   numNetMinLayer=0
[03/17 13:26:38   2632] (I)       Layer5   numNetMinLayer=0
[03/17 13:26:38   2632] (I)       Layer6   numNetMinLayer=0
[03/17 13:26:38   2632] (I)       Layer7   numNetMinLayer=358
[03/17 13:26:38   2632] (I)       Layer8   numNetMinLayer=0
[03/17 13:26:38   2632] (I)       numViaLayers=7
[03/17 13:26:38   2632] (I)       end build via table
[03/17 13:26:38   2632] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 13:26:38   2632] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/17 13:26:38   2632] (I)       readDataFromPlaceDB
[03/17 13:26:38   2632] (I)       Read net information..
[03/17 13:26:38   2632] [NR-eagl] Read numTotalNets=31289  numIgnoredNets=0
[03/17 13:26:38   2632] (I)       Read testcase time = 0.020 seconds
[03/17 13:26:38   2632] 
[03/17 13:26:38   2632] (I)       totalPins=98074  totalGlobalPin=90396 (92.17%)
[03/17 13:26:38   2632] (I)       Model blockage into capacity
[03/17 13:26:38   2632] (I)       Read numBlocks=7032  numPreroutedWires=0  numCapScreens=0
[03/17 13:26:38   2632] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 13:26:38   2632] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 13:26:38   2632] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 13:26:38   2632] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 13:26:38   2632] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 13:26:38   2632] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 13:26:38   2632] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 13:26:38   2632] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 13:26:38   2632] (I)       Modeling time = 0.010 seconds
[03/17 13:26:38   2632] 
[03/17 13:26:38   2632] (I)       Number of ignored nets = 0
[03/17 13:26:38   2632] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 13:26:38   2632] (I)       Number of clock nets = 1.  Ignored: No
[03/17 13:26:38   2632] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 13:26:38   2632] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 13:26:38   2632] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 13:26:38   2632] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 13:26:38   2632] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 13:26:38   2632] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 13:26:38   2632] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 13:26:38   2632] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/17 13:26:38   2632] (I)       Before initializing earlyGlobalRoute syMemory usage = 1482.0 MB
[03/17 13:26:38   2632] (I)       Layer1  viaCost=300.00
[03/17 13:26:38   2632] (I)       Layer2  viaCost=100.00
[03/17 13:26:38   2632] (I)       Layer3  viaCost=100.00
[03/17 13:26:38   2632] (I)       Layer4  viaCost=100.00
[03/17 13:26:38   2632] (I)       Layer5  viaCost=100.00
[03/17 13:26:38   2632] (I)       Layer6  viaCost=200.00
[03/17 13:26:38   2632] (I)       Layer7  viaCost=100.00
[03/17 13:26:38   2632] (I)       ---------------------Grid Graph Info--------------------
[03/17 13:26:38   2632] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 13:26:38   2632] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 13:26:38   2632] (I)       Site Width          :   400  (dbu)
[03/17 13:26:38   2632] (I)       Row Height          :  3600  (dbu)
[03/17 13:26:38   2632] (I)       GCell Width         :  3600  (dbu)
[03/17 13:26:38   2632] (I)       GCell Height        :  3600  (dbu)
[03/17 13:26:38   2632] (I)       grid                :   226   225     8
[03/17 13:26:38   2632] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 13:26:38   2632] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 13:26:38   2632] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 13:26:38   2632] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 13:26:38   2632] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 13:26:38   2632] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 13:26:38   2632] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 13:26:38   2632] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 13:26:38   2632] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 13:26:38   2632] (I)       --------------------------------------------------------
[03/17 13:26:38   2632] 
[03/17 13:26:38   2632] [NR-eagl] ============ Routing rule table ============
[03/17 13:26:38   2632] [NR-eagl] Rule id 0. Nets 31289 
[03/17 13:26:38   2632] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 13:26:38   2632] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 13:26:38   2632] [NR-eagl] ========================================
[03/17 13:26:38   2632] [NR-eagl] 
[03/17 13:26:38   2632] (I)       After initializing earlyGlobalRoute syMemory usage = 1482.0 MB
[03/17 13:26:38   2632] (I)       Loading and dumping file time : 0.27 seconds
[03/17 13:26:38   2632] (I)       ============= Initialization =============
[03/17 13:26:38   2632] (I)       total 2D Cap : 228656 = (114356 H, 114300 V)
[03/17 13:26:38   2632] [NR-eagl] Layer group 1: route 358 net(s) in layer range [7, 8]
[03/17 13:26:38   2632] (I)       ============  Phase 1a Route ============
[03/17 13:26:38   2632] (I)       Phase 1a runs 0.00 seconds
[03/17 13:26:38   2632] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/17 13:26:38   2632] (I)       Usage: 7780 = (2547 H, 5233 V) = (2.23% H, 4.58% V) = (4.585e+03um H, 9.419e+03um V)
[03/17 13:26:38   2632] (I)       
[03/17 13:26:38   2632] (I)       ============  Phase 1b Route ============
[03/17 13:26:38   2632] (I)       Phase 1b runs 0.00 seconds
[03/17 13:26:38   2632] (I)       Usage: 7783 = (2550 H, 5233 V) = (2.23% H, 4.58% V) = (4.590e+03um H, 9.419e+03um V)
[03/17 13:26:38   2632] (I)       
[03/17 13:26:38   2632] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.400940e+04um
[03/17 13:26:38   2632] (I)       ============  Phase 1c Route ============
[03/17 13:26:38   2632] (I)       Level2 Grid: 46 x 45
[03/17 13:26:38   2632] (I)       Phase 1c runs 0.01 seconds
[03/17 13:26:38   2632] (I)       Usage: 7783 = (2550 H, 5233 V) = (2.23% H, 4.58% V) = (4.590e+03um H, 9.419e+03um V)
[03/17 13:26:38   2632] (I)       
[03/17 13:26:38   2632] (I)       ============  Phase 1d Route ============
[03/17 13:26:38   2632] (I)       Phase 1d runs 0.00 seconds
[03/17 13:26:38   2632] (I)       Usage: 7788 = (2553 H, 5235 V) = (2.23% H, 4.58% V) = (4.595e+03um H, 9.423e+03um V)
[03/17 13:26:38   2632] (I)       
[03/17 13:26:38   2632] (I)       ============  Phase 1e Route ============
[03/17 13:26:38   2632] (I)       Phase 1e runs 0.00 seconds
[03/17 13:26:38   2632] (I)       Usage: 7788 = (2553 H, 5235 V) = (2.23% H, 4.58% V) = (4.595e+03um H, 9.423e+03um V)
[03/17 13:26:38   2632] (I)       
[03/17 13:26:38   2632] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.401840e+04um
[03/17 13:26:38   2632] [NR-eagl] 
[03/17 13:26:38   2632] (I)       dpBasedLA: time=0.00  totalOF=966  totalVia=15195  totalWL=7788  total(Via+WL)=22983 
[03/17 13:26:38   2632] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 13:26:38   2632] [NR-eagl] Layer group 2: route 30931 net(s) in layer range [2, 8]
[03/17 13:26:38   2632] (I)       ============  Phase 1a Route ============
[03/17 13:26:39   2632] (I)       Phase 1a runs 0.05 seconds
[03/17 13:26:39   2632] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/17 13:26:39   2632] (I)       Usage: 193624 = (79462 H, 114162 V) = (7.82% H, 8.31% V) = (1.430e+05um H, 2.055e+05um V)
[03/17 13:26:39   2632] (I)       
[03/17 13:26:39   2632] (I)       ============  Phase 1b Route ============
[03/17 13:26:39   2632] (I)       Phase 1b runs 0.01 seconds
[03/17 13:26:39   2632] (I)       Usage: 193630 = (79463 H, 114167 V) = (7.82% H, 8.31% V) = (1.430e+05um H, 2.055e+05um V)
[03/17 13:26:39   2632] (I)       
[03/17 13:26:39   2632] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 3.345156e+05um
[03/17 13:26:39   2632] (I)       ============  Phase 1c Route ============
[03/17 13:26:39   2632] (I)       Level2 Grid: 46 x 45
[03/17 13:26:39   2632] (I)       Phase 1c runs 0.01 seconds
[03/17 13:26:39   2632] (I)       Usage: 193630 = (79463 H, 114167 V) = (7.82% H, 8.31% V) = (1.430e+05um H, 2.055e+05um V)
[03/17 13:26:39   2632] (I)       
[03/17 13:26:39   2632] (I)       ============  Phase 1d Route ============
[03/17 13:26:39   2632] (I)       Phase 1d runs 0.04 seconds
[03/17 13:26:39   2632] (I)       Usage: 193636 = (79468 H, 114168 V) = (7.82% H, 8.31% V) = (1.430e+05um H, 2.055e+05um V)
[03/17 13:26:39   2632] (I)       
[03/17 13:26:39   2632] (I)       ============  Phase 1e Route ============
[03/17 13:26:39   2632] (I)       Phase 1e runs 0.00 seconds
[03/17 13:26:39   2632] (I)       Usage: 193636 = (79468 H, 114168 V) = (7.82% H, 8.31% V) = (1.430e+05um H, 2.055e+05um V)
[03/17 13:26:39   2632] (I)       
[03/17 13:26:39   2632] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 3.345264e+05um
[03/17 13:26:39   2632] [NR-eagl] 
[03/17 13:26:39   2632] (I)       dpBasedLA: time=0.06  totalOF=2972  totalVia=164616  totalWL=185847  total(Via+WL)=350463 
[03/17 13:26:39   2632] (I)       ============  Phase 1l Route ============
[03/17 13:26:39   2632] (I)       Total Global Routing Runtime: 0.29 seconds
[03/17 13:26:39   2632] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 13:26:39   2632] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 13:26:39   2632] (I)       
[03/17 13:26:39   2632] (I)       ============= track Assignment ============
[03/17 13:26:39   2632] (I)       extract Global 3D Wires
[03/17 13:26:39   2632] (I)       Extract Global WL : time=0.01
[03/17 13:26:39   2632] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 13:26:39   2632] (I)       Initialization real time=0.01 seconds
[03/17 13:26:39   2632] (I)       Kernel real time=0.29 seconds
[03/17 13:26:39   2632] (I)       End Greedy Track Assignment
[03/17 13:26:39   2632] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 97822
[03/17 13:26:39   2632] [NR-eagl] Layer2(M2)(V) length: 1.440482e+05um, number of vias: 130740
[03/17 13:26:39   2632] [NR-eagl] Layer3(M3)(H) length: 1.379708e+05um, number of vias: 7778
[03/17 13:26:39   2632] [NR-eagl] Layer4(M4)(V) length: 5.102888e+04um, number of vias: 3311
[03/17 13:26:39   2632] [NR-eagl] Layer5(M5)(H) length: 6.333471e+03um, number of vias: 3108
[03/17 13:26:39   2632] [NR-eagl] Layer6(M6)(V) length: 9.885020e+03um, number of vias: 2060
[03/17 13:26:39   2632] [NR-eagl] Layer7(M7)(H) length: 4.824600e+03um, number of vias: 2266
[03/17 13:26:39   2632] [NR-eagl] Layer8(M8)(V) length: 9.713993e+03um, number of vias: 0
[03/17 13:26:39   2632] [NR-eagl] Total length: 3.638050e+05um, number of vias: 247085
[03/17 13:26:39   2633] [NR-eagl] End Peak syMemory usage = 1439.5 MB
[03/17 13:26:39   2633] [NR-eagl] Early Global Router Kernel+IO runtime : 1.25 seconds
[03/17 13:26:39   2633] Extraction called for design 'mac_array' of instances=29690 and nets=31368 using extraction engine 'preRoute' .
[03/17 13:26:39   2633] PreRoute RC Extraction called for design mac_array.
[03/17 13:26:39   2633] RC Extraction called in multi-corner(2) mode.
[03/17 13:26:39   2633] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:26:39   2633] RCMode: PreRoute
[03/17 13:26:39   2633]       RC Corner Indexes            0       1   
[03/17 13:26:39   2633] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:26:39   2633] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:26:39   2633] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:26:39   2633] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:26:39   2633] Shrink Factor                : 1.00000
[03/17 13:26:39   2633] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:26:39   2633] Using capacitance table file ...
[03/17 13:26:39   2633] Updating RC grid for preRoute extraction ...
[03/17 13:26:39   2633] Initializing multi-corner capacitance tables ... 
[03/17 13:26:39   2633] Initializing multi-corner resistance tables ...
[03/17 13:26:40   2633] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1432.746M)
[03/17 13:26:40   2634] Compute RC Scale Done ...
[03/17 13:26:40   2634] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 13:26:40   2634] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/17 13:26:40   2634] 
[03/17 13:26:40   2634] ** np local hotspot detection info verbose **
[03/17 13:26:40   2634] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/17 13:26:40   2634] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/17 13:26:40   2634] 
[03/17 13:26:40   2634] #################################################################################
[03/17 13:26:40   2634] # Design Stage: PreRoute
[03/17 13:26:40   2634] # Design Name: mac_array
[03/17 13:26:40   2634] # Design Mode: 65nm
[03/17 13:26:40   2634] # Analysis Mode: MMMC Non-OCV 
[03/17 13:26:40   2634] # Parasitics Mode: No SPEF/RCDB
[03/17 13:26:40   2634] # Signoff Settings: SI Off 
[03/17 13:26:40   2634] #################################################################################
[03/17 13:26:41   2635] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:26:41   2635] Calculate delays in BcWc mode...
[03/17 13:26:41   2635] Topological Sorting (CPU = 0:00:00.1, MEM = 1488.0M, InitMEM = 1488.0M)
[03/17 13:26:45   2638] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:26:45   2638] End delay calculation. (MEM=1523.71 CPU=0:00:03.4 REAL=0:00:04.0)
[03/17 13:26:45   2638] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1523.7M) ***
[03/17 13:26:45   2639] Begin: GigaOpt postEco DRV Optimization
[03/17 13:26:45   2639] Info: 1 clock net  excluded from IPO operation.
[03/17 13:26:45   2639] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:26:45   2639] #spOpts: N=65 
[03/17 13:26:45   2639] Core basic site is core
[03/17 13:26:45   2639] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:26:48   2642] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:26:48   2642] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/17 13:26:48   2642] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:26:48   2642] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/17 13:26:48   2642] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:26:48   2642] DEBUG: @coeDRVCandCache::init.
[03/17 13:26:49   2642] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 13:26:49   2642] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.11 |          0|          0|          0|  71.38  |            |           |
[03/17 13:26:49   2642] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 13:26:49   2642] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.11 |          0|          0|          0|  71.38  |   0:00:00.0|    1600.0M|
[03/17 13:26:49   2642] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:26:49   2642] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:26:49   2642] Layer 7 has 61 constrained nets 
[03/17 13:26:49   2642] **** End NDR-Layer Usage Statistics ****
[03/17 13:26:49   2642] 
[03/17 13:26:49   2642] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1600.0M) ***
[03/17 13:26:49   2642] 
[03/17 13:26:49   2642] DEBUG: @coeDRVCandCache::cleanup.
[03/17 13:26:49   2642] End: GigaOpt postEco DRV Optimization
[03/17 13:26:49   2642] GigaOpt: WNS changes after routing: -0.079 -> -0.110 (bump = 0.031)
[03/17 13:26:49   2642] Begin: GigaOpt postEco optimization
[03/17 13:26:49   2642] Info: 1 clock net  excluded from IPO operation.
[03/17 13:26:49   2642] PhyDesignGrid: maxLocalDensity 1.00
[03/17 13:26:49   2642] #spOpts: N=65 mergeVia=F 
[03/17 13:26:51   2645] *info: 1 clock net excluded
[03/17 13:26:51   2645] *info: 2 special nets excluded.
[03/17 13:26:51   2645] *info: 79 no-driver nets excluded.
[03/17 13:26:52   2646] ** GigaOpt Optimizer WNS Slack -0.110 TNS Slack -27.209 Density 71.38
[03/17 13:26:52   2646] Optimizer WNS Pass 0
[03/17 13:26:52   2646] Active Path Group: reg2reg  
[03/17 13:26:52   2646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:26:52   2646] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:26:52   2646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:26:52   2646] |  -0.110|   -0.110| -27.019|  -27.209|    71.38%|   0:00:00.0| 1615.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:26:52   2646] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:54   2648] |  -0.106|   -0.106| -26.906|  -27.096|    71.39%|   0:00:02.0| 1615.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:54   2648] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:55   2649] |  -0.106|   -0.106| -26.883|  -27.073|    71.39%|   0:00:01.0| 1615.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:55   2649] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:55   2649] |  -0.106|   -0.106| -26.825|  -27.015|    71.39%|   0:00:00.0| 1615.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:55   2649] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:55   2649] |  -0.102|   -0.102| -26.745|  -26.935|    71.40%|   0:00:00.0| 1615.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:55   2649] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:59   2652] |  -0.102|   -0.102| -26.596|  -26.786|    71.40%|   0:00:04.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:59   2652] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:26:59   2652] |  -0.100|   -0.100| -26.534|  -26.724|    71.40%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:26:59   2652] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:00   2654] |  -0.100|   -0.100| -26.480|  -26.671|    71.40%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:27:00   2654] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:01   2654] |  -0.100|   -0.100| -26.478|  -26.668|    71.41%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:27:01   2654] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:01   2654] |  -0.100|   -0.100| -26.428|  -26.618|    71.41%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:27:01   2654] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:01   2654] |  -0.100|   -0.100| -26.428|  -26.618|    71.41%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:27:01   2654] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:01   2654] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:01   2654] 
[03/17 13:27:01   2654] *** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:09.0 mem=1604.0M) ***
[03/17 13:27:01   2654] Active Path Group: default 
[03/17 13:27:01   2654] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:01   2654] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:27:01   2654] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:01   2654] |  -0.024|   -0.100|  -0.190|  -26.618|    71.41%|   0:00:00.0| 1604.0M|   WC_VIEW|  default| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:27:01   2654] |        |         |        |         |          |            |        |          |         | reg_0_/CN                                          |
[03/17 13:27:01   2654] |   0.000|   -0.100|   0.000|  -26.428|    71.42%|   0:00:00.0| 1604.0M|   WC_VIEW|       NA| NA                                                 |
[03/17 13:27:01   2654] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:01   2654] 
[03/17 13:27:01   2654] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1604.0M) ***
[03/17 13:27:01   2654] 
[03/17 13:27:01   2654] *** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:09.0 mem=1604.0M) ***
[03/17 13:27:01   2654] ** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -26.428 Density 71.42
[03/17 13:27:01   2655] *** Starting refinePlace (0:44:15 mem=1604.0M) ***
[03/17 13:27:01   2655] Total net bbox length = 3.138e+05 (1.248e+05 1.890e+05) (ext = 1.261e+04)
[03/17 13:27:01   2655] Starting refinePlace ...
[03/17 13:27:01   2655] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:27:01   2655] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:27:01   2655] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1604.0MB) @(0:44:15 - 0:44:15).
[03/17 13:27:01   2655] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:27:01   2655] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1604.0MB
[03/17 13:27:01   2655] Statistics of distance of Instance movement in refine placement:
[03/17 13:27:01   2655]   maximum (X+Y) =         0.00 um
[03/17 13:27:01   2655]   mean    (X+Y) =         0.00 um
[03/17 13:27:01   2655] Summary Report:
[03/17 13:27:01   2655] Instances move: 0 (out of 29701 movable)
[03/17 13:27:01   2655] Mean displacement: 0.00 um
[03/17 13:27:01   2655] Max displacement: 0.00 um 
[03/17 13:27:01   2655] Total instances moved : 0
[03/17 13:27:01   2655] Total net bbox length = 3.138e+05 (1.248e+05 1.890e+05) (ext = 1.261e+04)
[03/17 13:27:01   2655] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1604.0MB
[03/17 13:27:01   2655] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1604.0MB) @(0:44:15 - 0:44:15).
[03/17 13:27:01   2655] *** Finished refinePlace (0:44:15 mem=1604.0M) ***
[03/17 13:27:02   2655] Finished re-routing un-routed nets (0:00:00.0 1604.0M)
[03/17 13:27:02   2655] 
[03/17 13:27:02   2655] 
[03/17 13:27:02   2655] Density : 0.7142
[03/17 13:27:02   2655] Max route overflow : 0.0000
[03/17 13:27:02   2655] 
[03/17 13:27:02   2655] 
[03/17 13:27:02   2655] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1604.0M) ***
[03/17 13:27:02   2655] ** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -26.428 Density 71.42
[03/17 13:27:02   2655] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:27:02   2655] Layer 7 has 63 constrained nets 
[03/17 13:27:02   2655] **** End NDR-Layer Usage Statistics ****
[03/17 13:27:02   2655] 
[03/17 13:27:02   2655] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.1 real=0:00:10.0 mem=1604.0M) ***
[03/17 13:27:02   2655] 
[03/17 13:27:02   2656] End: GigaOpt postEco optimization
[03/17 13:27:02   2656] GigaOpt: WNS changes after postEco optimization: -0.079 -> -0.100 (bump = 0.021)
[03/17 13:27:02   2656] GigaOpt: Skipping nonLegal postEco optimization
[03/17 13:27:03   2656] Design TNS changes after trial route: -17.371 -> -26.328
[03/17 13:27:03   2656] Begin: GigaOpt TNS recovery
[03/17 13:27:03   2656] Info: 1 clock net  excluded from IPO operation.
[03/17 13:27:03   2656] PhyDesignGrid: maxLocalDensity 1.00
[03/17 13:27:03   2656] #spOpts: N=65 
[03/17 13:27:05   2658] *info: 1 clock net excluded
[03/17 13:27:05   2658] *info: 2 special nets excluded.
[03/17 13:27:05   2658] *info: 79 no-driver nets excluded.
[03/17 13:27:06   2659] ** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -26.428 Density 71.42
[03/17 13:27:06   2659] Optimizer TNS Opt
[03/17 13:27:06   2660] Active Path Group: reg2reg  
[03/17 13:27:06   2660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:06   2660] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:27:06   2660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:06   2660] |  -0.100|   -0.100| -26.428|  -26.428|    71.42%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:27:06   2660] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:14   2668] |  -0.099|   -0.099| -25.763|  -25.763|    71.45%|   0:00:08.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:14   2668] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:15   2669] |  -0.099|   -0.099| -25.701|  -25.701|    71.46%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:15   2669] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:15   2669] |  -0.099|   -0.099| -25.697|  -25.697|    71.46%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:15   2669] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:16   2669] |  -0.099|   -0.099| -25.695|  -25.695|    71.46%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:16   2669] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:19   2672] |  -0.099|   -0.099| -25.506|  -25.506|    71.48%|   0:00:03.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:19   2672] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:19   2673] |  -0.099|   -0.099| -25.462|  -25.462|    71.49%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:19   2673] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:23   2676] |  -0.099|   -0.099| -24.844|  -24.844|    71.51%|   0:00:04.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:23   2676] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:23   2676] |  -0.099|   -0.099| -24.832|  -24.832|    71.51%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:23   2676] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:23   2677] |  -0.099|   -0.099| -24.822|  -24.822|    71.51%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:23   2677] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:24   2677] |  -0.099|   -0.099| -24.809|  -24.809|    71.51%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:24   2677] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:24   2677] |  -0.099|   -0.099| -24.797|  -24.797|    71.51%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:24   2677] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:27:27   2681] |  -0.099|   -0.099| -24.456|  -24.456|    71.53%|   0:00:03.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:27   2681] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 13:27:28   2681] |  -0.099|   -0.099| -24.393|  -24.393|    71.54%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:28   2681] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 13:27:28   2682] |  -0.099|   -0.099| -24.388|  -24.388|    71.54%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:27:28   2682] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 13:27:31   2685] |  -0.099|   -0.099| -23.966|  -23.966|    71.55%|   0:00:03.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:31   2685] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:27:31   2685] |  -0.099|   -0.099| -23.960|  -23.960|    71.55%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:31   2685] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:27:32   2686] |  -0.099|   -0.099| -23.903|  -23.903|    71.58%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:32   2686] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:27:32   2686] |  -0.099|   -0.099| -23.896|  -23.896|    71.58%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:32   2686] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:27:32   2686] |  -0.099|   -0.099| -23.882|  -23.882|    71.58%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:32   2686] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:27:32   2686] |  -0.099|   -0.099| -23.858|  -23.858|    71.58%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:32   2686] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:27:33   2686] |  -0.099|   -0.099| -23.848|  -23.848|    71.58%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:33   2686] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:27:35   2689] |  -0.099|   -0.099| -23.432|  -23.432|    71.60%|   0:00:02.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:27:35   2689] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:27:36   2689] |  -0.099|   -0.099| -23.242|  -23.242|    71.63%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:27:36   2689] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:27:36   2690] |  -0.099|   -0.099| -23.231|  -23.231|    71.63%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:27:36   2690] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:27:38   2692] |  -0.099|   -0.099| -23.056|  -23.056|    71.64%|   0:00:02.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:27:38   2692] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:27:39   2692] |  -0.099|   -0.099| -22.995|  -22.995|    71.66%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:27:39   2692] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:27:39   2693] |  -0.099|   -0.099| -22.989|  -22.989|    71.66%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:27:39   2693] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:27:40   2693] |  -0.099|   -0.099| -22.988|  -22.988|    71.66%|   0:00:01.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:27:40   2693] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/17 13:27:40   2694] |  -0.099|   -0.099| -22.988|  -22.988|    71.66%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:27:40   2694] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:27:40   2694] |  -0.099|   -0.099| -22.988|  -22.988|    71.66%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:27:40   2694] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:27:40   2694] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:40   2694] 
[03/17 13:27:40   2694] *** Finish Core Optimize Step (cpu=0:00:34.4 real=0:00:34.0 mem=1604.0M) ***
[03/17 13:27:40   2694] 
[03/17 13:27:40   2694] *** Finished Optimize Step Cumulative (cpu=0:00:34.4 real=0:00:34.0 mem=1604.0M) ***
[03/17 13:27:40   2694] ** GigaOpt Optimizer WNS Slack -0.099 TNS Slack -22.988 Density 71.66
[03/17 13:27:41   2694] *** Starting refinePlace (0:44:55 mem=1604.0M) ***
[03/17 13:27:41   2694] Total net bbox length = 3.147e+05 (1.252e+05 1.895e+05) (ext = 1.261e+04)
[03/17 13:27:41   2694] Starting refinePlace ...
[03/17 13:27:41   2694] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:27:41   2694] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:27:41   2694] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1604.0MB) @(0:44:55 - 0:44:55).
[03/17 13:27:41   2694] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:27:41   2694] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1604.0MB
[03/17 13:27:41   2694] Statistics of distance of Instance movement in refine placement:
[03/17 13:27:41   2694]   maximum (X+Y) =         0.00 um
[03/17 13:27:41   2694]   mean    (X+Y) =         0.00 um
[03/17 13:27:41   2694] Summary Report:
[03/17 13:27:41   2694] Instances move: 0 (out of 29775 movable)
[03/17 13:27:41   2694] Mean displacement: 0.00 um
[03/17 13:27:41   2694] Max displacement: 0.00 um 
[03/17 13:27:41   2694] Total instances moved : 0
[03/17 13:27:41   2694] Total net bbox length = 3.147e+05 (1.252e+05 1.895e+05) (ext = 1.261e+04)
[03/17 13:27:41   2694] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1604.0MB
[03/17 13:27:41   2694] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1604.0MB) @(0:44:55 - 0:44:55).
[03/17 13:27:41   2694] *** Finished refinePlace (0:44:55 mem=1604.0M) ***
[03/17 13:27:41   2695] Finished re-routing un-routed nets (0:00:00.0 1604.0M)
[03/17 13:27:41   2695] 
[03/17 13:27:41   2695] 
[03/17 13:27:41   2695] Density : 0.7166
[03/17 13:27:41   2695] Max route overflow : 0.0000
[03/17 13:27:41   2695] 
[03/17 13:27:41   2695] 
[03/17 13:27:41   2695] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1604.0M) ***
[03/17 13:27:41   2695] ** GigaOpt Optimizer WNS Slack -0.099 TNS Slack -22.988 Density 71.66
[03/17 13:27:41   2695] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:27:41   2695] Layer 7 has 62 constrained nets 
[03/17 13:27:41   2695] **** End NDR-Layer Usage Statistics ****
[03/17 13:27:41   2695] 
[03/17 13:27:41   2695] *** Finish pre-CTS Setup Fixing (cpu=0:00:35.8 real=0:00:35.0 mem=1604.0M) ***
[03/17 13:27:41   2695] 
[03/17 13:27:41   2695] End: GigaOpt TNS recovery
[03/17 13:27:41   2695] *** Steiner Routed Nets: 0.064%; Threshold: 100; Threshold for Hold: 100
[03/17 13:27:41   2695] Start to check current routing status for nets...
[03/17 13:27:41   2695] Using hname+ instead name for net compare
[03/17 13:27:41   2695] All nets are already routed correctly.
[03/17 13:27:41   2695] End to check current routing status for nets (mem=1569.6M)
[03/17 13:27:41   2695] Begin: GigaOpt Optimization in post-eco TNS mode
[03/17 13:27:41   2695] Info: 1 clock net  excluded from IPO operation.
[03/17 13:27:41   2695] PhyDesignGrid: maxLocalDensity 1.00
[03/17 13:27:41   2695] #spOpts: N=65 
[03/17 13:27:41   2695] Core basic site is core
[03/17 13:27:41   2695] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:27:44   2697] *info: 1 clock net excluded
[03/17 13:27:44   2697] *info: 2 special nets excluded.
[03/17 13:27:44   2698] *info: 79 no-driver nets excluded.
[03/17 13:27:45   2698] ** GigaOpt Optimizer WNS Slack -0.099 TNS Slack -22.988 Density 71.66
[03/17 13:27:45   2698] Optimizer TNS Opt
[03/17 13:27:45   2699] Active Path Group: reg2reg  
[03/17 13:27:45   2699] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:45   2699] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:27:45   2699] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:45   2699] |  -0.099|   -0.099| -22.988|  -22.988|    71.66%|   0:00:00.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:27:45   2699] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:27:47   2701] |  -0.099|   -0.099| -22.988|  -22.988|    71.66%|   0:00:02.0| 1604.0M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:27:47   2701] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:27:47   2701] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:27:47   2701] 
[03/17 13:27:47   2701] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=1604.0M) ***
[03/17 13:27:47   2701] 
[03/17 13:27:47   2701] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=1604.0M) ***
[03/17 13:27:47   2701] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:27:47   2701] Layer 7 has 62 constrained nets 
[03/17 13:27:47   2701] **** End NDR-Layer Usage Statistics ****
[03/17 13:27:47   2701] 
[03/17 13:27:47   2701] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1604.0M) ***
[03/17 13:27:47   2701] 
[03/17 13:27:47   2701] End: GigaOpt Optimization in post-eco TNS mode
[03/17 13:27:47   2701] **optDesign ... cpu = 0:43:56, real = 0:43:54, mem = 1455.2M, totSessionCpu=0:45:02 **
[03/17 13:27:47   2701] ** Profile ** Start :  cpu=0:00:00.0, mem=1455.2M
[03/17 13:27:47   2701] ** Profile ** Other data :  cpu=0:00:00.1, mem=1455.2M
[03/17 13:27:47   2701] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1463.2M
[03/17 13:27:48   2702] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1463.2M
[03/17 13:27:48   2702] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.099  |  0.000  |
|           TNS (ns):| -22.988 | -22.988 |  0.000  |
|    Violating Paths:|   564   |   564   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.663%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1463.2M
[03/17 13:27:48   2702] Info: 1 clock net  excluded from IPO operation.
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702] Begin Power Analysis
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702]     0.00V	    VSS
[03/17 13:27:48   2702]     0.90V	    VDD
[03/17 13:27:48   2702] Begin Processing Timing Library for Power Calculation
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702] Begin Processing Timing Library for Power Calculation
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702] Begin Processing Power Net/Grid for Power Calculation
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1169.84MB/1169.84MB)
[03/17 13:27:48   2702] 
[03/17 13:27:48   2702] Begin Processing Timing Window Data for Power Calculation
[03/17 13:27:48   2702] 
[03/17 13:27:49   2702] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1169.84MB/1169.84MB)
[03/17 13:27:49   2702] 
[03/17 13:27:49   2702] Begin Processing User Attributes
[03/17 13:27:49   2702] 
[03/17 13:27:49   2702] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1169.84MB/1169.84MB)
[03/17 13:27:49   2702] 
[03/17 13:27:49   2702] Begin Processing Signal Activity
[03/17 13:27:49   2702] 
[03/17 13:27:50   2704] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1171.14MB/1171.14MB)
[03/17 13:27:50   2704] 
[03/17 13:27:50   2704] Begin Power Computation
[03/17 13:27:50   2704] 
[03/17 13:27:50   2704]       ----------------------------------------------------------
[03/17 13:27:50   2704]       # of cell(s) missing both power/leakage table: 0
[03/17 13:27:50   2704]       # of cell(s) missing power table: 0
[03/17 13:27:50   2704]       # of cell(s) missing leakage table: 0
[03/17 13:27:50   2704]       # of MSMV cell(s) missing power_level: 0
[03/17 13:27:50   2704]       ----------------------------------------------------------
[03/17 13:27:50   2704] 
[03/17 13:27:50   2704] 
[03/17 13:27:54   2708] Ended Power Computation: (cpu=0:00:04, real=0:00:03, mem(process/total)=1171.23MB/1171.23MB)
[03/17 13:27:54   2708] 
[03/17 13:27:54   2708] Begin Processing User Attributes
[03/17 13:27:54   2708] 
[03/17 13:27:54   2708] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1171.23MB/1171.23MB)
[03/17 13:27:54   2708] 
[03/17 13:27:54   2708] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1171.23MB/1171.23MB)
[03/17 13:27:54   2708] 
[03/17 13:27:55   2709]   Timing Snapshot: (REF)
[03/17 13:27:55   2709]      Weighted WNS: -0.099
[03/17 13:27:55   2709]       All  PG WNS: -0.099
[03/17 13:27:55   2709]       High PG WNS: -0.099
[03/17 13:27:55   2709]       All  PG TNS: -22.988
[03/17 13:27:55   2709]       High PG TNS: -22.988
[03/17 13:27:55   2709]          Tran DRV: 0
[03/17 13:27:55   2709]           Cap DRV: 0
[03/17 13:27:55   2709]        Fanout DRV: 0
[03/17 13:27:55   2709]            Glitch: 0
[03/17 13:27:55   2709]    Category Slack: { [L, -0.099] [H, -0.099] }
[03/17 13:27:55   2709] 
[03/17 13:27:55   2709] Begin: Power Optimization
[03/17 13:27:55   2709] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:27:55   2709] #spOpts: N=65 mergeVia=F 
[03/17 13:27:56   2710] Reclaim Optimization WNS Slack -0.099  TNS Slack -22.988 Density 71.66
[03/17 13:27:56   2710] +----------+---------+--------+--------+------------+--------+
[03/17 13:27:56   2710] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:27:56   2710] +----------+---------+--------+--------+------------+--------+
[03/17 13:27:56   2710] |    71.66%|        -|  -0.099| -22.988|   0:00:00.0| 1606.3M|
[03/17 13:28:00   2714] |    71.66%|        0|  -0.099| -22.988|   0:00:04.0| 1606.3M|
[03/17 13:28:16   2730] |    71.66%|       64|  -0.099| -22.967|   0:00:16.0| 1606.3M|
[03/17 13:28:58   2772] |    71.26%|      803|  -0.099| -22.122|   0:00:42.0| 1606.3M|
[03/17 13:29:02   2775] |    71.17%|      100|  -0.099| -22.101|   0:00:04.0| 1606.3M|
[03/17 13:29:21   2795] |    71.10%|     6421|  -0.098| -21.303|   0:00:19.0| 1613.8M|
[03/17 13:29:24   2797] |    71.09%|      225|  -0.098| -21.329|   0:00:03.0| 1613.8M|
[03/17 13:29:24   2798] +----------+---------+--------+--------+------------+--------+
[03/17 13:29:24   2798] Reclaim Optimization End WNS Slack -0.098  TNS Slack -21.329 Density 71.09
[03/17 13:29:24   2798] 
[03/17 13:29:24   2798] ** Summary: Restruct = 903 Buffer Deletion = 0 Declone = 0 Resize = 6684 **
[03/17 13:29:24   2798] --------------------------------------------------------------
[03/17 13:29:24   2798] |                                   | Total     | Sequential |
[03/17 13:29:24   2798] --------------------------------------------------------------
[03/17 13:29:24   2798] | Num insts resized                 |    5581  |       2    |
[03/17 13:29:24   2798] | Num insts undone                  |      49  |       0    |
[03/17 13:29:24   2798] | Num insts Downsized               |     100  |       2    |
[03/17 13:29:24   2798] | Num insts Samesized               |    5481  |       0    |
[03/17 13:29:24   2798] | Num insts Upsized                 |       0  |       0    |
[03/17 13:29:24   2798] | Num multiple commits+uncommits    |    1017  |       -    |
[03/17 13:29:24   2798] --------------------------------------------------------------
[03/17 13:29:24   2798] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:29:24   2798] Layer 7 has 62 constrained nets 
[03/17 13:29:24   2798] **** End NDR-Layer Usage Statistics ****
[03/17 13:29:24   2798] ** Finished Core Power Optimization (cpu = 0:01:29) (real = 0:01:29) **
[03/17 13:29:24   2798] Executing incremental physical updates
[03/17 13:29:24   2798] #spOpts: N=65 mergeVia=F 
[03/17 13:29:24   2798] *** Starting refinePlace (0:46:38 mem=1579.5M) ***
[03/17 13:29:24   2798] Total net bbox length = 3.121e+05 (1.252e+05 1.869e+05) (ext = 1.261e+04)
[03/17 13:29:24   2798] default core: bins with density >  0.75 = 55.2 % ( 267 / 484 )
[03/17 13:29:24   2798] Density distribution unevenness ratio = 9.878%
[03/17 13:29:24   2798] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1579.5MB) @(0:46:38 - 0:46:38).
[03/17 13:29:24   2798] Starting refinePlace ...
[03/17 13:29:24   2798] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:29:24   2798] default core: bins with density >  0.75 = 51.4 % ( 249 / 484 )
[03/17 13:29:24   2798] Density distribution unevenness ratio = 9.594%
[03/17 13:29:24   2798]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:29:24   2798] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1579.5MB) @(0:46:38 - 0:46:39).
[03/17 13:29:24   2798] Move report: preRPlace moves 2474 insts, mean move: 0.37 um, max move: 3.00 um
[03/17 13:29:24   2798] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_19915_0): (381.40, 154.00) --> (382.60, 155.80)
[03/17 13:29:24   2798] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/17 13:29:24   2798] wireLenOptFixPriorityInst 0 inst fixed
[03/17 13:29:25   2798] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:29:25   2798] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1579.5MB) @(0:46:39 - 0:46:39).
[03/17 13:29:25   2798] Move report: Detail placement moves 2474 insts, mean move: 0.37 um, max move: 3.00 um
[03/17 13:29:25   2798] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_19915_0): (381.40, 154.00) --> (382.60, 155.80)
[03/17 13:29:25   2798] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1579.5MB
[03/17 13:29:25   2798] Statistics of distance of Instance movement in refine placement:
[03/17 13:29:25   2798]   maximum (X+Y) =         3.00 um
[03/17 13:29:25   2798]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_19915_0) with max move: (381.4, 154) -> (382.6, 155.8)
[03/17 13:29:25   2798]   mean    (X+Y) =         0.37 um
[03/17 13:29:25   2798] Total instances flipped for legalization: 109
[03/17 13:29:25   2798] Summary Report:
[03/17 13:29:25   2798] Instances move: 2474 (out of 28861 movable)
[03/17 13:29:25   2798] Mean displacement: 0.37 um
[03/17 13:29:25   2798] Max displacement: 3.00 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_19915_0) (381.4, 154) -> (382.6, 155.8)
[03/17 13:29:25   2798] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/17 13:29:25   2798] Total instances moved : 2474
[03/17 13:29:25   2799] Total net bbox length = 3.125e+05 (1.257e+05 1.868e+05) (ext = 1.261e+04)
[03/17 13:29:25   2799] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1579.5MB
[03/17 13:29:25   2799] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1579.5MB) @(0:46:38 - 0:46:39).
[03/17 13:29:25   2799] *** Finished refinePlace (0:46:39 mem=1579.5M) ***
[03/17 13:29:25   2799]   Timing Snapshot: (TGT)
[03/17 13:29:25   2799]      Weighted WNS: -0.098
[03/17 13:29:25   2799]       All  PG WNS: -0.098
[03/17 13:29:25   2799]       High PG WNS: -0.098
[03/17 13:29:25   2799]       All  PG TNS: -21.329
[03/17 13:29:25   2799]       High PG TNS: -21.329
[03/17 13:29:25   2799]          Tran DRV: 0
[03/17 13:29:25   2799]           Cap DRV: 0
[03/17 13:29:25   2799]        Fanout DRV: 0
[03/17 13:29:25   2799]            Glitch: 0
[03/17 13:29:25   2799]    Category Slack: { [L, -0.098] [H, -0.098] }
[03/17 13:29:25   2799] 
[03/17 13:29:25   2799] Checking setup slack degradation ...
[03/17 13:29:25   2799] 
[03/17 13:29:25   2799] Recovery Manager:
[03/17 13:29:25   2799]   Low  Effort WNS Jump: 0.000 (REF: -0.099, TGT: -0.098, Threshold: 0.010) - Skip
[03/17 13:29:25   2799]   High Effort WNS Jump: 0.000 (REF: -0.099, TGT: -0.098, Threshold: 0.010) - Skip
[03/17 13:29:25   2799]   Low  Effort TNS Jump: 0.000 (REF: -22.988, TGT: -21.329, Threshold: 25.000) - Skip
[03/17 13:29:25   2799]   High Effort TNS Jump: 0.000 (REF: -22.988, TGT: -21.329, Threshold: 25.000) - Skip
[03/17 13:29:25   2799] 
[03/17 13:29:26   2800] Info: 1 clock net  excluded from IPO operation.
[03/17 13:29:26   2800] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:29:26   2800] #spOpts: N=65 mergeVia=F 
[03/17 13:29:28   2802] Info: 1 clock net  excluded from IPO operation.
[03/17 13:29:29   2803] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:29:29   2803] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:29:29   2803] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:29:29   2803] |  -0.098|   -0.098| -21.329|  -21.329|    71.09%|   0:00:00.0| 1613.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:29:29   2803] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:29:30   2804] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] *** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1613.8M) ***
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1613.8M) ***
[03/17 13:29:30   2804] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:29:30   2804] Layer 7 has 62 constrained nets 
[03/17 13:29:30   2804] **** End NDR-Layer Usage Statistics ****
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] Begin Power Analysis
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804]     0.00V	    VSS
[03/17 13:29:30   2804]     0.90V	    VDD
[03/17 13:29:30   2804] Begin Processing Timing Library for Power Calculation
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] Begin Processing Timing Library for Power Calculation
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] Begin Processing Power Net/Grid for Power Calculation
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1225.36MB/1225.36MB)
[03/17 13:29:30   2804] 
[03/17 13:29:30   2804] Begin Processing Timing Window Data for Power Calculation
[03/17 13:29:30   2804] 
[03/17 13:29:31   2805] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1225.36MB/1225.36MB)
[03/17 13:29:31   2805] 
[03/17 13:29:31   2805] Begin Processing User Attributes
[03/17 13:29:31   2805] 
[03/17 13:29:31   2805] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1225.36MB/1225.36MB)
[03/17 13:29:31   2805] 
[03/17 13:29:31   2805] Begin Processing Signal Activity
[03/17 13:29:31   2805] 
[03/17 13:29:32   2806] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1225.89MB/1225.89MB)
[03/17 13:29:32   2806] 
[03/17 13:29:32   2806] Begin Power Computation
[03/17 13:29:32   2806] 
[03/17 13:29:32   2806]       ----------------------------------------------------------
[03/17 13:29:32   2806]       # of cell(s) missing both power/leakage table: 0
[03/17 13:29:32   2806]       # of cell(s) missing power table: 0
[03/17 13:29:32   2806]       # of cell(s) missing leakage table: 0
[03/17 13:29:32   2806]       # of MSMV cell(s) missing power_level: 0
[03/17 13:29:32   2806]       ----------------------------------------------------------
[03/17 13:29:32   2806] 
[03/17 13:29:32   2806] 
[03/17 13:29:36   2810] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1225.89MB/1225.89MB)
[03/17 13:29:36   2810] 
[03/17 13:29:36   2810] Begin Processing User Attributes
[03/17 13:29:36   2810] 
[03/17 13:29:36   2810] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1225.89MB/1225.89MB)
[03/17 13:29:36   2810] 
[03/17 13:29:36   2810] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1225.89MB/1225.89MB)
[03/17 13:29:36   2810] 
[03/17 13:29:36   2810] *** Finished Leakage Power Optimization (cpu=0:01:41, real=0:01:41, mem=1455.46M, totSessionCpu=0:46:51).
[03/17 13:29:36   2810] Extraction called for design 'mac_array' of instances=28861 and nets=30539 using extraction engine 'preRoute' .
[03/17 13:29:36   2810] PreRoute RC Extraction called for design mac_array.
[03/17 13:29:36   2810] RC Extraction called in multi-corner(2) mode.
[03/17 13:29:36   2810] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:29:36   2810] RCMode: PreRoute
[03/17 13:29:36   2810]       RC Corner Indexes            0       1   
[03/17 13:29:36   2810] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:29:36   2810] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:29:36   2810] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:29:36   2810] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:29:36   2810] Shrink Factor                : 1.00000
[03/17 13:29:36   2810] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:29:36   2810] Using capacitance table file ...
[03/17 13:29:36   2810] Initializing multi-corner capacitance tables ... 
[03/17 13:29:37   2811] Initializing multi-corner resistance tables ...
[03/17 13:29:37   2811] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1436.785M)
[03/17 13:29:37   2811] doiPBLastSyncSlave
[03/17 13:29:37   2811] #################################################################################
[03/17 13:29:37   2811] # Design Stage: PreRoute
[03/17 13:29:37   2811] # Design Name: mac_array
[03/17 13:29:37   2811] # Design Mode: 65nm
[03/17 13:29:37   2811] # Analysis Mode: MMMC Non-OCV 
[03/17 13:29:37   2811] # Parasitics Mode: No SPEF/RCDB
[03/17 13:29:37   2811] # Signoff Settings: SI Off 
[03/17 13:29:37   2811] #################################################################################
[03/17 13:29:38   2812] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:29:38   2812] Calculate delays in BcWc mode...
[03/17 13:29:38   2812] Topological Sorting (CPU = 0:00:00.1, MEM = 1441.2M, InitMEM = 1438.8M)
[03/17 13:29:41   2816] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:29:41   2816] End delay calculation. (MEM=1515.1 CPU=0:00:03.4 REAL=0:00:03.0)
[03/17 13:29:41   2816] *** CDM Built up (cpu=0:00:04.8  real=0:00:04.0  mem= 1515.1M) ***
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Begin Power Analysis
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816]     0.00V	    VSS
[03/17 13:29:42   2816]     0.90V	    VDD
[03/17 13:29:42   2816] Begin Processing Timing Library for Power Calculation
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Begin Processing Timing Library for Power Calculation
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Begin Processing Power Net/Grid for Power Calculation
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1190.94MB/1190.94MB)
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Begin Processing Timing Window Data for Power Calculation
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1190.94MB/1190.94MB)
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Begin Processing User Attributes
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1190.94MB/1190.94MB)
[03/17 13:29:42   2816] 
[03/17 13:29:42   2816] Begin Processing Signal Activity
[03/17 13:29:42   2816] 
[03/17 13:29:44   2818] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1191.62MB/1191.62MB)
[03/17 13:29:44   2818] 
[03/17 13:29:44   2818] Begin Power Computation
[03/17 13:29:44   2818] 
[03/17 13:29:44   2818]       ----------------------------------------------------------
[03/17 13:29:44   2818]       # of cell(s) missing both power/leakage table: 0
[03/17 13:29:44   2818]       # of cell(s) missing power table: 0
[03/17 13:29:44   2818]       # of cell(s) missing leakage table: 0
[03/17 13:29:44   2818]       # of MSMV cell(s) missing power_level: 0
[03/17 13:29:44   2818]       ----------------------------------------------------------
[03/17 13:29:44   2818] 
[03/17 13:29:44   2818] 
[03/17 13:29:47   2821] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1191.62MB/1191.62MB)
[03/17 13:29:47   2821] 
[03/17 13:29:47   2821] Begin Processing User Attributes
[03/17 13:29:47   2821] 
[03/17 13:29:47   2821] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.62MB/1191.62MB)
[03/17 13:29:47   2821] 
[03/17 13:29:47   2821] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1191.62MB/1191.62MB)
[03/17 13:29:47   2821] 
[03/17 13:29:48   2822] <optDesign CMD> Restore Using all VT Cells
[03/17 13:29:48   2822] Reported timing to dir ./timingReports
[03/17 13:29:48   2822] **optDesign ... cpu = 0:45:57, real = 0:45:55, mem = 1455.5M, totSessionCpu=0:47:02 **
[03/17 13:29:48   2822] ** Profile ** Start :  cpu=0:00:00.0, mem=1455.5M
[03/17 13:29:48   2822] ** Profile ** Other data :  cpu=0:00:00.1, mem=1455.5M
[03/17 13:29:48   2822] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1465.5M
[03/17 13:29:49   2823] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1457.5M
[03/17 13:29:50   2824] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1457.5M
[03/17 13:29:50   2824] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.097  | -0.097  |  0.000  |
|           TNS (ns):| -21.340 | -21.340 |  0.000  |
|    Violating Paths:|   529   |   529   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.088%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1457.5M
[03/17 13:29:50   2824] **optDesign ... cpu = 0:45:58, real = 0:45:57, mem = 1455.5M, totSessionCpu=0:47:04 **
[03/17 13:29:50   2824] *** Finished optDesign ***
[03/17 13:29:50   2824] 
[03/17 13:29:50   2824] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:46:13 real=  0:46:11)
[03/17 13:29:50   2824] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[03/17 13:29:50   2824] 	OPT_RUNTIME:            reclaim (count = 11): (cpu=  0:01:20 real=  0:01:20)
[03/17 13:29:50   2824] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:34 real=  0:01:34)
[03/17 13:29:50   2824] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:02:10 real=  0:02:10)
[03/17 13:29:50   2824] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:05:20 real=  0:05:20)
[03/17 13:29:50   2824] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:05:19 real=  0:05:20)
[03/17 13:29:50   2824] 	OPT_RUNTIME:          phyUpdate (count = 12): (cpu=0:00:19.8 real=0:00:18.3)
[03/17 13:29:50   2824] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:32:54 real=  0:32:53)
[03/17 13:29:50   2824] 	OPT_RUNTIME:             wnsOpt (count =  7): (cpu=  0:31:14 real=  0:31:15)
[03/17 13:29:50   2824] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:40.8 real=0:00:40.8)
[03/17 13:29:50   2824] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:20 real=  0:01:19)
[03/17 13:29:50   2824] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:49 real=  0:01:49)
[03/17 13:29:50   2824] Info: pop threads available for lower-level modules during optimization.
[03/17 13:29:50   2824]  *** Writing scheduling file: 'scheduling_file.cts.19779' ***
[03/17 13:29:50   2824] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 13:29:50   2824] **place_opt_design ... cpu = 0:46:41, real = 0:46:40, mem = 1392.1M **
[03/17 13:29:50   2824] *** Finished GigaPlace ***
[03/17 13:29:50   2824] 
[03/17 13:29:50   2824] *** Summary of all messages that are not suppressed in this session:
[03/17 13:29:50   2824] Severity  ID               Count  Summary                                  
[03/17 13:29:50   2824] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/17 13:29:50   2824] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/17 13:29:50   2824] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/17 13:29:50   2824] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/17 13:29:50   2824] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/17 13:29:50   2824] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/17 13:29:50   2824] *** Message Summary: 10 warning(s), 0 error(s)
[03/17 13:29:50   2824] 
[03/17 13:29:50   2824] <CMD> saveDesign placement.enc
[03/17 13:29:50   2824] Writing Netlist "placement.enc.dat.tmp/mac_array.v.gz" ...
[03/17 13:29:50   2824] Saving AAE Data ...
[03/17 13:29:51   2824] Saving scheduling_file.cts.19779 in placement.enc.dat/scheduling_file.cts
[03/17 13:29:51   2824] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/17 13:29:51   2824] Saving mode setting ...
[03/17 13:29:51   2824] Saving global file ...
[03/17 13:29:51   2824] Saving floorplan file ...
[03/17 13:29:51   2824] Saving Drc markers ...
[03/17 13:29:51   2824] ... No Drc file written since there is no markers found.
[03/17 13:29:51   2824] Saving placement file ...
[03/17 13:29:51   2825] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1392.1M) ***
[03/17 13:29:51   2825] Saving route file ...
[03/17 13:29:52   2825] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1392.1M) ***
[03/17 13:29:52   2825] Saving DEF file ...
[03/17 13:29:52   2825] Saving rc congestion map placement.enc.dat.tmp/mac_array.congmap.gz ...
[03/17 13:29:52   2825] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/17 13:29:52   2825] 
[03/17 13:29:52   2825] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/17 13:29:52   2825] 
[03/17 13:29:52   2825] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/17 13:29:53   2826] Generated self-contained design placement.enc.dat.tmp
[03/17 13:29:53   2826] 
[03/17 13:29:53   2826] *** Summary of all messages that are not suppressed in this session:
[03/17 13:29:53   2826] Severity  ID               Count  Summary                                  
[03/17 13:29:53   2826] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/17 13:29:53   2826] ERROR     IMPOAX-142           2  %s                                       
[03/17 13:29:53   2826] *** Message Summary: 0 warning(s), 3 error(s)
[03/17 13:29:53   2826] 
[03/17 13:36:32   2887] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/17 13:36:32   2887] #spOpts: N=65 
[03/17 13:36:32   2887] Core basic site is core
[03/17 13:36:32   2887]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/17 13:36:32   2887] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:36:32   2887] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/17 13:36:32   2887] *INFO: Adding fillers to top-module.
[03/17 13:36:32   2887] *INFO:   Added 351 filler insts (cell DCAP64 / prefix FILLER).
[03/17 13:36:32   2887] *INFO:   Added 375 filler insts (cell DCAP32 / prefix FILLER).
[03/17 13:36:32   2887] *INFO:   Added 1375 filler insts (cell DCAP16 / prefix FILLER).
[03/17 13:36:32   2887] *INFO:   Added 11214 filler insts (cell DCAP4 / prefix FILLER).
[03/17 13:36:32   2887] *INFO:   Added 2894 filler insts (cell DCAP / prefix FILLER).
[03/17 13:36:32   2887] *INFO:   Added 3079 filler insts (cell FILL2 / prefix FILLER).
[03/17 13:36:32   2887] *INFO:   Added 3437 filler insts (cell FILL1 / prefix FILLER).
[03/17 13:36:32   2887] *INFO: Total 22725 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[03/17 13:36:32   2887] For 22725 new insts, 22725 new pwr-pin connections were made to global net 'VDD'.
[03/17 13:36:32   2887] 22725 new gnd-pin connections were made to global net 'VSS'.
[03/17 13:36:32   2887] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/17 13:36:32   2887] For 51586 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/17 13:36:32   2887] 0 new gnd-pin connection was made to global net 'VSS'.
[03/17 13:36:32   2887] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/17 13:36:41   2889] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat mac_array
[03/17 13:36:41   2889] exclude_path_collection 0
[03/17 13:36:41   2889] Resetting process node dependent CCOpt properties.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_0__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id0) and all their descendants.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_1__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id1) and all their descendants.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_2__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id2) and all their descendants.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_3__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id3) and all their descendants.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_4__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id4) and all their descendants.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_5__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id5) and all their descendants.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_6__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id6) and all their descendants.
[03/17 13:36:41   2889] Reset to color id 0 for genblk1_7__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id7) and all their descendants.
[03/17 13:36:41   2889] *** Free Virtual Timing Model ...(mem=1387.2M)
[03/17 13:36:41   2889] Free PSO.
[03/17 13:36:41   2889] Reset cap table.
[03/17 13:36:41   2889] Cleaning up the current multi-corner RC extraction setup.
[03/17 13:36:41   2889] Resetting process node dependent CCOpt properties.
[03/17 13:36:42   2890] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] **ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
[03/17 13:36:42   2890] Design mac_array was changed but not saved - it will be overwritten.
[03/17 13:36:42   2890] Set DBUPerIGU to 1000.
[03/17 13:36:42   2890] Set net toggle Scale Factor to 1.00
[03/17 13:36:42   2890] Set Shrink Factor to 1.00000
[03/17 13:36:42   2890] Set net toggle Scale Factor to 1.00
[03/17 13:36:42   2890] Set Shrink Factor to 1.00000
[03/17 13:36:42   2890] Set net toggle Scale Factor to 1.00
[03/17 13:36:42   2890] Set Shrink Factor to 1.00000
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] *** Memory Usage v#1 (Current mem = 1347.879M, initial mem = 149.258M) ***
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] Info (SM2C): Status of key globals:
[03/17 13:36:42   2890] 	 MMMC-by-default flow     : 1
[03/17 13:36:42   2890] 	 Default MMMC objs envvar : 0
[03/17 13:36:42   2890] 	 Data portability         : 0
[03/17 13:36:42   2890] 	 MMMC PV Emulation        : 0
[03/17 13:36:42   2890] 	 MMMC debug               : 0
[03/17 13:36:42   2890] 	 Init_Design flow         : 1
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] 	 CTE SM2C global          : false
[03/17 13:36:42   2890] 	 Reporting view filter    : false
[03/17 13:36:42   2890] Set Default Input Pin Transition as 0.1 ps.
[03/17 13:36:42   2890] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/17 13:36:42   2890] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/17 13:36:42   2890] 
[03/17 13:36:42   2890] Loading LEF file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/17 13:36:42   2890] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/17 13:36:42   2890] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/17 13:36:42   2890] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/17 13:36:42   2890] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/17 13:36:42   2890] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/17 13:36:42   2890] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/17 13:36:42   2890] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/17 13:36:42   2890] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/17 13:36:42   2890] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 13:36:42   2890] The LEF parser will ignore this statement.
[03/17 13:36:42   2890] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/17 13:36:42   2890] Set DBUPerIGU to M2 pitch 400.
[03/17 13:36:43   2890] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/17 13:36:43   2890] Type 'man IMPLF-200' for more detail.
[03/17 13:36:43   2890] 
[03/17 13:36:43   2890] viaInitial starts at Mon Mar 17 13:36:43 2025
viaInitial ends at Mon Mar 17 13:36:43 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/viewDefinition.tcl
[03/17 13:36:43   2890] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/17 13:36:44   2891] Read 811 cells in library 'tcbn65gpluswc' 
[03/17 13:36:44   2891] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/17 13:36:45   2892] Read 811 cells in library 'tcbn65gplusbc' 
[03/17 13:36:45   2892] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=48.21min, fe_real=54.40min, fe_mem=1126.5M) ***
[03/17 13:36:45   2892] *** Begin netlist parsing (mem=1126.5M) ***
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 13:36:45   2892] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/17 13:36:45   2892] To increase the message display limit, refer to the product command reference manual.
[03/17 13:36:45   2892] Created 811 new cells from 2 timing libraries.
[03/17 13:36:45   2892] Reading netlist ...
[03/17 13:36:45   2892] Backslashed names will retain backslash and a trailing blank character.
[03/17 13:36:45   2892] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.v.gz'
[03/17 13:36:45   2893] 
[03/17 13:36:45   2893] *** Memory Usage v#1 (Current mem = 1126.480M, initial mem = 149.258M) ***
[03/17 13:36:45   2893] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1126.5M) ***
[03/17 13:36:45   2893] Set top cell to mac_array.
[03/17 13:36:45   2893] Hooked 1622 DB cells to tlib cells.
[03/17 13:36:45   2893] Starting recursive module instantiation check.
[03/17 13:36:45   2893] No recursion found.
[03/17 13:36:45   2893] Building hierarchical netlist for Cell mac_array ...
[03/17 13:36:45   2893] *** Netlist is unique.
[03/17 13:36:45   2893] ** info: there are 1674 modules.
[03/17 13:36:45   2893] ** info: there are 28861 stdCell insts.
[03/17 13:36:45   2893] 
[03/17 13:36:45   2893] *** Memory Usage v#1 (Current mem = 1134.480M, initial mem = 149.258M) ***
[03/17 13:36:45   2893] *info: set bottom ioPad orient R0
[03/17 13:36:45   2893] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 13:36:45   2893] Type 'man IMPFP-3961' for more detail.
[03/17 13:36:45   2893] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 13:36:45   2893] Type 'man IMPFP-3961' for more detail.
[03/17 13:36:45   2893] Set Default Net Delay as 1000 ps.
[03/17 13:36:45   2893] Set Default Net Load as 0.5 pF. 
[03/17 13:36:45   2893] Set Default Input Pin Transition as 0.1 ps.
[03/17 13:36:45   2893] Loading preference file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/gui.pref.tcl ...
[03/17 13:36:46   2893] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/17 13:36:46   2893] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/17 13:36:46   2893] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/17 13:36:46   2893] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/17 13:36:46   2893] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/17 13:36:46   2893] Updating process node dependent CCOpt properties for the 65nm process node.
[03/17 13:36:46   2893] Stripe will break at block ring.
[03/17 13:36:46   2893] **WARN: analysis view BC_VIEW not found, use default_view_setup
[03/17 13:36:46   2893] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/17 13:36:46   2893] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/17 13:36:46   2893] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 13:36:46   2893] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 13:36:46   2893] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 13:36:46   2893] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 13:36:46   2893] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/17 13:36:46   2893] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 13:36:46   2893] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 13:36:46   2893] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 13:36:46   2893] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 13:36:46   2893] Importing multi-corner RC tables ... 
[03/17 13:36:46   2893] Summary of Active RC-Corners : 
[03/17 13:36:46   2893]  
[03/17 13:36:46   2893]  Analysis View: WC_VIEW
[03/17 13:36:46   2893]     RC-Corner Name        : Cmax
[03/17 13:36:46   2893]     RC-Corner Index       : 0
[03/17 13:36:46   2893]     RC-Corner Temperature : 125 Celsius
[03/17 13:36:46   2893]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/17 13:36:46   2893]     RC-Corner PreRoute Res Factor         : 1
[03/17 13:36:46   2893]     RC-Corner PreRoute Cap Factor         : 1
[03/17 13:36:46   2893]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 13:36:46   2893]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 13:36:46   2893]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 13:36:46   2893]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 13:36:46   2893]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 13:36:46   2893]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 13:36:46   2893]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 13:36:46   2893]  
[03/17 13:36:46   2893]  Analysis View: BC_VIEW
[03/17 13:36:46   2893]     RC-Corner Name        : Cmin
[03/17 13:36:46   2893]     RC-Corner Index       : 1
[03/17 13:36:46   2893]     RC-Corner Temperature : -40 Celsius
[03/17 13:36:46   2893]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/17 13:36:46   2893]     RC-Corner PreRoute Res Factor         : 1
[03/17 13:36:46   2893]     RC-Corner PreRoute Cap Factor         : 1
[03/17 13:36:46   2893]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 13:36:46   2893]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 13:36:46   2893]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 13:36:46   2893]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 13:36:46   2893]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 13:36:46   2893]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 13:36:46   2893]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 13:36:46   2893] *Info: initialize multi-corner CTS.
[03/17 13:36:46   2894] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/17 13:36:46   2894] Current (total cpu=0:48:14, real=0:54:25, peak res=916.1M, current mem=1225.6M)
[03/17 13:36:46   2894] INFO (CTE): Constraints read successfully.
[03/17 13:36:46   2894] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=572.0M, current mem=1235.3M)
[03/17 13:36:46   2894] Current (total cpu=0:48:14, real=0:54:25, peak res=916.1M, current mem=1235.3M)
[03/17 13:36:46   2894] Summary for sequential cells idenfication: 
[03/17 13:36:46   2894] Identified SBFF number: 199
[03/17 13:36:46   2894] Identified MBFF number: 0
[03/17 13:36:46   2894] Not identified SBFF number: 0
[03/17 13:36:46   2894] Not identified MBFF number: 0
[03/17 13:36:46   2894] Number of sequential cells which are not FFs: 104
[03/17 13:36:46   2894] 
[03/17 13:36:46   2894] Total number of combinational cells: 492
[03/17 13:36:46   2894] Total number of sequential cells: 303
[03/17 13:36:46   2894] Total number of tristate cells: 11
[03/17 13:36:46   2894] Total number of level shifter cells: 0
[03/17 13:36:46   2894] Total number of power gating cells: 0
[03/17 13:36:46   2894] Total number of isolation cells: 0
[03/17 13:36:46   2894] Total number of power switch cells: 0
[03/17 13:36:46   2894] Total number of pulse generator cells: 0
[03/17 13:36:46   2894] Total number of always on buffers: 0
[03/17 13:36:46   2894] Total number of retention cells: 0
[03/17 13:36:46   2894] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/17 13:36:46   2894] Total number of usable buffers: 18
[03/17 13:36:46   2894] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/17 13:36:46   2894] Total number of unusable buffers: 9
[03/17 13:36:46   2894] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/17 13:36:46   2894] Total number of usable inverters: 18
[03/17 13:36:46   2894] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/17 13:36:46   2894] Total number of unusable inverters: 9
[03/17 13:36:46   2894] List of identified usable delay cells:
[03/17 13:36:46   2894] Total number of identified usable delay cells: 0
[03/17 13:36:46   2894] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/17 13:36:46   2894] Total number of identified unusable delay cells: 9
[03/17 13:36:46   2894] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/17 13:36:46   2894] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/17 13:36:46   2894] Type 'man IMPOPT-3058' for more detail.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/17 13:36:46   2894] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/17 13:36:46   2894] To increase the message display limit, refer to the product command reference manual.
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/17 13:36:46   2894]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/17 13:36:46   2894] Reading floorplan file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.fp.gz (mem = 1244.4M).
[03/17 13:36:46   2894] *info: reset 30539 existing net BottomPreferredLayer and AvoidDetour
[03/17 13:36:46   2894] Deleting old partition specification.
[03/17 13:36:46   2894] Set FPlanBox to (0 0 813200 810400)
[03/17 13:36:46   2894]  ... processed partition successfully.
[03/17 13:36:46   2894] There are 62 nets with bottomPreferredRoutingLayer being set
[03/17 13:36:46   2894] Extracting standard cell pins and blockage ...... 
[03/17 13:36:46   2894] Pin and blockage extraction finished
[03/17 13:36:46   2894] *** End loading floorplan (cpu = 0:00:00.1, mem = 1244.4M) ***
[03/17 13:36:46   2894] *** Checked 2 GNC rules.
[03/17 13:36:46   2894] *** applyConnectGlobalNets disabled.
[03/17 13:36:46   2894] Reading placement file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz.
[03/17 13:36:46   2894] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz" ...
[03/17 13:36:46   2894] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1244.4M) ***
[03/17 13:36:47   2894] Total net length = 3.125e+05 (1.257e+05 1.868e+05) (ext = 1.407e+04)
[03/17 13:36:47   2894] *** Checked 2 GNC rules.
[03/17 13:36:47   2894] *** Applying global-net connections...
[03/17 13:36:47   2894] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/17 13:36:47   2894] Reading routing file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.route.gz.
[03/17 13:36:47   2894] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Mar 17 13:29:51 2025 Format: 15.2) ...
[03/17 13:36:47   2894] Suppress "**WARN ..." messages.
[03/17 13:36:47   2894] routingBox: (0 0) (813200 810400)
[03/17 13:36:47   2894] coreBox:    (20000 20000) (793200 790400)
[03/17 13:36:47   2894] Un-suppress "**WARN ..." messages.
[03/17 13:36:47   2894] *** Total 30462 nets are successfully restored.
[03/17 13:36:47   2894] *** Completed restoreRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1244.4M) ***
[03/17 13:36:47   2894] Reading DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz', current time is Mon Mar 17 13:36:47 2025 ...
[03/17 13:36:47   2894] --- DIVIDERCHAR '/'
[03/17 13:36:47   2894] --- UnitsPerDBU = 1.0000
[03/17 13:36:47   2894] Extracting macro/IO cell pins and blockage ...... 
[03/17 13:36:47   2894] Pin and blockage extraction finished
[03/17 13:36:47   2894] DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz' is parsed, current time is Mon Mar 17 13:36:47 2025.
[03/17 13:36:47   2894] Set Default Input Pin Transition as 0.1 ps.
[03/17 13:36:47   2895] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/17 13:36:47   2895] Updating RC grid for preRoute extraction ...
[03/17 13:36:47   2895] Initializing multi-corner capacitance tables ... 
[03/17 13:36:47   2895] Initializing multi-corner resistance tables ...
[03/17 13:36:47   2895] Loading rc congestion map /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.congmap.gz ...
[03/17 13:36:47   2895] 
[03/17 13:36:47   2895] *** Summary of all messages that are not suppressed in this session:
[03/17 13:36:47   2895] Severity  ID               Count  Summary                                  
[03/17 13:36:47   2895] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/17 13:36:47   2895] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/17 13:36:47   2895] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/17 13:36:47   2895] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/17 13:36:47   2895] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/17 13:36:47   2895] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/17 13:36:47   2895] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/17 13:36:47   2895] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/17 13:36:47   2895] ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
[03/17 13:36:47   2895] ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
[03/17 13:36:47   2895] *** Message Summary: 2231 warning(s), 4 error(s)
[03/17 13:36:47   2895] 
[03/17 13:36:51   2896] <CMD> set_ccopt_property -update_io_latency false
[03/17 13:36:51   2896] <CMD> create_ccopt_clock_tree_spec -file ./constraints/mac_array.ccopt
[03/17 13:36:51   2896] Creating clock tree spec for modes (timing configs): CON
[03/17 13:36:51   2896] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/17 13:36:51   2896] Summary for sequential cells idenfication: 
[03/17 13:36:51   2896] Identified SBFF number: 199
[03/17 13:36:51   2896] Identified MBFF number: 0
[03/17 13:36:51   2896] Not identified SBFF number: 0
[03/17 13:36:51   2896] Not identified MBFF number: 0
[03/17 13:36:51   2896] Number of sequential cells which are not FFs: 104
[03/17 13:36:51   2896] 
[03/17 13:36:52   2897] Analyzing clock structure... 
[03/17 13:36:52   2897] Analyzing clock structure done.
[03/17 13:36:52   2897] Wrote: ./constraints/mac_array.ccopt
[03/17 13:36:52   2897] <CMD> ccopt_design
[03/17 13:36:52   2897] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/17 13:36:52   2897] (ccopt_design): create_ccopt_clock_tree_spec
[03/17 13:36:52   2897] Creating clock tree spec for modes (timing configs): CON
[03/17 13:36:52   2897] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/17 13:36:53   2898] Analyzing clock structure... 
[03/17 13:36:53   2898] Analyzing clock structure done.
[03/17 13:36:53   2898] Extracting original clock gating for clk... 
[03/17 13:36:53   2898]   clock_tree clk contains 3376 sinks and 0 clock gates.
[03/17 13:36:53   2898]   Extraction for clk complete.
[03/17 13:36:53   2898] Extracting original clock gating for clk done.
[03/17 13:36:53   2898] Checking clock tree convergence... 
[03/17 13:36:53   2898] Checking clock tree convergence done.
[03/17 13:36:53   2898] Preferred extra space for top nets is 0
[03/17 13:36:53   2898] Preferred extra space for trunk nets is 1
[03/17 13:36:53   2898] Preferred extra space for leaf nets is 1
[03/17 13:36:53   2898] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/17 13:36:53   2898] Set place::cacheFPlanSiteMark to 1
[03/17 13:36:53   2898] Using CCOpt effort low.
[03/17 13:36:53   2898] #spOpts: N=65 
[03/17 13:36:53   2898] Core basic site is core
[03/17 13:36:53   2898] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:36:53   2898] Begin checking placement ... (start mem=1268.0M, init mem=1268.0M)
[03/17 13:36:53   2898] *info: Placed = 28861         
[03/17 13:36:53   2898] *info: Unplaced = 0           
[03/17 13:36:53   2898] Placement Density:71.09%(105863/148918)
[03/17 13:36:53   2898] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1268.0M)
[03/17 13:36:53   2898] Validating CTS configuration... 
[03/17 13:36:53   2898]   Non-default CCOpt properties:
[03/17 13:36:53   2898]   preferred_extra_space is set for at least one key
[03/17 13:36:53   2898]   route_type is set for at least one key
[03/17 13:36:53   2898]   update_io_latency: 0 (default: true)
[03/17 13:36:53   2898] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/17 13:36:53   2898] #spOpts: N=65 
[03/17 13:36:53   2898] Core basic site is core
[03/17 13:36:54   2899] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:36:54   2899]   Route type trimming info:
[03/17 13:36:54   2899]     No route type modifications were made.
[03/17 13:36:54   2899]   Clock tree balancer configuration for clock_tree clk:
[03/17 13:36:54   2899]   Non-default CCOpt properties for clock tree clk:
[03/17 13:36:54   2899]     route_type (leaf): default_route_type_leaf (default: default)
[03/17 13:36:54   2899]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/17 13:36:54   2899]     route_type (top): default_route_type_nonleaf (default: default)
[03/17 13:36:54   2899]   For power_domain auto-default and effective power_domain auto-default:
[03/17 13:36:54   2899]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 13:36:54   2899]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 13:36:54   2899]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/17 13:36:54   2899]     Unblocked area available for placement of any clock cells in power_domain auto-default: 164754.320um^2
[03/17 13:36:54   2899]   Top Routing info:
[03/17 13:36:54   2899]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 13:36:54   2899]     Unshielded; Mask Constraint: 0.
[03/17 13:36:54   2899]   Trunk Routing info:
[03/17 13:36:54   2899]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 13:36:54   2899]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/17 13:36:54   2899]   Leaf Routing info:
[03/17 13:36:54   2899]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/17 13:36:54   2899]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/17 13:36:54   2899]   Rebuilding timing graph... 
[03/17 13:36:54   2899]   Rebuilding timing graph done.
[03/17 13:36:55   2900]   For timing_corner WC:setup, late:
[03/17 13:36:55   2900]     Slew time target (leaf):    0.105ns
[03/17 13:36:55   2900]     Slew time target (trunk):   0.105ns
[03/17 13:36:55   2900]     Slew time target (top):     0.105ns
[03/17 13:36:55   2900]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/17 13:36:55   2900]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/17 13:36:55   2900]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/17 13:36:55   2900]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/17 13:36:55   2900]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/17 13:36:55   2900]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/17 13:36:55   2900]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/17 13:36:55   2900]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/17 13:36:55   2900]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/17 13:36:55   2900]   Clock tree balancer configuration for skew_group clk/CON:
[03/17 13:36:55   2900]     Sources:                     pin clk
[03/17 13:36:55   2900]     Total number of sinks:       3376
[03/17 13:36:55   2900]     Delay constrained sinks:     3376
[03/17 13:36:55   2900]     Non-leaf sinks:              0
[03/17 13:36:55   2900]     Ignore pins:                 0
[03/17 13:36:55   2900]    Timing corner WC:setup.late:
[03/17 13:36:55   2900]     Skew target:                 0.057ns
[03/17 13:36:55   2900] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 13:36:55   2900] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 13:36:55   2900] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 13:36:55   2900]   
[03/17 13:36:55   2900]   Via Selection for Estimated Routes (rule default):
[03/17 13:36:55   2900]   
[03/17 13:36:55   2900]   --------------------------------------------------------------
[03/17 13:36:55   2900]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/17 13:36:55   2900]   Range                  (Ohm)    (fF)     (fs)     Only
[03/17 13:36:55   2900]   --------------------------------------------------------------
[03/17 13:36:55   2900]   M1-M2    VIA12_1cut    1.500    0.032    0.047    false
[03/17 13:36:55   2900]   M2-M3    VIA23_1cut    1.500    0.030    0.046    false
[03/17 13:36:55   2900]   M3-M4    VIA34_1cut    1.500    0.030    0.046    false
[03/17 13:36:55   2900]   M4-M5    VIA45_1cut    1.500    0.030    0.046    false
[03/17 13:36:55   2900]   M5-M6    VIA56_1cut    1.500    0.028    0.043    false
[03/17 13:36:55   2900]   M6-M7    VIA67_1cut    0.220    0.099    0.022    false
[03/17 13:36:55   2900]   M7-M8    VIA78_1cut    0.220    0.119    0.026    false
[03/17 13:36:55   2900]   --------------------------------------------------------------
[03/17 13:36:55   2900]   
[03/17 13:36:55   2900] Validating CTS configuration done.
[03/17 13:36:55   2900] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/17 13:36:55   2900]  * CCOpt property update_io_latency is false
[03/17 13:36:55   2900] 
[03/17 13:36:55   2900] All good
[03/17 13:36:55   2901] Executing ccopt post-processing.
[03/17 13:36:56   2901] Synthesizing clock trees with CCOpt...
[03/17 13:36:56   2901] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/17 13:36:56   2901] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 13:36:56   2901] [PSP] Started earlyGlobalRoute kernel
[03/17 13:36:56   2901] [PSP] Initial Peak syMemory usage = 1422.3 MB
[03/17 13:36:56   2901] (I)       Reading DB...
[03/17 13:36:56   2901] (I)       congestionReportName   : 
[03/17 13:36:56   2901] (I)       buildTerm2TermWires    : 1
[03/17 13:36:56   2901] (I)       doTrackAssignment      : 1
[03/17 13:36:56   2901] (I)       dumpBookshelfFiles     : 0
[03/17 13:36:56   2901] (I)       numThreads             : 1
[03/17 13:36:56   2901] [NR-eagl] honorMsvRouteConstraint: false
[03/17 13:36:56   2901] (I)       honorPin               : false
[03/17 13:36:56   2901] (I)       honorPinGuide          : true
[03/17 13:36:56   2901] (I)       honorPartition         : false
[03/17 13:36:56   2901] (I)       allowPartitionCrossover: false
[03/17 13:36:56   2901] (I)       honorSingleEntry       : true
[03/17 13:36:56   2901] (I)       honorSingleEntryStrong : true
[03/17 13:36:56   2901] (I)       handleViaSpacingRule   : false
[03/17 13:36:56   2901] (I)       PDConstraint           : none
[03/17 13:36:56   2901] (I)       expBetterNDRHandling   : false
[03/17 13:36:56   2901] [NR-eagl] honorClockSpecNDR      : 0
[03/17 13:36:56   2901] (I)       routingEffortLevel     : 3
[03/17 13:36:56   2901] [NR-eagl] minRouteLayer          : 2
[03/17 13:36:56   2901] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 13:36:56   2901] (I)       numRowsPerGCell        : 1
[03/17 13:36:56   2901] (I)       speedUpLargeDesign     : 0
[03/17 13:36:56   2901] (I)       speedUpBlkViolationClean: 0
[03/17 13:36:56   2901] (I)       multiThreadingTA       : 0
[03/17 13:36:56   2901] (I)       blockedPinEscape       : 1
[03/17 13:36:56   2901] (I)       blkAwareLayerSwitching : 0
[03/17 13:36:56   2901] (I)       betterClockWireModeling: 1
[03/17 13:36:56   2901] (I)       punchThroughDistance   : 500.00
[03/17 13:36:56   2901] (I)       scenicBound            : 1.15
[03/17 13:36:56   2901] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 13:36:56   2901] (I)       source-to-sink ratio   : 0.00
[03/17 13:36:56   2901] (I)       targetCongestionRatioH : 1.00
[03/17 13:36:56   2901] (I)       targetCongestionRatioV : 1.00
[03/17 13:36:56   2901] (I)       layerCongestionRatio   : 0.70
[03/17 13:36:56   2901] (I)       m1CongestionRatio      : 0.10
[03/17 13:36:56   2901] (I)       m2m3CongestionRatio    : 0.70
[03/17 13:36:56   2901] (I)       localRouteEffort       : 1.00
[03/17 13:36:56   2901] (I)       numSitesBlockedByOneVia: 8.00
[03/17 13:36:56   2901] (I)       supplyScaleFactorH     : 1.00
[03/17 13:36:56   2901] (I)       supplyScaleFactorV     : 1.00
[03/17 13:36:56   2901] (I)       highlight3DOverflowFactor: 0.00
[03/17 13:36:56   2901] (I)       doubleCutViaModelingRatio: 0.00
[03/17 13:36:56   2901] (I)       blockTrack             : 
[03/17 13:36:56   2901] (I)       readTROption           : true
[03/17 13:36:56   2901] (I)       extraSpacingBothSide   : false
[03/17 13:36:56   2901] [NR-eagl] numTracksPerClockWire  : 0
[03/17 13:36:56   2901] (I)       routeSelectedNetsOnly  : false
[03/17 13:36:56   2901] (I)       before initializing RouteDB syMemory usage = 1422.3 MB
[03/17 13:36:56   2901] (I)       starting read tracks
[03/17 13:36:56   2901] (I)       build grid graph
[03/17 13:36:56   2901] (I)       build grid graph start
[03/17 13:36:56   2901] [NR-eagl] Layer1 has no routable track
[03/17 13:36:56   2901] [NR-eagl] Layer2 has single uniform track structure
[03/17 13:36:56   2901] [NR-eagl] Layer3 has single uniform track structure
[03/17 13:36:56   2901] [NR-eagl] Layer4 has single uniform track structure
[03/17 13:36:56   2901] [NR-eagl] Layer5 has single uniform track structure
[03/17 13:36:56   2901] [NR-eagl] Layer6 has single uniform track structure
[03/17 13:36:56   2901] [NR-eagl] Layer7 has single uniform track structure
[03/17 13:36:56   2901] [NR-eagl] Layer8 has single uniform track structure
[03/17 13:36:56   2901] (I)       build grid graph end
[03/17 13:36:56   2901] (I)       Layer1   numNetMinLayer=30398
[03/17 13:36:56   2901] (I)       Layer2   numNetMinLayer=0
[03/17 13:36:56   2901] (I)       Layer3   numNetMinLayer=0
[03/17 13:36:56   2901] (I)       Layer4   numNetMinLayer=0
[03/17 13:36:56   2901] (I)       Layer5   numNetMinLayer=0
[03/17 13:36:56   2901] (I)       Layer6   numNetMinLayer=0
[03/17 13:36:56   2901] (I)       Layer7   numNetMinLayer=62
[03/17 13:36:56   2901] (I)       Layer8   numNetMinLayer=0
[03/17 13:36:56   2901] (I)       numViaLayers=7
[03/17 13:36:56   2901] (I)       end build via table
[03/17 13:36:56   2901] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 13:36:56   2901] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/17 13:36:56   2901] (I)       readDataFromPlaceDB
[03/17 13:36:56   2901] (I)       Read net information..
[03/17 13:36:56   2901] [NR-eagl] Read numTotalNets=30460  numIgnoredNets=0
[03/17 13:36:56   2901] (I)       Read testcase time = 0.010 seconds
[03/17 13:36:56   2901] 
[03/17 13:36:56   2901] (I)       totalPins=96055  totalGlobalPin=89122 (92.78%)
[03/17 13:36:56   2901] (I)       Model blockage into capacity
[03/17 13:36:56   2901] (I)       Read numBlocks=7032  numPreroutedWires=0  numCapScreens=0
[03/17 13:36:56   2901] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 13:36:56   2901] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 13:36:56   2901] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 13:36:56   2901] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 13:36:56   2901] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 13:36:56   2901] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 13:36:56   2901] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 13:36:56   2901] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 13:36:56   2901] (I)       Modeling time = 0.020 seconds
[03/17 13:36:56   2901] 
[03/17 13:36:56   2901] (I)       Number of ignored nets = 0
[03/17 13:36:56   2901] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 13:36:56   2901] (I)       Number of clock nets = 1.  Ignored: No
[03/17 13:36:56   2901] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 13:36:56   2901] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 13:36:56   2901] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 13:36:56   2901] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 13:36:56   2901] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 13:36:56   2901] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 13:36:56   2901] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 13:36:56   2901] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/17 13:36:56   2901] (I)       Before initializing earlyGlobalRoute syMemory usage = 1422.3 MB
[03/17 13:36:56   2901] (I)       Layer1  viaCost=300.00
[03/17 13:36:56   2901] (I)       Layer2  viaCost=100.00
[03/17 13:36:56   2901] (I)       Layer3  viaCost=100.00
[03/17 13:36:56   2901] (I)       Layer4  viaCost=100.00
[03/17 13:36:56   2901] (I)       Layer5  viaCost=100.00
[03/17 13:36:56   2901] (I)       Layer6  viaCost=200.00
[03/17 13:36:56   2901] (I)       Layer7  viaCost=100.00
[03/17 13:36:56   2901] (I)       ---------------------Grid Graph Info--------------------
[03/17 13:36:56   2901] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 13:36:56   2901] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 13:36:56   2901] (I)       Site Width          :   400  (dbu)
[03/17 13:36:56   2901] (I)       Row Height          :  3600  (dbu)
[03/17 13:36:56   2901] (I)       GCell Width         :  3600  (dbu)
[03/17 13:36:56   2901] (I)       GCell Height        :  3600  (dbu)
[03/17 13:36:56   2901] (I)       grid                :   226   225     8
[03/17 13:36:56   2901] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 13:36:56   2901] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 13:36:56   2901] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 13:36:56   2901] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 13:36:56   2901] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 13:36:56   2901] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 13:36:56   2901] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 13:36:56   2901] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 13:36:56   2901] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 13:36:56   2901] (I)       --------------------------------------------------------
[03/17 13:36:56   2901] 
[03/17 13:36:56   2901] [NR-eagl] ============ Routing rule table ============
[03/17 13:36:56   2901] [NR-eagl] Rule id 0. Nets 30460 
[03/17 13:36:56   2901] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 13:36:56   2901] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 13:36:56   2901] [NR-eagl] ========================================
[03/17 13:36:56   2901] [NR-eagl] 
[03/17 13:36:56   2901] (I)       After initializing earlyGlobalRoute syMemory usage = 1422.3 MB
[03/17 13:36:56   2901] (I)       Loading and dumping file time : 0.22 seconds
[03/17 13:36:56   2901] (I)       ============= Initialization =============
[03/17 13:36:56   2901] (I)       total 2D Cap : 228656 = (114356 H, 114300 V)
[03/17 13:36:56   2901] [NR-eagl] Layer group 1: route 62 net(s) in layer range [7, 8]
[03/17 13:36:56   2901] (I)       ============  Phase 1a Route ============
[03/17 13:36:56   2901] (I)       Phase 1a runs 0.01 seconds
[03/17 13:36:56   2901] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/17 13:36:56   2901] (I)       Usage: 3450 = (943 H, 2507 V) = (0.82% H, 2.19% V) = (1.697e+03um H, 4.513e+03um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       ============  Phase 1b Route ============
[03/17 13:36:56   2901] (I)       Phase 1b runs 0.00 seconds
[03/17 13:36:56   2901] (I)       Usage: 3451 = (944 H, 2507 V) = (0.83% H, 2.19% V) = (1.699e+03um H, 4.513e+03um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.211800e+03um
[03/17 13:36:56   2901] (I)       ============  Phase 1c Route ============
[03/17 13:36:56   2901] (I)       Usage: 3451 = (944 H, 2507 V) = (0.83% H, 2.19% V) = (1.699e+03um H, 4.513e+03um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       ============  Phase 1d Route ============
[03/17 13:36:56   2901] (I)       Usage: 3451 = (944 H, 2507 V) = (0.83% H, 2.19% V) = (1.699e+03um H, 4.513e+03um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       ============  Phase 1e Route ============
[03/17 13:36:56   2901] (I)       Phase 1e runs 0.00 seconds
[03/17 13:36:56   2901] (I)       Usage: 3451 = (944 H, 2507 V) = (0.83% H, 2.19% V) = (1.699e+03um H, 4.513e+03um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.211800e+03um
[03/17 13:36:56   2901] [NR-eagl] 
[03/17 13:36:56   2901] (I)       dpBasedLA: time=0.00  totalOF=118  totalVia=4765  totalWL=3451  total(Via+WL)=8216 
[03/17 13:36:56   2901] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 13:36:56   2901] [NR-eagl] Layer group 2: route 30398 net(s) in layer range [2, 8]
[03/17 13:36:56   2901] (I)       ============  Phase 1a Route ============
[03/17 13:36:56   2901] (I)       Phase 1a runs 0.05 seconds
[03/17 13:36:56   2901] (I)       Usage: 193017 = (79954 H, 113063 V) = (7.87% H, 8.23% V) = (1.439e+05um H, 2.035e+05um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       ============  Phase 1b Route ============
[03/17 13:36:56   2901] (I)       Usage: 193017 = (79954 H, 113063 V) = (7.87% H, 8.23% V) = (1.439e+05um H, 2.035e+05um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.412188e+05um
[03/17 13:36:56   2901] (I)       ============  Phase 1c Route ============
[03/17 13:36:56   2901] (I)       Usage: 193017 = (79954 H, 113063 V) = (7.87% H, 8.23% V) = (1.439e+05um H, 2.035e+05um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       ============  Phase 1d Route ============
[03/17 13:36:56   2901] (I)       Usage: 193017 = (79954 H, 113063 V) = (7.87% H, 8.23% V) = (1.439e+05um H, 2.035e+05um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       ============  Phase 1e Route ============
[03/17 13:36:56   2901] (I)       Phase 1e runs 0.00 seconds
[03/17 13:36:56   2901] (I)       Usage: 193017 = (79954 H, 113063 V) = (7.87% H, 8.23% V) = (1.439e+05um H, 2.035e+05um V)
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.412188e+05um
[03/17 13:36:56   2901] [NR-eagl] 
[03/17 13:36:56   2901] (I)       dpBasedLA: time=0.06  totalOF=1929  totalVia=165702  totalWL=189563  total(Via+WL)=355265 
[03/17 13:36:56   2901] (I)       ============  Phase 1l Route ============
[03/17 13:36:56   2901] (I)       Total Global Routing Runtime: 0.24 seconds
[03/17 13:36:56   2901] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 13:36:56   2901] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 13:36:56   2901] (I)       
[03/17 13:36:56   2901] (I)       ============= track Assignment ============
[03/17 13:36:56   2901] (I)       extract Global 3D Wires
[03/17 13:36:56   2901] (I)       Extract Global WL : time=0.01
[03/17 13:36:56   2901] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 13:36:56   2901] (I)       Initialization real time=0.01 seconds
[03/17 13:36:56   2901] (I)       Kernel real time=0.29 seconds
[03/17 13:36:56   2901] (I)       End Greedy Track Assignment
[03/17 13:36:56   2901] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 95803
[03/17 13:36:56   2901] [NR-eagl] Layer2(M2)(V) length: 1.468983e+05um, number of vias: 130198
[03/17 13:36:56   2901] [NR-eagl] Layer3(M3)(H) length: 1.413335e+05um, number of vias: 5992
[03/17 13:36:56   2901] [NR-eagl] Layer4(M4)(V) length: 5.075957e+04um, number of vias: 1814
[03/17 13:36:56   2901] [NR-eagl] Layer5(M5)(H) length: 6.803480e+03um, number of vias: 1602
[03/17 13:36:56   2901] [NR-eagl] Layer6(M6)(V) length: 1.006506e+04um, number of vias: 636
[03/17 13:36:56   2901] [NR-eagl] Layer7(M7)(H) length: 1.728100e+03um, number of vias: 733
[03/17 13:36:56   2901] [NR-eagl] Layer8(M8)(V) length: 4.494193e+03um, number of vias: 0
[03/17 13:36:56   2901] [NR-eagl] Total length: 3.620822e+05um, number of vias: 236778
[03/17 13:36:56   2902] [NR-eagl] End Peak syMemory usage = 1365.1 MB
[03/17 13:36:56   2902] [NR-eagl] Early Global Router Kernel+IO runtime : 0.96 seconds
[03/17 13:36:57   2902] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/17 13:36:57   2902] #spOpts: N=65 
[03/17 13:36:57   2902] Core basic site is core
[03/17 13:36:57   2902] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:36:57   2902] Validating CTS configuration... 
[03/17 13:36:57   2902]   Non-default CCOpt properties:
[03/17 13:36:57   2902]   cts_merge_clock_gates is set for at least one key
[03/17 13:36:57   2902]   cts_merge_clock_logic is set for at least one key
[03/17 13:36:57   2902]   preferred_extra_space is set for at least one key
[03/17 13:36:57   2902]   route_type is set for at least one key
[03/17 13:36:57   2902]   update_io_latency: 0 (default: true)
[03/17 13:36:57   2902]   Route type trimming info:
[03/17 13:36:57   2902]     No route type modifications were made.
[03/17 13:36:57   2902]   Clock tree balancer configuration for clock_tree clk:
[03/17 13:36:57   2902]   Non-default CCOpt properties for clock tree clk:
[03/17 13:36:57   2902]     cts_merge_clock_gates: true (default: false)
[03/17 13:36:57   2902]     cts_merge_clock_logic: true (default: false)
[03/17 13:36:57   2902]     route_type (leaf): default_route_type_leaf (default: default)
[03/17 13:36:57   2902]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/17 13:36:57   2902]     route_type (top): default_route_type_nonleaf (default: default)
[03/17 13:36:57   2902]   For power_domain auto-default and effective power_domain auto-default:
[03/17 13:36:57   2902]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 13:36:57   2902]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 13:36:57   2902]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/17 13:36:57   2902]     Unblocked area available for placement of any clock cells in power_domain auto-default: 164754.320um^2
[03/17 13:36:57   2902]   Top Routing info:
[03/17 13:36:57   2902]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 13:36:57   2902]     Unshielded; Mask Constraint: 0.
[03/17 13:36:57   2902]   Trunk Routing info:
[03/17 13:36:57   2902]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 13:36:57   2902]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/17 13:36:57   2902]   Leaf Routing info:
[03/17 13:36:57   2902]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/17 13:36:57   2902]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/17 13:36:57   2902] Updating RC grid for preRoute extraction ...
[03/17 13:36:57   2902] Initializing multi-corner capacitance tables ... 
[03/17 13:36:57   2902] Initializing multi-corner resistance tables ...
[03/17 13:36:57   2902]   Rebuilding timing graph... 
[03/17 13:36:57   2902]   Rebuilding timing graph done.
[03/17 13:36:57   2902]   For timing_corner WC:setup, late:
[03/17 13:36:57   2902]     Slew time target (leaf):    0.105ns
[03/17 13:36:57   2902]     Slew time target (trunk):   0.105ns
[03/17 13:36:57   2902]     Slew time target (top):     0.105ns
[03/17 13:36:57   2902]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/17 13:36:57   2902]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/17 13:36:57   2902]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/17 13:36:57   2902]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/17 13:36:57   2902]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/17 13:36:57   2902]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/17 13:36:57   2902]   Clock tree balancer configuration for skew_group clk/CON:
[03/17 13:36:57   2902]     Sources:                     pin clk
[03/17 13:36:57   2902]     Total number of sinks:       3376
[03/17 13:36:57   2902]     Delay constrained sinks:     3376
[03/17 13:36:57   2902]     Non-leaf sinks:              0
[03/17 13:36:57   2902]     Ignore pins:                 0
[03/17 13:36:57   2902]    Timing corner WC:setup.late:
[03/17 13:36:57   2902]     Skew target:                 0.057ns
[03/17 13:36:57   2902] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 13:36:57   2902] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 13:36:57   2902] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 13:36:57   2902]   
[03/17 13:36:57   2902]   Via Selection for Estimated Routes (rule default):
[03/17 13:36:57   2902]   
[03/17 13:36:57   2902]   ----------------------------------------------------------------
[03/17 13:36:57   2902]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/17 13:36:57   2902]   Range                    (Ohm)    (fF)     (fs)     Only
[03/17 13:36:57   2902]   ----------------------------------------------------------------
[03/17 13:36:57   2902]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/17 13:36:57   2902]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/17 13:36:57   2902]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/17 13:36:57   2902]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/17 13:36:57   2902]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/17 13:36:57   2902]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/17 13:36:57   2902]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/17 13:36:57   2902]   ----------------------------------------------------------------
[03/17 13:36:57   2902]   
[03/17 13:36:57   2902] Validating CTS configuration done.
[03/17 13:36:57   2902] Adding driver cell for primary IO roots...
[03/17 13:36:57   2902] Maximizing clock DAG abstraction... 
[03/17 13:36:57   2902] Maximizing clock DAG abstraction done.
[03/17 13:36:57   2902] Synthesizing clock trees... #spOpts: N=65 
[03/17 13:36:58   2903] 
[03/17 13:36:58   2903]   Merging duplicate siblings in DAG... 
[03/17 13:36:58   2903]     Resynthesising clock tree into netlist... 
[03/17 13:36:58   2903]     Resynthesising clock tree into netlist done.
[03/17 13:36:58   2903]     Summary of the merge of duplicate siblings
[03/17 13:36:58   2903]     
[03/17 13:36:58   2903]     ----------------------------------------------------------
[03/17 13:36:58   2903]     Description                          Number of occurrences
[03/17 13:36:58   2903]     ----------------------------------------------------------
[03/17 13:36:58   2903]     Total clock gates                              0
[03/17 13:36:58   2903]     Globally unique enables                        0
[03/17 13:36:58   2903]     Potentially mergeable clock gates              0
[03/17 13:36:58   2903]     Actually merged                                0
[03/17 13:36:58   2903]     ----------------------------------------------------------
[03/17 13:36:58   2903]     
[03/17 13:36:58   2903]     
[03/17 13:36:58   2903]     Disconnecting clock tree from netlist... 
[03/17 13:36:58   2903]     Disconnecting clock tree from netlist done.
[03/17 13:36:58   2903]   Merging duplicate siblings in DAG done.
[03/17 13:36:58   2903]   Clustering... 
[03/17 13:36:58   2903]     Clock DAG stats before clustering:
[03/17 13:36:58   2903]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/17 13:36:58   2903]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/17 13:36:58   2903]     Clustering clock_tree clk... 
[03/17 13:36:58   2903]       Creating channel graph for ccopt_3_8... 
[03/17 13:36:58   2903]       Creating channel graph for ccopt_3_8 done.
[03/17 13:36:58   2903]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/17 13:36:58   2903]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/17 13:36:58   2903]       Rebuilding timing graph... 
[03/17 13:36:58   2903]       Rebuilding timing graph done.
[03/17 13:37:02   2907]     Clustering clock_tree clk done.
[03/17 13:37:02   2907]     Clock DAG stats after bottom-up phase:
[03/17 13:37:02   2907]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:02   2907]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:02   2907]     Legalizing clock trees... 
[03/17 13:37:02   2907]       Resynthesising clock tree into netlist... 
[03/17 13:37:02   2907]       Resynthesising clock tree into netlist done.
[03/17 13:37:02   2907] #spOpts: N=65 
[03/17 13:37:02   2907] *** Starting refinePlace (0:48:27 mem=1423.7M) ***
[03/17 13:37:02   2907] Total net bbox length = 3.246e+05 (1.315e+05 1.930e+05) (ext = 1.278e+04)
[03/17 13:37:02   2907] Starting refinePlace ...
[03/17 13:37:02   2907] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:02   2907] default core: bins with density >  0.75 = 52.5 % ( 254 / 484 )
[03/17 13:37:02   2907] Density distribution unevenness ratio = 9.157%
[03/17 13:37:02   2907]   Spread Effort: high, standalone mode, useDDP on.
[03/17 13:37:02   2907] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1423.7MB) @(0:48:27 - 0:48:28).
[03/17 13:37:02   2907] Move report: preRPlace moves 1703 insts, mean move: 1.10 um, max move: 7.20 um
[03/17 13:37:02   2907] 	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A11d41): (272.40, 274.60) --> (272.40, 267.40)
[03/17 13:37:02   2907] 	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
[03/17 13:37:02   2907] wireLenOptFixPriorityInst 3376 inst fixed
[03/17 13:37:03   2908] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:03   2908] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1423.7MB) @(0:48:28 - 0:48:28).
[03/17 13:37:03   2908] Move report: Detail placement moves 1703 insts, mean move: 1.10 um, max move: 7.20 um
[03/17 13:37:03   2908] 	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A11d41): (272.40, 274.60) --> (272.40, 267.40)
[03/17 13:37:03   2908] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1423.7MB
[03/17 13:37:03   2908] Statistics of distance of Instance movement in refine placement:
[03/17 13:37:03   2908]   maximum (X+Y) =         7.20 um
[03/17 13:37:03   2908]   inst (CTS_ccl_BUF_CLOCK_NODE_UID_A11d41) with max move: (272.4, 274.6) -> (272.4, 267.4)
[03/17 13:37:03   2908]   mean    (X+Y) =         1.10 um
[03/17 13:37:03   2908] Summary Report:
[03/17 13:37:03   2908] Instances move: 1703 (out of 28941 movable)
[03/17 13:37:03   2908] Mean displacement: 1.10 um
[03/17 13:37:03   2908] Max displacement: 7.20 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A11d41) (272.4, 274.6) -> (272.4, 267.4)
[03/17 13:37:03   2908] 	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
[03/17 13:37:03   2908] Total instances moved : 1703
[03/17 13:37:03   2908] Total net bbox length = 3.256e+05 (1.322e+05 1.934e+05) (ext = 1.277e+04)
[03/17 13:37:03   2908] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1423.7MB
[03/17 13:37:03   2908] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1423.7MB) @(0:48:27 - 0:48:28).
[03/17 13:37:03   2908] *** Finished refinePlace (0:48:28 mem=1423.7M) ***
[03/17 13:37:03   2908] #spOpts: N=65 
[03/17 13:37:03   2908]       Disconnecting clock tree from netlist... 
[03/17 13:37:03   2908]       Disconnecting clock tree from netlist done.
[03/17 13:37:03   2908] #spOpts: N=65 
[03/17 13:37:03   2908]       Rebuilding timing graph... 
[03/17 13:37:03   2908]       Rebuilding timing graph done.
[03/17 13:37:03   2908]       
[03/17 13:37:03   2908]       Clock tree legalization - Histogram:
[03/17 13:37:03   2908]       ====================================
[03/17 13:37:03   2908]       
[03/17 13:37:03   2908]       --------------------------------
[03/17 13:37:03   2908]       Movement (um)    Number of cells
[03/17 13:37:03   2908]       --------------------------------
[03/17 13:37:03   2908]       [1.2,1.8)               1
[03/17 13:37:03   2908]       [1.8,2.4)               0
[03/17 13:37:03   2908]       [2.4,3)                 0
[03/17 13:37:03   2908]       [3,3.6)                 2
[03/17 13:37:03   2908]       [3.6,4.2)              10
[03/17 13:37:03   2908]       [4.2,4.8)               0
[03/17 13:37:03   2908]       [4.8,5.4)               0
[03/17 13:37:03   2908]       [5.4,6)                 1
[03/17 13:37:03   2908]       [6,6.6)                 1
[03/17 13:37:03   2908]       [6.6,7.2)               4
[03/17 13:37:03   2908]       --------------------------------
[03/17 13:37:03   2908]       
[03/17 13:37:03   2908]       
[03/17 13:37:03   2908]       Clock tree legalization - Top 10 Movements:
[03/17 13:37:03   2908]       ===========================================
[03/17 13:37:03   2908]       
[03/17 13:37:03   2908]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:37:03   2908]       Movement (um)    Desired              Achieved             Node
[03/17 13:37:03   2908]                        location             location             
[03/17 13:37:03   2908]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:37:03   2908]            7.2         (133.507,260.918)    (133.507,253.718)    ccl clock buffer, uid:A11d5f (a lib_cell CKBD16) at (131.000,253.000), in power domain auto-default
[03/17 13:37:03   2908]            7.2         (274.908,275.317)    (274.908,268.118)    ccl clock buffer, uid:A11d41 (a lib_cell CKBD16) at (272.400,267.400), in power domain auto-default
[03/17 13:37:03   2908]            7.2         (133.507,260.918)    (133.507,268.118)    ccl clock buffer, uid:A11d6b (a lib_cell CKBD16) at (131.000,267.400), in power domain auto-default
[03/17 13:37:03   2908]            7.2         (274.908,275.317)    (274.908,282.517)    ccl clock buffer, uid:A11d77 (a lib_cell CKBD16) at (272.400,281.800), in power domain auto-default
[03/17 13:37:03   2908]            6.2         (300.908,275.317)    (307.108,275.317)    ccl clock buffer, uid:A11b85 (a lib_cell CKBD16) at (304.600,274.600), in power domain auto-default
[03/17 13:37:03   2908]            5.6         (135.507,260.918)    (141.107,260.918)    ccl clock buffer, uid:A11b8f (a lib_cell CKBD16) at (138.600,260.200), in power domain auto-default
[03/17 13:37:03   2908]            3.6         (133.507,260.918)    (133.507,264.517)    ccl clock buffer, uid:A11bfe (a lib_cell CKBD16) at (131.000,263.800), in power domain auto-default
[03/17 13:37:03   2908]            3.6         (299.507,275.317)    (299.507,271.717)    ccl clock buffer, uid:A11d6c (a lib_cell CKBD16) at (297.000,271.000), in power domain auto-default
[03/17 13:37:03   2908]            3.6         (274.908,275.317)    (274.908,278.918)    ccl clock buffer, uid:A11c7e (a lib_cell CKBD16) at (272.400,278.200), in power domain auto-default
[03/17 13:37:03   2908]            3.6         (299.707,275.317)    (299.707,278.918)    ccl clock buffer, uid:A11c76 (a lib_cell CKBD16) at (297.200,278.200), in power domain auto-default
[03/17 13:37:03   2908]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:37:03   2908]       
[03/17 13:37:03   2908]     Legalizing clock trees done.
[03/17 13:37:03   2908]     Clock DAG stats after 'Clustering':
[03/17 13:37:03   2908]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:03   2908]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:03   2908]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:03   2908]       wire capacitance : top=0.000pF, trunk=0.351pF, leaf=4.288pF, total=4.639pF
[03/17 13:37:03   2908]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:03   2908]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:03   2908]     Clock DAG net violations after 'Clustering':none
[03/17 13:37:03   2908]     Clock tree state after 'Clustering':
[03/17 13:37:03   2908]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:03   2908]       skew_group clk/CON: insertion delay [min=0.268, max=0.380, avg=0.314, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.275, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.104)
[03/17 13:37:03   2908]     Clock network insertion delays are now [0.268ns, 0.380ns] average 0.314ns std.dev 0.027ns
[03/17 13:37:03   2908]   Clustering done.
[03/17 13:37:03   2908]   Resynthesising clock tree into netlist... 
[03/17 13:37:03   2909]   Resynthesising clock tree into netlist done.
[03/17 13:37:03   2909]   Updating congestion map to accurately time the clock tree... 
[03/17 13:37:04   2909]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=28941 and nets=33523 using extraction engine 'preRoute' .
[03/17 13:37:04   2909] PreRoute RC Extraction called for design mac_array.
[03/17 13:37:04   2909] RC Extraction called in multi-corner(2) mode.
[03/17 13:37:04   2909] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:37:04   2909] RCMode: PreRoute
[03/17 13:37:04   2909]       RC Corner Indexes            0       1   
[03/17 13:37:04   2909] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:37:04   2909] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:04   2909] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:04   2909] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:04   2909] Shrink Factor                : 1.00000
[03/17 13:37:04   2909] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:37:04   2909] Using capacitance table file ...
[03/17 13:37:04   2909] Updating RC grid for preRoute extraction ...
[03/17 13:37:04   2909] Initializing multi-corner capacitance tables ... 
[03/17 13:37:04   2909] Initializing multi-corner resistance tables ...
[03/17 13:37:04   2909] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1358.488M)
[03/17 13:37:04   2909] 
[03/17 13:37:04   2909]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/17 13:37:04   2909]   Updating congestion map to accurately time the clock tree done.
[03/17 13:37:04   2909]   Disconnecting clock tree from netlist... 
[03/17 13:37:04   2909]   Disconnecting clock tree from netlist done.
[03/17 13:37:04   2909]   Rebuilding timing graph... 
[03/17 13:37:04   2909]   Rebuilding timing graph done.
[03/17 13:37:04   2910]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/17 13:37:04   2910]   Rebuilding timing graph   cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:04   2910]   Rebuilding timing graph   cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:04   2910]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:04   2910]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:04   2910]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:04   2910]   Rebuilding timing graph   sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:04   2910]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/17 13:37:04   2910]   Clock tree state After congestion update:
[03/17 13:37:04   2910]     clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:04   2910]     skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2910]   Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2910]   Fixing clock tree slew time and max cap violations... 
[03/17 13:37:05   2910]     Fixing clock tree overload: 
[03/17 13:37:05   2910]     Fixing clock tree overload: .
[03/17 13:37:05   2910]     Fixing clock tree overload: ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/17 13:37:05   2910]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/17 13:37:05   2910]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:05   2910]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:05   2910]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:05   2910]       wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:05   2910]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:05   2910]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:05   2910]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/17 13:37:05   2910]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/17 13:37:05   2910]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:05   2910]       skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2910]     Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2910]   Fixing clock tree slew time and max cap violations done.
[03/17 13:37:05   2910]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/17 13:37:05   2910]     Fixing clock tree overload: 
[03/17 13:37:05   2910]     Fixing clock tree overload: .
[03/17 13:37:05   2910]     Fixing clock tree overload: ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/17 13:37:05   2910]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/17 13:37:05   2910]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/17 13:37:05   2910]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:05   2910]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:05   2910]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:05   2910]       wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:05   2910]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:05   2910]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:05   2910]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/17 13:37:05   2910]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/17 13:37:05   2910]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:05   2910]       skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2910]     Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2910]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/17 13:37:05   2910]   Removing unnecessary root buffering... 
[03/17 13:37:05   2910]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/17 13:37:05   2910]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:05   2910]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:05   2910]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:05   2910]       wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:05   2910]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:05   2910]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:05   2910]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/17 13:37:05   2910]     Clock tree state after 'Removing unnecessary root buffering':
[03/17 13:37:05   2910]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:05   2910]       skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2910]     Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2910]   Removing unnecessary root buffering done.
[03/17 13:37:05   2910]   Equalizing net lengths... 
[03/17 13:37:05   2910]     Clock DAG stats after 'Equalizing net lengths':
[03/17 13:37:05   2910]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:05   2910]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:05   2910]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:05   2910]       wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:05   2910]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:05   2910]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:05   2910]     Clock DAG net violations after 'Equalizing net lengths':none
[03/17 13:37:05   2910]     Clock tree state after 'Equalizing net lengths':
[03/17 13:37:05   2910]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:05   2910]       skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2910]     Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2910]   Equalizing net lengths done.
[03/17 13:37:05   2910]   Reducing insertion delay 1... 
[03/17 13:37:05   2910]     Clock DAG stats after 'Reducing insertion delay 1':
[03/17 13:37:05   2910]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:05   2910]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:05   2910]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:05   2910]       wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:05   2910]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:05   2910]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:05   2910]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/17 13:37:05   2910]     Clock tree state after 'Reducing insertion delay 1':
[03/17 13:37:05   2910]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:05   2910]       skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2910]     Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2910]   Reducing insertion delay 1 done.
[03/17 13:37:05   2910]   Removing longest path buffering... 
[03/17 13:37:05   2910]     Clock DAG stats after removing longest path buffering:
[03/17 13:37:05   2910]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:05   2910]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:05   2910]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:05   2910]       wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:05   2910]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:05   2910]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:05   2910]     Clock DAG net violations after removing longest path buffering:none
[03/17 13:37:05   2910]     Clock tree state after removing longest path buffering:
[03/17 13:37:05   2910]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:05   2910]       skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2910]     Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2911]     Clock DAG stats after 'Removing longest path buffering':
[03/17 13:37:05   2911]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:05   2911]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:05   2911]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:05   2911]       wire capacitance : top=0.000pF, trunk=0.354pF, leaf=4.309pF, total=4.663pF
[03/17 13:37:05   2911]       wire lengths   : top=0.000um, trunk=2240.828um, leaf=25018.685um, total=27259.512um
[03/17 13:37:05   2911]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:05   2911]     Clock DAG net violations after 'Removing longest path buffering':none
[03/17 13:37:05   2911]     Clock tree state after 'Removing longest path buffering':
[03/17 13:37:05   2911]       clock_tree clk: worst slew is leaf(0.103),trunk(0.077),top(nil), margined worst slew is leaf(0.103),trunk(0.077),top(nil)
[03/17 13:37:05   2911]       skew_group clk/CON: insertion delay [min=0.269, max=0.380, avg=0.315, sd=0.027], skew [0.111 vs 0.057*, 75.6% {0.276, 0.304, 0.333}] (wid=0.025 ws=0.015) (gid=0.354 gs=0.103)
[03/17 13:37:05   2911]     Clock network insertion delays are now [0.269ns, 0.380ns] average 0.315ns std.dev 0.027ns
[03/17 13:37:05   2911]   Removing longest path buffering done.
[03/17 13:37:05   2911]   Reducing insertion delay 2... 
[03/17 13:37:09   2914]     Path optimization required 334 stage delay updates 
[03/17 13:37:09   2914]     Clock DAG stats after 'Reducing insertion delay 2':
[03/17 13:37:09   2914]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:09   2914]       cell areas     : b=806.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=806.400um^2
[03/17 13:37:09   2914]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=3.356pF, total=3.796pF
[03/17 13:37:09   2914]       wire capacitance : top=0.000pF, trunk=0.367pF, leaf=4.293pF, total=4.660pF
[03/17 13:37:09   2914]       wire lengths   : top=0.000um, trunk=2326.863um, leaf=24911.665um, total=27238.528um
[03/17 13:37:09   2914]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:09   2914]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/17 13:37:09   2914]     Clock tree state after 'Reducing insertion delay 2':
[03/17 13:37:09   2914]       clock_tree clk: worst slew is leaf(0.098),trunk(0.077),top(nil), margined worst slew is leaf(0.098),trunk(0.077),top(nil)
[03/17 13:37:09   2914]       skew_group clk/CON: insertion delay [min=0.273, max=0.378, avg=0.317, sd=0.027], skew [0.105 vs 0.057*, 76.1% {0.279, 0.308, 0.336}] (wid=0.025 ws=0.014) (gid=0.357 gs=0.102)
[03/17 13:37:09   2914]     Clock network insertion delays are now [0.273ns, 0.378ns] average 0.317ns std.dev 0.027ns
[03/17 13:37:09   2914]   Reducing insertion delay 2 done.
[03/17 13:37:09   2914]   Reducing clock tree power 1... 
[03/17 13:37:09   2914]     Resizing gates: 
[03/17 13:37:09   2914]     Resizing gates: .
[03/17 13:37:09   2914]     Resizing gates: ..
[03/17 13:37:09   2914]     Resizing gates: ...
[03/17 13:37:09   2914]     Resizing gates: ... 20% 
[03/17 13:37:09   2915]     Resizing gates: ... 20% .
[03/17 13:37:10   2915]     Resizing gates: ... 20% ..
[03/17 13:37:10   2915]     Resizing gates: ... 20% ...
[03/17 13:37:10   2915]     Resizing gates: ... 20% ... 40% 
[03/17 13:37:10   2915]     Resizing gates: ... 20% ... 40% .
[03/17 13:37:10   2915]     Resizing gates: ... 20% ... 40% ..
[03/17 13:37:10   2915]     Resizing gates: ... 20% ... 40% ...
[03/17 13:37:10   2916]     Resizing gates: ... 20% ... 40% ... 60% 
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% .
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/17 13:37:11   2916]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/17 13:37:11   2916]     Clock DAG stats after 'Reducing clock tree power 1':
[03/17 13:37:11   2916]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:11   2916]       cell areas     : b=641.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=641.160um^2
[03/17 13:37:11   2916]       gate capacitance : top=0.000pF, trunk=0.353pF, leaf=3.356pF, total=3.708pF
[03/17 13:37:11   2916]       wire capacitance : top=0.000pF, trunk=0.368pF, leaf=4.296pF, total=4.664pF
[03/17 13:37:11   2916]       wire lengths   : top=0.000um, trunk=2328.073um, leaf=24933.765um, total=27261.838um
[03/17 13:37:11   2916]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:11   2916]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/17 13:37:11   2916]     Clock tree state after 'Reducing clock tree power 1':
[03/17 13:37:11   2916]       clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:11   2917]       skew_group clk/CON: insertion delay [min=0.287, max=0.380, avg=0.345, sd=0.014], skew [0.092 vs 0.057*, 93.2% {0.315, 0.343, 0.372}] (wid=0.024 ws=0.013) (gid=0.357 gs=0.083)
[03/17 13:37:11   2917]     Clock network insertion delays are now [0.287ns, 0.380ns] average 0.345ns std.dev 0.014ns
[03/17 13:37:11   2917]   Reducing clock tree power 1 done.
[03/17 13:37:11   2917]   Reducing clock tree power 2... 
[03/17 13:37:14   2919]     Path optimization required 252 stage delay updates 
[03/17 13:37:14   2919]     Clock DAG stats after 'Reducing clock tree power 2':
[03/17 13:37:14   2919]       cell counts    : b=80, i=0, cg=0, l=0, total=80
[03/17 13:37:14   2919]       cell areas     : b=636.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=636.840um^2
[03/17 13:37:14   2919]       gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.356pF, total=3.706pF
[03/17 13:37:14   2919]       wire capacitance : top=0.000pF, trunk=0.373pF, leaf=4.296pF, total=4.669pF
[03/17 13:37:14   2919]       wire lengths   : top=0.000um, trunk=2361.035um, leaf=24940.983um, total=27302.018um
[03/17 13:37:14   2919]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:14   2919]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/17 13:37:14   2919]     Clock tree state after 'Reducing clock tree power 2':
[03/17 13:37:14   2919]       clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:14   2919]       skew_group clk/CON: insertion delay [min=0.299, max=0.378, avg=0.344, sd=0.014], skew [0.079 vs 0.057*, 93% {0.314, 0.342, 0.371}] (wid=0.024 ws=0.015) (gid=0.357 gs=0.077)
[03/17 13:37:14   2919]     Clock network insertion delays are now [0.299ns, 0.378ns] average 0.344ns std.dev 0.014ns
[03/17 13:37:14   2919]   Reducing clock tree power 2 done.
[03/17 13:37:14   2919]   Approximately balancing fragments step... 
[03/17 13:37:14   2919]     Resolving skew group constraints... 
[03/17 13:37:14   2919]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
[03/17 13:37:14   2919]     Resolving skew group constraints done.
[03/17 13:37:14   2919]     Approximately balancing fragments... 
[03/17 13:37:14   2919]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/17 13:37:17   2922]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/17 13:37:17   2922]           cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:17   2922]           cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:17   2922]           gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:17   2922]           wire capacitance : top=0.000pF, trunk=0.374pF, leaf=4.460pF, total=4.834pF
[03/17 13:37:17   2922]           wire lengths   : top=0.000um, trunk=2371.035um, leaf=25976.655um, total=28347.690um
[03/17 13:37:17   2922]           sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:17   2922]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/17 13:37:17   2922]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/17 13:37:17   2922]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[03/17 13:37:18   2923]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/17 13:37:18   2923]           cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:18   2923]           cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:18   2923]           gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:18   2923]           wire capacitance : top=0.000pF, trunk=0.374pF, leaf=4.460pF, total=4.834pF
[03/17 13:37:18   2923]           wire lengths   : top=0.000um, trunk=2371.035um, leaf=25976.655um, total=28347.690um
[03/17 13:37:18   2923]           sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:18   2923]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
[03/17 13:37:18   2923]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[03/17 13:37:18   2923]     Approximately balancing fragments done.
[03/17 13:37:18   2923]     Clock DAG stats after 'Approximately balancing fragments step':
[03/17 13:37:18   2923]       cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:18   2923]       cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:18   2923]       gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:18   2923]       wire capacitance : top=0.000pF, trunk=0.374pF, leaf=4.460pF, total=4.834pF
[03/17 13:37:18   2923]       wire lengths   : top=0.000um, trunk=2371.035um, leaf=25976.655um, total=28347.690um
[03/17 13:37:18   2923]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:18   2923]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/17 13:37:18   2923]     Clock tree state after 'Approximately balancing fragments step':
[03/17 13:37:18   2923]       clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:18   2923]     Clock network insertion delays are now [0.299ns, 0.378ns] average 0.346ns std.dev 0.014ns
[03/17 13:37:18   2923]   Approximately balancing fragments step done.
[03/17 13:37:18   2923]   Clock DAG stats after Approximately balancing fragments:
[03/17 13:37:18   2923]     cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:18   2923]     cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:18   2923]     gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:18   2923]     wire capacitance : top=0.000pF, trunk=0.374pF, leaf=4.460pF, total=4.834pF
[03/17 13:37:18   2923]     wire lengths   : top=0.000um, trunk=2371.035um, leaf=25976.655um, total=28347.690um
[03/17 13:37:18   2923]     sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:18   2923]   Clock DAG net violations after Approximately balancing fragments:none
[03/17 13:37:18   2923]   Clock tree state after Approximately balancing fragments:
[03/17 13:37:18   2923]     clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:18   2923]     skew_group clk/CON: insertion delay [min=0.299, max=0.378, avg=0.346, sd=0.014], skew [0.079 vs 0.057*, 93.4% {0.315, 0.344, 0.372}] (wid=0.024 ws=0.015) (gid=0.364 gs=0.084)
[03/17 13:37:18   2923]   Clock network insertion delays are now [0.299ns, 0.378ns] average 0.346ns std.dev 0.014ns
[03/17 13:37:18   2923]   Improving fragments clock skew... 
[03/17 13:37:18   2923]     Iteration 1... 
[03/17 13:37:19   2924]       Path optimization required 90 stage delay updates 
[03/17 13:37:19   2924]       Path optimization required 126 stage delay updates 
[03/17 13:37:19   2924]     Iteration 1 done.
[03/17 13:37:19   2925]     Clock DAG stats after 'Improving fragments clock skew':
[03/17 13:37:19   2925]       cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:19   2925]       cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:19   2925]       gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:19   2925]       wire capacitance : top=0.000pF, trunk=0.373pF, leaf=4.460pF, total=4.832pF
[03/17 13:37:19   2925]       wire lengths   : top=0.000um, trunk=2359.658um, leaf=25976.655um, total=28336.313um
[03/17 13:37:19   2925]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:19   2925]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/17 13:37:19   2925]     Clock tree state after 'Improving fragments clock skew':
[03/17 13:37:19   2925]       clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:19   2925]       skew_group clk/CON: insertion delay [min=0.298, max=0.378, avg=0.345, sd=0.014], skew [0.080 vs 0.057*, 93.6% {0.315, 0.343, 0.372}] (wid=0.024 ws=0.016) (gid=0.364 gs=0.084)
[03/17 13:37:19   2925]     Clock network insertion delays are now [0.298ns, 0.378ns] average 0.345ns std.dev 0.014ns
[03/17 13:37:19   2925]   Improving fragments clock skew done.
[03/17 13:37:19   2925]   Approximately balancing step... 
[03/17 13:37:19   2925]     Resolving skew group constraints... 
[03/17 13:37:20   2925]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
[03/17 13:37:20   2925]     Resolving skew group constraints done.
[03/17 13:37:20   2925]     Approximately balancing... 
[03/17 13:37:20   2925]       Approximately balancing, wire and cell delays, iteration 1... 
[03/17 13:37:20   2925]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/17 13:37:20   2925]           cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:20   2925]           cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:20   2925]           gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:20   2925]           wire capacitance : top=0.000pF, trunk=0.373pF, leaf=4.460pF, total=4.832pF
[03/17 13:37:20   2925]           wire lengths   : top=0.000um, trunk=2359.658um, leaf=25976.655um, total=28336.313um
[03/17 13:37:20   2925]           sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:20   2925]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/17 13:37:20   2925]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/17 13:37:20   2925]     Approximately balancing done.
[03/17 13:37:20   2925]     Clock DAG stats after 'Approximately balancing step':
[03/17 13:37:20   2925]       cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:20   2925]       cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:20   2925]       gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:20   2925]       wire capacitance : top=0.000pF, trunk=0.373pF, leaf=4.460pF, total=4.832pF
[03/17 13:37:20   2925]       wire lengths   : top=0.000um, trunk=2359.658um, leaf=25976.655um, total=28336.313um
[03/17 13:37:20   2925]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:20   2925]     Clock DAG net violations after 'Approximately balancing step':none
[03/17 13:37:20   2925]     Clock tree state after 'Approximately balancing step':
[03/17 13:37:20   2925]       clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:20   2925]       skew_group clk/CON: insertion delay [min=0.298, max=0.378, avg=0.345, sd=0.014], skew [0.080 vs 0.057*, 93.6% {0.315, 0.343, 0.372}] (wid=0.024 ws=0.016) (gid=0.364 gs=0.084)
[03/17 13:37:20   2925]     Clock network insertion delays are now [0.298ns, 0.378ns] average 0.345ns std.dev 0.014ns
[03/17 13:37:20   2925] BalancingStep Approximately balancing step has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/17 13:37:20   2925] {clk/CON,WC: 3778 -> 3778}
[03/17 13:37:20   2925]   Approximately balancing step done.
[03/17 13:37:20   2925]   Fixing clock tree overload... 
[03/17 13:37:20   2925]     Fixing clock tree overload: 
[03/17 13:37:20   2925]     Fixing clock tree overload: .
[03/17 13:37:20   2925]     Fixing clock tree overload: ..
[03/17 13:37:20   2925]     Fixing clock tree overload: ...
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% 
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% .
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ..
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ...
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% 
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% .
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ..
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ...
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/17 13:37:20   2925]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/17 13:37:20   2926]     Clock DAG stats after 'Fixing clock tree overload':
[03/17 13:37:20   2926]       cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:20   2926]       cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:20   2926]       gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:20   2926]       wire capacitance : top=0.000pF, trunk=0.373pF, leaf=4.460pF, total=4.832pF
[03/17 13:37:20   2926]       wire lengths   : top=0.000um, trunk=2359.658um, leaf=25976.655um, total=28336.313um
[03/17 13:37:20   2926]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:20   2926]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/17 13:37:20   2926]     Clock tree state after 'Fixing clock tree overload':
[03/17 13:37:20   2926]       clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:20   2926]       skew_group clk/CON: insertion delay [min=0.298, max=0.378, avg=0.345, sd=0.014], skew [0.080 vs 0.057*, 93.6% {0.315, 0.343, 0.372}] (wid=0.024 ws=0.016) (gid=0.364 gs=0.084)
[03/17 13:37:20   2926]     Clock network insertion delays are now [0.298ns, 0.378ns] average 0.345ns std.dev 0.014ns
[03/17 13:37:20   2926] BalancingStep Fixing clock tree overload has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/17 13:37:20   2926] {clk/CON,WC: 3778 -> 3778}
[03/17 13:37:20   2926]   Fixing clock tree overload done.
[03/17 13:37:20   2926]   Approximately balancing paths... 
[03/17 13:37:21   2926]     Added 0 buffers.
[03/17 13:37:21   2926]     Clock DAG stats after 'Approximately balancing paths':
[03/17 13:37:21   2926]       cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:21   2926]       cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:21   2926]       gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:21   2926]       wire capacitance : top=0.000pF, trunk=0.373pF, leaf=4.460pF, total=4.832pF
[03/17 13:37:21   2926]       wire lengths   : top=0.000um, trunk=2359.658um, leaf=25976.655um, total=28336.313um
[03/17 13:37:21   2926]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:21   2926]     Clock DAG net violations after 'Approximately balancing paths':none
[03/17 13:37:21   2926]     Clock tree state after 'Approximately balancing paths':
[03/17 13:37:21   2926]       clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:21   2926]       skew_group clk/CON: insertion delay [min=0.298, max=0.378, avg=0.345, sd=0.014], skew [0.080 vs 0.057*, 93.6% {0.315, 0.343, 0.372}] (wid=0.024 ws=0.016) (gid=0.364 gs=0.084)
[03/17 13:37:21   2926]     Clock network insertion delays are now [0.298ns, 0.378ns] average 0.345ns std.dev 0.014ns
[03/17 13:37:21   2926] BalancingStep Approximately balancing paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/17 13:37:21   2926] {clk/CON,WC: 3778 -> 3778}
[03/17 13:37:21   2926]   Approximately balancing paths done.
[03/17 13:37:21   2926]   Resynthesising clock tree into netlist... 
[03/17 13:37:21   2926]   Resynthesising clock tree into netlist done.
[03/17 13:37:21   2926]   Updating congestion map to accurately time the clock tree... 
[03/17 13:37:21   2926]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=28949 and nets=33507 using extraction engine 'preRoute' .
[03/17 13:37:21   2926] PreRoute RC Extraction called for design mac_array.
[03/17 13:37:21   2926] RC Extraction called in multi-corner(2) mode.
[03/17 13:37:21   2926] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:37:21   2926] RCMode: PreRoute
[03/17 13:37:21   2926]       RC Corner Indexes            0       1   
[03/17 13:37:21   2926] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:37:21   2926] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:21   2926] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:21   2926] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:21   2926] Shrink Factor                : 1.00000
[03/17 13:37:21   2926] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:37:21   2926] Using capacitance table file ...
[03/17 13:37:21   2926] Updating RC grid for preRoute extraction ...
[03/17 13:37:21   2926] Initializing multi-corner capacitance tables ... 
[03/17 13:37:21   2926] Initializing multi-corner resistance tables ...
[03/17 13:37:22   2927] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1358.492M)
[03/17 13:37:22   2927] 
[03/17 13:37:22   2927]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/17 13:37:22   2927]   Updating congestion map to accurately time the clock tree done.
[03/17 13:37:22   2927]   Disconnecting clock tree from netlist... 
[03/17 13:37:22   2927]   Disconnecting clock tree from netlist done.
[03/17 13:37:22   2927]   Rebuilding timing graph... 
[03/17 13:37:22   2927]   Rebuilding timing graph done.
[03/17 13:37:22   2927]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/17 13:37:22   2927]   Rebuilding timing graph   cell counts    : b=88, i=0, cg=0, l=0, total=88
[03/17 13:37:22   2927]   Rebuilding timing graph   cell areas     : b=698.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=698.400um^2
[03/17 13:37:22   2927]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.351pF, leaf=3.390pF, total=3.740pF
[03/17 13:37:22   2927]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.373pF, leaf=4.461pF, total=4.834pF
[03/17 13:37:22   2927]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2359.658um, leaf=25976.655um, total=28336.313um
[03/17 13:37:22   2927]   Rebuilding timing graph   sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:22   2927]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/17 13:37:22   2927]   Clock tree state After congestion update:
[03/17 13:37:22   2927]     clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
[03/17 13:37:22   2927]     skew_group clk/CON: insertion delay [min=0.298, max=0.378, avg=0.345, sd=0.014], skew [0.080 vs 0.057*, 93.6% {0.315, 0.343, 0.372}] (wid=0.024 ws=0.016) (gid=0.365 gs=0.085)
[03/17 13:37:22   2927]   Clock network insertion delays are now [0.298ns, 0.378ns] average 0.345ns std.dev 0.014ns
[03/17 13:37:22   2927]   Improving clock skew... 
[03/17 13:37:22   2927]     Iteration 1... 
[03/17 13:37:23   2928]       Path optimization required 80 stage delay updates 
[03/17 13:37:24   2929]       Path optimization required 78 stage delay updates 
[03/17 13:37:25   2930]       Path optimization required 184 stage delay updates 
[03/17 13:37:25   2930]     Iteration 1 done.
[03/17 13:37:25   2930]     Iteration 2... 
[03/17 13:37:26   2931]       Path optimization required 74 stage delay updates 
[03/17 13:37:28   2933]       Path optimization required 180 stage delay updates 
[03/17 13:37:29   2934]       Path optimization required 190 stage delay updates 
[03/17 13:37:29   2934]     Iteration 2 done.
[03/17 13:37:29   2934]     Iteration 3... 
[03/17 13:37:31   2936]       Path optimization required 206 stage delay updates 
[03/17 13:37:32   2937]       Path optimization required 76 stage delay updates 
[03/17 13:37:33   2938]       Path optimization required 128 stage delay updates 
[03/17 13:37:33   2938]     Iteration 3 done.
[03/17 13:37:33   2938]     Iteration 4... 
[03/17 13:37:33   2938]       Path optimization required 76 stage delay updates 
[03/17 13:37:35   2940]       Path optimization required 168 stage delay updates 
[03/17 13:37:35   2941]       Path optimization required 74 stage delay updates 
[03/17 13:37:35   2941]     Iteration 4 done.
[03/17 13:37:35   2941]     Iteration 5... 
[03/17 13:37:36   2941]       Path optimization required 78 stage delay updates 
[03/17 13:37:38   2943]       Path optimization required 82 stage delay updates 
[03/17 13:37:38   2944]       Path optimization required 72 stage delay updates 
[03/17 13:37:38   2944]     Iteration 5 done.
[03/17 13:37:38   2944]     Clock DAG stats after 'Improving clock skew':
[03/17 13:37:38   2944]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:37:38   2944]       cell areas     : b=729.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=729.360um^2
[03/17 13:37:38   2944]       gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.406pF, total=3.757pF
[03/17 13:37:38   2944]       wire capacitance : top=0.000pF, trunk=0.377pF, leaf=4.504pF, total=4.881pF
[03/17 13:37:38   2944]       wire lengths   : top=0.000um, trunk=2388.805um, leaf=26265.643um, total=28654.448um
[03/17 13:37:38   2944]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:38   2944]     Clock DAG net violations after 'Improving clock skew':none
[03/17 13:37:38   2944]     Clock tree state after 'Improving clock skew':
[03/17 13:37:38   2944]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/17 13:37:38   2944]       skew_group clk/CON: insertion delay [min=0.307, max=0.377, avg=0.347, sd=0.013], skew [0.070 vs 0.057*, 94.5% {0.315, 0.344, 0.373}] (wid=0.025 ws=0.016) (gid=0.363 gs=0.083)
[03/17 13:37:39   2944]     Clock network insertion delays are now [0.307ns, 0.377ns] average 0.347ns std.dev 0.013ns
[03/17 13:37:39   2944]   Improving clock skew done.
[03/17 13:37:39   2944]   Reducing clock tree power 3... 
[03/17 13:37:39   2944]     Initial gate capacitance is (rise=3.757pF fall=3.686pF).
[03/17 13:37:39   2944]     Resizing gates: 
[03/17 13:37:39   2944]     Resizing gates: .
[03/17 13:37:39   2944]     Resizing gates: ..
[03/17 13:37:39   2944]     Resizing gates: ...
[03/17 13:37:39   2944]     Resizing gates: ... 20% 
[03/17 13:37:39   2944]     Resizing gates: ... 20% .
[03/17 13:37:39   2944]     Resizing gates: ... 20% ..
[03/17 13:37:39   2944]     Resizing gates: ... 20% ...
[03/17 13:37:39   2945]     Resizing gates: ... 20% ... 40% 
[03/17 13:37:39   2945]     Resizing gates: ... 20% ... 40% .
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ..
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ...
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% 
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% .
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/17 13:37:40   2945]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/17 13:37:40   2945]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/17 13:37:40   2945]     Iteration 1: gate capacitance is (rise=3.754pF fall=3.683pF).
[03/17 13:37:40   2945]     Clock DAG stats after 'Reducing clock tree power 3':
[03/17 13:37:40   2945]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:37:40   2945]       cell areas     : b=721.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=721.440um^2
[03/17 13:37:40   2945]       gate capacitance : top=0.000pF, trunk=0.350pF, leaf=3.404pF, total=3.754pF
[03/17 13:37:40   2945]       wire capacitance : top=0.000pF, trunk=0.377pF, leaf=4.504pF, total=4.881pF
[03/17 13:37:40   2945]       wire lengths   : top=0.000um, trunk=2389.163um, leaf=26265.450um, total=28654.613um
[03/17 13:37:40   2945]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:40   2945]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/17 13:37:40   2945]     Clock tree state after 'Reducing clock tree power 3':
[03/17 13:37:40   2945]       clock_tree clk: worst slew is leaf(0.104),trunk(0.103),top(nil), margined worst slew is leaf(0.104),trunk(0.103),top(nil)
[03/17 13:37:40   2945]       skew_group clk/CON: insertion delay [min=0.307, max=0.377, avg=0.352, sd=0.014], skew [0.070 vs 0.057*, 97.3% {0.325, 0.353, 0.377}] (wid=0.025 ws=0.016) (gid=0.363 gs=0.083)
[03/17 13:37:40   2945]     Clock network insertion delays are now [0.307ns, 0.377ns] average 0.352ns std.dev 0.014ns
[03/17 13:37:40   2945]   Reducing clock tree power 3 done.
[03/17 13:37:40   2945]   Improving insertion delay... 
[03/17 13:37:40   2945]     Clock DAG stats after improving insertion delay:
[03/17 13:37:40   2945]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:37:40   2945]       cell areas     : b=721.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=721.440um^2
[03/17 13:37:40   2945]       gate capacitance : top=0.000pF, trunk=0.350pF, leaf=3.404pF, total=3.754pF
[03/17 13:37:40   2945]       wire capacitance : top=0.000pF, trunk=0.377pF, leaf=4.504pF, total=4.881pF
[03/17 13:37:40   2945]       wire lengths   : top=0.000um, trunk=2389.163um, leaf=26265.450um, total=28654.613um
[03/17 13:37:40   2945]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:40   2945]     Clock DAG net violations after improving insertion delay:none
[03/17 13:37:40   2945]     Clock tree state after improving insertion delay:
[03/17 13:37:40   2945]       clock_tree clk: worst slew is leaf(0.104),trunk(0.103),top(nil), margined worst slew is leaf(0.104),trunk(0.103),top(nil)
[03/17 13:37:40   2945]       skew_group clk/CON: insertion delay [min=0.307, max=0.377, avg=0.352, sd=0.014], skew [0.070 vs 0.057*, 97.3% {0.325, 0.353, 0.377}] (wid=0.025 ws=0.016) (gid=0.363 gs=0.083)
[03/17 13:37:40   2945]     Clock network insertion delays are now [0.307ns, 0.377ns] average 0.352ns std.dev 0.014ns
[03/17 13:37:40   2945]     Clock DAG stats after 'Improving insertion delay':
[03/17 13:37:40   2945]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:37:40   2945]       cell areas     : b=721.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=721.440um^2
[03/17 13:37:40   2945]       gate capacitance : top=0.000pF, trunk=0.350pF, leaf=3.404pF, total=3.754pF
[03/17 13:37:40   2945]       wire capacitance : top=0.000pF, trunk=0.377pF, leaf=4.504pF, total=4.881pF
[03/17 13:37:40   2945]       wire lengths   : top=0.000um, trunk=2389.163um, leaf=26265.450um, total=28654.613um
[03/17 13:37:40   2945]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:37:40   2945]     Clock DAG net violations after 'Improving insertion delay':none
[03/17 13:37:40   2945]     Clock tree state after 'Improving insertion delay':
[03/17 13:37:40   2945]       clock_tree clk: worst slew is leaf(0.104),trunk(0.103),top(nil), margined worst slew is leaf(0.104),trunk(0.103),top(nil)
[03/17 13:37:40   2945]       skew_group clk/CON: insertion delay [min=0.307, max=0.377, avg=0.352, sd=0.014], skew [0.070 vs 0.057*, 97.3% {0.325, 0.353, 0.377}] (wid=0.025 ws=0.016) (gid=0.363 gs=0.083)
[03/17 13:37:40   2945]     Clock network insertion delays are now [0.307ns, 0.377ns] average 0.352ns std.dev 0.014ns
[03/17 13:37:40   2945]   Improving insertion delay done.
[03/17 13:37:40   2945]   Total capacitance is (rise=8.635pF fall=8.564pF), of which (rise=4.881pF fall=4.881pF) is wire, and (rise=3.754pF fall=3.683pF) is gate.
[03/17 13:37:40   2945]   Legalizer releasing space for clock trees... 
[03/17 13:37:40   2945]   Legalizer releasing space for clock trees done.
[03/17 13:37:40   2945]   Updating netlist... 
[03/17 13:37:40   2946] *
[03/17 13:37:40   2946] * Starting clock placement refinement...
[03/17 13:37:40   2946] *
[03/17 13:37:40   2946] * First pass: Refine non-clock instances...
[03/17 13:37:40   2946] *
[03/17 13:37:40   2946] #spOpts: N=65 
[03/17 13:37:41   2946] *** Starting refinePlace (0:49:06 mem=1423.7M) ***
[03/17 13:37:41   2946] Total net bbox length = 3.271e+05 (1.329e+05 1.942e+05) (ext = 1.279e+04)
[03/17 13:37:41   2946] Starting refinePlace ...
[03/17 13:37:41   2946] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:41   2946] default core: bins with density >  0.75 = 34.9 % ( 169 / 484 )
[03/17 13:37:41   2946] Density distribution unevenness ratio = 13.190%
[03/17 13:37:41   2946]   Spread Effort: high, standalone mode, useDDP on.
[03/17 13:37:41   2946] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1423.7MB) @(0:49:06 - 0:49:06).
[03/17 13:37:41   2946] Move report: preRPlace moves 499 insts, mean move: 1.10 um, max move: 5.40 um
[03/17 13:37:41   2946] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_18528_0): (337.00, 107.20) --> (337.00, 112.60)
[03/17 13:37:41   2946] 	Length: 44 sites, height: 1 rows, site name: core, cell type: AOI211XD4
[03/17 13:37:41   2946] wireLenOptFixPriorityInst 0 inst fixed
[03/17 13:37:41   2946] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:41   2946] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1423.7MB) @(0:49:06 - 0:49:07).
[03/17 13:37:41   2946] Move report: Detail placement moves 499 insts, mean move: 1.10 um, max move: 5.40 um
[03/17 13:37:41   2946] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_18528_0): (337.00, 107.20) --> (337.00, 112.60)
[03/17 13:37:41   2946] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1423.7MB
[03/17 13:37:41   2946] Statistics of distance of Instance movement in refine placement:
[03/17 13:37:41   2946]   maximum (X+Y) =         5.40 um
[03/17 13:37:41   2946]   inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_18528_0) with max move: (337, 107.2) -> (337, 112.6)
[03/17 13:37:41   2946]   mean    (X+Y) =         1.10 um
[03/17 13:37:41   2946] Summary Report:
[03/17 13:37:41   2946] Instances move: 499 (out of 25485 movable)
[03/17 13:37:41   2946] Mean displacement: 1.10 um
[03/17 13:37:41   2946] Max displacement: 5.40 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_18528_0) (337, 107.2) -> (337, 112.6)
[03/17 13:37:41   2946] 	Length: 44 sites, height: 1 rows, site name: core, cell type: AOI211XD4
[03/17 13:37:41   2946] Total instances moved : 499
[03/17 13:37:41   2946] Total net bbox length = 3.274e+05 (1.331e+05 1.943e+05) (ext = 1.279e+04)
[03/17 13:37:41   2946] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1423.7MB
[03/17 13:37:41   2946] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1423.7MB) @(0:49:06 - 0:49:07).
[03/17 13:37:41   2946] *** Finished refinePlace (0:49:07 mem=1423.7M) ***
[03/17 13:37:41   2946] *
[03/17 13:37:41   2946] * Second pass: Refine clock instances...
[03/17 13:37:41   2946] *
[03/17 13:37:41   2946] #spOpts: N=65 mergeVia=F 
[03/17 13:37:41   2946] *** Starting refinePlace (0:49:07 mem=1423.7M) ***
[03/17 13:37:41   2946] Total net bbox length = 3.274e+05 (1.331e+05 1.943e+05) (ext = 1.279e+04)
[03/17 13:37:41   2946] Starting refinePlace ...
[03/17 13:37:41   2946] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:41   2946] default core: bins with density >  0.75 = 51.9 % ( 251 / 484 )
[03/17 13:37:41   2946] Density distribution unevenness ratio = 9.182%
[03/17 13:37:41   2946]   Spread Effort: high, standalone mode, useDDP on.
[03/17 13:37:41   2946] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1423.7MB) @(0:49:07 - 0:49:07).
[03/17 13:37:41   2946] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:41   2946] wireLenOptFixPriorityInst 3376 inst fixed
[03/17 13:37:41   2947] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:41   2947] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1423.7MB) @(0:49:07 - 0:49:07).
[03/17 13:37:41   2947] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:37:41   2947] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1423.7MB
[03/17 13:37:41   2947] Statistics of distance of Instance movement in refine placement:
[03/17 13:37:41   2947]   maximum (X+Y) =         0.00 um
[03/17 13:37:41   2947]   mean    (X+Y) =         0.00 um
[03/17 13:37:41   2947] Summary Report:
[03/17 13:37:41   2947] Instances move: 0 (out of 28954 movable)
[03/17 13:37:41   2947] Mean displacement: 0.00 um
[03/17 13:37:41   2947] Max displacement: 0.00 um 
[03/17 13:37:41   2947] Total instances moved : 0
[03/17 13:37:41   2947] Total net bbox length = 3.274e+05 (1.331e+05 1.943e+05) (ext = 1.279e+04)
[03/17 13:37:41   2947] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1423.7MB
[03/17 13:37:41   2947] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1423.7MB) @(0:49:07 - 0:49:07).
[03/17 13:37:41   2947] *** Finished refinePlace (0:49:07 mem=1423.7M) ***
[03/17 13:37:41   2947] *
[03/17 13:37:41   2947] * No clock instances moved during refinement.
[03/17 13:37:41   2947] *
[03/17 13:37:41   2947] * Finished with clock placement refinement.
[03/17 13:37:41   2947] *
[03/17 13:37:42   2947] #spOpts: N=65 
[03/17 13:37:42   2947] 
[03/17 13:37:42   2947]     Rebuilding timing graph... 
[03/17 13:37:42   2947]     Rebuilding timing graph done.
[03/17 13:37:42   2948]     Clock implementation routing... Net route status summary:
[03/17 13:37:42   2948]   Clock:        94 (unrouted=94, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/17 13:37:42   2948]   Non-clock: 30459 (unrouted=0, trialRouted=30459, noStatus=0, routed=0, fixed=0)
[03/17 13:37:42   2948] (Not counting 2959 nets with <2 term connections)
[03/17 13:37:42   2948] 
[03/17 13:37:42   2948]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=28954 and nets=33512 using extraction engine 'preRoute' .
[03/17 13:37:42   2948] PreRoute RC Extraction called for design mac_array.
[03/17 13:37:42   2948] RC Extraction called in multi-corner(2) mode.
[03/17 13:37:42   2948] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:37:42   2948] RCMode: PreRoute
[03/17 13:37:42   2948]       RC Corner Indexes            0       1   
[03/17 13:37:42   2948] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:37:42   2948] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:42   2948] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:42   2948] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:37:42   2948] Shrink Factor                : 1.00000
[03/17 13:37:42   2948] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:37:42   2948] Using capacitance table file ...
[03/17 13:37:43   2948] Updating RC grid for preRoute extraction ...
[03/17 13:37:43   2948] Initializing multi-corner capacitance tables ... 
[03/17 13:37:43   2948] Initializing multi-corner resistance tables ...
[03/17 13:37:43   2948] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1425.266M)
[03/17 13:37:43   2948] 
[03/17 13:37:43   2948]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/17 13:37:43   2948] 
[03/17 13:37:43   2948] CCOPT: Preparing to route 94 clock nets with NanoRoute.
[03/17 13:37:43   2948]   All net are default rule.
[03/17 13:37:43   2948]   Removed pre-existing routes for 94 nets.
[03/17 13:37:43   2948]   Preferred NanoRoute mode settings: Current
[03/17 13:37:43   2948] 
[03/17 13:37:43   2948]   drouteAutoStop = "false"
[03/17 13:37:43   2948]   drouteEndIteration = "20"
[03/17 13:37:43   2948]   drouteExpDeterministicMultiThread = "true"
[03/17 13:37:43   2948]   envHonorGlobalRoute = "false"
[03/17 13:37:43   2948]   grouteExpUseNanoRoute2 = "false"
[03/17 13:37:43   2948]   routeAllowPinAsFeedthrough = "false"
[03/17 13:37:43   2948]   routeExpDeterministicMultiThread = "true"
[03/17 13:37:43   2948]   routeSelectedNetOnly = "true"
[03/17 13:37:43   2948]   routeWithEco = "true"
[03/17 13:37:43   2948]   routeWithSiDriven = "false"
[03/17 13:37:43   2948]   routeWithTimingDriven = "false"
[03/17 13:37:43   2948]       Clock detailed routing... 
[03/17 13:37:43   2948] globalDetailRoute
[03/17 13:37:43   2948] 
[03/17 13:37:43   2948] #setNanoRouteMode -drouteAutoStop false
[03/17 13:37:43   2948] #setNanoRouteMode -drouteEndIteration 20
[03/17 13:37:43   2948] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/17 13:37:43   2948] #setNanoRouteMode -routeSelectedNetOnly true
[03/17 13:37:43   2948] #setNanoRouteMode -routeWithEco true
[03/17 13:37:43   2948] #setNanoRouteMode -routeWithSiDriven false
[03/17 13:37:43   2948] #setNanoRouteMode -routeWithTimingDriven false
[03/17 13:37:43   2948] #Start globalDetailRoute on Mon Mar 17 13:37:43 2025
[03/17 13:37:43   2948] #
[03/17 13:37:44   2949] ### Net info: total nets: 33512
[03/17 13:37:44   2949] ### Net info: dirty nets: 94
[03/17 13:37:44   2949] ### Net info: marked as disconnected nets: 0
[03/17 13:37:44   2949] ### Net info: fully routed nets: 0
[03/17 13:37:44   2949] ### Net info: trivial (single pin) nets: 0
[03/17 13:37:44   2949] ### Net info: unrouted nets: 33512
[03/17 13:37:44   2949] ### Net info: re-extraction nets: 0
[03/17 13:37:44   2949] ### Net info: selected nets: 94
[03/17 13:37:44   2949] ### Net info: ignored nets: 0
[03/17 13:37:44   2949] ### Net info: skip routing nets: 0
[03/17 13:37:44   2949] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/17 13:37:44   2949] #Start routing data preparation.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/17 13:37:44   2949] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/17 13:37:44   2949] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/17 13:37:44   2949] #Minimum voltage of a net in the design = 0.000.
[03/17 13:37:44   2949] #Maximum voltage of a net in the design = 1.100.
[03/17 13:37:44   2949] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 13:37:44   2949] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 13:37:44   2949] #Voltage range [0.000 - 1.100] has 33510 nets.
[03/17 13:38:05   2970] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/17 13:38:05   2970] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:38:05   2970] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:38:05   2970] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:38:05   2970] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:38:05   2970] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:38:05   2970] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 13:38:05   2970] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 13:38:06   2971] #Regenerating Ggrids automatically.
[03/17 13:38:06   2971] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/17 13:38:06   2971] #Using automatically generated G-grids.
[03/17 13:38:06   2971] #Done routing data preparation.
[03/17 13:38:06   2971] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1013.98 (MB), peak = 1275.97 (MB)
[03/17 13:38:06   2971] #Merging special wires...
[03/17 13:38:06   2971] #reading routing guides ......
[03/17 13:38:06   2971] #Number of eco nets is 0
[03/17 13:38:06   2971] #
[03/17 13:38:06   2971] #Start data preparation...
[03/17 13:38:06   2971] #
[03/17 13:38:06   2971] #Data preparation is done on Mon Mar 17 13:38:06 2025
[03/17 13:38:06   2971] #
[03/17 13:38:06   2971] #Analyzing routing resource...
[03/17 13:38:06   2971] #Routing resource analysis is done on Mon Mar 17 13:38:06 2025
[03/17 13:38:06   2971] #
[03/17 13:38:06   2972] #  Resource Analysis:
[03/17 13:38:06   2972] #
[03/17 13:38:06   2972] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 13:38:06   2972] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 13:38:06   2972] #  --------------------------------------------------------------
[03/17 13:38:06   2972] #  Metal 1        H        1946          79       18360    77.21%
[03/17 13:38:06   2972] #  Metal 2        V        1949          84       18360     1.55%
[03/17 13:38:06   2972] #  Metal 3        H        2025           0       18360     0.21%
[03/17 13:38:06   2972] #  Metal 4        V        1715         318       18360     2.21%
[03/17 13:38:06   2972] #  Metal 5        H        2025           0       18360     0.00%
[03/17 13:38:06   2972] #  Metal 6        V        2033           0       18360     0.00%
[03/17 13:38:06   2972] #  Metal 7        H         506           0       18360     0.00%
[03/17 13:38:06   2972] #  Metal 8        V         508           0       18360     0.00%
[03/17 13:38:06   2972] #  --------------------------------------------------------------
[03/17 13:38:06   2972] #  Total                  12707       2.96%  146880    10.15%
[03/17 13:38:06   2972] #
[03/17 13:38:06   2972] #  94 nets (0.28%) with 1 preferred extra spacing.
[03/17 13:38:06   2972] #
[03/17 13:38:06   2972] #
[03/17 13:38:06   2972] #Routing guide is on.
[03/17 13:38:06   2972] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.97 (MB), peak = 1275.97 (MB)
[03/17 13:38:06   2972] #
[03/17 13:38:06   2972] #start global routing iteration 1...
[03/17 13:38:07   2972] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1038.77 (MB), peak = 1275.97 (MB)
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #start global routing iteration 2...
[03/17 13:38:07   2972] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.89 (MB), peak = 1275.97 (MB)
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #Total number of trivial nets (e.g. < 2 pins) = 2959 (skipped).
[03/17 13:38:07   2972] #Total number of selected nets for routing = 94.
[03/17 13:38:07   2972] #Total number of unselected nets (but routable) for routing = 30459 (skipped).
[03/17 13:38:07   2972] #Total number of nets in the design = 33512.
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #30459 skipped nets do not have any wires.
[03/17 13:38:07   2972] #94 routable nets have only global wires.
[03/17 13:38:07   2972] #94 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #Routed net constraints summary:
[03/17 13:38:07   2972] #------------------------------------------------
[03/17 13:38:07   2972] #        Rules   Pref Extra Space   Unconstrained  
[03/17 13:38:07   2972] #------------------------------------------------
[03/17 13:38:07   2972] #      Default                 94               0  
[03/17 13:38:07   2972] #------------------------------------------------
[03/17 13:38:07   2972] #        Total                 94               0  
[03/17 13:38:07   2972] #------------------------------------------------
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #Routing constraints summary of the whole design:
[03/17 13:38:07   2972] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/17 13:38:07   2972] #-------------------------------------------------------------------
[03/17 13:38:07   2972] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/17 13:38:07   2972] #-------------------------------------------------------------------
[03/17 13:38:07   2972] #      Default                 94                 59           30400  
[03/17 13:38:07   2972] #-------------------------------------------------------------------
[03/17 13:38:07   2972] #        Total                 94                 59           30400  
[03/17 13:38:07   2972] #-------------------------------------------------------------------
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #                 OverCon          
[03/17 13:38:07   2972] #                  #Gcell    %Gcell
[03/17 13:38:07   2972] #     Layer           (1)   OverCon
[03/17 13:38:07   2972] #  --------------------------------
[03/17 13:38:07   2972] #   Metal 1      0(0.00%)   (0.00%)
[03/17 13:38:07   2972] #   Metal 2      0(0.00%)   (0.00%)
[03/17 13:38:07   2972] #   Metal 3      0(0.00%)   (0.00%)
[03/17 13:38:07   2972] #   Metal 4      5(0.03%)   (0.03%)
[03/17 13:38:07   2972] #   Metal 5      0(0.00%)   (0.00%)
[03/17 13:38:07   2972] #   Metal 6      0(0.00%)   (0.00%)
[03/17 13:38:07   2972] #   Metal 7      0(0.00%)   (0.00%)
[03/17 13:38:07   2972] #   Metal 8      0(0.00%)   (0.00%)
[03/17 13:38:07   2972] #  --------------------------------
[03/17 13:38:07   2972] #     Total      5(0.00%)   (0.00%)
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/17 13:38:07   2972] #  Overflow after GR: 0.00% H + 0.01% V
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #Complete Global Routing.
[03/17 13:38:07   2972] #Total number of nets with non-default rule or having extra spacing = 94
[03/17 13:38:07   2972] #Total wire length = 28767 um.
[03/17 13:38:07   2972] #Total half perimeter of net bounding box = 14446 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M1 = 0 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M2 = 78 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M3 = 15342 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M4 = 13218 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M5 = 54 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M6 = 75 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M7 = 0 um.
[03/17 13:38:07   2972] #Total wire length on LAYER M8 = 0 um.
[03/17 13:38:07   2972] #Total number of vias = 9845
[03/17 13:38:07   2972] #Up-Via Summary (total 9845):
[03/17 13:38:07   2972] #           
[03/17 13:38:07   2972] #-----------------------
[03/17 13:38:07   2972] #  Metal 1         3561
[03/17 13:38:07   2972] #  Metal 2         3260
[03/17 13:38:07   2972] #  Metal 3         2990
[03/17 13:38:07   2972] #  Metal 4           17
[03/17 13:38:07   2972] #  Metal 5           17
[03/17 13:38:07   2972] #-----------------------
[03/17 13:38:07   2972] #                  9845 
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #Total number of involved priority nets 94
[03/17 13:38:07   2972] #Maximum src to sink distance for priority net 250.7
[03/17 13:38:07   2972] #Average of max src_to_sink distance for priority net 138.6
[03/17 13:38:07   2972] #Average of ave src_to_sink distance for priority net 80.7
[03/17 13:38:07   2972] #Max overcon = 1 tracks.
[03/17 13:38:07   2972] #Total overcon = 0.00%.
[03/17 13:38:07   2972] #Worst layer Gcell overcon rate = 0.03%.
[03/17 13:38:07   2972] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1039.31 (MB), peak = 1275.97 (MB)
[03/17 13:38:07   2972] #
[03/17 13:38:07   2972] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1019.90 (MB), peak = 1275.97 (MB)
[03/17 13:38:07   2972] #Start Track Assignment.
[03/17 13:38:07   2973] #Done with 2622 horizontal wires in 2 hboxes and 2237 vertical wires in 2 hboxes.
[03/17 13:38:08   2973] #Done with 106 horizontal wires in 2 hboxes and 59 vertical wires in 2 hboxes.
[03/17 13:38:08   2973] #Complete Track Assignment.
[03/17 13:38:08   2973] #Total number of nets with non-default rule or having extra spacing = 94
[03/17 13:38:08   2973] #Total wire length = 30772 um.
[03/17 13:38:08   2973] #Total half perimeter of net bounding box = 14446 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M1 = 1964 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M2 = 82 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M3 = 15334 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M4 = 13251 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M5 = 63 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M6 = 77 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M7 = 0 um.
[03/17 13:38:08   2973] #Total wire length on LAYER M8 = 0 um.
[03/17 13:38:08   2973] #Total number of vias = 9845
[03/17 13:38:08   2973] #Up-Via Summary (total 9845):
[03/17 13:38:08   2973] #           
[03/17 13:38:08   2973] #-----------------------
[03/17 13:38:08   2973] #  Metal 1         3561
[03/17 13:38:08   2973] #  Metal 2         3260
[03/17 13:38:08   2973] #  Metal 3         2990
[03/17 13:38:08   2973] #  Metal 4           17
[03/17 13:38:08   2973] #  Metal 5           17
[03/17 13:38:08   2973] #-----------------------
[03/17 13:38:08   2973] #                  9845 
[03/17 13:38:08   2973] #
[03/17 13:38:08   2973] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1029.48 (MB), peak = 1275.97 (MB)
[03/17 13:38:08   2973] #
[03/17 13:38:08   2973] #Cpu time = 00:00:24
[03/17 13:38:08   2973] #Elapsed time = 00:00:24
[03/17 13:38:08   2973] #Increased memory = 37.05 (MB)
[03/17 13:38:08   2973] #Total memory = 1029.52 (MB)
[03/17 13:38:08   2973] #Peak memory = 1275.97 (MB)
[03/17 13:38:08   2974] #
[03/17 13:38:08   2974] #Start Detail Routing..
[03/17 13:38:08   2974] #start initial detail routing ...
[03/17 13:38:38   3003] # ECO: 5.5% of the total area was rechecked for DRC, and 84.4% required routing.
[03/17 13:38:38   3003] #    number of violations = 0
[03/17 13:38:38   3003] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1091.88 (MB), peak = 1275.97 (MB)
[03/17 13:38:38   3003] #start 1st optimization iteration ...
[03/17 13:38:38   3003] #    number of violations = 0
[03/17 13:38:38   3003] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.52 (MB), peak = 1275.97 (MB)
[03/17 13:38:38   3003] #Complete Detail Routing.
[03/17 13:38:38   3003] #Total number of nets with non-default rule or having extra spacing = 94
[03/17 13:38:38   3003] #Total wire length = 29371 um.
[03/17 13:38:38   3003] #Total half perimeter of net bounding box = 14446 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M1 = 33 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M2 = 878 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M3 = 15048 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M4 = 13411 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M5 = 0 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M6 = 0 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M7 = 0 um.
[03/17 13:38:38   3003] #Total wire length on LAYER M8 = 0 um.
[03/17 13:38:38   3003] #Total number of vias = 10734
[03/17 13:38:38   3003] #Total number of multi-cut vias = 88 (  0.8%)
[03/17 13:38:38   3003] #Total number of single cut vias = 10646 ( 99.2%)
[03/17 13:38:38   3003] #Up-Via Summary (total 10734):
[03/17 13:38:38   3003] #                   single-cut          multi-cut      Total
[03/17 13:38:38   3003] #-----------------------------------------------------------
[03/17 13:38:38   3003] #  Metal 1        3466 ( 97.5%)        88 (  2.5%)       3554
[03/17 13:38:38   3003] #  Metal 2        3431 (100.0%)         0 (  0.0%)       3431
[03/17 13:38:38   3003] #  Metal 3        3749 (100.0%)         0 (  0.0%)       3749
[03/17 13:38:38   3003] #-----------------------------------------------------------
[03/17 13:38:38   3003] #                10646 ( 99.2%)        88 (  0.8%)      10734 
[03/17 13:38:38   3003] #
[03/17 13:38:38   3003] #Total number of DRC violations = 0
[03/17 13:38:38   3003] #Cpu time = 00:00:30
[03/17 13:38:38   3003] #Elapsed time = 00:00:30
[03/17 13:38:38   3003] #Increased memory = -0.57 (MB)
[03/17 13:38:38   3003] #Total memory = 1028.95 (MB)
[03/17 13:38:38   3003] #Peak memory = 1275.97 (MB)
[03/17 13:38:38   3003] #detailRoute Statistics:
[03/17 13:38:38   3003] #Cpu time = 00:00:30
[03/17 13:38:38   3003] #Elapsed time = 00:00:30
[03/17 13:38:38   3003] #Increased memory = -0.57 (MB)
[03/17 13:38:38   3003] #Total memory = 1028.95 (MB)
[03/17 13:38:38   3003] #Peak memory = 1275.97 (MB)
[03/17 13:38:38   3003] #
[03/17 13:38:38   3003] #globalDetailRoute statistics:
[03/17 13:38:38   3003] #Cpu time = 00:00:55
[03/17 13:38:38   3003] #Elapsed time = 00:00:55
[03/17 13:38:38   3003] #Increased memory = 54.22 (MB)
[03/17 13:38:38   3003] #Total memory = 1012.42 (MB)
[03/17 13:38:38   3003] #Peak memory = 1275.97 (MB)
[03/17 13:38:38   3003] #Number of warnings = 28
[03/17 13:38:38   3003] #Total number of warnings = 28
[03/17 13:38:38   3003] #Number of fails = 0
[03/17 13:38:38   3003] #Total number of fails = 0
[03/17 13:38:38   3003] #Complete globalDetailRoute on Mon Mar 17 13:38:38 2025
[03/17 13:38:38   3003] #
[03/17 13:38:38   3003] 
[03/17 13:38:38   3003]       Clock detailed routing done.
[03/17 13:38:38   3004] Checking guided vs. routed lengths for 94 nets...
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]       
[03/17 13:38:38   3004]       Guided max path lengths
[03/17 13:38:38   3004]       =======================
[03/17 13:38:38   3004]       
[03/17 13:38:38   3004]       ---------------------------------------
[03/17 13:38:38   3004]       From (um)    To (um)    Number of paths
[03/17 13:38:38   3004]       ---------------------------------------
[03/17 13:38:38   3004]          0.000      50.000           6
[03/17 13:38:38   3004]         50.000     100.000          20
[03/17 13:38:38   3004]        100.000     150.000          34
[03/17 13:38:38   3004]        150.000     200.000          20
[03/17 13:38:38   3004]        200.000     250.000          14
[03/17 13:38:38   3004]       ---------------------------------------
[03/17 13:38:38   3004]       
[03/17 13:38:38   3004]       Deviation of routing from guided max path lengths
[03/17 13:38:38   3004]       =================================================
[03/17 13:38:38   3004]       
[03/17 13:38:38   3004]       -------------------------------------
[03/17 13:38:38   3004]       From (%)    To (%)    Number of paths
[03/17 13:38:38   3004]       -------------------------------------
[03/17 13:38:38   3004]       below        0.000          17
[03/17 13:38:38   3004]         0.000     10.000          55
[03/17 13:38:38   3004]        10.000     20.000           7
[03/17 13:38:38   3004]        20.000     30.000          10
[03/17 13:38:38   3004]        30.000     40.000           1
[03/17 13:38:38   3004]        40.000     50.000           1
[03/17 13:38:38   3004]        50.000     60.000           1
[03/17 13:38:38   3004]        60.000     70.000           0
[03/17 13:38:38   3004]        70.000     80.000           1
[03/17 13:38:38   3004]        80.000     90.000           1
[03/17 13:38:38   3004]       -------------------------------------
[03/17 13:38:38   3004]       
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Top 10 notable deviations of routed length from guided length
[03/17 13:38:38   3004]     =============================================================
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net CTS_247 (64 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =    73.353um, total =   269.462um
[03/17 13:38:38   3004]     Routed length:  max path =   132.400um, total =   284.100um
[03/17 13:38:38   3004]     Deviation:      max path =    80.498%,  total =     5.432%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net CTS_291 (46 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =    95.052um, total =   287.665um
[03/17 13:38:38   3004]     Routed length:  max path =   163.600um, total =   323.300um
[03/17 13:38:38   3004]     Deviation:      max path =    72.115%,  total =    12.388%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net CTS_292 (77 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =   115.888um, total =   374.180um
[03/17 13:38:38   3004]     Routed length:  max path =   182.600um, total =   395.200um
[03/17 13:38:38   3004]     Deviation:      max path =    57.567%,  total =     5.618%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net CTS_229 (54 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =   187.745um, total =   495.173um
[03/17 13:38:38   3004]     Routed length:  max path =   263.000um, total =   506.360um
[03/17 13:38:38   3004]     Deviation:      max path =    40.084%,  total =     2.259%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net CTS_254 (66 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =    65.405um, total =   293.012um
[03/17 13:38:38   3004]     Routed length:  max path =    89.400um, total =   343.260um
[03/17 13:38:38   3004]     Deviation:      max path =    36.687%,  total =    17.149%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net genblk1_7__mac_col_inst/CTS_4 (53 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =   113.040um, total =   312.108um
[03/17 13:38:38   3004]     Routed length:  max path =   146.600um, total =   332.780um
[03/17 13:38:38   3004]     Deviation:      max path =    29.689%,  total =     6.624%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net genblk1_3__mac_col_inst/mac_8in_instance/CTS_8 (74 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =    87.593um, total =   350.475um
[03/17 13:38:38   3004]     Routed length:  max path =   112.600um, total =   406.980um
[03/17 13:38:38   3004]     Deviation:      max path =    28.550%,  total =    16.122%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net genblk1_4__mac_col_inst/CTS_4 (45 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =    70.308um, total =   260.262um
[03/17 13:38:38   3004]     Routed length:  max path =    89.000um, total =   291.860um
[03/17 13:38:38   3004]     Deviation:      max path =    26.587%,  total =    12.141%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net CTS_249 (38 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =   106.555um, total =   235.058um
[03/17 13:38:38   3004]     Routed length:  max path =   133.400um, total =   258.060um
[03/17 13:38:38   3004]     Deviation:      max path =    25.194%,  total =     9.786%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004]     Net CTS_239 (43 terminals)
[03/17 13:38:38   3004]     Guided length:  max path =    83.395um, total =   205.953um
[03/17 13:38:38   3004]     Routed length:  max path =   104.400um, total =   232.500um
[03/17 13:38:38   3004]     Deviation:      max path =    25.187%,  total =    12.890%
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004] Set FIXED routing status on 94 net(s)
[03/17 13:38:38   3004] Set FIXED placed status on 93 instance(s)
[03/17 13:38:38   3004] Net route status summary:
[03/17 13:38:38   3004]   Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
[03/17 13:38:38   3004]   Non-clock: 30459 (unrouted=30459, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/17 13:38:38   3004] (Not counting 2959 nets with <2 term connections)
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004] CCOPT: Done with clock implementation routing.
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004] CCOPT: Starting congestion repair using flow wrapper.
[03/17 13:38:38   3004] Trial Route Overflow 0(H) 0(V)
[03/17 13:38:38   3004] Starting congestion repair ...
[03/17 13:38:38   3004] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/17 13:38:38   3004] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 13:38:38   3004] (I)       Reading DB...
[03/17 13:38:38   3004] (I)       congestionReportName   : 
[03/17 13:38:38   3004] (I)       buildTerm2TermWires    : 1
[03/17 13:38:38   3004] (I)       doTrackAssignment      : 1
[03/17 13:38:38   3004] (I)       dumpBookshelfFiles     : 0
[03/17 13:38:38   3004] (I)       numThreads             : 1
[03/17 13:38:38   3004] [NR-eagl] honorMsvRouteConstraint: false
[03/17 13:38:38   3004] (I)       honorPin               : false
[03/17 13:38:38   3004] (I)       honorPinGuide          : true
[03/17 13:38:38   3004] (I)       honorPartition         : false
[03/17 13:38:38   3004] (I)       allowPartitionCrossover: false
[03/17 13:38:38   3004] (I)       honorSingleEntry       : true
[03/17 13:38:38   3004] (I)       honorSingleEntryStrong : true
[03/17 13:38:38   3004] (I)       handleViaSpacingRule   : false
[03/17 13:38:38   3004] (I)       PDConstraint           : none
[03/17 13:38:38   3004] (I)       expBetterNDRHandling   : false
[03/17 13:38:38   3004] [NR-eagl] honorClockSpecNDR      : 0
[03/17 13:38:38   3004] (I)       routingEffortLevel     : 3
[03/17 13:38:38   3004] [NR-eagl] minRouteLayer          : 2
[03/17 13:38:38   3004] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 13:38:38   3004] (I)       numRowsPerGCell        : 1
[03/17 13:38:38   3004] (I)       speedUpLargeDesign     : 0
[03/17 13:38:38   3004] (I)       speedUpBlkViolationClean: 0
[03/17 13:38:38   3004] (I)       multiThreadingTA       : 0
[03/17 13:38:38   3004] (I)       blockedPinEscape       : 1
[03/17 13:38:38   3004] (I)       blkAwareLayerSwitching : 0
[03/17 13:38:38   3004] (I)       betterClockWireModeling: 1
[03/17 13:38:38   3004] (I)       punchThroughDistance   : 500.00
[03/17 13:38:38   3004] (I)       scenicBound            : 1.15
[03/17 13:38:38   3004] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 13:38:38   3004] (I)       source-to-sink ratio   : 0.00
[03/17 13:38:38   3004] (I)       targetCongestionRatioH : 1.00
[03/17 13:38:38   3004] (I)       targetCongestionRatioV : 1.00
[03/17 13:38:38   3004] (I)       layerCongestionRatio   : 0.70
[03/17 13:38:38   3004] (I)       m1CongestionRatio      : 0.10
[03/17 13:38:38   3004] (I)       m2m3CongestionRatio    : 0.70
[03/17 13:38:38   3004] (I)       localRouteEffort       : 1.00
[03/17 13:38:38   3004] (I)       numSitesBlockedByOneVia: 8.00
[03/17 13:38:38   3004] (I)       supplyScaleFactorH     : 1.00
[03/17 13:38:38   3004] (I)       supplyScaleFactorV     : 1.00
[03/17 13:38:38   3004] (I)       highlight3DOverflowFactor: 0.00
[03/17 13:38:38   3004] (I)       doubleCutViaModelingRatio: 0.00
[03/17 13:38:38   3004] (I)       blockTrack             : 
[03/17 13:38:38   3004] (I)       readTROption           : true
[03/17 13:38:38   3004] (I)       extraSpacingBothSide   : false
[03/17 13:38:38   3004] [NR-eagl] numTracksPerClockWire  : 0
[03/17 13:38:38   3004] (I)       routeSelectedNetsOnly  : false
[03/17 13:38:38   3004] (I)       before initializing RouteDB syMemory usage = 1382.9 MB
[03/17 13:38:38   3004] (I)       starting read tracks
[03/17 13:38:38   3004] (I)       build grid graph
[03/17 13:38:38   3004] (I)       build grid graph start
[03/17 13:38:38   3004] [NR-eagl] Layer1 has no routable track
[03/17 13:38:38   3004] [NR-eagl] Layer2 has single uniform track structure
[03/17 13:38:38   3004] [NR-eagl] Layer3 has single uniform track structure
[03/17 13:38:38   3004] [NR-eagl] Layer4 has single uniform track structure
[03/17 13:38:38   3004] [NR-eagl] Layer5 has single uniform track structure
[03/17 13:38:38   3004] [NR-eagl] Layer6 has single uniform track structure
[03/17 13:38:38   3004] [NR-eagl] Layer7 has single uniform track structure
[03/17 13:38:38   3004] [NR-eagl] Layer8 has single uniform track structure
[03/17 13:38:38   3004] (I)       build grid graph end
[03/17 13:38:38   3004] (I)       Layer1   numNetMinLayer=30402
[03/17 13:38:38   3004] (I)       Layer2   numNetMinLayer=0
[03/17 13:38:38   3004] (I)       Layer3   numNetMinLayer=94
[03/17 13:38:38   3004] (I)       Layer4   numNetMinLayer=0
[03/17 13:38:38   3004] (I)       Layer5   numNetMinLayer=0
[03/17 13:38:38   3004] (I)       Layer6   numNetMinLayer=0
[03/17 13:38:38   3004] (I)       Layer7   numNetMinLayer=57
[03/17 13:38:38   3004] (I)       Layer8   numNetMinLayer=0
[03/17 13:38:38   3004] (I)       numViaLayers=7
[03/17 13:38:38   3004] (I)       end build via table
[03/17 13:38:38   3004] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 13:38:38   3004] [NR-eagl] numPreroutedNet = 94  numPreroutedWires = 11964
[03/17 13:38:38   3004] (I)       readDataFromPlaceDB
[03/17 13:38:38   3004] (I)       Read net information..
[03/17 13:38:38   3004] [NR-eagl] Read numTotalNets=30553  numIgnoredNets=94
[03/17 13:38:38   3004] (I)       Read testcase time = 0.010 seconds
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004] (I)       totalPins=92678  totalGlobalPin=85786 (92.56%)
[03/17 13:38:38   3004] (I)       Model blockage into capacity
[03/17 13:38:38   3004] (I)       Read numBlocks=7032  numPreroutedWires=11964  numCapScreens=0
[03/17 13:38:38   3004] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 13:38:38   3004] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 13:38:38   3004] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 13:38:38   3004] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 13:38:38   3004] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 13:38:38   3004] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 13:38:38   3004] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 13:38:38   3004] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 13:38:38   3004] (I)       Modeling time = 0.020 seconds
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004] (I)       Number of ignored nets = 94
[03/17 13:38:38   3004] (I)       Number of fixed nets = 94.  Ignored: Yes
[03/17 13:38:38   3004] (I)       Number of clock nets = 94.  Ignored: No
[03/17 13:38:38   3004] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 13:38:38   3004] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 13:38:38   3004] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 13:38:38   3004] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 13:38:38   3004] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 13:38:38   3004] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 13:38:38   3004] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 13:38:38   3004] (I)       Before initializing earlyGlobalRoute syMemory usage = 1387.8 MB
[03/17 13:38:38   3004] (I)       Layer1  viaCost=300.00
[03/17 13:38:38   3004] (I)       Layer2  viaCost=100.00
[03/17 13:38:38   3004] (I)       Layer3  viaCost=100.00
[03/17 13:38:38   3004] (I)       Layer4  viaCost=100.00
[03/17 13:38:38   3004] (I)       Layer5  viaCost=100.00
[03/17 13:38:38   3004] (I)       Layer6  viaCost=200.00
[03/17 13:38:38   3004] (I)       Layer7  viaCost=100.00
[03/17 13:38:38   3004] (I)       ---------------------Grid Graph Info--------------------
[03/17 13:38:38   3004] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 13:38:38   3004] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 13:38:38   3004] (I)       Site Width          :   400  (dbu)
[03/17 13:38:38   3004] (I)       Row Height          :  3600  (dbu)
[03/17 13:38:38   3004] (I)       GCell Width         :  3600  (dbu)
[03/17 13:38:38   3004] (I)       GCell Height        :  3600  (dbu)
[03/17 13:38:38   3004] (I)       grid                :   226   225     8
[03/17 13:38:38   3004] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 13:38:38   3004] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 13:38:38   3004] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 13:38:38   3004] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 13:38:38   3004] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 13:38:38   3004] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 13:38:38   3004] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 13:38:38   3004] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 13:38:38   3004] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 13:38:38   3004] (I)       --------------------------------------------------------
[03/17 13:38:38   3004] 
[03/17 13:38:38   3004] [NR-eagl] ============ Routing rule table ============
[03/17 13:38:38   3004] [NR-eagl] Rule id 0. Nets 0 
[03/17 13:38:38   3004] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/17 13:38:38   3004] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/17 13:38:38   3004] [NR-eagl] Rule id 1. Nets 30459 
[03/17 13:38:38   3004] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 13:38:38   3004] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 13:38:38   3004] [NR-eagl] ========================================
[03/17 13:38:38   3004] [NR-eagl] 
[03/17 13:38:38   3004] (I)       After initializing earlyGlobalRoute syMemory usage = 1387.8 MB
[03/17 13:38:38   3004] (I)       Loading and dumping file time : 0.23 seconds
[03/17 13:38:38   3004] (I)       free getNanoCongMap()->getMpool()
[03/17 13:38:38   3004] (I)       ============= Initialization =============
[03/17 13:38:39   3004] (I)       total 2D Cap : 228656 = (114356 H, 114300 V)
[03/17 13:38:39   3004] [NR-eagl] Layer group 1: route 57 net(s) in layer range [7, 8]
[03/17 13:38:39   3004] (I)       ============  Phase 1a Route ============
[03/17 13:38:39   3004] (I)       Phase 1a runs 0.00 seconds
[03/17 13:38:39   3004] (I)       Usage: 3356 = (910 H, 2446 V) = (0.80% H, 2.14% V) = (1.638e+03um H, 4.403e+03um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       ============  Phase 1b Route ============
[03/17 13:38:39   3004] (I)       Usage: 3356 = (910 H, 2446 V) = (0.80% H, 2.14% V) = (1.638e+03um H, 4.403e+03um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.040800e+03um
[03/17 13:38:39   3004] (I)       ============  Phase 1c Route ============
[03/17 13:38:39   3004] (I)       Usage: 3356 = (910 H, 2446 V) = (0.80% H, 2.14% V) = (1.638e+03um H, 4.403e+03um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       ============  Phase 1d Route ============
[03/17 13:38:39   3004] (I)       Usage: 3356 = (910 H, 2446 V) = (0.80% H, 2.14% V) = (1.638e+03um H, 4.403e+03um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       ============  Phase 1e Route ============
[03/17 13:38:39   3004] (I)       Phase 1e runs 0.00 seconds
[03/17 13:38:39   3004] (I)       Usage: 3356 = (910 H, 2446 V) = (0.80% H, 2.14% V) = (1.638e+03um H, 4.403e+03um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.040800e+03um
[03/17 13:38:39   3004] [NR-eagl] 
[03/17 13:38:39   3004] (I)       dpBasedLA: time=0.00  totalOF=719  totalVia=4508  totalWL=3356  total(Via+WL)=7864 
[03/17 13:38:39   3004] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 13:38:39   3004] [NR-eagl] Layer group 2: route 30402 net(s) in layer range [2, 8]
[03/17 13:38:39   3004] (I)       ============  Phase 1a Route ============
[03/17 13:38:39   3004] (I)       Phase 1a runs 0.06 seconds
[03/17 13:38:39   3004] (I)       Usage: 186369 = (76837 H, 109532 V) = (7.56% H, 7.97% V) = (1.383e+05um H, 1.972e+05um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       ============  Phase 1b Route ============
[03/17 13:38:39   3004] (I)       Usage: 186369 = (76837 H, 109532 V) = (7.56% H, 7.97% V) = (1.383e+05um H, 1.972e+05um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.294234e+05um
[03/17 13:38:39   3004] (I)       ============  Phase 1c Route ============
[03/17 13:38:39   3004] (I)       Usage: 186369 = (76837 H, 109532 V) = (7.56% H, 7.97% V) = (1.383e+05um H, 1.972e+05um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       ============  Phase 1d Route ============
[03/17 13:38:39   3004] (I)       Usage: 186369 = (76837 H, 109532 V) = (7.56% H, 7.97% V) = (1.383e+05um H, 1.972e+05um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] (I)       ============  Phase 1e Route ============
[03/17 13:38:39   3004] (I)       Phase 1e runs 0.00 seconds
[03/17 13:38:39   3004] (I)       Usage: 186369 = (76837 H, 109532 V) = (7.56% H, 7.97% V) = (1.383e+05um H, 1.972e+05um V)
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.294234e+05um
[03/17 13:38:39   3004] [NR-eagl] 
[03/17 13:38:39   3004] (I)       dpBasedLA: time=0.06  totalOF=3154  totalVia=161497  totalWL=183010  total(Via+WL)=344507 
[03/17 13:38:39   3004] (I)       ============  Phase 1l Route ============
[03/17 13:38:39   3004] (I)       Total Global Routing Runtime: 0.24 seconds
[03/17 13:38:39   3004] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 13:38:39   3004] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 13:38:39   3004] (I)       
[03/17 13:38:39   3004] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 13:38:39   3004] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/17 13:38:39   3004] 
[03/17 13:38:39   3004] ** np local hotspot detection info verbose **
[03/17 13:38:39   3004] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/17 13:38:39   3004] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/17 13:38:39   3004] 
[03/17 13:38:39   3004] describeCongestion: hCong = 0.00 vCong = 0.00
[03/17 13:38:39   3004] Skipped repairing congestion.
[03/17 13:38:39   3004] (I)       ============= track Assignment ============
[03/17 13:38:39   3004] (I)       extract Global 3D Wires
[03/17 13:38:39   3004] (I)       Extract Global WL : time=0.01
[03/17 13:38:39   3004] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 13:38:39   3004] (I)       Initialization real time=0.01 seconds
[03/17 13:38:39   3004] (I)       Kernel real time=0.26 seconds
[03/17 13:38:39   3004] (I)       End Greedy Track Assignment
[03/17 13:38:39   3004] [NR-eagl] Layer1(M1)(F) length: 3.340000e+01um, number of vias: 95981
[03/17 13:38:39   3004] [NR-eagl] Layer2(M2)(V) length: 1.394837e+05um, number of vias: 127825
[03/17 13:38:39   3004] [NR-eagl] Layer3(M3)(H) length: 1.419766e+05um, number of vias: 10601
[03/17 13:38:39   3004] [NR-eagl] Layer4(M4)(V) length: 5.598594e+04um, number of vias: 2882
[03/17 13:38:39   3004] [NR-eagl] Layer5(M5)(H) length: 1.526247e+04um, number of vias: 1949
[03/17 13:38:39   3004] [NR-eagl] Layer6(M6)(V) length: 1.977758e+04um, number of vias: 610
[03/17 13:38:39   3004] [NR-eagl] Layer7(M7)(H) length: 1.757800e+03um, number of vias: 704
[03/17 13:38:39   3004] [NR-eagl] Layer8(M8)(V) length: 4.572392e+03um, number of vias: 0
[03/17 13:38:39   3004] [NR-eagl] Total length: 3.788499e+05um, number of vias: 240552
[03/17 13:38:39   3005] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[03/17 13:38:39   3005] 
[03/17 13:38:39   3005] CCOPT: Done with congestion repair using flow wrapper.
[03/17 13:38:39   3005] 
[03/17 13:38:39   3005] #spOpts: N=65 
[03/17 13:38:39   3005] Core basic site is core
[03/17 13:38:39   3005] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:38:39   3005]     Clock implementation routing done.
[03/17 13:38:39   3005]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=28954 and nets=33512 using extraction engine 'preRoute' .
[03/17 13:38:39   3005] PreRoute RC Extraction called for design mac_array.
[03/17 13:38:39   3005] RC Extraction called in multi-corner(2) mode.
[03/17 13:38:39   3005] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:38:39   3005] RCMode: PreRoute
[03/17 13:38:39   3005]       RC Corner Indexes            0       1   
[03/17 13:38:39   3005] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:38:39   3005] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:38:39   3005] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:38:39   3005] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:38:39   3005] Shrink Factor                : 1.00000
[03/17 13:38:39   3005] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:38:39   3005] Using capacitance table file ...
[03/17 13:38:39   3005] Updating RC grid for preRoute extraction ...
[03/17 13:38:39   3005] Initializing multi-corner capacitance tables ... 
[03/17 13:38:39   3005] Initializing multi-corner resistance tables ...
[03/17 13:38:40   3005] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1375.152M)
[03/17 13:38:40   3005] 
[03/17 13:38:40   3005]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/17 13:38:40   3005]     Rebuilding timing graph... 
[03/17 13:38:40   3005]     Rebuilding timing graph done.
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Routing Correlation Report
[03/17 13:38:41   3006]     ==========================
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Top/Trunk High-Fanout (>5) Routes:
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/17 13:38:41   3006]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     Gate Delay           ns          0.082        0.083      1.007      0.013         0.014      0.999      1.010         0.988
[03/17 13:38:41   3006]     S->S Wire Len.       um         64.785       65.203      1.006     48.662        49.569      0.998      1.017         0.980
[03/17 13:38:41   3006]     S->S Wire Res.       Ohm        81.677       81.497      0.998     53.898        55.914      0.997      1.034         0.961
[03/17 13:38:41   3006]     S->S Wire Res./um    Ohm         1.501        1.445      0.963      0.479         0.396      0.939      0.776         1.135
[03/17 13:38:41   3006]     Total Wire Len.      um        260.845      265.600      1.018     77.141        79.654      1.000      1.032         0.968
[03/17 13:38:41   3006]     Trans. Time          ns          0.080        0.080      1.009      0.014         0.014      0.999      0.999         0.999
[03/17 13:38:41   3006]     Wire Cap.            fF         41.408       42.420      1.024     12.819        13.151      0.999      1.025         0.973
[03/17 13:38:41   3006]     Wire Cap./um         fF          0.158        0.159      1.006      0.004         0.003      0.847      0.537         1.337
[03/17 13:38:41   3006]     Wire Delay           ns          0.003        0.003      0.972      0.002         0.002      0.988      1.055         0.926
[03/17 13:38:41   3006]     Wire Skew            ns          0.004        0.005      1.048      0.002         0.002      0.993      1.120         0.881
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Leaf Routes:
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/17 13:38:41   3006]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     Gate Delay           ns          0.086        0.086      0.998       0.015        0.014      0.995      0.978         1.013
[03/17 13:38:41   3006]     S->S Wire Len.       um         73.172       80.532      1.101      42.589       44.772      0.945      0.993         0.899
[03/17 13:38:41   3006]     S->S Wire Res.       Ohm       101.484      107.332      1.058      51.314       54.025      0.931      0.980         0.884
[03/17 13:38:41   3006]     S->S Wire Res./um    Ohm         1.481        1.398      0.944       0.277        0.200      0.905      0.653         1.255
[03/17 13:38:41   3006]     Total Wire Len.      um        309.005      316.972      1.026     128.931      131.035      0.998      1.014         0.982
[03/17 13:38:41   3006]     Trans. Time          ns          0.090        0.091      1.007       0.012        0.012      0.993      0.985         1.001
[03/17 13:38:41   3006]     Wire Cap.            fF         52.984       53.223      1.005      21.299       21.481      0.997      1.006         0.989
[03/17 13:38:41   3006]     Wire Cap./um         fF          0.175        0.170      0.972       0.022        0.013      0.977      0.568         1.680
[03/17 13:38:41   3006]     Wire Delay           ns          0.006        0.007      1.160       0.004        0.004      0.884      0.983         0.794
[03/17 13:38:41   3006]     Wire Skew            ns          0.001        0.001      1.134       0.002        0.003      0.993      1.134         0.870
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     -----------------------------------------------------
[03/17 13:38:41   3006]     Route Sink Pin                         Difference (%)
[03/17 13:38:41   3006]     -----------------------------------------------------
[03/17 13:38:41   3006]     CTS_ccl_BUF_CLOCK_NODE_UID_A11c78/I        50.000
[03/17 13:38:41   3006]     CTS_ccl_BUF_CLOCK_NODE_UID_A11b7c/I        33.333
[03/17 13:38:41   3006]     CTS_ccl_BUF_CLOCK_NODE_UID_A11c7c/I        30.769
[03/17 13:38:41   3006]     CTS_ccl_BUF_CLOCK_NODE_UID_A11b8f/I        29.412
[03/17 13:38:41   3006]     CTS_ccl_BUF_CLOCK_NODE_UID_A11b88/I        28.571
[03/17 13:38:41   3006]     -----------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/17 13:38:41   3006]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     M2                              0.000um      28.800um       1.599         0.282         0.451
[03/17 13:38:41   3006]     M3                           1047.135um    1070.000um       1.599         0.282         0.451
[03/17 13:38:41   3006]     M4                           1039.625um    1026.000um       1.599         0.282         0.451
[03/17 13:38:41   3006]     Preferred Layer Adherence     100.000%       98.645%          -             -             -
[03/17 13:38:41   3006]     ------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     No transition time violation increases to report
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Top Wire Delay Differences (Leaf routes):
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     ------------------------------------------------------------
[03/17 13:38:41   3006]     Route Sink Pin                                Difference (%)
[03/17 13:38:41   3006]     ------------------------------------------------------------
[03/17 13:38:41   3006]     genblk1_5__mac_col_inst/query_q_reg_10_/CP       -466.667
[03/17 13:38:41   3006]     genblk1_5__mac_col_inst/query_q_reg_11_/CP       -430.769
[03/17 13:38:41   3006]     genblk1_5__mac_col_inst/query_q_reg_12_/CP       -417.500
[03/17 13:38:41   3006]     genblk1_5__mac_col_inst/query_q_reg_13_/CP       -402.381
[03/17 13:38:41   3006]     genblk1_5__mac_col_inst/query_q_reg_16_/CP       -400.000
[03/17 13:38:41   3006]     ------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Clock Tree Layer Assignment (Leaf Routes):
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     --------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/17 13:38:41   3006]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/17 13:38:41   3006]     --------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     M1                               0.000um       33.400um       1.787         0.272         0.487
[03/17 13:38:41   3006]     M2                               0.000um      849.000um       1.599         0.282         0.451
[03/17 13:38:41   3006]     M3                           12985.540um    13831.400um       1.599         0.282         0.451
[03/17 13:38:41   3006]     M4                           13279.910um    12228.800um       1.599         0.282         0.451
[03/17 13:38:41   3006]     Preferred Layer Adherence      100.000%        96.725%          -             -             -
[03/17 13:38:41   3006]     --------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Transition Time Violating Nets (Leaf Routes)
[03/17 13:38:41   3006]     ============================================
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Net: CTS_285:
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/17 13:38:41   3006]                          Length        Via Count     Length        Via Count
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     M2                     0.000um     15              1.800um         15
[03/17 13:38:41   3006]     M3                    49.610um     15             55.200um         15
[03/17 13:38:41   3006]     M4                    76.865um     18             82.800um         18
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Totals               125.000um     48            138.000um         48
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Quantity             Pre-Route     Post-Route        -             -
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     S->WS OverSlew         0.000ns      0.002ns          -             -
[03/17 13:38:41   3006]     S->WS Trans. Time      0.103ns      0.107ns          -             -
[03/17 13:38:41   3006]     S->WS Wire Len.       37.163um     42.000um          -             -
[03/17 13:38:41   3006]     S->WS Wire Res.       49.454Ohm    57.720Ohm         -             -
[03/17 13:38:41   3006]     Wire Cap.             20.326fF     21.791fF          -             -
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Pre-route worst sink: genblk1_3__mac_col_inst/key_q_reg_63_/CP.
[03/17 13:38:41   3006]     Post-route worst sink: genblk1_3__mac_col_inst/key_q_reg_63_/CP.
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A11b7f.
[03/17 13:38:41   3006]     Driver fanout: 14.
[03/17 13:38:41   3006]     Driver cell: CKBD3.
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Net: genblk1_3__mac_col_inst/mac_8in_instance/CTS_8:
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/17 13:38:41   3006]                          Length        Via Count     Length        Via Count
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     M2                     0.000um      74            18.400um         74
[03/17 13:38:41   3006]     M3                   173.610um      74           203.000um         73
[03/17 13:38:41   3006]     M4                   176.865um     105           156.400um         73
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Totals               349.000um     253           377.000um        220
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Quantity             Pre-Route     Post-Route        -             -
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/17 13:38:41   3006]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/17 13:38:41   3006]     S->WS Wire Len.       32.740um      66.400um         -             -
[03/17 13:38:41   3006]     S->WS Wire Res.       50.640Ohm     98.532Ohm        -             -
[03/17 13:38:41   3006]     Wire Cap.             66.708fF      67.963fF         -             -
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Pre-route worst sink:
[03/17 13:38:41   3006]     genblk1_3__mac_col_inst/mac_8in_instance/out_reg_0_/CP.
[03/17 13:38:41   3006]     Post-route worst sink:
[03/17 13:38:41   3006]     genblk1_3__mac_col_inst/mac_8in_instance/psum_1_0_reg_7_/CP.
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     Driver instance:
[03/17 13:38:41   3006]     genblk1_3__mac_col_inst/mac_8in_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A11b-
[03/17 13:38:41   3006]     84.
[03/17 13:38:41   3006]     Driver fanout: 73.
[03/17 13:38:41   3006]     Driver cell: CKBD12.
[03/17 13:38:41   3006]     -------------------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Via Selection for Estimated Routes (rule default):
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     ----------------------------------------------------------------
[03/17 13:38:41   3006]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/17 13:38:41   3006]     Range                    (Ohm)    (fF)     (fs)     Only
[03/17 13:38:41   3006]     ----------------------------------------------------------------
[03/17 13:38:41   3006]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/17 13:38:41   3006]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/17 13:38:41   3006]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/17 13:38:41   3006]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/17 13:38:41   3006]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/17 13:38:41   3006]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/17 13:38:41   3006]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/17 13:38:41   3006]     ----------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Post-Route Via Usage Statistics:
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/17 13:38:41   3006]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/17 13:38:41   3006]                                                             Count                          Count                            Count                 
[03/17 13:38:41   3006]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     M1-M2    VIA12_1cut          1.500    0.032    0.047      33          1%        -        -           -           -        -          -         -
[03/17 13:38:41   3006]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       1          0%        -        -           -           -        -          -         -
[03/17 13:38:41   3006]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    3352         97%       ER        80         91%        ER         -          -         -
[03/17 13:38:41   3006]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      49          1%        -         6          7%          -        -          -         -
[03/17 13:38:41   3006]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      31          1%        -         2          2%          -        -          -         -
[03/17 13:38:41   3006]     M2-M3    VIA23_1cut          1.500    0.030    0.046    3341        100%       ER        89        100%        ER         -          -         -
[03/17 13:38:41   3006]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
[03/17 13:38:41   3006]     M3-M4    VIA34_1cut          1.500    0.030    0.046    3640        100%       ER       106        100%        ER         -          -         -
[03/17 13:38:41   3006]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089       2          0%        -        -           -           -        -          -         -
[03/17 13:38:41   3006]     M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/17 13:38:41   3006]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Tag Key:
[03/17 13:38:41   3006]     	E=Used for route estimates;
[03/17 13:38:41   3006]     	R=Most frequently used by router for this net type and layer transition.
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     
[03/17 13:38:41   3006]     Clock DAG stats after routing clock trees:
[03/17 13:38:41   3006]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:38:41   3006]       cell areas     : b=721.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=721.440um^2
[03/17 13:38:41   3006]       gate capacitance : top=0.000pF, trunk=0.350pF, leaf=3.404pF, total=3.754pF
[03/17 13:38:41   3006]       wire capacitance : top=0.000pF, trunk=0.386pF, leaf=4.524pF, total=4.910pF
[03/17 13:38:41   3006]       wire lengths   : top=0.000um, trunk=2428.000um, leaf=26942.600um, total=29370.600um
[03/17 13:38:41   3006]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:38:41   3006]     Clock DAG net violations after routing clock trees:
[03/17 13:38:41   3006]       Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns
[03/17 13:38:41   3006]     Clock tree state after routing clock trees:
[03/17 13:38:41   3006]       clock_tree clk: worst slew is leaf(0.107),trunk(0.103),top(nil), margined worst slew is leaf(0.107),trunk(0.103),top(nil)
[03/17 13:38:41   3006]       skew_group clk/CON: insertion delay [min=0.307, max=0.380, avg=0.353, sd=0.014], skew [0.073 vs 0.057*, 97.9% {0.324, 0.352, 0.380}] (wid=0.026 ws=0.017) (gid=0.364 gs=0.083)
[03/17 13:38:41   3006]     Clock network insertion delays are now [0.307ns, 0.380ns] average 0.353ns std.dev 0.014ns
[03/17 13:38:41   3006]     Legalizer reserving space for clock trees... 
[03/17 13:38:41   3006]     Legalizer reserving space for clock trees done.
[03/17 13:38:41   3006]     PostConditioning... 
[03/17 13:38:41   3006]       Update timing... 
[03/17 13:38:41   3007]         Updating timing graph... 
[03/17 13:38:41   3007]           
[03/17 13:38:41   3007] #################################################################################
[03/17 13:38:41   3007] # Design Stage: PreRoute
[03/17 13:38:41   3007] # Design Name: mac_array
[03/17 13:38:41   3007] # Design Mode: 65nm
[03/17 13:38:41   3007] # Analysis Mode: MMMC Non-OCV 
[03/17 13:38:41   3007] # Parasitics Mode: No SPEF/RCDB
[03/17 13:38:41   3007] # Signoff Settings: SI Off 
[03/17 13:38:41   3007] #################################################################################
[03/17 13:38:42   3007] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:38:42   3007] Calculate delays in BcWc mode...
[03/17 13:38:42   3007] Topological Sorting (CPU = 0:00:00.1, MEM = 1441.9M, InitMEM = 1441.9M)
[03/17 13:38:46   3011] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:38:46   3011] End delay calculation. (MEM=1515.61 CPU=0:00:03.6 REAL=0:00:04.0)
[03/17 13:38:46   3011] *** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 1515.6M) ***
[03/17 13:38:46   3011]         Updating timing graph done.
[03/17 13:38:46   3011]         Updating latch analysis... 
[03/17 13:38:46   3011]         Updating latch analysis done.
[03/17 13:38:46   3011]       Update timing done.
[03/17 13:38:46   3011]       Invalidating timing
[03/17 13:38:46   3011]       PostConditioning active optimizations:
[03/17 13:38:46   3011]        - DRV fixing with cell sizing
[03/17 13:38:46   3011]       
[03/17 13:38:46   3011]       Currently running CTS, using active skew data
[03/17 13:38:46   3011]       Rebuilding timing graph... 
[03/17 13:38:46   3012]       Rebuilding timing graph done.
[03/17 13:38:46   3012]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/17 13:38:46   3012]       Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:38:46   3012]       Rebuilding timing graph   cell areas     : b=721.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=721.440um^2
[03/17 13:38:46   3012]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.350pF, leaf=3.404pF, total=3.754pF
[03/17 13:38:46   3012]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.386pF, leaf=4.524pF, total=4.910pF
[03/17 13:38:46   3012]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2428.000um, leaf=26942.600um, total=29370.600um
[03/17 13:38:46   3012]       Rebuilding timing graph   sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:38:46   3012]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/17 13:38:46   3012]       Rebuilding timing graph   Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns
[03/17 13:38:46   3012]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/17 13:38:46   3012]       Clock DAG stats PostConditioning initial state:
[03/17 13:38:46   3012]         cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:38:46   3012]         cell areas     : b=721.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=721.440um^2
[03/17 13:38:46   3012]         gate capacitance : top=0.000pF, trunk=0.350pF, leaf=3.404pF, total=3.754pF
[03/17 13:38:46   3012]         wire capacitance : top=0.000pF, trunk=0.386pF, leaf=4.524pF, total=4.910pF
[03/17 13:38:46   3012]         wire lengths   : top=0.000um, trunk=2428.000um, leaf=26942.600um, total=29370.600um
[03/17 13:38:46   3012]         sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:38:46   3012]       Clock DAG net violations PostConditioning initial state:
[03/17 13:38:46   3012]         Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns
[03/17 13:38:46   3012]       Recomputing CTS skew targets... 
[03/17 13:38:46   3012]         Resolving skew group constraints... 
[03/17 13:38:47   3012]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
[03/17 13:38:47   3012]         Resolving skew group constraints done.
[03/17 13:38:47   3012]       Recomputing CTS skew targets done.
[03/17 13:38:47   3012]       Fixing DRVs... 
[03/17 13:38:47   3012]         Fixing clock tree DRVs: 
[03/17 13:38:47   3012]         Fixing clock tree DRVs: .
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ..
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ...
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% 
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% .
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ..
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ...
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/17 13:38:47   3012]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/17 13:38:47   3013]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/17 13:38:47   3013]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/17 13:38:47   3013]         CCOpt-PostConditioning: considered: 94, tested: 94, violation detected: 2, cannot run: 0, attempted: 2, failed: 0, sized: 2
[03/17 13:38:47   3013]         
[03/17 13:38:47   3013]         PRO Statistics: Fix DRVs (cell sizing):
[03/17 13:38:47   3013]         =======================================
[03/17 13:38:47   3013]         
[03/17 13:38:47   3013]         Cell changes by Net Type:
[03/17 13:38:47   3013]         
[03/17 13:38:47   3013]         ------------------------------
[03/17 13:38:47   3013]         Net Type    Attempted    Sized
[03/17 13:38:47   3013]         ------------------------------
[03/17 13:38:47   3013]         top             0          0
[03/17 13:38:47   3013]         trunk           0          0
[03/17 13:38:47   3013]         leaf            2          2
[03/17 13:38:47   3013]         ------------------------------
[03/17 13:38:47   3013]         Total           2          2
[03/17 13:38:47   3013]         ------------------------------
[03/17 13:38:47   3013]         
[03/17 13:38:47   3013]         Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.880um^2
[03/17 13:38:47   3013]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/17 13:38:47   3013]         
[03/17 13:38:47   3013]         Clock DAG stats PostConditioning after DRV fixing:
[03/17 13:38:47   3013]           cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:38:47   3013]           cell areas     : b=724.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=724.320um^2
[03/17 13:38:47   3013]           gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.404pF, total=3.756pF
[03/17 13:38:47   3013]           wire capacitance : top=0.000pF, trunk=0.386pF, leaf=4.524pF, total=4.910pF
[03/17 13:38:47   3013]           wire lengths   : top=0.000um, trunk=2428.000um, leaf=26942.600um, total=29370.600um
[03/17 13:38:47   3013]           sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:38:47   3013]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/17 13:38:47   3013]         Clock tree state PostConditioning after DRV fixing:
[03/17 13:38:47   3013]           clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/17 13:38:47   3013]           skew_group clk/CON: insertion delay [min=0.307, max=0.380, avg=0.353, sd=0.014], skew [0.073 vs 0.057*, 97.9% {0.324, 0.352, 0.380}] (wid=0.026 ws=0.017) (gid=0.364 gs=0.083)
[03/17 13:38:47   3013]         Clock network insertion delays are now [0.307ns, 0.380ns] average 0.353ns std.dev 0.014ns
[03/17 13:38:47   3013]       Fixing DRVs done.
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       Slew Diagnostics: After DRV fixing
[03/17 13:38:47   3013]       ==================================
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       Global Causes:
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       -------------------------------------
[03/17 13:38:47   3013]       Cause
[03/17 13:38:47   3013]       -------------------------------------
[03/17 13:38:47   3013]       DRV fixing with buffering is disabled
[03/17 13:38:47   3013]       -------------------------------------
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       Top 5 overslews:
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       ---------------------------------
[03/17 13:38:47   3013]       Overslew    Causes    Driving Pin
[03/17 13:38:47   3013]       ---------------------------------
[03/17 13:38:47   3013]         (empty table)
[03/17 13:38:47   3013]       ---------------------------------
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       Slew Diagnostics Counts:
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       -------------------
[03/17 13:38:47   3013]       Cause    Occurences
[03/17 13:38:47   3013]       -------------------
[03/17 13:38:47   3013]         (empty table)
[03/17 13:38:47   3013]       -------------------
[03/17 13:38:47   3013]       
[03/17 13:38:47   3013]       Reconnecting optimized routes... 
[03/17 13:38:47   3013]       Reconnecting optimized routes done.
[03/17 13:38:47   3013]       Refining placement... 
[03/17 13:38:47   3013] *
[03/17 13:38:47   3013] * Starting clock placement refinement...
[03/17 13:38:47   3013] *
[03/17 13:38:47   3013] * First pass: Refine non-clock instances...
[03/17 13:38:47   3013] *
[03/17 13:38:47   3013] #spOpts: N=65 
[03/17 13:38:47   3013] *** Starting refinePlace (0:50:13 mem=1389.3M) ***
[03/17 13:38:47   3013] Total net bbox length = 3.274e+05 (1.331e+05 1.943e+05) (ext = 1.279e+04)
[03/17 13:38:47   3013] Starting refinePlace ...
[03/17 13:38:47   3013] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:38:47   3013] default core: bins with density >  0.75 = 34.7 % ( 168 / 484 )
[03/17 13:38:47   3013] Density distribution unevenness ratio = 13.168%
[03/17 13:38:48   3013]   Spread Effort: high, standalone mode, useDDP on.
[03/17 13:38:48   3013] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1393.4MB) @(0:50:13 - 0:50:13).
[03/17 13:38:48   3013] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:38:48   3013] wireLenOptFixPriorityInst 0 inst fixed
[03/17 13:38:48   3013] Move report: legalization moves 11 insts, mean move: 4.05 um, max move: 10.00 um
[03/17 13:38:48   3013] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_5774_0): (282.60, 272.80) --> (285.40, 265.60)
[03/17 13:38:48   3013] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1393.4MB) @(0:50:14 - 0:50:14).
[03/17 13:38:48   3013] Move report: Detail placement moves 11 insts, mean move: 4.05 um, max move: 10.00 um
[03/17 13:38:48   3013] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_5774_0): (282.60, 272.80) --> (285.40, 265.60)
[03/17 13:38:48   3013] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1393.4MB
[03/17 13:38:48   3013] Statistics of distance of Instance movement in refine placement:
[03/17 13:38:48   3013]   maximum (X+Y) =        10.00 um
[03/17 13:38:48   3013]   inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_5774_0) with max move: (282.6, 272.8) -> (285.4, 265.6)
[03/17 13:38:48   3013]   mean    (X+Y) =         4.05 um
[03/17 13:38:48   3013] Summary Report:
[03/17 13:38:48   3013] Instances move: 11 (out of 25485 movable)
[03/17 13:38:48   3013] Mean displacement: 4.05 um
[03/17 13:38:48   3013] Max displacement: 10.00 um (Instance: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_5774_0) (282.6, 272.8) -> (285.4, 265.6)
[03/17 13:38:48   3013] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/17 13:38:48   3013] Total instances moved : 11
[03/17 13:38:48   3013] Total net bbox length = 3.275e+05 (1.331e+05 1.943e+05) (ext = 1.279e+04)
[03/17 13:38:48   3013] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1393.4MB
[03/17 13:38:48   3013] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1393.4MB) @(0:50:13 - 0:50:14).
[03/17 13:38:48   3013] *** Finished refinePlace (0:50:14 mem=1393.4M) ***
[03/17 13:38:48   3013] *
[03/17 13:38:48   3013] * Second pass: Refine clock instances...
[03/17 13:38:48   3013] *
[03/17 13:38:48   3013] #spOpts: N=65 mergeVia=F 
[03/17 13:38:48   3013] *** Starting refinePlace (0:50:14 mem=1393.4M) ***
[03/17 13:38:48   3013] Total net bbox length = 3.275e+05 (1.331e+05 1.943e+05) (ext = 1.279e+04)
[03/17 13:38:48   3013] Starting refinePlace ...
[03/17 13:38:48   3013] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:38:48   3013] default core: bins with density >  0.75 = 51.9 % ( 251 / 484 )
[03/17 13:38:48   3013] Density distribution unevenness ratio = 9.181%
[03/17 13:38:48   3013]   Spread Effort: high, standalone mode, useDDP on.
[03/17 13:38:48   3013] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1396.1MB) @(0:50:14 - 0:50:14).
[03/17 13:38:48   3013] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:38:48   3013] wireLenOptFixPriorityInst 3376 inst fixed
[03/17 13:38:48   3014] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:38:48   3014] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1396.1MB) @(0:50:14 - 0:50:14).
[03/17 13:38:48   3014] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:38:48   3014] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1396.1MB
[03/17 13:38:48   3014] Statistics of distance of Instance movement in refine placement:
[03/17 13:38:48   3014]   maximum (X+Y) =         0.00 um
[03/17 13:38:48   3014]   mean    (X+Y) =         0.00 um
[03/17 13:38:48   3014] Summary Report:
[03/17 13:38:48   3014] Instances move: 0 (out of 28954 movable)
[03/17 13:38:48   3014] Mean displacement: 0.00 um
[03/17 13:38:48   3014] Max displacement: 0.00 um 
[03/17 13:38:48   3014] Total instances moved : 0
[03/17 13:38:48   3014] Total net bbox length = 3.275e+05 (1.331e+05 1.943e+05) (ext = 1.279e+04)
[03/17 13:38:48   3014] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1396.1MB
[03/17 13:38:48   3014] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1396.1MB) @(0:50:14 - 0:50:14).
[03/17 13:38:48   3014] *** Finished refinePlace (0:50:14 mem=1396.1M) ***
[03/17 13:38:48   3014] *
[03/17 13:38:48   3014] * No clock instances moved during refinement.
[03/17 13:38:48   3014] *
[03/17 13:38:48   3014] * Finished with clock placement refinement.
[03/17 13:38:48   3014] *
[03/17 13:38:48   3014] #spOpts: N=65 
[03/17 13:38:48   3014] 
[03/17 13:38:48   3014]       Refining placement done.
[03/17 13:38:48   3014]       Set dirty flag on 15 insts, 8 nets
[03/17 13:38:48   3014]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=28954 and nets=33512 using extraction engine 'preRoute' .
[03/17 13:38:48   3014] PreRoute RC Extraction called for design mac_array.
[03/17 13:38:48   3014] RC Extraction called in multi-corner(2) mode.
[03/17 13:38:48   3014] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:38:48   3014] RCMode: PreRoute
[03/17 13:38:48   3014]       RC Corner Indexes            0       1   
[03/17 13:38:48   3014] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:38:48   3014] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:38:48   3014] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:38:48   3014] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:38:48   3014] Shrink Factor                : 1.00000
[03/17 13:38:48   3014] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:38:48   3014] Using capacitance table file ...
[03/17 13:38:48   3014] Updating RC grid for preRoute extraction ...
[03/17 13:38:48   3014] Initializing multi-corner capacitance tables ... 
[03/17 13:38:48   3014] Initializing multi-corner resistance tables ...
[03/17 13:38:49   3014] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1391.055M)
[03/17 13:38:49   3014] 
[03/17 13:38:49   3014]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/17 13:38:49   3014]       Rebuilding timing graph... 
[03/17 13:38:50   3015]       Rebuilding timing graph done.
[03/17 13:38:50   3015]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/17 13:38:50   3015]       Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:38:50   3015]       Rebuilding timing graph   cell areas     : b=724.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=724.320um^2
[03/17 13:38:50   3015]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.404pF, total=3.756pF
[03/17 13:38:50   3015]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.386pF, leaf=4.524pF, total=4.910pF
[03/17 13:38:50   3015]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2428.000um, leaf=26942.600um, total=29370.600um
[03/17 13:38:50   3015]       Rebuilding timing graph   sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:38:50   3015]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/17 13:38:50   3015]     PostConditioning done.
[03/17 13:38:50   3015] Net route status summary:
[03/17 13:38:50   3015]   Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
[03/17 13:38:50   3015]   Non-clock: 30459 (unrouted=0, trialRouted=30459, noStatus=0, routed=0, fixed=0)
[03/17 13:38:50   3015] (Not counting 2959 nets with <2 term connections)
[03/17 13:38:50   3015]     Clock DAG stats after post-conditioning:
[03/17 13:38:50   3015]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:38:50   3015]       cell areas     : b=724.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=724.320um^2
[03/17 13:38:50   3015]       gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.404pF, total=3.756pF
[03/17 13:38:50   3015]       wire capacitance : top=0.000pF, trunk=0.386pF, leaf=4.524pF, total=4.910pF
[03/17 13:38:50   3015]       wire lengths   : top=0.000um, trunk=2428.000um, leaf=26942.600um, total=29370.600um
[03/17 13:38:50   3015]       sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:38:50   3015]     Clock DAG net violations after post-conditioning:none
[03/17 13:38:50   3015]     Clock tree state after post-conditioning:
[03/17 13:38:50   3015]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/17 13:38:50   3015]       skew_group clk/CON: insertion delay [min=0.307, max=0.380, avg=0.353, sd=0.014], skew [0.073 vs 0.057*, 97.9% {0.324, 0.352, 0.380}] (wid=0.026 ws=0.017) (gid=0.364 gs=0.083)
[03/17 13:38:50   3015]     Clock network insertion delays are now [0.307ns, 0.380ns] average 0.353ns std.dev 0.014ns
[03/17 13:38:50   3015]   Updating netlist done.
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   Clock DAG stats at end of CTS:
[03/17 13:38:50   3015]   ==============================
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   -------------------------------
[03/17 13:38:50   3015]   Cell type      Count    Area
[03/17 13:38:50   3015]   -------------------------------
[03/17 13:38:50   3015]   Buffers         93      724.320
[03/17 13:38:50   3015]   Inverters        0        0.000
[03/17 13:38:50   3015]   Clock Gates      0        0.000
[03/17 13:38:50   3015]   Clock Logic      0        0.000
[03/17 13:38:50   3015]   All             93      724.320
[03/17 13:38:50   3015]   -------------------------------
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   Clock DAG wire lengths at end of CTS:
[03/17 13:38:50   3015]   =====================================
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   --------------------
[03/17 13:38:50   3015]   Type     Wire Length
[03/17 13:38:50   3015]   --------------------
[03/17 13:38:50   3015]   Top           0.000
[03/17 13:38:50   3015]   Trunk      2428.000
[03/17 13:38:50   3015]   Leaf      26942.600
[03/17 13:38:50   3015]   Total     29370.600
[03/17 13:38:50   3015]   --------------------
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   Clock DAG capacitances at end of CTS:
[03/17 13:38:50   3015]   =====================================
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   --------------------------------
[03/17 13:38:50   3015]   Type     Gate     Wire     Total
[03/17 13:38:50   3015]   --------------------------------
[03/17 13:38:50   3015]   Top      0.000    0.000    0.000
[03/17 13:38:50   3015]   Trunk    0.352    0.386    0.737
[03/17 13:38:50   3015]   Leaf     3.404    4.524    7.928
[03/17 13:38:50   3015]   Total    3.756    4.910    8.666
[03/17 13:38:50   3015]   --------------------------------
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   Clock DAG sink capacitances at end of CTS:
[03/17 13:38:50   3015]   ==========================================
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   --------------------------------------------------------
[03/17 13:38:50   3015]   Count    Total    Average    Std. Dev.    Min      Max
[03/17 13:38:50   3015]   --------------------------------------------------------
[03/17 13:38:50   3015]   3376     3.356     0.001       0.000      0.001    0.001
[03/17 13:38:50   3015]   --------------------------------------------------------
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   Clock DAG net violations at end of CTS:
[03/17 13:38:50   3015]   =======================================
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   None
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   Clock tree summary at end of CTS:
[03/17 13:38:50   3015]   =================================
[03/17 13:38:50   3015]   
[03/17 13:38:50   3015]   -----------------------------------------------------
[03/17 13:38:50   3015]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/17 13:38:50   3015]   -----------------------------------------------------
[03/17 13:38:50   3015]   clock_tree clk         0.104               0.105
[03/17 13:38:50   3015]   -----------------------------------------------------
[03/17 13:38:50   3015]   
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016]   Skew group summary at end of CTS:
[03/17 13:38:50   3016]   =================================
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:50   3016]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/17 13:38:50   3016]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:50   3016]   WC:setup.late    clk/CON       0.307     0.380     0.073    0.057*           0.017           0.059           0.353        0.014     97.9% {0.324, 0.352, 0.380}
[03/17 13:38:50   3016]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016]   Min/max skew group path pins for unmet skew targets:
[03/17 13:38:50   3016]   ====================================================
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016]   ---------------------------------------------------------------------------------------------
[03/17 13:38:50   3016]   Half-corner      Skew Group    Min/Max    Delay    Pin
[03/17 13:38:50   3016]   ---------------------------------------------------------------------------------------------
[03/17 13:38:50   3016]   WC:setup.late    clk/CON       Min        0.307    genblk1_4__mac_col_inst/query_q_reg_24_/CP
[03/17 13:38:50   3016]   WC:setup.late    clk/CON       Max        0.380    genblk1_0__mac_col_inst/query_q_reg_51_/CP
[03/17 13:38:50   3016]   ---------------------------------------------------------------------------------------------
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016]   Clock network insertion delays are now [0.307ns, 0.380ns] average 0.353ns std.dev 0.014ns
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016]   Found a total of 0 clock tree pins with a slew violation.
[03/17 13:38:50   3016]   
[03/17 13:38:50   3016] Synthesizing clock trees done.
[03/17 13:38:50   3016] Connecting clock gate test enables... 
[03/17 13:38:50   3016] Connecting clock gate test enables done.
[03/17 13:38:50   3016] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/17 13:38:50   3016]  * CCOpt property update_io_latency is false
[03/17 13:38:50   3016] 
[03/17 13:38:50   3016] Setting all clocks to propagated mode.
[03/17 13:38:50   3016] Resetting all latency settings from fanout cone of clock 'clk'
[03/17 13:38:50   3016] Resetting all latency settings from fanout cone of clock 'clk'
[03/17 13:38:51   3016] Clock DAG stats after update timingGraph:
[03/17 13:38:51   3016]   cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/17 13:38:51   3016]   cell areas     : b=724.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=724.320um^2
[03/17 13:38:51   3016]   gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.404pF, total=3.756pF
[03/17 13:38:51   3016]   wire capacitance : top=0.000pF, trunk=0.386pF, leaf=4.524pF, total=4.910pF
[03/17 13:38:51   3016]   wire lengths   : top=0.000um, trunk=2428.000um, leaf=26942.600um, total=29370.600um
[03/17 13:38:51   3016]   sink capacitance : count=3376, total=3.356pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/17 13:38:51   3016] Clock DAG net violations after update timingGraph:none
[03/17 13:38:51   3016] Clock tree state after update timingGraph:
[03/17 13:38:51   3016]   clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/17 13:38:51   3016]   skew_group clk/CON: insertion delay [min=0.307, max=0.380, avg=0.353, sd=0.014], skew [0.073 vs 0.057*, 97.9% {0.324, 0.352, 0.380}] (wid=0.026 ws=0.017) (gid=0.364 gs=0.083)
[03/17 13:38:51   3016] Clock network insertion delays are now [0.307ns, 0.380ns] average 0.353ns std.dev 0.014ns
[03/17 13:38:51   3016] Logging CTS constraint violations... 
[03/17 13:38:51   3016]   No violations found.
[03/17 13:38:51   3016] Logging CTS constraint violations done.
[03/17 13:38:51   3017] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/17 13:38:51   3017] Synthesizing clock trees with CCOpt done.
[03/17 13:38:51   3017] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 13:38:51   3017] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 13:38:51   3017] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 13:38:51   3017] -setupDynamicPowerViewAsDefaultView false
[03/17 13:38:51   3017]                                            # bool, default=false, private
[03/17 13:38:51   3017] #spOpts: N=65 
[03/17 13:38:52   3017] #spOpts: N=65 mergeVia=F 
[03/17 13:38:52   3017] GigaOpt running with 1 threads.
[03/17 13:38:52   3017] Info: 1 threads available for lower-level modules during optimization.
[03/17 13:38:52   3017] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/17 13:38:52   3017] 	Cell FILL1_LL, site bcore.
[03/17 13:38:52   3017] 	Cell FILL_NW_HH, site bcore.
[03/17 13:38:52   3017] 	Cell FILL_NW_LL, site bcore.
[03/17 13:38:52   3017] 	Cell GFILL, site gacore.
[03/17 13:38:52   3017] 	Cell GFILL10, site gacore.
[03/17 13:38:52   3017] 	Cell GFILL2, site gacore.
[03/17 13:38:52   3017] 	Cell GFILL3, site gacore.
[03/17 13:38:52   3017] 	Cell GFILL4, site gacore.
[03/17 13:38:52   3017] 	Cell LVLLHCD1, site bcore.
[03/17 13:38:52   3017] 	Cell LVLLHCD2, site bcore.
[03/17 13:38:52   3017] 	Cell LVLLHCD4, site bcore.
[03/17 13:38:52   3017] 	Cell LVLLHCD8, site bcore.
[03/17 13:38:52   3017] 	Cell LVLLHD1, site bcore.
[03/17 13:38:52   3017] 	Cell LVLLHD2, site bcore.
[03/17 13:38:52   3017] 	Cell LVLLHD4, site bcore.
[03/17 13:38:52   3017] 	Cell LVLLHD8, site bcore.
[03/17 13:38:52   3017] .
[03/17 13:38:53   3019] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1384.6M, totSessionCpu=0:50:19 **
[03/17 13:38:53   3019] *** optDesign -postCTS ***
[03/17 13:38:53   3019] DRC Margin: user margin 0.0; extra margin 0.2
[03/17 13:38:53   3019] Hold Target Slack: user slack 0
[03/17 13:38:53   3019] Setup Target Slack: user slack 0; extra slack 0.1
[03/17 13:38:53   3019] setUsefulSkewMode -noEcoRoute
[03/17 13:38:53   3019] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 13:38:53   3019] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 13:38:53   3019] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 13:38:53   3019] -setupDynamicPowerViewAsDefaultView false
[03/17 13:38:53   3019]                                            # bool, default=false, private
[03/17 13:38:53   3019] Start to check current routing status for nets...
[03/17 13:38:53   3019] Using hname+ instead name for net compare
[03/17 13:38:53   3019] All nets are already routed correctly.
[03/17 13:38:53   3019] End to check current routing status for nets (mem=1384.6M)
[03/17 13:38:53   3019] ** Profile ** Start :  cpu=0:00:00.0, mem=1384.6M
[03/17 13:38:53   3019] ** Profile ** Other data :  cpu=0:00:00.1, mem=1384.6M
[03/17 13:38:53   3019] #################################################################################
[03/17 13:38:53   3019] # Design Stage: PreRoute
[03/17 13:38:53   3019] # Design Name: mac_array
[03/17 13:38:53   3019] # Design Mode: 65nm
[03/17 13:38:53   3019] # Analysis Mode: MMMC Non-OCV 
[03/17 13:38:53   3019] # Parasitics Mode: No SPEF/RCDB
[03/17 13:38:53   3019] # Signoff Settings: SI Off 
[03/17 13:38:53   3019] #################################################################################
[03/17 13:38:54   3019] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:38:54   3019] Calculate delays in BcWc mode...
[03/17 13:38:54   3019] Topological Sorting (CPU = 0:00:00.1, MEM = 1387.0M, InitMEM = 1382.6M)
[03/17 13:38:57   3023] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:38:57   3023] End delay calculation. (MEM=1458.73 CPU=0:00:03.3 REAL=0:00:03.0)
[03/17 13:38:57   3023] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1458.7M) ***
[03/17 13:38:57   3023] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:50:24 mem=1458.7M)
[03/17 13:38:57   3023] ** Profile ** Overall slacks :  cpu=0:00:04.1, mem=1458.7M
[03/17 13:38:58   3023] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1458.7M
[03/17 13:38:58   3023] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.122  |
|           TNS (ns):| -26.346 |
|    Violating Paths:|   591   |
|          All Paths:|  6320   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.575%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1458.7M
[03/17 13:38:58   3023] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1399.1M, totSessionCpu=0:50:24 **
[03/17 13:38:58   3023] ** INFO : this run is activating low effort ccoptDesign flow
[03/17 13:38:58   3023] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:38:58   3023] #spOpts: N=65 mergeVia=F 
[03/17 13:38:58   3024] 
[03/17 13:38:58   3024] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/17 13:38:58   3024] 
[03/17 13:38:58   3024] Type 'man IMPOPT-3663' for more detail.
[03/17 13:38:58   3024] 
[03/17 13:38:58   3024] Power view               = WC_VIEW
[03/17 13:38:58   3024] Number of VT partitions  = 2
[03/17 13:38:58   3024] Standard cells in design = 811
[03/17 13:38:58   3024] Instances in design      = 28954
[03/17 13:38:58   3024] 
[03/17 13:38:58   3024] Instance distribution across the VT partitions:
[03/17 13:38:58   3024] 
[03/17 13:38:58   3024]  LVT : inst = 12191 (42.1%), cells = 335 (41%)
[03/17 13:38:58   3024]    Lib tcbn65gpluswc        : inst = 12191 (42.1%)
[03/17 13:38:58   3024] 
[03/17 13:38:58   3024]  HVT : inst = 16763 (57.9%), cells = 457 (56%)
[03/17 13:38:58   3024]    Lib tcbn65gpluswc        : inst = 16763 (57.9%)
[03/17 13:38:58   3024] 
[03/17 13:38:58   3024] Reporting took 0 sec
[03/17 13:38:59   3024] *** Starting optimizing excluded clock nets MEM= 1401.1M) ***
[03/17 13:38:59   3024] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1401.1M) ***
[03/17 13:38:59   3024] *** Starting optimizing excluded clock nets MEM= 1401.1M) ***
[03/17 13:38:59   3024] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1401.1M) ***
[03/17 13:38:59   3024] Include MVT Delays for Hold Opt
[03/17 13:38:59   3025] *** Timing NOT met, worst failing slack is -0.122
[03/17 13:38:59   3025] *** Check timing (0:00:00.0)
[03/17 13:38:59   3025] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:38:59   3025] optDesignOneStep: Leakage Power Flow
[03/17 13:38:59   3025] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:38:59   3025] Begin: GigaOpt Optimization in TNS mode
[03/17 13:38:59   3025] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:38:59   3025] Info: 94 clock nets excluded from IPO operation.
[03/17 13:38:59   3025] PhyDesignGrid: maxLocalDensity 0.95
[03/17 13:38:59   3025] #spOpts: N=65 
[03/17 13:39:04   3030] *info: 94 clock nets excluded
[03/17 13:39:04   3030] *info: 2 special nets excluded.
[03/17 13:39:04   3030] *info: 79 no-driver nets excluded.
[03/17 13:39:04   3030] *info: 94 nets with fixed/cover wires excluded.
[03/17 13:39:05   3031] Effort level <high> specified for reg2reg path_group
[03/17 13:39:06   3032] ** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -26.346 Density 71.57
[03/17 13:39:06   3032] Optimizer TNS Opt
[03/17 13:39:07   3032] Active Path Group: reg2reg  
[03/17 13:39:07   3032] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:39:07   3032] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:39:07   3032] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:39:07   3032] |  -0.122|   -0.122| -26.346|  -26.346|    71.57%|   0:00:00.0| 1619.9M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:39:07   3032] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:39:11   3036] |  -0.115|   -0.115| -25.831|  -25.831|    71.62%|   0:00:04.0| 1619.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:11   3036] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:11   3037] |  -0.115|   -0.115| -25.810|  -25.810|    71.62%|   0:00:00.0| 1619.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:11   3037] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:12   3038] |  -0.115|   -0.115| -25.799|  -25.799|    71.63%|   0:00:01.0| 1619.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:12   3038] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:12   3038] |  -0.115|   -0.115| -25.732|  -25.732|    71.64%|   0:00:00.0| 1619.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:12   3038] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:13   3038] |  -0.115|   -0.115| -25.714|  -25.714|    71.64%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:13   3038] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:13   3039] |  -0.115|   -0.115| -25.679|  -25.679|    71.65%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:13   3039] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:16   3041] |  -0.115|   -0.115| -25.415|  -25.415|    71.66%|   0:00:03.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:16   3041] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:16   3041] |  -0.115|   -0.115| -25.405|  -25.405|    71.66%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:16   3041] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:16   3042] |  -0.115|   -0.115| -25.284|  -25.284|    71.69%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:16   3042] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:17   3043] |  -0.115|   -0.115| -25.264|  -25.264|    71.69%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:17   3043] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:18   3043] |  -0.115|   -0.115| -25.157|  -25.157|    71.71%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:18   3043] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:18   3044] |  -0.115|   -0.115| -25.120|  -25.120|    71.72%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:18   3044] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:20   3045] |  -0.115|   -0.115| -24.972|  -24.972|    71.75%|   0:00:02.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:39:20   3045] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:20   3045] |  -0.115|   -0.115| -24.869|  -24.869|    71.77%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:39:20   3045] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:20   3046] |  -0.115|   -0.115| -24.863|  -24.863|    71.77%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:39:20   3046] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:20   3046] |  -0.115|   -0.115| -24.858|  -24.858|    71.78%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:39:20   3046] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:22   3048] |  -0.115|   -0.115| -24.552|  -24.552|    71.81%|   0:00:02.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:39:22   3048] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:39:22   3048] |  -0.115|   -0.115| -24.543|  -24.543|    71.81%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:39:22   3048] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:39:23   3048] |  -0.115|   -0.115| -24.456|  -24.456|    71.85%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:39:23   3048] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:39:23   3049] |  -0.115|   -0.115| -24.439|  -24.439|    71.85%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:39:23   3049] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:39:23   3049] |  -0.115|   -0.115| -24.395|  -24.395|    71.87%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:39:23   3049] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:39:25   3051] |  -0.115|   -0.115| -24.112|  -24.112|    71.90%|   0:00:02.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:39:25   3051] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:39:25   3051] |  -0.115|   -0.115| -23.999|  -23.999|    71.94%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:39:25   3051] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:39:26   3052] |  -0.115|   -0.115| -23.977|  -23.977|    71.95%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:39:26   3052] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:39:26   3052] |  -0.115|   -0.115| -23.976|  -23.976|    71.95%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:39:26   3052] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:39:26   3052] |  -0.115|   -0.115| -23.942|  -23.942|    71.95%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:39:26   3052] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:39:28   3054] |  -0.115|   -0.115| -23.589|  -23.589|    71.98%|   0:00:02.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:39:28   3054] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:28   3054] |  -0.115|   -0.115| -23.587|  -23.587|    71.98%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:39:28   3054] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:29   3054] |  -0.115|   -0.115| -23.252|  -23.252|    72.04%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:39:29   3054] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:29   3055] |  -0.115|   -0.115| -23.230|  -23.230|    72.04%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:39:29   3055] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:39:31   3056] |  -0.115|   -0.115| -22.957|  -22.957|    72.07%|   0:00:02.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:39:31   3056] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:31   3057] |  -0.115|   -0.115| -22.848|  -22.848|    72.10%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:39:31   3057] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:31   3057] |  -0.115|   -0.115| -22.835|  -22.835|    72.11%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:39:31   3057] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:32   3057] |  -0.115|   -0.115| -22.826|  -22.826|    72.11%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:39:32   3057] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:32   3057] |  -0.115|   -0.115| -22.822|  -22.822|    72.12%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:39:32   3057] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:34   3059] |  -0.115|   -0.115| -22.445|  -22.445|    72.13%|   0:00:02.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:39:34   3059] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:39:34   3060] |  -0.115|   -0.115| -22.435|  -22.435|    72.14%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:39:34   3060] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:35   3060] |  -0.115|   -0.115| -22.403|  -22.403|    72.16%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:39:35   3060] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:35   3061] |  -0.115|   -0.115| -22.382|  -22.382|    72.18%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:39:35   3061] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:37   3062] |  -0.115|   -0.115| -22.182|  -22.182|    72.18%|   0:00:02.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:39:37   3062] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:37   3062] |  -0.115|   -0.115| -22.171|  -22.171|    72.18%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:39:37   3062] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:37   3062] |  -0.115|   -0.115| -22.133|  -22.133|    72.20%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:39:37   3062] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:37   3063] |  -0.115|   -0.115| -22.123|  -22.123|    72.20%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:39:37   3063] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:37   3063] |  -0.115|   -0.115| -22.122|  -22.122|    72.20%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:39:37   3063] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:37   3063] |  -0.115|   -0.115| -22.118|  -22.118|    72.21%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_ |
[03/17 13:39:37   3063] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:38   3064] |  -0.115|   -0.115| -22.021|  -22.021|    72.22%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:39:38   3064] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:38   3064] |  -0.115|   -0.115| -22.012|  -22.012|    72.22%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:39:38   3064] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:39   3064] |  -0.115|   -0.115| -21.931|  -21.931|    72.24%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:39:39   3064] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:39   3065] |  -0.115|   -0.115| -21.815|  -21.815|    72.25%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:39:39   3065] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:40   3065] |  -0.115|   -0.115| -21.812|  -21.812|    72.26%|   0:00:01.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:39:40   3065] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:39:40   3066] |  -0.115|   -0.115| -21.805|  -21.805|    72.25%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:39:40   3066] |        |         |        |         |          |            |        |          |         | reg_16_/D                                          |
[03/17 13:39:40   3066] |  -0.115|   -0.115| -21.721|  -21.721|    72.28%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:39:40   3066] |        |         |        |         |          |            |        |          |         | reg_16_/D                                          |
[03/17 13:39:40   3066] |  -0.115|   -0.115| -21.721|  -21.721|    72.28%|   0:00:00.0| 1601.8M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:39:40   3066] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:39:40   3066] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:39:40   3066] 
[03/17 13:39:40   3066] *** Finish Core Optimize Step (cpu=0:00:33.8 real=0:00:33.0 mem=1601.8M) ***
[03/17 13:39:40   3066] 
[03/17 13:39:40   3066] *** Finished Optimize Step Cumulative (cpu=0:00:33.9 real=0:00:33.0 mem=1601.8M) ***
[03/17 13:39:40   3066] ** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -21.721 Density 72.28
[03/17 13:39:41   3066] Placement Snapshot: Density distribution:
[03/17 13:39:41   3066] [1.00 -  +++]: 13 (2.95%)
[03/17 13:39:41   3066] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:39:41   3066] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:39:41   3066] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:39:41   3066] [0.80 - 0.85]: 2 (0.45%)
[03/17 13:39:41   3066] [0.75 - 0.80]: 5 (1.13%)
[03/17 13:39:41   3066] [0.70 - 0.75]: 3 (0.68%)
[03/17 13:39:41   3066] [0.65 - 0.70]: 3 (0.68%)
[03/17 13:39:41   3066] [0.60 - 0.65]: 5 (1.13%)
[03/17 13:39:41   3066] [0.55 - 0.60]: 6 (1.36%)
[03/17 13:39:41   3066] [0.50 - 0.55]: 14 (3.17%)
[03/17 13:39:41   3066] [0.45 - 0.50]: 13 (2.95%)
[03/17 13:39:41   3066] [0.40 - 0.45]: 28 (6.35%)
[03/17 13:39:41   3066] [0.35 - 0.40]: 40 (9.07%)
[03/17 13:39:41   3066] [0.30 - 0.35]: 50 (11.34%)
[03/17 13:39:41   3066] [0.25 - 0.30]: 58 (13.15%)
[03/17 13:39:41   3066] [0.20 - 0.25]: 93 (21.09%)
[03/17 13:39:41   3066] [0.15 - 0.20]: 61 (13.83%)
[03/17 13:39:41   3066] [0.10 - 0.15]: 32 (7.26%)
[03/17 13:39:41   3066] [0.05 - 0.10]: 8 (1.81%)
[03/17 13:39:41   3066] [0.00 - 0.05]: 0 (0.00%)
[03/17 13:39:41   3066] Begin: Area Reclaim Optimization
[03/17 13:39:41   3066] Reclaim Optimization WNS Slack -0.115  TNS Slack -21.721 Density 72.28
[03/17 13:39:41   3066] +----------+---------+--------+--------+------------+--------+
[03/17 13:39:41   3066] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:39:41   3066] +----------+---------+--------+--------+------------+--------+
[03/17 13:39:41   3066] |    72.28%|        -|  -0.115| -21.721|   0:00:00.0| 1601.8M|
[03/17 13:39:44   3070] |    71.94%|      294|  -0.114| -21.452|   0:00:03.0| 1601.8M|
[03/17 13:39:50   3075] |    71.46%|      746|  -0.112| -21.658|   0:00:06.0| 1601.8M|
[03/17 13:39:50   3075] |    71.45%|       18|  -0.112| -21.658|   0:00:00.0| 1601.8M|
[03/17 13:39:50   3075] |    71.45%|        0|  -0.112| -21.658|   0:00:00.0| 1601.8M|
[03/17 13:39:50   3075] +----------+---------+--------+--------+------------+--------+
[03/17 13:39:50   3075] Reclaim Optimization End WNS Slack -0.112  TNS Slack -21.658 Density 71.45
[03/17 13:39:50   3075] 
[03/17 13:39:50   3075] ** Summary: Restruct = 0 Buffer Deletion = 295 Declone = 24 Resize = 605 **
[03/17 13:39:50   3075] --------------------------------------------------------------
[03/17 13:39:50   3075] |                                   | Total     | Sequential |
[03/17 13:39:50   3075] --------------------------------------------------------------
[03/17 13:39:50   3075] | Num insts resized                 |     588  |      30    |
[03/17 13:39:50   3075] | Num insts undone                  |     158  |       0    |
[03/17 13:39:50   3075] | Num insts Downsized               |     588  |      30    |
[03/17 13:39:50   3075] | Num insts Samesized               |       0  |       0    |
[03/17 13:39:50   3075] | Num insts Upsized                 |       0  |       0    |
[03/17 13:39:50   3075] | Num multiple commits+uncommits    |      19  |       -    |
[03/17 13:39:50   3075] --------------------------------------------------------------
[03/17 13:39:50   3075] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:39:50   3075] Layer 3 has 94 constrained nets 
[03/17 13:39:50   3075] Layer 7 has 52 constrained nets 
[03/17 13:39:50   3075] **** End NDR-Layer Usage Statistics ****
[03/17 13:39:50   3075] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.4) (real = 0:00:09.0) **
[03/17 13:39:50   3075] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1595.77M, totSessionCpu=0:51:16).
[03/17 13:39:50   3075] Placement Snapshot: Density distribution:
[03/17 13:39:50   3075] [1.00 -  +++]: 13 (2.95%)
[03/17 13:39:50   3075] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:39:50   3075] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:39:50   3075] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:39:50   3075] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:39:50   3075] [0.75 - 0.80]: 4 (0.91%)
[03/17 13:39:50   3075] [0.70 - 0.75]: 3 (0.68%)
[03/17 13:39:50   3075] [0.65 - 0.70]: 3 (0.68%)
[03/17 13:39:50   3075] [0.60 - 0.65]: 6 (1.36%)
[03/17 13:39:50   3075] [0.55 - 0.60]: 5 (1.13%)
[03/17 13:39:50   3075] [0.50 - 0.55]: 17 (3.85%)
[03/17 13:39:50   3075] [0.45 - 0.50]: 13 (2.95%)
[03/17 13:39:50   3075] [0.40 - 0.45]: 31 (7.03%)
[03/17 13:39:50   3075] [0.35 - 0.40]: 37 (8.39%)
[03/17 13:39:50   3075] [0.30 - 0.35]: 55 (12.47%)
[03/17 13:39:50   3075] [0.25 - 0.30]: 65 (14.74%)
[03/17 13:39:50   3075] [0.20 - 0.25]: 90 (20.41%)
[03/17 13:39:50   3075] [0.15 - 0.20]: 67 (15.19%)
[03/17 13:39:50   3075] [0.10 - 0.15]: 17 (3.85%)
[03/17 13:39:50   3075] [0.05 - 0.10]: 5 (1.13%)
[03/17 13:39:50   3075] [0.00 - 0.05]: 0 (0.00%)
[03/17 13:39:50   3076] *** Starting refinePlace (0:51:16 mem=1611.8M) ***
[03/17 13:39:50   3076] Total net bbox length = 3.288e+05 (1.342e+05 1.946e+05) (ext = 1.280e+04)
[03/17 13:39:50   3076] default core: bins with density >  0.75 =   55 % ( 266 / 484 )
[03/17 13:39:50   3076] Density distribution unevenness ratio = 9.907%
[03/17 13:39:50   3076] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1611.8MB) @(0:51:16 - 0:51:16).
[03/17 13:39:50   3076] Starting refinePlace ...
[03/17 13:39:50   3076] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:39:50   3076] default core: bins with density >  0.75 = 51.4 % ( 249 / 484 )
[03/17 13:39:50   3076] Density distribution unevenness ratio = 9.617%
[03/17 13:39:51   3076]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:39:51   3076] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1616.4MB) @(0:51:16 - 0:51:17).
[03/17 13:39:51   3076] Move report: preRPlace moves 2967 insts, mean move: 0.54 um, max move: 5.40 um
[03/17 13:39:51   3076] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U1069): (392.80, 233.20) --> (394.60, 236.80)
[03/17 13:39:51   3076] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/17 13:39:51   3076] wireLenOptFixPriorityInst 3376 inst fixed
[03/17 13:39:51   3076] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:39:51   3076] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1616.4MB) @(0:51:17 - 0:51:17).
[03/17 13:39:51   3076] Move report: Detail placement moves 2967 insts, mean move: 0.54 um, max move: 5.40 um
[03/17 13:39:51   3076] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U1069): (392.80, 233.20) --> (394.60, 236.80)
[03/17 13:39:51   3076] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1616.4MB
[03/17 13:39:51   3076] Statistics of distance of Instance movement in refine placement:
[03/17 13:39:51   3076]   maximum (X+Y) =         5.40 um
[03/17 13:39:51   3076]   inst (genblk1_0__mac_col_inst/mac_8in_instance/U1069) with max move: (392.8, 233.2) -> (394.6, 236.8)
[03/17 13:39:51   3076]   mean    (X+Y) =         0.54 um
[03/17 13:39:51   3076] Summary Report:
[03/17 13:39:51   3076] Instances move: 2967 (out of 28724 movable)
[03/17 13:39:51   3076] Mean displacement: 0.54 um
[03/17 13:39:51   3076] Max displacement: 5.40 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/U1069) (392.8, 233.2) -> (394.6, 236.8)
[03/17 13:39:51   3076] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/17 13:39:51   3076] Total instances moved : 2967
[03/17 13:39:51   3076] Total net bbox length = 3.295e+05 (1.347e+05 1.948e+05) (ext = 1.280e+04)
[03/17 13:39:51   3076] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1616.4MB
[03/17 13:39:51   3076] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1616.4MB) @(0:51:16 - 0:51:17).
[03/17 13:39:51   3076] *** Finished refinePlace (0:51:17 mem=1616.4M) ***
[03/17 13:39:51   3077] Finished re-routing un-routed nets (0:00:00.0 1616.4M)
[03/17 13:39:51   3077] 
[03/17 13:39:51   3077] 
[03/17 13:39:51   3077] Density : 0.7145
[03/17 13:39:51   3077] Max route overflow : 0.0000
[03/17 13:39:51   3077] 
[03/17 13:39:51   3077] 
[03/17 13:39:51   3077] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1616.4M) ***
[03/17 13:39:51   3077] ** GigaOpt Optimizer WNS Slack -0.112 TNS Slack -21.658 Density 71.45
[03/17 13:39:51   3077] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:39:51   3077] Layer 3 has 94 constrained nets 
[03/17 13:39:51   3077] Layer 7 has 52 constrained nets 
[03/17 13:39:51   3077] **** End NDR-Layer Usage Statistics ****
[03/17 13:39:51   3077] 
[03/17 13:39:51   3077] *** Finish post-CTS Setup Fixing (cpu=0:00:46.3 real=0:00:46.0 mem=1616.4M) ***
[03/17 13:39:51   3077] 
[03/17 13:39:51   3077] End: GigaOpt Optimization in TNS mode
[03/17 13:39:51   3077] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:39:51   3077] optDesignOneStep: Leakage Power Flow
[03/17 13:39:51   3077] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:39:51   3077] Begin: GigaOpt Optimization in WNS mode
[03/17 13:39:51   3077] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:39:51   3077] Info: 94 clock nets excluded from IPO operation.
[03/17 13:39:51   3077] PhyDesignGrid: maxLocalDensity 1.00
[03/17 13:39:51   3077] #spOpts: N=65 
[03/17 13:39:55   3081] *info: 94 clock nets excluded
[03/17 13:39:55   3081] *info: 2 special nets excluded.
[03/17 13:39:55   3081] *info: 79 no-driver nets excluded.
[03/17 13:39:55   3081] *info: 94 nets with fixed/cover wires excluded.
[03/17 13:39:56   3081] ** GigaOpt Optimizer WNS Slack -0.112 TNS Slack -21.658 Density 71.45
[03/17 13:39:56   3081] Optimizer WNS Pass 0
[03/17 13:39:56   3082] Active Path Group: reg2reg  
[03/17 13:39:56   3082] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:39:56   3082] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:39:56   3082] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:39:56   3082] |  -0.112|   -0.112| -21.658|  -21.658|    71.45%|   0:00:00.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:39:56   3082] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:10   3096] |  -0.101|   -0.101| -21.607|  -21.607|    71.47%|   0:00:14.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:40:10   3096] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:11   3097] |  -0.101|   -0.101| -21.595|  -21.595|    71.47%|   0:00:01.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:40:11   3097] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:12   3097] |  -0.099|   -0.099| -21.548|  -21.548|    71.47%|   0:00:01.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:40:12   3097] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:15   3101] |  -0.099|   -0.099| -21.529|  -21.529|    71.47%|   0:00:03.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:40:15   3101] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:17   3102] |  -0.098|   -0.098| -21.406|  -21.406|    71.53%|   0:00:02.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:40:17   3102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:17   3103] |  -0.098|   -0.098| -21.353|  -21.353|    71.53%|   0:00:00.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:40:17   3103] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:19   3104] |  -0.097|   -0.097| -21.300|  -21.300|    71.54%|   0:00:02.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:40:19   3104] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:21   3107] |  -0.097|   -0.097| -21.292|  -21.292|    71.55%|   0:00:02.0| 1597.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:40:21   3107] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:21   3107] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:40:21   3107] **INFO: Starting Blocking QThread with 1 CPU
[03/17 13:40:21   3107]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 13:40:21   3107] #################################################################################
[03/17 13:40:21   3107] # Design Stage: PreRoute
[03/17 13:40:21   3107] # Design Name: mac_array
[03/17 13:40:21   3107] # Design Mode: 65nm
[03/17 13:40:21   3107] # Analysis Mode: MMMC Non-OCV 
[03/17 13:40:21   3107] # Parasitics Mode: No SPEF/RCDB
[03/17 13:40:21   3107] # Signoff Settings: SI Off 
[03/17 13:40:21   3107] #################################################################################
[03/17 13:40:21   3107] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:40:21   3107] Calculate delays in BcWc mode...
[03/17 13:40:21   3107] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/17 13:40:21   3107] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 13:40:21   3107] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:40:21   3107] End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
[03/17 13:40:21   3107] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 0.0M) ***
[03/17 13:40:21   3107] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -0.039 } { -0.009 } { 7 } { 6320 } } } }
[03/17 13:40:27   3112]  
_______________________________________________________________________
[03/17 13:40:32   3117] skewClock has sized CTS_ccl_BUF_clk_G0_L4_6 (CKBD4)
[03/17 13:40:32   3117] skewClock has sized CTS_ccl_BUF_clk_G0_L3_4 (BUFFD16)
[03/17 13:40:32   3117] skewClock has sized CTS_ccl_BUF_clk_G0_L4_4 (BUFFD16)
[03/17 13:40:32   3117] skewClock has sized CTS_ccl_BUF_clk_G0_L2_9 (BUFFD16)
[03/17 13:40:32   3117] skewClock has sized CTS_ccl_BUF_clk_G0_L4_5 (BUFFD16)
[03/17 13:40:32   3117] skewClock has sized CTS_ccl_BUF_clk_G0_L2_15 (BUFFD16)
[03/17 13:40:32   3117] skewClock has sized CTS_ccl_BUF_clk_G0_L2_10 (BUFFD16)
[03/17 13:40:32   3117] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC5883_CTS_4 (BUFFD0)
[03/17 13:40:32   3117] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC5884_CTS_4 (BUFFD12)
[03/17 13:40:32   3117] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC5885_CTS_4 (BUFFD0)
[03/17 13:40:32   3117] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC5886_CTS_241 (BUFFD1)
[03/17 13:40:32   3117] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC5887_CTS_250 (BUFFD0)
[03/17 13:40:32   3117] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC5888_CTS_241 (BUFFD1)
[03/17 13:40:32   3117] skewClock has inserted FE_USKC5889_CTS_254 (BUFFD12)
[03/17 13:40:32   3117] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC5890_CTS_241 (BUFFD1)
[03/17 13:40:32   3117] skewClock has inserted FE_USKC5891_CTS_296 (BUFFD12)
[03/17 13:40:32   3117] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC5892_CTS_4 (BUFFD12)
[03/17 13:40:32   3117] skewClock has inserted FE_USKC5893_CTS_293 (BUFFD12)
[03/17 13:40:32   3117] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC5894_CTS_7 (BUFFD12)
[03/17 13:40:32   3117] skewClock has inserted FE_USKC5895_CTS_294 (CKBD16)
[03/17 13:40:32   3117] skewClock sized 7 and inserted 13 insts
[03/17 13:40:33   3118] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:40:33   3118] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:40:33   3118] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:40:35   3120] |  -0.088|   -0.088| -17.568|  -17.568|    71.55%|   0:00:14.0| 1598.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:40:35   3120] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:40:42   3127] |  -0.086|   -0.086| -17.557|  -17.557|    71.55%|   0:00:07.0| 1598.7M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:40:42   3127] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:40:47   3132] |  -0.086|   -0.086| -17.514|  -17.514|    71.54%|   0:00:05.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:40:47   3132] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:40:49   3134] |  -0.086|   -0.086| -17.467|  -17.467|    71.57%|   0:00:02.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:40:49   3134] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:40:50   3135] |  -0.083|   -0.083| -17.434|  -17.434|    71.57%|   0:00:01.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:40:50   3135] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:40:53   3138] |  -0.083|   -0.083| -17.375|  -17.375|    71.56%|   0:00:03.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:40:53   3138] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:40:53   3138] |  -0.083|   -0.083| -17.366|  -17.366|    71.56%|   0:00:00.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_2_ |
[03/17 13:40:53   3138] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:40:54   3138] |  -0.080|   -0.080| -17.261|  -17.261|    71.58%|   0:00:01.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:40:54   3138] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:59   3143] |  -0.080|   -0.080| -17.165|  -17.165|    71.56%|   0:00:05.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:40:59   3143] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:40:59   3144] |  -0.079|   -0.079| -17.199|  -17.199|    71.58%|   0:00:00.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:40:59   3144] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:41:03   3148] |  -0.079|   -0.079| -17.177|  -17.177|    71.58%|   0:00:04.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:41:03   3148] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:03   3148] |  -0.079|   -0.079| -17.174|  -17.174|    71.58%|   0:00:00.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:41:03   3148] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:04   3148] |  -0.079|   -0.079| -17.118|  -17.118|    71.61%|   0:00:01.0| 1598.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:41:04   3148] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:04   3149] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:41:09   3154] skewClock has sized CTS_ccl_BUF_clk_G0_L2_12 (CKBD6)
[03/17 13:41:09   3154] skewClock has sized CTS_ccl_BUF_clk_G0_L3_5 (BUFFD16)
[03/17 13:41:09   3154] skewClock has sized CTS_ccl_BUF_clk_G0_L4_28 (BUFFD16)
[03/17 13:41:09   3154] skewClock has sized CTS_ccl_BUF_clk_G0_L4_39 (BUFFD16)
[03/17 13:41:09   3154] skewClock has sized CTS_ccl_BUF_clk_G0_L3_24 (BUFFD8)
[03/17 13:41:09   3154] skewClock has sized CTS_ccl_BUF_clk_G0_L4_17 (BUFFD16)
[03/17 13:41:09   3154] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC5927_CTS_291 (BUFFD1)
[03/17 13:41:09   3154] skewClock has inserted genblk1_4__mac_col_inst/mac_8in_instance/FE_USKC5928_CTS_4 (BUFFD1)
[03/17 13:41:09   3154] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC5929_CTS_253 (BUFFD0)
[03/17 13:41:09   3154] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC5930_CTS_253 (BUFFD0)
[03/17 13:41:09   3154] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC5931_CTS_281 (BUFFD1)
[03/17 13:41:09   3154] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC5932_CTS_253 (BUFFD0)
[03/17 13:41:09   3154] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC5933_CTS_250 (BUFFD1)
[03/17 13:41:09   3154] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC5934_CTS_241 (CKBD1)
[03/17 13:41:09   3154] skewClock has inserted FE_USKC5935_CTS_238 (BUFFD12)
[03/17 13:41:09   3154] skewClock has inserted FE_USKC5936_CTS_297 (CKBD8)
[03/17 13:41:09   3154] skewClock sized 6 and inserted 10 insts
[03/17 13:41:10   3155] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:41:10   3155] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:41:10   3155] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:41:13   3157] |  -0.072|   -0.072| -14.888|  -14.888|    71.62%|   0:00:09.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:41:13   3157] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 13:41:16   3161] |  -0.071|   -0.071| -14.721|  -14.721|    71.62%|   0:00:03.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:41:16   3161] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:21   3166] |  -0.071|   -0.071| -14.672|  -14.672|    71.62%|   0:00:05.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:41:21   3166] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:21   3166] |  -0.068|   -0.068| -14.492|  -14.492|    71.66%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:21   3166] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:25   3170] |  -0.066|   -0.066| -14.427|  -14.427|    71.65%|   0:00:04.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:25   3170] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:32   3177] |  -0.068|   -0.068| -14.238|  -14.238|    71.65%|   0:00:07.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/17 13:41:32   3177] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:41:32   3177] |  -0.066|   -0.066| -14.229|  -14.229|    71.65%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:32   3177] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:33   3178] |  -0.066|   -0.066| -14.225|  -14.225|    71.65%|   0:00:01.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:33   3178] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:33   3178] |  -0.065|   -0.065| -14.170|  -14.170|    71.68%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:33   3178] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:34   3179] |  -0.065|   -0.065| -14.114|  -14.114|    71.69%|   0:00:01.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:34   3179] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:34   3179] |  -0.065|   -0.065| -14.111|  -14.111|    71.70%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:34   3179] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:34   3179] |  -0.065|   -0.065| -14.108|  -14.108|    71.70%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:34   3179] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:34   3179] |  -0.065|   -0.065| -14.039|  -14.039|    71.70%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:34   3179] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:35   3180] |  -0.066|   -0.066| -14.039|  -14.039|    71.70%|   0:00:01.0| 1604.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:35   3180] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:35   3180] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:41:35   3180] 
[03/17 13:41:35   3180] *** Finish Core Optimize Step (cpu=0:01:38 real=0:01:39 mem=1604.8M) ***
[03/17 13:41:35   3180] 
[03/17 13:41:35   3180] *** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:01:39 mem=1604.8M) ***
[03/17 13:41:35   3180] ** GigaOpt Optimizer WNS Slack -0.066 TNS Slack -14.039 Density 71.70
[03/17 13:41:35   3180] *** Starting refinePlace (0:53:00 mem=1620.8M) ***
[03/17 13:41:35   3180] Total net bbox length = 3.303e+05 (1.353e+05 1.950e+05) (ext = 1.280e+04)
[03/17 13:41:35   3180] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:41:35   3180] default core: bins with density >  0.75 =   56 % ( 271 / 484 )
[03/17 13:41:35   3180] Density distribution unevenness ratio = 9.930%
[03/17 13:41:35   3180] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1620.8MB) @(0:53:00 - 0:53:00).
[03/17 13:41:35   3180] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:41:35   3180] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1620.8MB
[03/17 13:41:35   3180] Starting refinePlace ...
[03/17 13:41:35   3180] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:41:35   3180] default core: bins with density >  0.75 = 52.5 % ( 254 / 484 )
[03/17 13:41:35   3180] Density distribution unevenness ratio = 9.653%
[03/17 13:41:36   3180]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:41:36   3180] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1625.5MB) @(0:53:00 - 0:53:01).
[03/17 13:41:36   3180] Move report: preRPlace moves 2501 insts, mean move: 0.62 um, max move: 5.20 um
[03/17 13:41:36   3180] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_924_0): (275.20, 276.40) --> (276.80, 280.00)
[03/17 13:41:36   3180] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/17 13:41:36   3180] Move report: Detail placement moves 2501 insts, mean move: 0.62 um, max move: 5.20 um
[03/17 13:41:36   3180] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_924_0): (275.20, 276.40) --> (276.80, 280.00)
[03/17 13:41:36   3180] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1625.5MB
[03/17 13:41:36   3180] Statistics of distance of Instance movement in refine placement:
[03/17 13:41:36   3180]   maximum (X+Y) =         5.20 um
[03/17 13:41:36   3180]   inst (genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_924_0) with max move: (275.2, 276.4) -> (276.8, 280)
[03/17 13:41:36   3180]   mean    (X+Y) =         0.62 um
[03/17 13:41:36   3180] Summary Report:
[03/17 13:41:36   3180] Instances move: 2501 (out of 28902 movable)
[03/17 13:41:36   3180] Mean displacement: 0.62 um
[03/17 13:41:36   3180] Max displacement: 5.20 um (Instance: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_924_0) (275.2, 276.4) -> (276.8, 280)
[03/17 13:41:36   3180] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/17 13:41:36   3180] Total instances moved : 2501
[03/17 13:41:36   3180] Total net bbox length = 3.314e+05 (1.360e+05 1.953e+05) (ext = 1.280e+04)
[03/17 13:41:36   3180] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1625.5MB
[03/17 13:41:36   3180] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1625.5MB) @(0:53:00 - 0:53:01).
[03/17 13:41:36   3180] *** Finished refinePlace (0:53:01 mem=1625.5M) ***
[03/17 13:41:36   3181] Finished re-routing un-routed nets (0:00:00.0 1625.5M)
[03/17 13:41:36   3181] 
[03/17 13:41:36   3181] 
[03/17 13:41:36   3181] Density : 0.7178
[03/17 13:41:36   3181] Max route overflow : 0.0000
[03/17 13:41:36   3181] 
[03/17 13:41:36   3181] 
[03/17 13:41:36   3181] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1625.5M) ***
[03/17 13:41:36   3181] ** GigaOpt Optimizer WNS Slack -0.066 TNS Slack -14.039 Density 71.78
[03/17 13:41:36   3181] Optimizer WNS Pass 1
[03/17 13:41:36   3181] Active Path Group: reg2reg  
[03/17 13:41:36   3181] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:41:36   3181] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:41:36   3181] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:41:36   3181] |  -0.066|   -0.066| -14.039|  -14.039|    71.78%|   0:00:00.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:36   3181] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:46   3191] |  -0.065|   -0.065| -13.958|  -13.958|    71.79%|   0:00:10.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:46   3191] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:51   3196] |  -0.065|   -0.065| -13.918|  -13.918|    71.79%|   0:00:05.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:51   3196] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:52   3197] |  -0.065|   -0.065| -13.802|  -13.802|    71.84%|   0:00:01.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:52   3197] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:52   3197] |  -0.064|   -0.064| -13.792|  -13.792|    71.85%|   0:00:00.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:52   3197] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:53   3198] |  -0.063|   -0.063| -13.758|  -13.758|    71.85%|   0:00:01.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:53   3198] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:56   3201] |  -0.063|   -0.063| -13.722|  -13.722|    71.85%|   0:00:03.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:56   3201] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:41:57   3201] |  -0.062|   -0.062| -13.657|  -13.657|    71.87%|   0:00:01.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:57   3201] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:59   3204] |  -0.062|   -0.062| -13.639|  -13.639|    71.87%|   0:00:02.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:59   3204] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:41:59   3204] |  -0.062|   -0.062| -13.611|  -13.611|    71.87%|   0:00:00.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:41:59   3204] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:00   3205] |  -0.062|   -0.062| -13.585|  -13.585|    71.90%|   0:00:01.0| 1625.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:42:00   3205] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:00   3205] |  -0.062|   -0.062| -13.549|  -13.549|    71.90%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:42:00   3205] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:01   3206] |  -0.062|   -0.062| -13.549|  -13.549|    71.90%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:42:01   3206] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:01   3206] |  -0.062|   -0.062| -13.560|  -13.560|    71.90%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:42:01   3206] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:02   3206] |  -0.059|   -0.059| -13.525|  -13.525|    71.90%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:42:02   3206] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:11   3216] |  -0.059|   -0.059| -13.438|  -13.438|    71.91%|   0:00:09.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:42:11   3216] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:12   3216] |  -0.059|   -0.059| -13.409|  -13.409|    71.91%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:42:12   3216] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:12   3217] |  -0.058|   -0.058| -13.306|  -13.306|    71.94%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:42:12   3217] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:42:21   3226] |  -0.058|   -0.058| -13.157|  -13.157|    71.94%|   0:00:09.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:21   3226] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:22   3227] |  -0.058|   -0.058| -13.140|  -13.140|    71.94%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:22   3227] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:22   3227] |  -0.058|   -0.058| -13.121|  -13.121|    71.94%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:22   3227] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:23   3228] |  -0.057|   -0.057| -13.055|  -13.055|    71.97%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:42:23   3228] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:42:25   3230] |  -0.057|   -0.057| -13.040|  -13.040|    71.97%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:42:25   3230] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:42:25   3230] |  -0.057|   -0.057| -13.036|  -13.036|    71.98%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:42:25   3230] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:42:27   3232] |  -0.057|   -0.057| -13.005|  -13.005|    71.99%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:42:27   3232] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:42:28   3233] |  -0.057|   -0.057| -12.998|  -12.998|    72.01%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:42:28   3233] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:28   3233] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:42:33   3238] skewClock has sized CTS_ccl_BUF_clk_G0_L2_12 (CKBD4)
[03/17 13:42:33   3238] skewClock has sized genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC5884_CTS_4 (BUFFD16)
[03/17 13:42:33   3238] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC6001_CTS_244 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC6002_CTS_286 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC6003_CTS_291 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6004_CTS_281 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC6005_CTS_248 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_4__mac_col_inst/mac_8in_instance/FE_USKC6006_CTS_4 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC6007_CTS_248 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC6008_CTS_286 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC6009_CTS_248 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC6010_CTS_286 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6011_CTS_292 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6012_CTS_292 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC6013_CTS_244 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6014_CTS_281 (BUFFD1)
[03/17 13:42:33   3238] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6015_CTS_5 (CKBD1)
[03/17 13:42:33   3238] skewClock sized 2 and inserted 15 insts
[03/17 13:42:33   3238] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:42:33   3238] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:42:33   3238] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:42:49   3254] |  -0.052|   -0.052| -11.965|  -11.965|    72.01%|   0:00:21.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:42:49   3254] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:50   3255] |  -0.052|   -0.052| -11.921|  -11.921|    72.01%|   0:00:01.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:42:50   3255] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:42:51   3256] |  -0.052|   -0.052| -11.750|  -11.750|    72.05%|   0:00:01.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:51   3256] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:52   3256] |  -0.052|   -0.052| -11.688|  -11.688|    72.07%|   0:00:01.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:52   3256] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:52   3257] |  -0.052|   -0.052| -11.645|  -11.645|    72.07%|   0:00:00.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:52   3257] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:52   3257] |  -0.052|   -0.052| -11.641|  -11.641|    72.07%|   0:00:00.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:52   3257] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:52   3257] |  -0.051|   -0.051| -11.626|  -11.626|    72.07%|   0:00:00.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:52   3257] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:54   3259] |  -0.051|   -0.051| -11.583|  -11.583|    72.07%|   0:00:02.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:54   3259] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:54   3259] |  -0.051|   -0.051| -11.529|  -11.529|    72.11%|   0:00:00.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:54   3259] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:55   3259] |  -0.051|   -0.051| -11.483|  -11.483|    72.11%|   0:00:01.0| 1630.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:42:55   3259] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:42:55   3260] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:42:59   3264] skewClock has sized CTS_ccl_BUF_clk_G0_L4_27 (CKBD12)
[03/17 13:42:59   3264] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC6049_CTS_241 (CKBD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6050_CTS_249 (BUFFD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6051_CTS_249 (BUFFD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC6052_CTS_8 (BUFFD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_1__mac_col_inst/mac_8in_instance/FE_USKC6053_CTS_289 (CKBD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6054_CTS_281 (BUFFD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC6055_CTS_8 (BUFFD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_1__mac_col_inst/mac_8in_instance/FE_USKC6056_CTS_291 (BUFFD1)
[03/17 13:42:59   3264] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6057_CTS_4 (CKBD1)
[03/17 13:42:59   3264] skewClock sized 1 and inserted 9 insts
[03/17 13:43:00   3265] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:00   3265] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:43:00   3265] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:08   3273] |  -0.046|   -0.046| -10.838|  -10.838|    72.13%|   0:00:13.0| 1626.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:08   3273] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:09   3274] |  -0.046|   -0.046| -10.817|  -10.817|    72.13%|   0:00:01.0| 1626.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:09   3274] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:09   3274] |  -0.046|   -0.046| -10.695|  -10.695|    72.18%|   0:00:00.0| 1626.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:09   3274] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:10   3274] |  -0.046|   -0.046| -10.670|  -10.670|    72.19%|   0:00:01.0| 1626.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:10   3274] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:10   3275] |  -0.046|   -0.046| -10.654|  -10.654|    72.21%|   0:00:00.0| 1626.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:10   3275] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:10   3275] |  -0.047|   -0.047| -10.651|  -10.651|    72.21%|   0:00:00.0| 1626.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:10   3275] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:10   3275] |  -0.047|   -0.047| -10.651|  -10.651|    72.22%|   0:00:00.0| 1626.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:10   3275] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:10   3275] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:10   3275] 
[03/17 13:43:10   3275] *** Finish Core Optimize Step (cpu=0:01:34 real=0:01:34 mem=1626.6M) ***
[03/17 13:43:11   3275] 
[03/17 13:43:11   3275] *** Finished Optimize Step Cumulative (cpu=0:01:35 real=0:01:35 mem=1626.6M) ***
[03/17 13:43:11   3275] ** GigaOpt Optimizer WNS Slack -0.047 TNS Slack -10.651 Density 72.22
[03/17 13:43:11   3275] Placement Snapshot: Density distribution:
[03/17 13:43:11   3275] [1.00 -  +++]: 13 (2.95%)
[03/17 13:43:11   3275] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:43:11   3275] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:43:11   3275] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:43:11   3275] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:43:11   3275] [0.75 - 0.80]: 4 (0.91%)
[03/17 13:43:11   3275] [0.70 - 0.75]: 3 (0.68%)
[03/17 13:43:11   3275] [0.65 - 0.70]: 3 (0.68%)
[03/17 13:43:11   3275] [0.60 - 0.65]: 5 (1.13%)
[03/17 13:43:11   3275] [0.55 - 0.60]: 6 (1.36%)
[03/17 13:43:11   3275] [0.50 - 0.55]: 14 (3.17%)
[03/17 13:43:11   3275] [0.45 - 0.50]: 17 (3.85%)
[03/17 13:43:11   3275] [0.40 - 0.45]: 24 (5.44%)
[03/17 13:43:11   3275] [0.35 - 0.40]: 39 (8.84%)
[03/17 13:43:11   3275] [0.30 - 0.35]: 46 (10.43%)
[03/17 13:43:11   3275] [0.25 - 0.30]: 67 (15.19%)
[03/17 13:43:11   3275] [0.20 - 0.25]: 82 (18.59%)
[03/17 13:43:11   3275] [0.15 - 0.20]: 73 (16.55%)
[03/17 13:43:11   3275] [0.10 - 0.15]: 29 (6.58%)
[03/17 13:43:11   3275] [0.05 - 0.10]: 6 (1.36%)
[03/17 13:43:11   3275] [0.00 - 0.05]: 0 (0.00%)
[03/17 13:43:11   3275] Begin: Area Reclaim Optimization
[03/17 13:43:11   3276] Reclaim Optimization WNS Slack -0.047  TNS Slack -10.651 Density 72.22
[03/17 13:43:11   3276] +----------+---------+--------+--------+------------+--------+
[03/17 13:43:11   3276] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:43:11   3276] +----------+---------+--------+--------+------------+--------+
[03/17 13:43:11   3276] |    72.22%|        -|  -0.047| -10.651|   0:00:00.0| 1626.6M|
[03/17 13:43:14   3279] |    71.90%|      257|  -0.047| -10.163|   0:00:03.0| 1626.6M|
[03/17 13:43:20   3285] |    71.28%|      850|  -0.046| -10.089|   0:00:06.0| 1626.6M|
[03/17 13:43:21   3286] |    71.26%|       38|  -0.046| -10.088|   0:00:01.0| 1626.6M|
[03/17 13:43:21   3286] |    71.26%|        2|  -0.046| -10.088|   0:00:00.0| 1626.6M|
[03/17 13:43:21   3286] |    71.26%|        0|  -0.046| -10.088|   0:00:00.0| 1626.6M|
[03/17 13:43:21   3286] +----------+---------+--------+--------+------------+--------+
[03/17 13:43:21   3286] Reclaim Optimization End WNS Slack -0.046  TNS Slack -10.088 Density 71.26
[03/17 13:43:21   3286] 
[03/17 13:43:21   3286] ** Summary: Restruct = 0 Buffer Deletion = 241 Declone = 38 Resize = 741 **
[03/17 13:43:21   3286] --------------------------------------------------------------
[03/17 13:43:21   3286] |                                   | Total     | Sequential |
[03/17 13:43:21   3286] --------------------------------------------------------------
[03/17 13:43:21   3286] | Num insts resized                 |     702  |      87    |
[03/17 13:43:21   3286] | Num insts undone                  |     149  |       1    |
[03/17 13:43:21   3286] | Num insts Downsized               |     702  |      87    |
[03/17 13:43:21   3286] | Num insts Samesized               |       0  |       0    |
[03/17 13:43:21   3286] | Num insts Upsized                 |       0  |       0    |
[03/17 13:43:21   3286] | Num multiple commits+uncommits    |      39  |       -    |
[03/17 13:43:21   3286] --------------------------------------------------------------
[03/17 13:43:21   3286] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:43:21   3286] Layer 3 has 141 constrained nets 
[03/17 13:43:21   3286] Layer 7 has 72 constrained nets 
[03/17 13:43:21   3286] **** End NDR-Layer Usage Statistics ****
[03/17 13:43:21   3286] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.6) (real = 0:00:10.0) **
[03/17 13:43:21   3286] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:10, mem=1626.55M, totSessionCpu=0:54:46).
[03/17 13:43:21   3286] Placement Snapshot: Density distribution:
[03/17 13:43:21   3286] [1.00 -  +++]: 13 (2.95%)
[03/17 13:43:21   3286] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:43:21   3286] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:43:21   3286] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:43:21   3286] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:43:21   3286] [0.75 - 0.80]: 4 (0.91%)
[03/17 13:43:21   3286] [0.70 - 0.75]: 3 (0.68%)
[03/17 13:43:21   3286] [0.65 - 0.70]: 5 (1.13%)
[03/17 13:43:21   3286] [0.60 - 0.65]: 3 (0.68%)
[03/17 13:43:21   3286] [0.55 - 0.60]: 7 (1.59%)
[03/17 13:43:21   3286] [0.50 - 0.55]: 15 (3.40%)
[03/17 13:43:21   3286] [0.45 - 0.50]: 19 (4.31%)
[03/17 13:43:21   3286] [0.40 - 0.45]: 26 (5.90%)
[03/17 13:43:21   3286] [0.35 - 0.40]: 37 (8.39%)
[03/17 13:43:21   3286] [0.30 - 0.35]: 56 (12.70%)
[03/17 13:43:21   3286] [0.25 - 0.30]: 67 (15.19%)
[03/17 13:43:21   3286] [0.20 - 0.25]: 81 (18.37%)
[03/17 13:43:21   3286] [0.15 - 0.20]: 69 (15.65%)
[03/17 13:43:21   3286] [0.10 - 0.15]: 22 (4.99%)
[03/17 13:43:21   3286] [0.05 - 0.10]: 4 (0.91%)
[03/17 13:43:21   3286] [0.00 - 0.05]: 0 (0.00%)
[03/17 13:43:21   3286] *** Starting refinePlace (0:54:47 mem=1626.6M) ***
[03/17 13:43:21   3286] Total net bbox length = 3.320e+05 (1.365e+05 1.955e+05) (ext = 1.280e+04)
[03/17 13:43:21   3286] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:43:21   3286] default core: bins with density >  0.75 = 54.1 % ( 262 / 484 )
[03/17 13:43:21   3286] Density distribution unevenness ratio = 9.910%
[03/17 13:43:21   3286] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1626.6MB) @(0:54:47 - 0:54:47).
[03/17 13:43:21   3286] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:43:21   3286] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1626.6MB
[03/17 13:43:21   3286] Starting refinePlace ...
[03/17 13:43:21   3286] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:43:21   3286] default core: bins with density >  0.75 = 50.6 % ( 245 / 484 )
[03/17 13:43:21   3286] Density distribution unevenness ratio = 9.621%
[03/17 13:43:22   3287]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:43:22   3287] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1631.2MB) @(0:54:47 - 0:54:47).
[03/17 13:43:22   3287] Move report: preRPlace moves 2368 insts, mean move: 0.61 um, max move: 4.60 um
[03/17 13:43:22   3287] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/mult_x_4_U34): (282.40, 267.40) --> (279.60, 265.60)
[03/17 13:43:22   3287] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/17 13:43:22   3287] Move report: Detail placement moves 2368 insts, mean move: 0.61 um, max move: 4.60 um
[03/17 13:43:22   3287] 	Max move on inst (genblk1_3__mac_col_inst/mac_8in_instance/mult_x_4_U34): (282.40, 267.40) --> (279.60, 265.60)
[03/17 13:43:22   3287] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1631.2MB
[03/17 13:43:22   3287] Statistics of distance of Instance movement in refine placement:
[03/17 13:43:22   3287]   maximum (X+Y) =         4.60 um
[03/17 13:43:22   3287]   inst (genblk1_3__mac_col_inst/mac_8in_instance/mult_x_4_U34) with max move: (282.4, 267.4) -> (279.6, 265.6)
[03/17 13:43:22   3287]   mean    (X+Y) =         0.61 um
[03/17 13:43:22   3287] Summary Report:
[03/17 13:43:22   3287] Instances move: 2368 (out of 28853 movable)
[03/17 13:43:22   3287] Mean displacement: 0.61 um
[03/17 13:43:22   3287] Max displacement: 4.60 um (Instance: genblk1_3__mac_col_inst/mac_8in_instance/mult_x_4_U34) (282.4, 267.4) -> (279.6, 265.6)
[03/17 13:43:22   3287] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/17 13:43:22   3287] Total instances moved : 2368
[03/17 13:43:22   3287] Total net bbox length = 3.330e+05 (1.373e+05 1.957e+05) (ext = 1.280e+04)
[03/17 13:43:22   3287] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1631.2MB
[03/17 13:43:22   3287] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1631.2MB) @(0:54:47 - 0:54:47).
[03/17 13:43:22   3287] *** Finished refinePlace (0:54:47 mem=1631.2M) ***
[03/17 13:43:22   3287] Finished re-routing un-routed nets (0:00:00.0 1631.2M)
[03/17 13:43:22   3287] 
[03/17 13:43:22   3287] 
[03/17 13:43:22   3287] Density : 0.7128
[03/17 13:43:22   3287] Max route overflow : 0.0000
[03/17 13:43:22   3287] 
[03/17 13:43:22   3287] 
[03/17 13:43:22   3287] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1631.2M) ***
[03/17 13:43:22   3287] ** GigaOpt Optimizer WNS Slack -0.046 TNS Slack -10.088 Density 71.28
[03/17 13:43:22   3287] Optimizer WNS Pass 2
[03/17 13:43:22   3287] Active Path Group: reg2reg  
[03/17 13:43:23   3287] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:23   3287] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:43:23   3287] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:23   3287] |  -0.046|   -0.046| -10.088|  -10.088|    71.28%|   0:00:00.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:43:23   3287] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:43:34   3299] |  -0.044|   -0.044|  -9.999|   -9.999|    71.27%|   0:00:11.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:43:34   3299] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:43:36   3301] |  -0.042|   -0.042|  -9.871|   -9.871|    71.33%|   0:00:02.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:43:36   3301] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:43:43   3308] |  -0.042|   -0.042|  -9.824|   -9.824|    71.33%|   0:00:07.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:43:43   3308] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:43:46   3310] |  -0.042|   -0.042|  -9.734|   -9.734|    71.37%|   0:00:03.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:43:46   3310] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:43:46   3311] |  -0.042|   -0.042|  -9.708|   -9.708|    71.39%|   0:00:00.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:43:46   3311] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:43:46   3311] |  -0.042|   -0.042|  -9.707|   -9.707|    71.39%|   0:00:00.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:43:46   3311] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:43:50   3315] |  -0.042|   -0.042|  -9.697|   -9.697|    71.40%|   0:00:04.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:43:50   3315] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:43:52   3317] |  -0.042|   -0.042|  -9.697|   -9.697|    71.42%|   0:00:02.0| 1631.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:43:52   3317] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:43:52   3317] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:52   3317] 
[03/17 13:43:52   3317] *** Finish Core Optimize Step (cpu=0:00:29.2 real=0:00:29.0 mem=1631.2M) ***
[03/17 13:43:52   3317] 
[03/17 13:43:52   3317] *** Finished Optimize Step Cumulative (cpu=0:00:29.2 real=0:00:30.0 mem=1631.2M) ***
[03/17 13:43:52   3317] ** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -9.697 Density 71.42
[03/17 13:43:52   3317] *** Starting refinePlace (0:55:17 mem=1631.2M) ***
[03/17 13:43:52   3317] Total net bbox length = 3.335e+05 (1.376e+05 1.959e+05) (ext = 1.280e+04)
[03/17 13:43:52   3317] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:43:52   3317] default core: bins with density >  0.75 = 54.5 % ( 264 / 484 )
[03/17 13:43:52   3317] Density distribution unevenness ratio = 9.913%
[03/17 13:43:52   3317] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1631.2MB) @(0:55:17 - 0:55:17).
[03/17 13:43:52   3317] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:43:52   3317] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1631.2MB
[03/17 13:43:52   3317] Starting refinePlace ...
[03/17 13:43:52   3317] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:43:52   3317] default core: bins with density >  0.75 =   51 % ( 247 / 484 )
[03/17 13:43:52   3317] Density distribution unevenness ratio = 9.629%
[03/17 13:43:52   3317]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:43:52   3317] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1633.8MB) @(0:55:17 - 0:55:18).
[03/17 13:43:52   3317] Move report: preRPlace moves 587 insts, mean move: 0.58 um, max move: 4.40 um
[03/17 13:43:52   3317] 	Max move on inst (genblk1_0__mac_col_inst/FE_OCPC6095_q_temp_101_): (391.40, 127.00) --> (388.80, 125.20)
[03/17 13:43:52   3317] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/17 13:43:52   3317] wireLenOptFixPriorityInst 3390 inst fixed
[03/17 13:43:53   3318] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:43:53   3318] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1633.8MB) @(0:55:18 - 0:55:18).
[03/17 13:43:53   3318] Move report: Detail placement moves 587 insts, mean move: 0.58 um, max move: 4.40 um
[03/17 13:43:53   3318] 	Max move on inst (genblk1_0__mac_col_inst/FE_OCPC6095_q_temp_101_): (391.40, 127.00) --> (388.80, 125.20)
[03/17 13:43:53   3318] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1633.8MB
[03/17 13:43:53   3318] Statistics of distance of Instance movement in refine placement:
[03/17 13:43:53   3318]   maximum (X+Y) =         4.40 um
[03/17 13:43:53   3318]   inst (genblk1_0__mac_col_inst/FE_OCPC6095_q_temp_101_) with max move: (391.4, 127) -> (388.8, 125.2)
[03/17 13:43:53   3318]   mean    (X+Y) =         0.58 um
[03/17 13:43:53   3318] Total instances flipped for legalization: 290
[03/17 13:43:53   3318] Summary Report:
[03/17 13:43:53   3318] Instances move: 587 (out of 28911 movable)
[03/17 13:43:53   3318] Mean displacement: 0.58 um
[03/17 13:43:53   3318] Max displacement: 4.40 um (Instance: genblk1_0__mac_col_inst/FE_OCPC6095_q_temp_101_) (391.4, 127) -> (388.8, 125.2)
[03/17 13:43:53   3318] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/17 13:43:53   3318] Total instances moved : 587
[03/17 13:43:53   3318] Total net bbox length = 3.337e+05 (1.378e+05 1.959e+05) (ext = 1.280e+04)
[03/17 13:43:53   3318] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1633.8MB
[03/17 13:43:53   3318] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1633.8MB) @(0:55:17 - 0:55:18).
[03/17 13:43:53   3318] *** Finished refinePlace (0:55:18 mem=1633.8M) ***
[03/17 13:43:53   3318] Finished re-routing un-routed nets (0:00:00.0 1633.8M)
[03/17 13:43:53   3318] 
[03/17 13:43:53   3318] 
[03/17 13:43:53   3318] Density : 0.7142
[03/17 13:43:53   3318] Max route overflow : 0.0000
[03/17 13:43:53   3318] 
[03/17 13:43:53   3318] 
[03/17 13:43:53   3318] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1633.8M) ***
[03/17 13:43:53   3318] ** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -9.697 Density 71.42
[03/17 13:43:53   3318] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:43:53   3318] Layer 3 has 141 constrained nets 
[03/17 13:43:53   3318] Layer 7 has 71 constrained nets 
[03/17 13:43:53   3318] **** End NDR-Layer Usage Statistics ****
[03/17 13:43:53   3318] 
[03/17 13:43:53   3318] *** Finish post-CTS Setup Fixing (cpu=0:03:57 real=0:03:57 mem=1633.8M) ***
[03/17 13:43:53   3318] 
[03/17 13:43:53   3318] End: GigaOpt Optimization in WNS mode
[03/17 13:43:53   3318] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:43:53   3318] optDesignOneStep: Leakage Power Flow
[03/17 13:43:53   3318] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 13:43:53   3318] Begin: GigaOpt Optimization in TNS mode
[03/17 13:43:53   3318] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:43:53   3318] Info: 141 clock nets excluded from IPO operation.
[03/17 13:43:53   3318] PhyDesignGrid: maxLocalDensity 0.95
[03/17 13:43:53   3318] #spOpts: N=65 
[03/17 13:43:57   3322] *info: 141 clock nets excluded
[03/17 13:43:57   3322] *info: 2 special nets excluded.
[03/17 13:43:57   3322] *info: 79 no-driver nets excluded.
[03/17 13:43:57   3322] *info: 94 nets with fixed/cover wires excluded.
[03/17 13:43:58   3323] ** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -9.697 Density 71.42
[03/17 13:43:58   3323] Optimizer TNS Opt
[03/17 13:43:58   3323] Active Path Group: reg2reg  
[03/17 13:43:58   3323] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:58   3323] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:43:58   3323] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:43:58   3323] |  -0.042|   -0.042|  -9.697|   -9.697|    71.42%|   0:00:00.0| 1612.5M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:43:58   3323] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:44:57   3382] |  -0.042|   -0.042|  -8.301|   -8.301|    71.43%|   0:00:59.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:44:57   3382] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:44:58   3383] |  -0.042|   -0.042|  -8.294|   -8.294|    71.43%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:44:58   3383] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:45:05   3390] |  -0.042|   -0.042|  -8.251|   -8.251|    71.44%|   0:00:07.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:45:05   3390] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:45:07   3392] |  -0.042|   -0.042|  -7.562|   -7.562|    71.72%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:45:07   3392] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:45:07   3392] |  -0.042|   -0.042|  -7.530|   -7.530|    71.73%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:45:07   3392] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:45:11   3395] |  -0.042|   -0.042|  -7.376|   -7.376|    71.72%|   0:00:04.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:45:11   3395] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:45:11   3396] |  -0.042|   -0.042|  -7.097|   -7.097|    71.77%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:45:11   3396] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:45:38   3423] |  -0.042|   -0.042|  -6.207|   -6.207|    71.83%|   0:00:27.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:45:38   3423] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:45:39   3424] |  -0.042|   -0.042|  -6.168|   -6.168|    71.84%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product0_ |
[03/17 13:45:39   3424] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:45:44   3429] |  -0.042|   -0.042|  -5.701|   -5.701|    71.99%|   0:00:05.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:45:44   3429] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:45:45   3430] |  -0.042|   -0.042|  -5.682|   -5.682|    72.01%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:45:45   3430] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:45:50   3435] |  -0.042|   -0.042|  -5.658|   -5.658|    72.02%|   0:00:05.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:45:50   3435] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:45:51   3436] |  -0.042|   -0.042|  -5.590|   -5.590|    72.04%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:45:51   3436] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:45:52   3437] |  -0.042|   -0.042|  -5.582|   -5.582|    72.04%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:45:52   3437] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:45:52   3437] |  -0.042|   -0.042|  -5.557|   -5.557|    72.09%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product5_ |
[03/17 13:45:52   3437] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:46:12   3457] |  -0.042|   -0.042|  -5.167|   -5.167|    72.13%|   0:00:20.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:46:12   3457] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:46:13   3458] |  -0.042|   -0.042|  -5.154|   -5.154|    72.13%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product7_ |
[03/17 13:46:13   3458] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 13:46:16   3460] |  -0.042|   -0.042|  -4.978|   -4.978|    72.28%|   0:00:03.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:16   3460] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:17   3462] |  -0.042|   -0.042|  -4.954|   -4.954|    72.30%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:17   3462] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:21   3466] |  -0.042|   -0.042|  -4.905|   -4.905|    72.30%|   0:00:04.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:21   3466] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:23   3468] |  -0.042|   -0.042|  -4.881|   -4.881|    72.36%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:23   3468] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:23   3468] |  -0.042|   -0.042|  -4.881|   -4.881|    72.36%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:23   3468] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:23   3468] |  -0.042|   -0.042|  -4.880|   -4.880|    72.36%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:23   3468] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:23   3468] |  -0.042|   -0.042|  -4.878|   -4.878|    72.36%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:23   3468] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:27   3472] |  -0.042|   -0.042|  -4.805|   -4.805|    72.40%|   0:00:04.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 13:46:27   3472] |        |         |        |         |          |            |        |          |         | reg_20_/D                                          |
[03/17 13:46:27   3472] |  -0.042|   -0.042|  -4.803|   -4.803|    72.40%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/17 13:46:27   3472] |        |         |        |         |          |            |        |          |         | reg_20_/D                                          |
[03/17 13:46:28   3472] |  -0.042|   -0.042|  -4.756|   -4.756|    72.44%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:46:28   3472] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:28   3473] |  -0.042|   -0.042|  -4.729|   -4.729|    72.44%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product1_ |
[03/17 13:46:28   3473] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 13:46:35   3480] |  -0.042|   -0.042|  -4.731|   -4.731|    72.51%|   0:00:07.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:35   3480] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 13:46:35   3480] |  -0.042|   -0.042|  -4.730|   -4.730|    72.51%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:35   3480] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 13:46:36   3481] |  -0.042|   -0.042|  -4.708|   -4.708|    72.53%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product3_ |
[03/17 13:46:36   3481] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/17 13:46:36   3481] |  -0.042|   -0.042|  -4.708|   -4.708|    72.53%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:46:36   3481] |        |         |        |         |          |            |        |          |         | 1_/D                                               |
[03/17 13:46:36   3481] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:46:36   3481] 
[03/17 13:46:36   3481] *** Finish Core Optimize Step (cpu=0:02:38 real=0:02:38 mem=1613.5M) ***
[03/17 13:46:36   3481] 
[03/17 13:46:36   3481] *** Finished Optimize Step Cumulative (cpu=0:02:38 real=0:02:38 mem=1613.5M) ***
[03/17 13:46:36   3481] ** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -4.708 Density 72.53
[03/17 13:46:36   3481] Placement Snapshot: Density distribution:
[03/17 13:46:36   3481] [1.00 -  +++]: 13 (2.95%)
[03/17 13:46:36   3481] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:46:36   3481] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:46:36   3481] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:46:36   3481] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:46:36   3481] [0.75 - 0.80]: 3 (0.68%)
[03/17 13:46:36   3481] [0.70 - 0.75]: 4 (0.91%)
[03/17 13:46:36   3481] [0.65 - 0.70]: 3 (0.68%)
[03/17 13:46:36   3481] [0.60 - 0.65]: 5 (1.13%)
[03/17 13:46:36   3481] [0.55 - 0.60]: 6 (1.36%)
[03/17 13:46:36   3481] [0.50 - 0.55]: 13 (2.95%)
[03/17 13:46:36   3481] [0.45 - 0.50]: 18 (4.08%)
[03/17 13:46:36   3481] [0.40 - 0.45]: 21 (4.76%)
[03/17 13:46:36   3481] [0.35 - 0.40]: 37 (8.39%)
[03/17 13:46:36   3481] [0.30 - 0.35]: 51 (11.56%)
[03/17 13:46:36   3481] [0.25 - 0.30]: 66 (14.97%)
[03/17 13:46:36   3481] [0.20 - 0.25]: 69 (15.65%)
[03/17 13:46:36   3481] [0.15 - 0.20]: 73 (16.55%)
[03/17 13:46:36   3481] [0.10 - 0.15]: 36 (8.16%)
[03/17 13:46:36   3481] [0.05 - 0.10]: 10 (2.27%)
[03/17 13:46:36   3481] [0.00 - 0.05]: 3 (0.68%)
[03/17 13:46:36   3481] Begin: Area Reclaim Optimization
[03/17 13:46:36   3481] Reclaim Optimization WNS Slack -0.042  TNS Slack -4.708 Density 72.53
[03/17 13:46:36   3481] +----------+---------+--------+--------+------------+--------+
[03/17 13:46:36   3481] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:46:36   3481] +----------+---------+--------+--------+------------+--------+
[03/17 13:46:36   3481] |    72.53%|        -|  -0.042|  -4.708|   0:00:00.0| 1613.5M|
[03/17 13:46:39   3484] |    72.35%|      158|  -0.042|  -4.700|   0:00:03.0| 1613.5M|
[03/17 13:46:45   3490] |    71.87%|      715|  -0.042|  -4.736|   0:00:06.0| 1613.5M|
[03/17 13:46:45   3490] |    71.86%|       12|  -0.042|  -4.736|   0:00:00.0| 1613.5M|
[03/17 13:46:45   3490] |    71.86%|        1|  -0.042|  -4.736|   0:00:00.0| 1613.5M|
[03/17 13:46:45   3490] |    71.86%|        0|  -0.042|  -4.736|   0:00:00.0| 1613.5M|
[03/17 13:46:45   3490] +----------+---------+--------+--------+------------+--------+
[03/17 13:46:45   3490] Reclaim Optimization End WNS Slack -0.042  TNS Slack -4.736 Density 71.86
[03/17 13:46:45   3490] 
[03/17 13:46:45   3490] ** Summary: Restruct = 0 Buffer Deletion = 105 Declone = 75 Resize = 591 **
[03/17 13:46:45   3490] --------------------------------------------------------------
[03/17 13:46:45   3490] |                                   | Total     | Sequential |
[03/17 13:46:45   3490] --------------------------------------------------------------
[03/17 13:46:45   3490] | Num insts resized                 |     578  |      42    |
[03/17 13:46:45   3490] | Num insts undone                  |     137  |       0    |
[03/17 13:46:45   3490] | Num insts Downsized               |     578  |      42    |
[03/17 13:46:45   3490] | Num insts Samesized               |       0  |       0    |
[03/17 13:46:45   3490] | Num insts Upsized                 |       0  |       0    |
[03/17 13:46:45   3490] | Num multiple commits+uncommits    |      13  |       -    |
[03/17 13:46:45   3490] --------------------------------------------------------------
[03/17 13:46:45   3490] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:46:45   3490] Layer 3 has 141 constrained nets 
[03/17 13:46:45   3490] Layer 7 has 88 constrained nets 
[03/17 13:46:45   3490] **** End NDR-Layer Usage Statistics ****
[03/17 13:46:45   3490] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.8) (real = 0:00:09.0) **
[03/17 13:46:45   3490] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1613.53M, totSessionCpu=0:58:10).
[03/17 13:46:45   3490] Placement Snapshot: Density distribution:
[03/17 13:46:45   3490] [1.00 -  +++]: 13 (2.95%)
[03/17 13:46:45   3490] [0.95 - 1.00]: 1 (0.23%)
[03/17 13:46:45   3490] [0.90 - 0.95]: 4 (0.91%)
[03/17 13:46:45   3490] [0.85 - 0.90]: 2 (0.45%)
[03/17 13:46:45   3490] [0.80 - 0.85]: 3 (0.68%)
[03/17 13:46:45   3490] [0.75 - 0.80]: 3 (0.68%)
[03/17 13:46:45   3490] [0.70 - 0.75]: 4 (0.91%)
[03/17 13:46:45   3490] [0.65 - 0.70]: 3 (0.68%)
[03/17 13:46:45   3490] [0.60 - 0.65]: 5 (1.13%)
[03/17 13:46:45   3490] [0.55 - 0.60]: 6 (1.36%)
[03/17 13:46:45   3490] [0.50 - 0.55]: 17 (3.85%)
[03/17 13:46:45   3490] [0.45 - 0.50]: 15 (3.40%)
[03/17 13:46:45   3490] [0.40 - 0.45]: 24 (5.44%)
[03/17 13:46:45   3490] [0.35 - 0.40]: 40 (9.07%)
[03/17 13:46:45   3490] [0.30 - 0.35]: 56 (12.70%)
[03/17 13:46:45   3490] [0.25 - 0.30]: 61 (13.83%)
[03/17 13:46:45   3490] [0.20 - 0.25]: 78 (17.69%)
[03/17 13:46:45   3490] [0.15 - 0.20]: 70 (15.87%)
[03/17 13:46:45   3490] [0.10 - 0.15]: 29 (6.58%)
[03/17 13:46:45   3490] [0.05 - 0.10]: 5 (1.13%)
[03/17 13:46:45   3490] [0.00 - 0.05]: 2 (0.45%)
[03/17 13:46:45   3490] *** Starting refinePlace (0:58:11 mem=1629.5M) ***
[03/17 13:46:45   3490] Total net bbox length = 3.371e+05 (1.397e+05 1.975e+05) (ext = 1.280e+04)
[03/17 13:46:45   3490] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:46:45   3490] default core: bins with density >  0.75 = 55.4 % ( 268 / 484 )
[03/17 13:46:45   3490] Density distribution unevenness ratio = 9.961%
[03/17 13:46:45   3490] RPlace IncrNP: Rollback Lev = -3
[03/17 13:46:45   3490] RPlace: Density =1.061111, incremental np is triggered.
[03/17 13:46:45   3490] nrCritNet: 1.97% ( 612 / 30990 ) cutoffSlk: -52.2ps stdDelay: 14.2ps
[03/17 13:46:46   3491] default core: bins with density >  0.75 = 55.8 % ( 270 / 484 )
[03/17 13:46:46   3491] Density distribution unevenness ratio = 9.893%
[03/17 13:46:46   3491] RPlace postIncrNP: Density = 1.061111 -> 0.992222.
[03/17 13:46:46   3491] RPlace postIncrNP Info: Density distribution changes:
[03/17 13:46:46   3491] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/17 13:46:46   3491] [1.05 - 1.10] :	 1 (0.21%) -> 0 (0.00%)
[03/17 13:46:46   3491] [1.00 - 1.05] :	 1 (0.21%) -> 0 (0.00%)
[03/17 13:46:46   3491] [0.95 - 1.00] :	 6 (1.24%) -> 5 (1.03%)
[03/17 13:46:46   3491] [0.90 - 0.95] :	 28 (5.79%) -> 28 (5.79%)
[03/17 13:46:46   3491] [0.85 - 0.90] :	 75 (15.50%) -> 77 (15.91%)
[03/17 13:46:46   3491] [0.80 - 0.85] :	 89 (18.39%) -> 93 (19.21%)
[03/17 13:46:46   3491] [CPU] RefinePlace/IncrNP (cpu=0:00:01.2, real=0:00:01.0, mem=1638.4MB) @(0:58:11 - 0:58:12).
[03/17 13:46:46   3491] Move report: incrNP moves 1086 insts, mean move: 3.77 um, max move: 19.00 um
[03/17 13:46:46   3491] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_20353_0): (378.40, 355.60) --> (368.40, 364.60)
[03/17 13:46:46   3491] Move report: Timing Driven Placement moves 1086 insts, mean move: 3.77 um, max move: 19.00 um
[03/17 13:46:46   3491] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_20353_0): (378.40, 355.60) --> (368.40, 364.60)
[03/17 13:46:46   3491] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1638.4MB
[03/17 13:46:46   3491] Starting refinePlace ...
[03/17 13:46:46   3491] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:46:46   3491] default core: bins with density >  0.75 = 52.1 % ( 252 / 484 )
[03/17 13:46:46   3491] Density distribution unevenness ratio = 9.611%
[03/17 13:46:47   3492]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:46:47   3492] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1638.4MB) @(0:58:12 - 0:58:12).
[03/17 13:46:47   3492] Move report: preRPlace moves 4908 insts, mean move: 0.74 um, max move: 5.40 um
[03/17 13:46:47   3492] 	Max move on inst (genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_22960_0): (175.60, 299.80) --> (177.40, 296.20)
[03/17 13:46:47   3492] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/17 13:46:47   3492] wireLenOptFixPriorityInst 3390 inst fixed
[03/17 13:46:47   3492] Placement tweakage begins.
[03/17 13:46:47   3492] wire length = 3.897e+05
[03/17 13:46:48   3494] wire length = 3.804e+05
[03/17 13:46:48   3494] Placement tweakage ends.
[03/17 13:46:48   3494] Move report: tweak moves 5463 insts, mean move: 1.80 um, max move: 13.60 um
[03/17 13:46:48   3494] 	Max move on inst (genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPC6156_q_temp_389_): (190.80, 332.20) --> (204.40, 332.20)
[03/17 13:46:48   3494] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:01.0, mem=1638.4MB) @(0:58:12 - 0:58:14).
[03/17 13:46:49   3494] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:46:49   3494] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1638.4MB) @(0:58:14 - 0:58:14).
[03/17 13:46:49   3494] Move report: Detail placement moves 8717 insts, mean move: 1.41 um, max move: 13.20 um
[03/17 13:46:49   3494] 	Max move on inst (genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPC6156_q_temp_389_): (191.20, 332.20) --> (204.40, 332.20)
[03/17 13:46:49   3494] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1638.4MB
[03/17 13:46:49   3494] Statistics of distance of Instance movement in refine placement:
[03/17 13:46:49   3494]   maximum (X+Y) =        17.60 um
[03/17 13:46:49   3494]   inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_20353_0) with max move: (378.4, 355.6) -> (368, 362.8)
[03/17 13:46:49   3494]   mean    (X+Y) =         1.72 um
[03/17 13:46:49   3494] Total instances flipped for WireLenOpt: 1275
[03/17 13:46:49   3494] Total instances flipped, including legalization: 2127
[03/17 13:46:49   3494] Summary Report:
[03/17 13:46:49   3494] Instances move: 9267 (out of 29362 movable)
[03/17 13:46:49   3494] Mean displacement: 1.72 um
[03/17 13:46:49   3494] Max displacement: 17.60 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_20353_0) (378.4, 355.6) -> (368, 362.8)
[03/17 13:46:49   3494] 	Length: 16 sites, height: 1 rows, site name: core, cell type: IND2D4
[03/17 13:46:49   3494] Total instances moved : 9267
[03/17 13:46:49   3494] Total net bbox length = 3.309e+05 (1.331e+05 1.977e+05) (ext = 1.281e+04)
[03/17 13:46:49   3494] Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1638.4MB
[03/17 13:46:49   3494] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:04.0, mem=1638.4MB) @(0:58:11 - 0:58:14).
[03/17 13:46:49   3494] *** Finished refinePlace (0:58:14 mem=1638.4M) ***
[03/17 13:46:49   3494] Finished re-routing un-routed nets (0:00:00.0 1638.4M)
[03/17 13:46:49   3494] 
[03/17 13:46:49   3494] 
[03/17 13:46:49   3494] Density : 0.7187
[03/17 13:46:49   3494] Max route overflow : 0.0000
[03/17 13:46:49   3494] 
[03/17 13:46:49   3494] 
[03/17 13:46:49   3494] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=1638.4M) ***
[03/17 13:46:49   3494] ** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -4.756 Density 71.87
[03/17 13:46:49   3494] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:46:49   3494] Layer 3 has 141 constrained nets 
[03/17 13:46:49   3494] Layer 7 has 88 constrained nets 
[03/17 13:46:49   3494] **** End NDR-Layer Usage Statistics ****
[03/17 13:46:49   3494] 
[03/17 13:46:49   3494] *** Finish post-CTS Setup Fixing (cpu=0:02:52 real=0:02:51 mem=1638.4M) ***
[03/17 13:46:49   3494] 
[03/17 13:46:49   3495] End: GigaOpt Optimization in TNS mode
[03/17 13:46:49   3495] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:46:49   3495] Info: 141 clock nets excluded from IPO operation.
[03/17 13:46:50   3495] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 13:46:50   3495] [PSP] Started earlyGlobalRoute kernel
[03/17 13:46:50   3495] [PSP] Initial Peak syMemory usage = 1477.0 MB
[03/17 13:46:50   3495] (I)       Reading DB...
[03/17 13:46:50   3495] (I)       congestionReportName   : 
[03/17 13:46:50   3495] (I)       buildTerm2TermWires    : 1
[03/17 13:46:50   3495] (I)       doTrackAssignment      : 1
[03/17 13:46:50   3495] (I)       dumpBookshelfFiles     : 0
[03/17 13:46:50   3495] (I)       numThreads             : 1
[03/17 13:46:50   3495] [NR-eagl] honorMsvRouteConstraint: false
[03/17 13:46:50   3495] (I)       honorPin               : false
[03/17 13:46:50   3495] (I)       honorPinGuide          : true
[03/17 13:46:50   3495] (I)       honorPartition         : false
[03/17 13:46:50   3495] (I)       allowPartitionCrossover: false
[03/17 13:46:50   3495] (I)       honorSingleEntry       : true
[03/17 13:46:50   3495] (I)       honorSingleEntryStrong : true
[03/17 13:46:50   3495] (I)       handleViaSpacingRule   : false
[03/17 13:46:50   3495] (I)       PDConstraint           : none
[03/17 13:46:50   3495] (I)       expBetterNDRHandling   : false
[03/17 13:46:50   3495] [NR-eagl] honorClockSpecNDR      : 0
[03/17 13:46:50   3495] (I)       routingEffortLevel     : 3
[03/17 13:46:50   3495] [NR-eagl] minRouteLayer          : 2
[03/17 13:46:50   3495] [NR-eagl] maxRouteLayer          : 2147483647
[03/17 13:46:50   3495] (I)       numRowsPerGCell        : 1
[03/17 13:46:50   3495] (I)       speedUpLargeDesign     : 0
[03/17 13:46:50   3495] (I)       speedUpBlkViolationClean: 0
[03/17 13:46:50   3495] (I)       multiThreadingTA       : 0
[03/17 13:46:50   3495] (I)       blockedPinEscape       : 1
[03/17 13:46:50   3495] (I)       blkAwareLayerSwitching : 0
[03/17 13:46:50   3495] (I)       betterClockWireModeling: 1
[03/17 13:46:50   3495] (I)       punchThroughDistance   : 500.00
[03/17 13:46:50   3495] (I)       scenicBound            : 1.15
[03/17 13:46:50   3495] (I)       maxScenicToAvoidBlk    : 100.00
[03/17 13:46:50   3495] (I)       source-to-sink ratio   : 0.00
[03/17 13:46:50   3495] (I)       targetCongestionRatioH : 1.00
[03/17 13:46:50   3495] (I)       targetCongestionRatioV : 1.00
[03/17 13:46:50   3495] (I)       layerCongestionRatio   : 0.70
[03/17 13:46:50   3495] (I)       m1CongestionRatio      : 0.10
[03/17 13:46:50   3495] (I)       m2m3CongestionRatio    : 0.70
[03/17 13:46:50   3495] (I)       localRouteEffort       : 1.00
[03/17 13:46:50   3495] (I)       numSitesBlockedByOneVia: 8.00
[03/17 13:46:50   3495] (I)       supplyScaleFactorH     : 1.00
[03/17 13:46:50   3495] (I)       supplyScaleFactorV     : 1.00
[03/17 13:46:50   3495] (I)       highlight3DOverflowFactor: 0.00
[03/17 13:46:50   3495] (I)       doubleCutViaModelingRatio: 0.00
[03/17 13:46:50   3495] (I)       blockTrack             : 
[03/17 13:46:50   3495] (I)       readTROption           : true
[03/17 13:46:50   3495] (I)       extraSpacingBothSide   : false
[03/17 13:46:50   3495] [NR-eagl] numTracksPerClockWire  : 0
[03/17 13:46:50   3495] (I)       routeSelectedNetsOnly  : false
[03/17 13:46:50   3495] (I)       before initializing RouteDB syMemory usage = 1497.6 MB
[03/17 13:46:50   3495] (I)       starting read tracks
[03/17 13:46:50   3495] (I)       build grid graph
[03/17 13:46:50   3495] (I)       build grid graph start
[03/17 13:46:50   3495] [NR-eagl] Layer1 has no routable track
[03/17 13:46:50   3495] [NR-eagl] Layer2 has single uniform track structure
[03/17 13:46:50   3495] [NR-eagl] Layer3 has single uniform track structure
[03/17 13:46:50   3495] [NR-eagl] Layer4 has single uniform track structure
[03/17 13:46:50   3495] [NR-eagl] Layer5 has single uniform track structure
[03/17 13:46:50   3495] [NR-eagl] Layer6 has single uniform track structure
[03/17 13:46:50   3495] [NR-eagl] Layer7 has single uniform track structure
[03/17 13:46:50   3495] [NR-eagl] Layer8 has single uniform track structure
[03/17 13:46:50   3495] (I)       build grid graph end
[03/17 13:46:50   3495] (I)       Layer1   numNetMinLayer=30761
[03/17 13:46:50   3495] (I)       Layer2   numNetMinLayer=0
[03/17 13:46:50   3495] (I)       Layer3   numNetMinLayer=141
[03/17 13:46:50   3495] (I)       Layer4   numNetMinLayer=0
[03/17 13:46:50   3495] (I)       Layer5   numNetMinLayer=0
[03/17 13:46:50   3495] (I)       Layer6   numNetMinLayer=0
[03/17 13:46:50   3495] (I)       Layer7   numNetMinLayer=88
[03/17 13:46:50   3495] (I)       Layer8   numNetMinLayer=0
[03/17 13:46:50   3495] (I)       numViaLayers=7
[03/17 13:46:50   3495] (I)       end build via table
[03/17 13:46:50   3495] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7032 numBumpBlks=0 numBoundaryFakeBlks=0
[03/17 13:46:50   3495] [NR-eagl] numPreroutedNet = 94  numPreroutedWires = 11983
[03/17 13:46:50   3495] (I)       readDataFromPlaceDB
[03/17 13:46:50   3495] (I)       Read net information..
[03/17 13:46:50   3495] [NR-eagl] Read numTotalNets=30990  numIgnoredNets=94
[03/17 13:46:50   3495] (I)       Read testcase time = 0.010 seconds
[03/17 13:46:50   3495] 
[03/17 13:46:50   3495] (I)       totalPins=94270  totalGlobalPin=86792 (92.07%)
[03/17 13:46:50   3495] (I)       Model blockage into capacity
[03/17 13:46:50   3495] (I)       Read numBlocks=7032  numPreroutedWires=11983  numCapScreens=0
[03/17 13:46:50   3495] (I)       blocked area on Layer1 : 0  (0.00%)
[03/17 13:46:50   3495] (I)       blocked area on Layer2 : 41852544000  (6.35%)
[03/17 13:46:50   3495] (I)       blocked area on Layer3 : 14119600000  (2.14%)
[03/17 13:46:50   3495] (I)       blocked area on Layer4 : 111056120000  (16.85%)
[03/17 13:46:50   3495] (I)       blocked area on Layer5 : 0  (0.00%)
[03/17 13:46:50   3495] (I)       blocked area on Layer6 : 0  (0.00%)
[03/17 13:46:50   3495] (I)       blocked area on Layer7 : 0  (0.00%)
[03/17 13:46:50   3495] (I)       blocked area on Layer8 : 0  (0.00%)
[03/17 13:46:50   3495] (I)       Modeling time = 0.020 seconds
[03/17 13:46:50   3495] 
[03/17 13:46:50   3495] (I)       Number of ignored nets = 94
[03/17 13:46:50   3495] (I)       Number of fixed nets = 94.  Ignored: Yes
[03/17 13:46:50   3495] (I)       Number of clock nets = 141.  Ignored: No
[03/17 13:46:50   3495] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 13:46:50   3495] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 13:46:50   3495] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 13:46:50   3495] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 13:46:50   3495] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 13:46:50   3495] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 13:46:50   3495] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 13:46:50   3495] [NR-eagl] There are 47 clock nets ( 47 with NDR ).
[03/17 13:46:50   3495] (I)       Before initializing earlyGlobalRoute syMemory usage = 1502.6 MB
[03/17 13:46:50   3495] (I)       Layer1  viaCost=300.00
[03/17 13:46:50   3495] (I)       Layer2  viaCost=100.00
[03/17 13:46:50   3495] (I)       Layer3  viaCost=100.00
[03/17 13:46:50   3495] (I)       Layer4  viaCost=100.00
[03/17 13:46:50   3495] (I)       Layer5  viaCost=100.00
[03/17 13:46:50   3495] (I)       Layer6  viaCost=200.00
[03/17 13:46:50   3495] (I)       Layer7  viaCost=100.00
[03/17 13:46:50   3495] (I)       ---------------------Grid Graph Info--------------------
[03/17 13:46:50   3495] (I)       routing area        :  (0, 0) - (813200, 810400)
[03/17 13:46:50   3495] (I)       core area           :  (20000, 20000) - (793200, 790400)
[03/17 13:46:50   3495] (I)       Site Width          :   400  (dbu)
[03/17 13:46:50   3495] (I)       Row Height          :  3600  (dbu)
[03/17 13:46:50   3495] (I)       GCell Width         :  3600  (dbu)
[03/17 13:46:50   3495] (I)       GCell Height        :  3600  (dbu)
[03/17 13:46:50   3495] (I)       grid                :   226   225     8
[03/17 13:46:50   3495] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 13:46:50   3495] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 13:46:50   3495] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 13:46:50   3495] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 13:46:50   3495] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 13:46:50   3495] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/17 13:46:50   3495] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 13:46:50   3495] (I)       Total num of tracks :     0  2033  2025  2033  2025  2033   506   508
[03/17 13:46:50   3495] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 13:46:50   3495] (I)       --------------------------------------------------------
[03/17 13:46:50   3495] 
[03/17 13:46:50   3495] [NR-eagl] ============ Routing rule table ============
[03/17 13:46:50   3495] [NR-eagl] Rule id 0. Nets 30849 
[03/17 13:46:50   3495] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/17 13:46:50   3495] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 13:46:50   3495] [NR-eagl] Rule id 1. Nets 47 
[03/17 13:46:50   3495] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/17 13:46:50   3495] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/17 13:46:50   3495] [NR-eagl] ========================================
[03/17 13:46:50   3495] [NR-eagl] 
[03/17 13:46:50   3495] (I)       After initializing earlyGlobalRoute syMemory usage = 1502.6 MB
[03/17 13:46:50   3495] (I)       Loading and dumping file time : 0.25 seconds
[03/17 13:46:50   3495] (I)       ============= Initialization =============
[03/17 13:46:50   3495] (I)       total 2D Cap : 228656 = (114356 H, 114300 V)
[03/17 13:46:50   3495] [NR-eagl] Layer group 1: route 88 net(s) in layer range [7, 8]
[03/17 13:46:50   3495] (I)       ============  Phase 1a Route ============
[03/17 13:46:50   3495] (I)       Phase 1a runs 0.00 seconds
[03/17 13:46:50   3495] (I)       Usage: 3817 = (957 H, 2860 V) = (0.84% H, 2.50% V) = (1.723e+03um H, 5.148e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1b Route ============
[03/17 13:46:50   3495] (I)       Usage: 3817 = (957 H, 2860 V) = (0.84% H, 2.50% V) = (1.723e+03um H, 5.148e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.870600e+03um
[03/17 13:46:50   3495] (I)       ============  Phase 1c Route ============
[03/17 13:46:50   3495] (I)       Usage: 3817 = (957 H, 2860 V) = (0.84% H, 2.50% V) = (1.723e+03um H, 5.148e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1d Route ============
[03/17 13:46:50   3495] (I)       Usage: 3817 = (957 H, 2860 V) = (0.84% H, 2.50% V) = (1.723e+03um H, 5.148e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1e Route ============
[03/17 13:46:50   3495] (I)       Phase 1e runs 0.00 seconds
[03/17 13:46:50   3495] (I)       Usage: 3817 = (957 H, 2860 V) = (0.84% H, 2.50% V) = (1.723e+03um H, 5.148e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.870600e+03um
[03/17 13:46:50   3495] [NR-eagl] 
[03/17 13:46:50   3495] (I)       dpBasedLA: time=0.00  totalOF=704  totalVia=4453  totalWL=3817  total(Via+WL)=8270 
[03/17 13:46:50   3495] (I)       total 2D Cap : 832279 = (444086 H, 388193 V)
[03/17 13:46:50   3495] [NR-eagl] Layer group 2: route 47 net(s) in layer range [3, 4]
[03/17 13:46:50   3495] (I)       ============  Phase 1a Route ============
[03/17 13:46:50   3495] (I)       Phase 1a runs 0.00 seconds
[03/17 13:46:50   3495] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/17 13:46:50   3495] (I)       Usage: 3913 = (991 H, 2922 V) = (0.22% H, 0.75% V) = (1.784e+03um H, 5.260e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1b Route ============
[03/17 13:46:50   3495] (I)       Phase 1b runs 0.00 seconds
[03/17 13:46:50   3495] (I)       Usage: 3913 = (991 H, 2922 V) = (0.22% H, 0.75% V) = (1.784e+03um H, 5.260e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.728000e+02um
[03/17 13:46:50   3495] (I)       ============  Phase 1c Route ============
[03/17 13:46:50   3495] (I)       Level2 Grid: 46 x 45
[03/17 13:46:50   3495] (I)       Phase 1c runs 0.00 seconds
[03/17 13:46:50   3495] (I)       Usage: 3913 = (991 H, 2922 V) = (0.22% H, 0.75% V) = (1.784e+03um H, 5.260e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1d Route ============
[03/17 13:46:50   3495] (I)       Phase 1d runs 0.00 seconds
[03/17 13:46:50   3495] (I)       Usage: 3913 = (991 H, 2922 V) = (0.22% H, 0.75% V) = (1.784e+03um H, 5.260e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1e Route ============
[03/17 13:46:50   3495] (I)       Phase 1e runs 0.00 seconds
[03/17 13:46:50   3495] (I)       Usage: 3913 = (991 H, 2922 V) = (0.22% H, 0.75% V) = (1.784e+03um H, 5.260e+03um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.728000e+02um
[03/17 13:46:50   3495] [NR-eagl] 
[03/17 13:46:50   3495] (I)       dpBasedLA: time=0.00  totalOF=710  totalVia=162  totalWL=96  total(Via+WL)=258 
[03/17 13:46:50   3495] (I)       total 2D Cap : 2390377 = (1016092 H, 1374285 V)
[03/17 13:46:50   3495] [NR-eagl] Layer group 3: route 30761 net(s) in layer range [2, 8]
[03/17 13:46:50   3495] (I)       ============  Phase 1a Route ============
[03/17 13:46:50   3495] (I)       Phase 1a runs 0.06 seconds
[03/17 13:46:50   3495] (I)       Usage: 188515 = (76915 H, 111600 V) = (7.57% H, 8.12% V) = (1.384e+05um H, 2.009e+05um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1b Route ============
[03/17 13:46:50   3495] (I)       Usage: 188515 = (76915 H, 111600 V) = (7.57% H, 8.12% V) = (1.384e+05um H, 2.009e+05um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.322836e+05um
[03/17 13:46:50   3495] (I)       ============  Phase 1c Route ============
[03/17 13:46:50   3495] (I)       Usage: 188515 = (76915 H, 111600 V) = (7.57% H, 8.12% V) = (1.384e+05um H, 2.009e+05um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1d Route ============
[03/17 13:46:50   3495] (I)       Usage: 188515 = (76915 H, 111600 V) = (7.57% H, 8.12% V) = (1.384e+05um H, 2.009e+05um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============  Phase 1e Route ============
[03/17 13:46:50   3495] (I)       Phase 1e runs 0.00 seconds
[03/17 13:46:50   3495] (I)       Usage: 188515 = (76915 H, 111600 V) = (7.57% H, 8.12% V) = (1.384e+05um H, 2.009e+05um V)
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.322836e+05um
[03/17 13:46:50   3495] [NR-eagl] 
[03/17 13:46:50   3495] (I)       dpBasedLA: time=0.05  totalOF=3187  totalVia=162529  totalWL=184595  total(Via+WL)=347124 
[03/17 13:46:50   3495] (I)       ============  Phase 1l Route ============
[03/17 13:46:50   3495] (I)       Total Global Routing Runtime: 0.23 seconds
[03/17 13:46:50   3495] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 13:46:50   3495] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 13:46:50   3495] (I)       
[03/17 13:46:50   3495] (I)       ============= track Assignment ============
[03/17 13:46:50   3495] (I)       extract Global 3D Wires
[03/17 13:46:50   3495] (I)       Extract Global WL : time=0.01
[03/17 13:46:50   3495] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 13:46:50   3495] (I)       Initialization real time=0.01 seconds
[03/17 13:46:50   3496] (I)       Kernel real time=0.27 seconds
[03/17 13:46:50   3496] (I)       End Greedy Track Assignment
[03/17 13:46:50   3496] [NR-eagl] Layer1(M1)(F) length: 3.340000e+01um, number of vias: 97573
[03/17 13:46:50   3496] [NR-eagl] Layer2(M2)(V) length: 1.418483e+05um, number of vias: 129215
[03/17 13:46:50   3496] [NR-eagl] Layer3(M3)(H) length: 1.425124e+05um, number of vias: 10897
[03/17 13:46:50   3496] [NR-eagl] Layer4(M4)(V) length: 5.689570e+04um, number of vias: 2882
[03/17 13:46:50   3496] [NR-eagl] Layer5(M5)(H) length: 1.495437e+04um, number of vias: 1974
[03/17 13:46:50   3496] [NR-eagl] Layer6(M6)(V) length: 1.937861e+04um, number of vias: 621
[03/17 13:46:50   3496] [NR-eagl] Layer7(M7)(H) length: 1.774700e+03um, number of vias: 673
[03/17 13:46:50   3496] [NR-eagl] Layer8(M8)(V) length: 5.524800e+03um, number of vias: 0
[03/17 13:46:50   3496] [NR-eagl] Total length: 3.829223e+05um, number of vias: 243835
[03/17 13:46:51   3496] [NR-eagl] End Peak syMemory usage = 1459.9 MB
[03/17 13:46:51   3496] [NR-eagl] Early Global Router Kernel+IO runtime : 1.15 seconds
[03/17 13:46:51   3496] Extraction called for design 'mac_array' of instances=29441 and nets=31069 using extraction engine 'preRoute' .
[03/17 13:46:51   3496] PreRoute RC Extraction called for design mac_array.
[03/17 13:46:51   3496] RC Extraction called in multi-corner(2) mode.
[03/17 13:46:51   3496] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:46:51   3496] RCMode: PreRoute
[03/17 13:46:51   3496]       RC Corner Indexes            0       1   
[03/17 13:46:51   3496] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:46:51   3496] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:46:51   3496] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:46:51   3496] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:46:51   3496] Shrink Factor                : 1.00000
[03/17 13:46:51   3496] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:46:51   3496] Using capacitance table file ...
[03/17 13:46:51   3496] Updating RC grid for preRoute extraction ...
[03/17 13:46:51   3496] Initializing multi-corner capacitance tables ... 
[03/17 13:46:51   3496] Initializing multi-corner resistance tables ...
[03/17 13:46:51   3496] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1454.918M)
[03/17 13:46:51   3497] Compute RC Scale Done ...
[03/17 13:46:51   3497] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 13:46:51   3497] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/17 13:46:51   3497] 
[03/17 13:46:51   3497] ** np local hotspot detection info verbose **
[03/17 13:46:51   3497] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/17 13:46:51   3497] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/17 13:46:51   3497] 
[03/17 13:46:52   3497] #################################################################################
[03/17 13:46:52   3497] # Design Stage: PreRoute
[03/17 13:46:52   3497] # Design Name: mac_array
[03/17 13:46:52   3497] # Design Mode: 65nm
[03/17 13:46:52   3497] # Analysis Mode: MMMC Non-OCV 
[03/17 13:46:52   3497] # Parasitics Mode: No SPEF/RCDB
[03/17 13:46:52   3497] # Signoff Settings: SI Off 
[03/17 13:46:52   3497] #################################################################################
[03/17 13:46:52   3498] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:46:52   3498] Calculate delays in BcWc mode...
[03/17 13:46:52   3498] Topological Sorting (CPU = 0:00:00.1, MEM = 1510.2M, InitMEM = 1510.2M)
[03/17 13:46:56   3501] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:46:56   3501] End delay calculation. (MEM=1545.75 CPU=0:00:03.3 REAL=0:00:03.0)
[03/17 13:46:56   3501] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1545.8M) ***
[03/17 13:46:56   3502] Begin: GigaOpt postEco DRV Optimization
[03/17 13:46:56   3502] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:46:56   3502] Info: 141 clock nets excluded from IPO operation.
[03/17 13:46:56   3502] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:46:56   3502] #spOpts: N=65 mergeVia=F 
[03/17 13:46:57   3502] Core basic site is core
[03/17 13:46:57   3502] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:46:59   3505] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:46:59   3505] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/17 13:46:59   3505] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:46:59   3505] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/17 13:46:59   3505] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:46:59   3505] DEBUG: @coeDRVCandCache::init.
[03/17 13:47:00   3505] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 13:47:00   3505] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.05 |          0|          0|          0|  71.87  |            |           |
[03/17 13:47:00   3505] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 13:47:00   3505] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.05 |          0|          0|          0|  71.87  |   0:00:00.0|    1622.1M|
[03/17 13:47:00   3505] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 13:47:00   3505] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:47:00   3505] Layer 3 has 141 constrained nets 
[03/17 13:47:00   3505] Layer 7 has 49 constrained nets 
[03/17 13:47:00   3505] **** End NDR-Layer Usage Statistics ****
[03/17 13:47:00   3505] 
[03/17 13:47:00   3505] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1622.1M) ***
[03/17 13:47:00   3505] 
[03/17 13:47:00   3505] DEBUG: @coeDRVCandCache::cleanup.
[03/17 13:47:00   3505] End: GigaOpt postEco DRV Optimization
[03/17 13:47:00   3505] GigaOpt: WNS changes after routing: -0.042 -> -0.053 (bump = 0.011)
[03/17 13:47:00   3505] Begin: GigaOpt postEco optimization
[03/17 13:47:00   3505] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:47:00   3505] Info: 141 clock nets excluded from IPO operation.
[03/17 13:47:00   3505] PhyDesignGrid: maxLocalDensity 1.00
[03/17 13:47:00   3505] #spOpts: N=65 mergeVia=F 
[03/17 13:47:02   3508] *info: 141 clock nets excluded
[03/17 13:47:02   3508] *info: 2 special nets excluded.
[03/17 13:47:02   3508] *info: 79 no-driver nets excluded.
[03/17 13:47:02   3508] *info: 94 nets with fixed/cover wires excluded.
[03/17 13:47:03   3508] ** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -6.199 Density 71.87
[03/17 13:47:03   3508] Optimizer WNS Pass 0
[03/17 13:47:03   3509] Active Path Group: reg2reg  
[03/17 13:47:03   3509] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:03   3509] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:47:03   3509] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:03   3509] |  -0.053|   -0.053|  -6.199|   -6.199|    71.87%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:47:03   3509] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:47:09   3515] |  -0.050|   -0.050|  -6.114|   -6.114|    71.88%|   0:00:06.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:47:09   3515] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:47:09   3515] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:09   3515] 
[03/17 13:47:09   3515] *** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:06.0 mem=1626.3M) ***
[03/17 13:47:09   3515] 
[03/17 13:47:09   3515] *** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=1626.3M) ***
[03/17 13:47:09   3515] ** GigaOpt Optimizer WNS Slack -0.050 TNS Slack -6.114 Density 71.88
[03/17 13:47:09   3515] *** Starting refinePlace (0:58:35 mem=1626.3M) ***
[03/17 13:47:09   3515] Total net bbox length = 3.309e+05 (1.332e+05 1.978e+05) (ext = 1.281e+04)
[03/17 13:47:09   3515] Starting refinePlace ...
[03/17 13:47:10   3515] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:47:10   3515] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:47:10   3515] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1626.3MB) @(0:58:35 - 0:58:36).
[03/17 13:47:10   3515] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:47:10   3515] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1626.3MB
[03/17 13:47:10   3515] Statistics of distance of Instance movement in refine placement:
[03/17 13:47:10   3515]   maximum (X+Y) =         0.00 um
[03/17 13:47:10   3515]   mean    (X+Y) =         0.00 um
[03/17 13:47:10   3515] Summary Report:
[03/17 13:47:10   3515] Instances move: 0 (out of 29366 movable)
[03/17 13:47:10   3515] Mean displacement: 0.00 um
[03/17 13:47:10   3515] Max displacement: 0.00 um 
[03/17 13:47:10   3515] Total instances moved : 0
[03/17 13:47:10   3515] Total net bbox length = 3.309e+05 (1.332e+05 1.978e+05) (ext = 1.281e+04)
[03/17 13:47:10   3515] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1626.3MB
[03/17 13:47:10   3515] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1626.3MB) @(0:58:35 - 0:58:36).
[03/17 13:47:10   3515] *** Finished refinePlace (0:58:36 mem=1626.3M) ***
[03/17 13:47:10   3515] Finished re-routing un-routed nets (0:00:00.0 1626.3M)
[03/17 13:47:10   3515] 
[03/17 13:47:10   3515] 
[03/17 13:47:10   3515] Density : 0.7188
[03/17 13:47:10   3515] Max route overflow : 0.0000
[03/17 13:47:10   3515] 
[03/17 13:47:10   3515] 
[03/17 13:47:10   3515] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1626.3M) ***
[03/17 13:47:10   3516] ** GigaOpt Optimizer WNS Slack -0.050 TNS Slack -6.114 Density 71.88
[03/17 13:47:10   3516] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:47:10   3516] Layer 3 has 141 constrained nets 
[03/17 13:47:10   3516] Layer 7 has 49 constrained nets 
[03/17 13:47:10   3516] **** End NDR-Layer Usage Statistics ****
[03/17 13:47:10   3516] 
[03/17 13:47:10   3516] *** Finish post-CTS Setup Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=1626.3M) ***
[03/17 13:47:10   3516] 
[03/17 13:47:10   3516] End: GigaOpt postEco optimization
[03/17 13:47:10   3516] GigaOpt: WNS changes after postEco optimization: -0.042 -> -0.050 (bump = 0.008)
[03/17 13:47:10   3516] GigaOpt: Skipping nonLegal postEco optimization
[03/17 13:47:11   3516] Design TNS changes after trial route: -4.657 -> -6.014
[03/17 13:47:11   3516] Begin: GigaOpt TNS recovery
[03/17 13:47:11   3516] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:47:11   3516] Info: 141 clock nets excluded from IPO operation.
[03/17 13:47:11   3516] PhyDesignGrid: maxLocalDensity 1.00
[03/17 13:47:11   3516] #spOpts: N=65 
[03/17 13:47:13   3518] *info: 141 clock nets excluded
[03/17 13:47:13   3518] *info: 2 special nets excluded.
[03/17 13:47:13   3518] *info: 79 no-driver nets excluded.
[03/17 13:47:13   3518] *info: 94 nets with fixed/cover wires excluded.
[03/17 13:47:14   3519] ** GigaOpt Optimizer WNS Slack -0.050 TNS Slack -6.114 Density 71.88
[03/17 13:47:14   3519] Optimizer TNS Opt
[03/17 13:47:14   3519] Active Path Group: reg2reg  
[03/17 13:47:14   3519] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:14   3519] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:47:14   3519] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:14   3519] |  -0.050|   -0.050|  -6.114|   -6.114|    71.88%|   0:00:00.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:47:14   3519] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:47:18   3524] |  -0.050|   -0.050|  -5.948|   -5.948|    71.88%|   0:00:04.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:47:18   3524] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:47:19   3524] |  -0.050|   -0.050|  -5.905|   -5.905|    71.90%|   0:00:01.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:47:19   3524] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:47:22   3528] |  -0.050|   -0.050|  -5.710|   -5.710|    71.91%|   0:00:03.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:47:22   3528] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:47:23   3529] |  -0.050|   -0.050|  -5.704|   -5.704|    71.93%|   0:00:01.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/17 13:47:23   3529] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/17 13:47:27   3532] |  -0.050|   -0.050|  -5.582|   -5.582|    71.93%|   0:00:04.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:47:27   3532] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:47:27   3533] |  -0.050|   -0.050|  -5.563|   -5.563|    71.94%|   0:00:00.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/17 13:47:27   3533] |        |         |        |         |          |            |        |          |         | reg_18_/D                                          |
[03/17 13:47:30   3535] |  -0.050|   -0.050|  -5.506|   -5.506|    71.94%|   0:00:03.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:47:30   3535] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:47:30   3536] |  -0.050|   -0.050|  -5.504|   -5.504|    71.94%|   0:00:00.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:47:30   3536] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:47:30   3536] |  -0.050|   -0.050|  -5.493|   -5.493|    71.95%|   0:00:00.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:47:30   3536] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:47:30   3536] |  -0.050|   -0.050|  -5.490|   -5.490|    71.95%|   0:00:00.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:47:30   3536] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:47:31   3537] |  -0.050|   -0.050|  -5.486|   -5.486|    71.95%|   0:00:01.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product6_ |
[03/17 13:47:31   3537] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 13:47:32   3538] |  -0.050|   -0.050|  -5.487|   -5.487|    71.95%|   0:00:01.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:47:32   3538] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:47:32   3538] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:32   3538] 
[03/17 13:47:32   3538] *** Finish Core Optimize Step (cpu=0:00:18.2 real=0:00:18.0 mem=1626.3M) ***
[03/17 13:47:32   3538] 
[03/17 13:47:32   3538] *** Finished Optimize Step Cumulative (cpu=0:00:18.3 real=0:00:18.0 mem=1626.3M) ***
[03/17 13:47:32   3538] ** GigaOpt Optimizer WNS Slack -0.050 TNS Slack -5.487 Density 71.95
[03/17 13:47:32   3538] *** Starting refinePlace (0:58:58 mem=1626.3M) ***
[03/17 13:47:32   3538] Total net bbox length = 3.311e+05 (1.333e+05 1.979e+05) (ext = 1.281e+04)
[03/17 13:47:32   3538] Starting refinePlace ...
[03/17 13:47:32   3538] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:47:32   3538] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:47:32   3538] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1626.3MB) @(0:58:58 - 0:58:58).
[03/17 13:47:32   3538] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:47:32   3538] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1626.3MB
[03/17 13:47:32   3538] Statistics of distance of Instance movement in refine placement:
[03/17 13:47:32   3538]   maximum (X+Y) =         0.00 um
[03/17 13:47:32   3538]   mean    (X+Y) =         0.00 um
[03/17 13:47:32   3538] Summary Report:
[03/17 13:47:32   3538] Instances move: 0 (out of 29383 movable)
[03/17 13:47:32   3538] Mean displacement: 0.00 um
[03/17 13:47:32   3538] Max displacement: 0.00 um 
[03/17 13:47:32   3538] Total instances moved : 0
[03/17 13:47:32   3538] Total net bbox length = 3.311e+05 (1.333e+05 1.979e+05) (ext = 1.281e+04)
[03/17 13:47:32   3538] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1626.3MB
[03/17 13:47:32   3538] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1626.3MB) @(0:58:58 - 0:58:58).
[03/17 13:47:32   3538] *** Finished refinePlace (0:58:59 mem=1626.3M) ***
[03/17 13:47:33   3538] Finished re-routing un-routed nets (0:00:00.0 1626.3M)
[03/17 13:47:33   3538] 
[03/17 13:47:33   3538] 
[03/17 13:47:33   3538] Density : 0.7195
[03/17 13:47:33   3538] Max route overflow : 0.0000
[03/17 13:47:33   3538] 
[03/17 13:47:33   3538] 
[03/17 13:47:33   3538] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1626.3M) ***
[03/17 13:47:33   3538] ** GigaOpt Optimizer WNS Slack -0.050 TNS Slack -5.487 Density 71.95
[03/17 13:47:33   3538] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:47:33   3538] Layer 3 has 141 constrained nets 
[03/17 13:47:33   3538] Layer 7 has 49 constrained nets 
[03/17 13:47:33   3538] **** End NDR-Layer Usage Statistics ****
[03/17 13:47:33   3538] 
[03/17 13:47:33   3538] *** Finish post-CTS Setup Fixing (cpu=0:00:19.5 real=0:00:20.0 mem=1626.3M) ***
[03/17 13:47:33   3538] 
[03/17 13:47:33   3539] End: GigaOpt TNS recovery
[03/17 13:47:33   3539] *** Steiner Routed Nets: 0.148%; Threshold: 100; Threshold for Hold: 100
[03/17 13:47:33   3539] Re-routed 0 nets
[03/17 13:47:33   3539] Begin: GigaOpt Optimization in post-eco TNS mode
[03/17 13:47:33   3539] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:47:33   3539] Info: 141 clock nets excluded from IPO operation.
[03/17 13:47:33   3539] PhyDesignGrid: maxLocalDensity 1.00
[03/17 13:47:33   3539] #spOpts: N=65 
[03/17 13:47:35   3541] *info: 141 clock nets excluded
[03/17 13:47:35   3541] *info: 2 special nets excluded.
[03/17 13:47:35   3541] *info: 79 no-driver nets excluded.
[03/17 13:47:35   3541] *info: 94 nets with fixed/cover wires excluded.
[03/17 13:47:36   3542] ** GigaOpt Optimizer WNS Slack -0.050 TNS Slack -5.487 Density 71.95
[03/17 13:47:36   3542] Optimizer TNS Opt
[03/17 13:47:36   3542] Active Path Group: reg2reg  
[03/17 13:47:36   3542] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:36   3542] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:47:36   3542] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:36   3542] |  -0.050|   -0.050|  -5.487|   -5.487|    71.95%|   0:00:00.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:47:36   3542] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:47:37   3543] |  -0.050|   -0.050|  -5.487|   -5.487|    71.95%|   0:00:01.0| 1626.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:47:37   3543] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:47:37   3543] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:47:37   3543] 
[03/17 13:47:37   3543] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1626.3M) ***
[03/17 13:47:37   3543] 
[03/17 13:47:37   3543] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1626.3M) ***
[03/17 13:47:37   3543] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:47:37   3543] Layer 3 has 141 constrained nets 
[03/17 13:47:37   3543] Layer 7 has 49 constrained nets 
[03/17 13:47:37   3543] **** End NDR-Layer Usage Statistics ****
[03/17 13:47:37   3543] 
[03/17 13:47:37   3543] *** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1626.3M) ***
[03/17 13:47:37   3543] 
[03/17 13:47:37   3543] End: GigaOpt Optimization in post-eco TNS mode
[03/17 13:47:37   3543] **optDesign ... cpu = 0:08:44, real = 0:08:44, mem = 1477.5M, totSessionCpu=0:59:04 **
[03/17 13:47:37   3543] ** Profile ** Start :  cpu=0:00:00.0, mem=1477.5M
[03/17 13:47:37   3543] ** Profile ** Other data :  cpu=0:00:00.1, mem=1477.5M
[03/17 13:47:38   3543] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1485.5M
[03/17 13:47:38   3544] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1485.5M
[03/17 13:47:38   3544] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.050  | -0.050  |  0.025  |
|           TNS (ns):| -5.487  | -5.487  |  0.000  |
|    Violating Paths:|   271   |   271   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.953%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1485.5M
[03/17 13:47:38   3544] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:47:38   3544] Info: 141 clock nets excluded from IPO operation.
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Begin Power Analysis
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544]     0.00V	    VSS
[03/17 13:47:38   3544]     0.90V	    VDD
[03/17 13:47:38   3544] Begin Processing Timing Library for Power Calculation
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Begin Processing Timing Library for Power Calculation
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Begin Processing Power Net/Grid for Power Calculation
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.96MB/1208.96MB)
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Begin Processing Timing Window Data for Power Calculation
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.96MB/1208.96MB)
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Begin Processing User Attributes
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.96MB/1208.96MB)
[03/17 13:47:38   3544] 
[03/17 13:47:38   3544] Begin Processing Signal Activity
[03/17 13:47:38   3544] 
[03/17 13:47:40   3546] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1209.83MB/1209.83MB)
[03/17 13:47:40   3546] 
[03/17 13:47:40   3546] Begin Power Computation
[03/17 13:47:40   3546] 
[03/17 13:47:40   3546]       ----------------------------------------------------------
[03/17 13:47:40   3546]       # of cell(s) missing both power/leakage table: 0
[03/17 13:47:40   3546]       # of cell(s) missing power table: 0
[03/17 13:47:40   3546]       # of cell(s) missing leakage table: 0
[03/17 13:47:40   3546]       # of MSMV cell(s) missing power_level: 0
[03/17 13:47:40   3546]       ----------------------------------------------------------
[03/17 13:47:40   3546] 
[03/17 13:47:40   3546] 
[03/17 13:47:44   3549] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1209.83MB/1209.83MB)
[03/17 13:47:44   3549] 
[03/17 13:47:44   3549] Begin Processing User Attributes
[03/17 13:47:44   3549] 
[03/17 13:47:44   3549] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.83MB/1209.83MB)
[03/17 13:47:44   3549] 
[03/17 13:47:44   3549] Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1209.83MB/1209.83MB)
[03/17 13:47:44   3549] 
[03/17 13:47:45   3550]   Timing Snapshot: (REF)
[03/17 13:47:45   3550]      Weighted WNS: -0.050
[03/17 13:47:45   3550]       All  PG WNS: -0.050
[03/17 13:47:45   3550]       High PG WNS: -0.050
[03/17 13:47:45   3550]       All  PG TNS: -5.487
[03/17 13:47:45   3550]       High PG TNS: -5.487
[03/17 13:47:45   3550]          Tran DRV: 0
[03/17 13:47:45   3550]           Cap DRV: 0
[03/17 13:47:45   3550]        Fanout DRV: 0
[03/17 13:47:45   3550]            Glitch: 0
[03/17 13:47:45   3550]    Category Slack: { [L, -0.050] [H, -0.050] }
[03/17 13:47:45   3550] 
[03/17 13:47:45   3550] Begin: Power Optimization
[03/17 13:47:45   3550] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:47:45   3550] #spOpts: N=65 mergeVia=F 
[03/17 13:47:46   3551] Reclaim Optimization WNS Slack -0.050  TNS Slack -5.487 Density 71.95
[03/17 13:47:46   3551] +----------+---------+--------+--------+------------+--------+
[03/17 13:47:46   3551] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 13:47:46   3551] +----------+---------+--------+--------+------------+--------+
[03/17 13:47:46   3551] |    71.95%|        -|  -0.050|  -5.487|   0:00:00.0| 1634.3M|
[03/17 13:47:49   3555] |    71.95%|        0|  -0.050|  -5.487|   0:00:03.0| 1634.3M|
[03/17 13:48:07   3573] |    71.95%|       63|  -0.050|  -5.462|   0:00:18.0| 1634.3M|
[03/17 13:48:41   3607] |    71.76%|      249|  -0.050|  -5.475|   0:00:34.0| 1626.6M|
[03/17 13:48:42   3608] |    71.75%|       13|  -0.050|  -5.476|   0:00:01.0| 1626.6M|
[03/17 13:48:57   3623] |    71.61%|     3103|  -0.050|  -5.422|   0:00:15.0| 1632.2M|
[03/17 13:48:59   3625] |    71.60%|       99|  -0.050|  -5.420|   0:00:02.0| 1632.2M|
[03/17 13:48:59   3625] +----------+---------+--------+--------+------------+--------+
[03/17 13:48:59   3625] Reclaim Optimization End WNS Slack -0.050  TNS Slack -5.420 Density 71.60
[03/17 13:48:59   3625] 
[03/17 13:48:59   3625] ** Summary: Restruct = 262 Buffer Deletion = 0 Declone = 0 Resize = 3210 **
[03/17 13:48:59   3625] --------------------------------------------------------------
[03/17 13:48:59   3625] |                                   | Total     | Sequential |
[03/17 13:48:59   3625] --------------------------------------------------------------
[03/17 13:48:59   3625] | Num insts resized                 |    2655  |      51    |
[03/17 13:48:59   3625] | Num insts undone                  |      12  |       1    |
[03/17 13:48:59   3625] | Num insts Downsized               |     204  |      49    |
[03/17 13:48:59   3625] | Num insts Samesized               |    2451  |       2    |
[03/17 13:48:59   3625] | Num insts Upsized                 |       0  |       0    |
[03/17 13:48:59   3625] | Num multiple commits+uncommits    |     535  |       -    |
[03/17 13:48:59   3625] --------------------------------------------------------------
[03/17 13:48:59   3625] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:48:59   3625] Layer 3 has 141 constrained nets 
[03/17 13:48:59   3625] Layer 7 has 49 constrained nets 
[03/17 13:48:59   3625] **** End NDR-Layer Usage Statistics ****
[03/17 13:48:59   3625] ** Finished Core Power Optimization (cpu = 0:01:14) (real = 0:01:14) **
[03/17 13:48:59   3625] Executing incremental physical updates
[03/17 13:48:59   3625] #spOpts: N=65 mergeVia=F 
[03/17 13:48:59   3625] *** Starting refinePlace (1:00:25 mem=1597.9M) ***
[03/17 13:48:59   3625] Total net bbox length = 3.298e+05 (1.333e+05 1.965e+05) (ext = 1.281e+04)
[03/17 13:48:59   3625] default core: bins with density >  0.75 = 55.2 % ( 267 / 484 )
[03/17 13:48:59   3625] Density distribution unevenness ratio = 9.854%
[03/17 13:48:59   3625] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1597.9MB) @(1:00:25 - 1:00:25).
[03/17 13:48:59   3625] Starting refinePlace ...
[03/17 13:48:59   3625] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:48:59   3625] default core: bins with density >  0.75 = 51.2 % ( 248 / 484 )
[03/17 13:48:59   3625] Density distribution unevenness ratio = 9.571%
[03/17 13:48:59   3625]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:48:59   3625] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1597.9MB) @(1:00:25 - 1:00:26).
[03/17 13:48:59   3625] Move report: preRPlace moves 1109 insts, mean move: 0.46 um, max move: 4.00 um
[03/17 13:48:59   3625] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/U633): (307.20, 60.40) --> (306.80, 64.00)
[03/17 13:48:59   3625] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/17 13:48:59   3625] wireLenOptFixPriorityInst 3390 inst fixed
[03/17 13:49:00   3625] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:49:00   3625] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1597.9MB) @(1:00:26 - 1:00:26).
[03/17 13:49:00   3625] Move report: Detail placement moves 1109 insts, mean move: 0.46 um, max move: 4.00 um
[03/17 13:49:00   3625] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/U633): (307.20, 60.40) --> (306.80, 64.00)
[03/17 13:49:00   3625] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1597.9MB
[03/17 13:49:00   3625] Statistics of distance of Instance movement in refine placement:
[03/17 13:49:00   3625]   maximum (X+Y) =         4.00 um
[03/17 13:49:00   3625]   inst (genblk1_1__mac_col_inst/mac_8in_instance/U633) with max move: (307.2, 60.4) -> (306.8, 64)
[03/17 13:49:00   3625]   mean    (X+Y) =         0.46 um
[03/17 13:49:00   3625] Total instances flipped for legalization: 56
[03/17 13:49:00   3625] Summary Report:
[03/17 13:49:00   3625] Instances move: 1109 (out of 29093 movable)
[03/17 13:49:00   3625] Mean displacement: 0.46 um
[03/17 13:49:00   3625] Max displacement: 4.00 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/U633) (307.2, 60.4) -> (306.8, 64)
[03/17 13:49:00   3625] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/17 13:49:00   3625] Total instances moved : 1109
[03/17 13:49:00   3625] Total net bbox length = 3.301e+05 (1.335e+05 1.966e+05) (ext = 1.281e+04)
[03/17 13:49:00   3625] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1597.9MB
[03/17 13:49:00   3625] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1597.9MB) @(1:00:25 - 1:00:26).
[03/17 13:49:00   3625] *** Finished refinePlace (1:00:26 mem=1597.9M) ***
[03/17 13:49:00   3626]   Timing Snapshot: (TGT)
[03/17 13:49:00   3626]      Weighted WNS: -0.050
[03/17 13:49:00   3626]       All  PG WNS: -0.050
[03/17 13:49:00   3626]       High PG WNS: -0.050
[03/17 13:49:00   3626]       All  PG TNS: -5.420
[03/17 13:49:00   3626]       High PG TNS: -5.420
[03/17 13:49:00   3626]          Tran DRV: 0
[03/17 13:49:00   3626]           Cap DRV: 0
[03/17 13:49:00   3626]        Fanout DRV: 0
[03/17 13:49:00   3626]            Glitch: 0
[03/17 13:49:00   3626]    Category Slack: { [L, -0.050] [H, -0.050] }
[03/17 13:49:00   3626] 
[03/17 13:49:00   3626] Checking setup slack degradation ...
[03/17 13:49:00   3626] 
[03/17 13:49:00   3626] Recovery Manager:
[03/17 13:49:00   3626]   Low  Effort WNS Jump: 0.000 (REF: -0.050, TGT: -0.050, Threshold: 0.010) - Skip
[03/17 13:49:00   3626]   High Effort WNS Jump: 0.000 (REF: -0.050, TGT: -0.050, Threshold: 0.010) - Skip
[03/17 13:49:00   3626]   Low  Effort TNS Jump: 0.000 (REF: -5.487, TGT: -5.420, Threshold: 25.000) - Skip
[03/17 13:49:00   3626]   High Effort TNS Jump: 0.000 (REF: -5.487, TGT: -5.420, Threshold: 25.000) - Skip
[03/17 13:49:00   3626] 
[03/17 13:49:01   3627] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:49:01   3627] Info: 141 clock nets excluded from IPO operation.
[03/17 13:49:01   3627] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:49:01   3627] #spOpts: N=65 mergeVia=F 
[03/17 13:49:03   3629] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:49:03   3629] Info: 141 clock nets excluded from IPO operation.
[03/17 13:49:04   3630] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:49:04   3630] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 13:49:04   3630] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:49:04   3630] |  -0.050|   -0.050|  -5.420|   -5.420|    71.60%|   0:00:00.0| 1632.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/out_reg_2 |
[03/17 13:49:04   3630] |        |         |        |         |          |            |        |          |         | 0_/D                                               |
[03/17 13:49:05   3631] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] *** Finish post-CTS Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1632.2M) ***
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] *** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1632.2M) ***
[03/17 13:49:05   3631] **** Begin NDR-Layer Usage Statistics ****
[03/17 13:49:05   3631] Layer 3 has 141 constrained nets 
[03/17 13:49:05   3631] Layer 7 has 49 constrained nets 
[03/17 13:49:05   3631] **** End NDR-Layer Usage Statistics ****
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Begin Power Analysis
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631]     0.00V	    VSS
[03/17 13:49:05   3631]     0.90V	    VDD
[03/17 13:49:05   3631] Begin Processing Timing Library for Power Calculation
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Begin Processing Timing Library for Power Calculation
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Begin Processing Power Net/Grid for Power Calculation
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.21MB/1255.21MB)
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Begin Processing Timing Window Data for Power Calculation
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.21MB/1255.21MB)
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Begin Processing User Attributes
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.21MB/1255.21MB)
[03/17 13:49:05   3631] 
[03/17 13:49:05   3631] Begin Processing Signal Activity
[03/17 13:49:05   3631] 
[03/17 13:49:07   3633] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1255.22MB/1255.22MB)
[03/17 13:49:07   3633] 
[03/17 13:49:07   3633] Begin Power Computation
[03/17 13:49:07   3633] 
[03/17 13:49:07   3633]       ----------------------------------------------------------
[03/17 13:49:07   3633]       # of cell(s) missing both power/leakage table: 0
[03/17 13:49:07   3633]       # of cell(s) missing power table: 0
[03/17 13:49:07   3633]       # of cell(s) missing leakage table: 0
[03/17 13:49:07   3633]       # of MSMV cell(s) missing power_level: 0
[03/17 13:49:07   3633]       ----------------------------------------------------------
[03/17 13:49:07   3633] 
[03/17 13:49:07   3633] 
[03/17 13:49:10   3636] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1255.22MB/1255.22MB)
[03/17 13:49:10   3636] 
[03/17 13:49:10   3636] Begin Processing User Attributes
[03/17 13:49:10   3636] 
[03/17 13:49:10   3636] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.22MB/1255.22MB)
[03/17 13:49:10   3636] 
[03/17 13:49:10   3636] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1255.22MB/1255.22MB)
[03/17 13:49:10   3636] 
[03/17 13:49:11   3637] *** Finished Leakage Power Optimization (cpu=0:01:26, real=0:01:26, mem=1477.76M, totSessionCpu=1:00:37).
[03/17 13:49:11   3637] Extraction called for design 'mac_array' of instances=29172 and nets=30800 using extraction engine 'preRoute' .
[03/17 13:49:11   3637] PreRoute RC Extraction called for design mac_array.
[03/17 13:49:11   3637] RC Extraction called in multi-corner(2) mode.
[03/17 13:49:11   3637] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:49:11   3637] RCMode: PreRoute
[03/17 13:49:11   3637]       RC Corner Indexes            0       1   
[03/17 13:49:11   3637] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 13:49:11   3637] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 13:49:11   3637] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 13:49:11   3637] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 13:49:11   3637] Shrink Factor                : 1.00000
[03/17 13:49:11   3637] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 13:49:11   3637] Using capacitance table file ...
[03/17 13:49:11   3637] Initializing multi-corner capacitance tables ... 
[03/17 13:49:11   3637] Initializing multi-corner resistance tables ...
[03/17 13:49:11   3637] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1459.215M)
[03/17 13:49:11   3637] doiPBLastSyncSlave
[03/17 13:49:11   3637] #################################################################################
[03/17 13:49:11   3637] # Design Stage: PreRoute
[03/17 13:49:11   3637] # Design Name: mac_array
[03/17 13:49:11   3637] # Design Mode: 65nm
[03/17 13:49:11   3637] # Analysis Mode: MMMC Non-OCV 
[03/17 13:49:11   3637] # Parasitics Mode: No SPEF/RCDB
[03/17 13:49:11   3637] # Signoff Settings: SI Off 
[03/17 13:49:11   3637] #################################################################################
[03/17 13:49:12   3638] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:49:12   3638] Calculate delays in BcWc mode...
[03/17 13:49:12   3638] Topological Sorting (CPU = 0:00:00.1, MEM = 1465.7M, InitMEM = 1461.2M)
[03/17 13:49:16   3642] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:49:16   3642] End delay calculation. (MEM=1539.45 CPU=0:00:03.9 REAL=0:00:04.0)
[03/17 13:49:16   3642] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1539.4M) ***
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Begin Power Analysis
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643]     0.00V	    VSS
[03/17 13:49:17   3643]     0.90V	    VDD
[03/17 13:49:17   3643] Begin Processing Timing Library for Power Calculation
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Begin Processing Timing Library for Power Calculation
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Begin Processing Power Net/Grid for Power Calculation
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1223.87MB/1223.87MB)
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Begin Processing Timing Window Data for Power Calculation
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1223.87MB/1223.87MB)
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Begin Processing User Attributes
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1223.87MB/1223.87MB)
[03/17 13:49:17   3643] 
[03/17 13:49:17   3643] Begin Processing Signal Activity
[03/17 13:49:17   3643] 
[03/17 13:49:18   3644] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1224.01MB/1224.01MB)
[03/17 13:49:18   3644] 
[03/17 13:49:18   3644] Begin Power Computation
[03/17 13:49:18   3644] 
[03/17 13:49:18   3644]       ----------------------------------------------------------
[03/17 13:49:18   3644]       # of cell(s) missing both power/leakage table: 0
[03/17 13:49:18   3644]       # of cell(s) missing power table: 0
[03/17 13:49:18   3644]       # of cell(s) missing leakage table: 0
[03/17 13:49:18   3644]       # of MSMV cell(s) missing power_level: 0
[03/17 13:49:18   3644]       ----------------------------------------------------------
[03/17 13:49:18   3644] 
[03/17 13:49:18   3644] 
[03/17 13:49:22   3648] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1224.01MB/1224.01MB)
[03/17 13:49:22   3648] 
[03/17 13:49:22   3648] Begin Processing User Attributes
[03/17 13:49:22   3648] 
[03/17 13:49:22   3648] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1224.01MB/1224.01MB)
[03/17 13:49:22   3648] 
[03/17 13:49:22   3648] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1224.01MB/1224.01MB)
[03/17 13:49:22   3648] 
[03/17 13:49:22   3648] <optDesign CMD> Restore Using all VT Cells
[03/17 13:49:22   3648] Reported timing to dir ./timingReports
[03/17 13:49:22   3648] **optDesign ... cpu = 0:10:29, real = 0:10:29, mem = 1482.2M, totSessionCpu=1:00:49 **
[03/17 13:49:22   3648] ** Profile ** Start :  cpu=0:00:00.0, mem=1482.2M
[03/17 13:49:22   3648] ** Profile ** Other data :  cpu=0:00:00.1, mem=1482.2M
[03/17 13:49:22   3648] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1490.2M
[03/17 13:49:23   3649] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1480.2M
[03/17 13:49:24   3650] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1480.2M
[03/17 13:49:24   3650] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.050  | -0.050  |  0.024  |
|           TNS (ns):| -5.460  | -5.460  |  0.000  |
|    Violating Paths:|   272   |   272   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.599%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1480.2M
[03/17 13:49:24   3650] **optDesign ... cpu = 0:10:31, real = 0:10:31, mem = 1478.2M, totSessionCpu=1:00:50 **
[03/17 13:49:24   3650] *** Finished optDesign ***
[03/17 13:49:24   3650] 
[03/17 13:49:24   3650] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:39 real=  0:10:38)
[03/17 13:49:24   3650] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:04:00 real=  0:04:00)
[03/17 13:49:24   3650] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:03:32 real=  0:03:32)
[03/17 13:49:24   3650] 	OPT_RUNTIME:            reclaim (count =  4): (cpu=0:00:28.9 real=0:00:29.1)
[03/17 13:49:24   3650] 	OPT_RUNTIME:          phyUpdate (count =  7): (cpu=0:00:09.9 real=0:00:09.1)
[03/17 13:49:24   3650] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:04:05 real=  0:04:06)
[03/17 13:49:24   3650] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:03:48 real=  0:03:49)
[03/17 13:49:24   3650] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:57.9 real=0:00:57.4)
[03/17 13:49:24   3650] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:34 real=  0:01:33)
[03/17 13:49:24   3650] Info: pop threads available for lower-level modules during optimization.
[03/17 13:49:24   3650] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 13:49:24   3650] Set place::cacheFPlanSiteMark to 0
[03/17 13:49:24   3650] 
[03/17 13:49:24   3650] *** Summary of all messages that are not suppressed in this session:
[03/17 13:49:24   3650] Severity  ID               Count  Summary                                  
[03/17 13:49:24   3650] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/17 13:49:24   3650] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/17 13:49:24   3650] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/17 13:49:24   3650] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/17 13:49:24   3650] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/17 13:49:24   3650] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/17 13:49:24   3650] *** Message Summary: 21 warning(s), 0 error(s)
[03/17 13:49:24   3650] 
[03/17 13:49:24   3650] **ccopt_design ... cpu = 0:12:33, real = 0:12:32, mem = 1417.9M, totSessionCpu=1:00:50 **
[03/17 13:49:24   3650] <CMD> set_propagated_clock [all_clocks]
[03/17 13:49:24   3650] <CMD> optDesign -postCTS -hold
[03/17 13:49:24   3650] GigaOpt running with 1 threads.
[03/17 13:49:24   3650] Info: 1 threads available for lower-level modules during optimization.
[03/17 13:49:24   3650] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 13:49:24   3650] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 13:49:24   3650] -setupDynamicPowerViewAsDefaultView false
[03/17 13:49:24   3650]                                            # bool, default=false, private
[03/17 13:49:24   3650] #spOpts: N=65 
[03/17 13:49:24   3650] Core basic site is core
[03/17 13:49:24   3650] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:49:24   3650] #spOpts: N=65 mergeVia=F 
[03/17 13:49:24   3650] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/17 13:49:24   3650] 	Cell FILL1_LL, site bcore.
[03/17 13:49:24   3650] 	Cell FILL_NW_HH, site bcore.
[03/17 13:49:24   3650] 	Cell FILL_NW_LL, site bcore.
[03/17 13:49:24   3650] 	Cell GFILL, site gacore.
[03/17 13:49:24   3650] 	Cell GFILL10, site gacore.
[03/17 13:49:24   3650] 	Cell GFILL2, site gacore.
[03/17 13:49:24   3650] 	Cell GFILL3, site gacore.
[03/17 13:49:24   3650] 	Cell GFILL4, site gacore.
[03/17 13:49:24   3650] 	Cell LVLLHCD1, site bcore.
[03/17 13:49:24   3650] 	Cell LVLLHCD2, site bcore.
[03/17 13:49:24   3650] 	Cell LVLLHCD4, site bcore.
[03/17 13:49:24   3650] 	Cell LVLLHCD8, site bcore.
[03/17 13:49:24   3650] 	Cell LVLLHD1, site bcore.
[03/17 13:49:24   3650] 	Cell LVLLHD2, site bcore.
[03/17 13:49:24   3650] 	Cell LVLLHD4, site bcore.
[03/17 13:49:24   3650] 	Cell LVLLHD8, site bcore.
[03/17 13:49:24   3650] .
[03/17 13:49:25   3651] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1424.0M, totSessionCpu=1:00:52 **
[03/17 13:49:25   3651] *** optDesign -postCTS ***
[03/17 13:49:25   3651] DRC Margin: user margin 0.0
[03/17 13:49:25   3651] Hold Target Slack: user slack 0
[03/17 13:49:25   3651] Setup Target Slack: user slack 0;
[03/17 13:49:25   3651] setUsefulSkewMode -noEcoRoute
[03/17 13:49:25   3651] Start to check current routing status for nets...
[03/17 13:49:25   3651] Using hname+ instead name for net compare
[03/17 13:49:26   3651] All nets are already routed correctly.
[03/17 13:49:26   3651] End to check current routing status for nets (mem=1424.0M)
[03/17 13:49:26   3651] DEL0 does not have usable cells
[03/17 13:49:26   3651]  This may be because it is dont_use, or because it has no LEF.
[03/17 13:49:26   3651]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 13:49:26   3651] Type 'man IMPOPT-3080' for more detail.
[03/17 13:49:26   3651] *info: All cells identified as Buffer and Delay cells:
[03/17 13:49:26   3651] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/17 13:49:26   3651] *info: ------------------------------------------------------------------
[03/17 13:49:26   3651] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/17 13:49:26   3651] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:49:26   3651] #spOpts: N=65 mergeVia=F 
[03/17 13:49:26   3651] Core basic site is core
[03/17 13:49:26   3651] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:49:26   3651] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/17 13:49:26   3651] GigaOpt Hold Optimizer is used
[03/17 13:49:26   3652] Include MVT Delays for Hold Opt
[03/17 13:49:26   3652] <optDesign CMD> fixhold  no -lvt Cells
[03/17 13:49:26   3652] **INFO: Num dontuse cells 396, Num usable cells 467
[03/17 13:49:26   3652] optDesignOneStep: Leakage Power Flow
[03/17 13:49:26   3652] **INFO: Num dontuse cells 396, Num usable cells 467
[03/17 13:49:26   3652] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:52 mem=1424.0M ***
[03/17 13:49:26   3652] Effort level <high> specified for reg2reg path_group
[03/17 13:49:27   3653] **INFO: Starting Blocking QThread with 1 CPU
[03/17 13:49:27   3653]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 13:49:27   3653] #################################################################################
[03/17 13:49:27   3653] # Design Stage: PreRoute
[03/17 13:49:27   3653] # Design Name: mac_array
[03/17 13:49:27   3653] # Design Mode: 65nm
[03/17 13:49:27   3653] # Analysis Mode: MMMC Non-OCV 
[03/17 13:49:27   3653] # Parasitics Mode: No SPEF/RCDB
[03/17 13:49:27   3653] # Signoff Settings: SI Off 
[03/17 13:49:27   3653] #################################################################################
[03/17 13:49:27   3653] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:49:27   3653] Calculate delays in BcWc mode...
[03/17 13:49:27   3653] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/17 13:49:27   3653] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 13:49:27   3653] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:49:27   3653] End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
[03/17 13:49:27   3653] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 0.0M) ***
[03/17 13:49:27   3653] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:00:10.4 mem=0.0M)
[03/17 13:49:27   3653] 
[03/17 13:49:27   3653] Active hold views:
[03/17 13:49:27   3653]  BC_VIEW
[03/17 13:49:27   3653]   Dominating endpoints: 0
[03/17 13:49:27   3653]   Dominating TNS: -0.000
[03/17 13:49:27   3653] 
[03/17 13:49:27   3653] Done building cte hold timing graph (fixHold) cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:00:10.5 mem=0.0M ***
[03/17 13:49:27   3653] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/17 13:49:27   3653] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/17 13:49:27   3653] Done building hold timer [18057 node(s), 22924 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:00:11.8 mem=0.0M ***
[03/17 13:49:34   3659]  
_______________________________________________________________________
[03/17 13:49:34   3659] Done building cte setup timing graph (fixHold) cpu=0:00:07.0 real=0:00:08.0 totSessionCpu=1:00:59 mem=1424.0M ***
[03/17 13:49:34   3659] ** Profile ** Start :  cpu=0:00:00.0, mem=1424.0M
[03/17 13:49:34   3659] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1432.0M
[03/17 13:49:35   3660] *info: category slack lower bound [L -50.2] default
[03/17 13:49:35   3660] *info: category slack lower bound [H -50.2] reg2reg 
[03/17 13:49:35   3660] --------------------------------------------------- 
[03/17 13:49:35   3660]    Setup Violation Summary with Target Slack (0.000 ns)
[03/17 13:49:35   3660] --------------------------------------------------- 
[03/17 13:49:35   3660]          WNS    reg2regWNS
[03/17 13:49:35   3660]    -0.050 ns     -0.050 ns
[03/17 13:49:35   3660] --------------------------------------------------- 
[03/17 13:49:35   3660] Restoring autoHoldViews:  BC_VIEW
[03/17 13:49:35   3660] ** Profile ** Start :  cpu=0:00:00.0, mem=1432.0M
[03/17 13:49:35   3660] ** Profile ** Other data :  cpu=0:00:00.1, mem=1432.0M
[03/17 13:49:35   3660] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1432.0M
[03/17 13:49:35   3660] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.050  | -0.050  |  0.024  |
|           TNS (ns):| -5.460  | -5.460  |  0.000  |
|    Violating Paths:|   272   |   272   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.021  |  0.017  |
|           TNS (ns):| -0.256  | -0.256  |  0.000  |
|    Violating Paths:|   28    |   28    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.599%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/17 13:49:35   3660] Identified SBFF number: 199
[03/17 13:49:35   3660] Identified MBFF number: 0
[03/17 13:49:35   3660] Not identified SBFF number: 0
[03/17 13:49:35   3660] Not identified MBFF number: 0
[03/17 13:49:35   3660] Number of sequential cells which are not FFs: 104
[03/17 13:49:35   3660] 
[03/17 13:49:35   3660] Summary for sequential cells idenfication: 
[03/17 13:49:35   3660] Identified SBFF number: 199
[03/17 13:49:35   3660] Identified MBFF number: 0
[03/17 13:49:35   3660] Not identified SBFF number: 0
[03/17 13:49:35   3660] Not identified MBFF number: 0
[03/17 13:49:35   3660] Number of sequential cells which are not FFs: 104
[03/17 13:49:35   3660] 
[03/17 13:49:36   3661] 
[03/17 13:49:36   3661] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/17 13:49:36   3661] *Info: worst delay setup view: WC_VIEW
[03/17 13:49:36   3661] Footprint list for hold buffering (delay unit: ps)
[03/17 13:49:36   3661] =================================================================
[03/17 13:49:36   3661] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/17 13:49:36   3661] ------------------------------------------------------------------
[03/17 13:49:36   3661] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/17 13:49:36   3661] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/17 13:49:36   3661] =================================================================
[03/17 13:49:36   3661] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1424.0M, totSessionCpu=1:01:02 **
[03/17 13:49:36   3661] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/17 13:49:36   3661] *info: Run optDesign holdfix with 1 thread.
[03/17 13:49:36   3661] Info: 94 nets with fixed/cover wires excluded.
[03/17 13:49:36   3661] Info: 141 clock nets excluded from IPO operation.
[03/17 13:49:36   3661] --------------------------------------------------- 
[03/17 13:49:36   3661]    Hold Timing Summary  - Initial 
[03/17 13:49:36   3661] --------------------------------------------------- 
[03/17 13:49:36   3661]  Target slack: 0.000 ns
[03/17 13:49:36   3661] View: BC_VIEW 
[03/17 13:49:36   3661] 	WNS: -0.021 
[03/17 13:49:36   3661] 	TNS: -0.256 
[03/17 13:49:36   3661] 	VP: 28 
[03/17 13:49:36   3661] 	Worst hold path end point: genblk1_5__mac_col_inst/key_q_reg_54_/D 
[03/17 13:49:36   3661] --------------------------------------------------- 
[03/17 13:49:36   3661]    Setup Timing Summary  - Initial 
[03/17 13:49:36   3661] --------------------------------------------------- 
[03/17 13:49:36   3661]  Target slack: 0.000 ns
[03/17 13:49:36   3661] View: WC_VIEW 
[03/17 13:49:36   3661] 	WNS: -0.050 
[03/17 13:49:36   3661] 	TNS: -5.460 
[03/17 13:49:36   3661] 	VP: 272 
[03/17 13:49:36   3661] 	Worst setup path end point:genblk1_6__mac_col_inst/mac_8in_instance/out_reg_20_/D 
[03/17 13:49:36   3661] --------------------------------------------------- 
[03/17 13:49:36   3661] PhyDesignGrid: maxLocalDensity 0.98
[03/17 13:49:36   3661] #spOpts: N=65 mergeVia=F 
[03/17 13:49:37   3662] 
[03/17 13:49:37   3662] *** Starting Core Fixing (fixHold) cpu=0:00:09.8 real=0:00:11.0 totSessionCpu=1:01:02 mem=1626.3M density=71.599% ***
[03/17 13:49:37   3662] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/17 13:49:37   3662] 
[03/17 13:49:37   3662] Phase I ......
[03/17 13:49:37   3662] *info: Multithread Hold Batch Commit is enabled
[03/17 13:49:37   3662] *info: Levelized Batch Commit is enabled
[03/17 13:49:37   3662] Executing transform: ECO Safe Resize
[03/17 13:49:37   3662] Worst hold path end point:
[03/17 13:49:37   3662]   genblk1_5__mac_col_inst/key_q_reg_54_/D
[03/17 13:49:37   3662]     net: q_temp[374] (nrTerm=7)
[03/17 13:49:37   3662] ===========================================================================================
[03/17 13:49:37   3662]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/17 13:49:37   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:37   3662]  Hold WNS :      -0.0207
[03/17 13:49:37   3662]       TNS :      -0.2564
[03/17 13:49:37   3662]       #VP :           28
[03/17 13:49:37   3662]   Density :      71.599%
[03/17 13:49:37   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:37   3662]  cpu=0:00:10.1 real=0:00:11.0 totSessionCpu=1:01:02 mem=1626.3M
[03/17 13:49:37   3662] ===========================================================================================
[03/17 13:49:37   3662] 
[03/17 13:49:37   3662] Starting Phase 1 Step 1 Iter 1 ...
[03/17 13:49:37   3662] Worst hold path end point:
[03/17 13:49:37   3662]   genblk1_5__mac_col_inst/key_q_reg_54_/D
[03/17 13:49:37   3662]     net: q_temp[374] (nrTerm=7)
[03/17 13:49:37   3662] ===========================================================================================
[03/17 13:49:37   3662]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/17 13:49:37   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:37   3662]  Hold WNS :      -0.0207
[03/17 13:49:37   3662]       TNS :      -0.2564
[03/17 13:49:37   3662]       #VP :           28
[03/17 13:49:37   3662]   Density :      71.599%
[03/17 13:49:37   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:37   3662]  cpu=0:00:10.1 real=0:00:11.0 totSessionCpu=1:01:02 mem=1626.3M
[03/17 13:49:37   3662] ===========================================================================================
[03/17 13:49:37   3662] 
[03/17 13:49:37   3662] Executing transform: AddBuffer + LegalResize
[03/17 13:49:37   3662] Worst hold path end point:
[03/17 13:49:37   3662]   genblk1_5__mac_col_inst/key_q_reg_54_/D
[03/17 13:49:37   3662]     net: q_temp[374] (nrTerm=7)
[03/17 13:49:37   3662] ===========================================================================================
[03/17 13:49:37   3662]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/17 13:49:37   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:37   3662]  Hold WNS :      -0.0207
[03/17 13:49:37   3662]       TNS :      -0.2564
[03/17 13:49:37   3662]       #VP :           28
[03/17 13:49:37   3662]   Density :      71.599%
[03/17 13:49:37   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:37   3662]  cpu=0:00:10.2 real=0:00:11.0 totSessionCpu=1:01:02 mem=1626.3M
[03/17 13:49:37   3662] ===========================================================================================
[03/17 13:49:37   3662] 
[03/17 13:49:37   3662] Starting Phase 1 Step 2 Iter 1 ...
[03/17 13:49:37   3662] Move Found: roi=2.529474, genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_ (EDFQD4->EDFQD2) (s:221.4->177.2, snw:9.0->9.0) (h:-18.5->-4.0)
[03/17 13:49:37   3662] Committed inst genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_
[03/17 13:49:37   3662]   Resized cell EDFQD4 -> cell EDFQD2
[03/17 13:49:37   3662] Committed on net genblk1_2__mac_col_inst/mac_8in_instance/N35
[03/17 13:49:37   3662]   Added inst genblk1_2__mac_col_inst/mac_8in_instance/FE_PHC6198_N35 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_2__mac_col_inst/mac_8in_instance/product2_reg_0_/D
[03/17 13:49:37   3662] Committed on net genblk1_6__mac_col_inst/mac_8in_instance/N165
[03/17 13:49:37   3662]   Added inst genblk1_6__mac_col_inst/mac_8in_instance/FE_PHC6199_N165 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_0_/D
[03/17 13:49:37   3662] Committed on net genblk1_5__mac_col_inst/mac_8in_instance/N182
[03/17 13:49:37   3662]   Added inst genblk1_5__mac_col_inst/mac_8in_instance/FE_PHC6200_N182 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/D
[03/17 13:49:37   3662] Committed on net genblk1_2__mac_col_inst/mac_8in_instance/N182
[03/17 13:49:37   3662]   Added inst genblk1_2__mac_col_inst/mac_8in_instance/FE_PHC6201_N182 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_2__mac_col_inst/mac_8in_instance/psum_0_3_reg_0_/D
[03/17 13:49:37   3662] Committed on net genblk1_7__mac_col_inst/n206
[03/17 13:49:37   3662]   Added inst genblk1_7__mac_col_inst/FE_PHC6202_n206 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_7__mac_col_inst/key_q_reg_54_/D
[03/17 13:49:37   3662] Committed on net genblk1_5__mac_col_inst/key_q[24]
[03/17 13:49:37   3662]   Added inst genblk1_5__mac_col_inst/mac_8in_instance/FE_PHC6203_key_q_24_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_5__mac_col_inst/mac_8in_instance/U948/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U938/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U933/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U535/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U530/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U526/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U523/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U520/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U519/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U233/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U224/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_14071_0/B1
[03/17 13:49:37   3662] Committed on net genblk1_7__mac_col_inst/mac_8in_instance/product6[0]
[03/17 13:49:37   3662]   Added inst genblk1_7__mac_col_inst/mac_8in_instance/FE_PHC6204_product6_0_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_19643_0/I1
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_18124_0/I
[03/17 13:49:37   3662] Committed on net q_temp[422]
[03/17 13:49:37   3662]   Added inst genblk1_6__mac_col_inst/FE_PHC6205_q_temp_422_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_6__mac_col_inst/key_q_reg_38_/D
[03/17 13:49:37   3662]     side term: genblk1_6__mac_col_inst/U16/I0
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U18/I1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_9168_0/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_12227_0/I
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_12228_0/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_12767_0/A1
[03/17 13:49:37   3662] Committed on net q_temp[368]
[03/17 13:49:37   3662]   Added inst genblk1_5__mac_col_inst/FE_PHC6206_q_temp_368_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_5__mac_col_inst/key_q_reg_48_/D
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U85/I0
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/U82/I1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_OCPC5121_q_temp_368_/I
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_OCPC5122_q_temp_368_/I
[03/17 13:49:37   3662] Committed on net q_temp[87]
[03/17 13:49:37   3662]   Added inst genblk1_1__mac_col_inst/FE_PHC6207_q_temp_87_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_1__mac_col_inst/key_q_reg_23_/D
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/U76/I0
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/U43/I1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1146/A2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1145/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC282_q_temp_87_/I
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_11977_0/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_11979_0/A2
[03/17 13:49:37   3662] Committed on net q_temp[430]
[03/17 13:49:37   3662]   Added inst genblk1_6__mac_col_inst/FE_PHC6208_q_temp_430_ (CKBD0)
[03/17 13:49:37   3662]     sink term: genblk1_6__mac_col_inst/key_q_reg_46_/D
[03/17 13:49:37   3662]     side term: genblk1_6__mac_col_inst/U13/I0
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U19/I1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_10468_0/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_10469_0/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_10991_0/I
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_10992_0/A1
[03/17 13:49:37   3662] Committed on net q_temp[370]
[03/17 13:49:37   3662]   Added inst genblk1_5__mac_col_inst/FE_PHC6209_q_temp_370_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_5__mac_col_inst/key_q_reg_50_/D
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U27/I0
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/U16/I1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_2654_0/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_2655_0/A2
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_10279_0/I
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_10280_0/A1
[03/17 13:49:37   3662] Committed on net q_temp[374]
[03/17 13:49:37   3662]   Added inst genblk1_5__mac_col_inst/FE_PHC6210_q_temp_374_ (CKBD0)
[03/17 13:49:37   3662]     sink term: genblk1_5__mac_col_inst/key_q_reg_54_/D
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U20/I0
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/U14/I1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U599/A2
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_630_0/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_631_0/A2
[03/17 13:49:37   3662] Committed on net q_temp[375]
[03/17 13:49:37   3662]   Added inst genblk1_5__mac_col_inst/FE_PHC6211_q_temp_375_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_5__mac_col_inst/key_q_reg_55_/D
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U86/I0
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/U83/I1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U1010/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U1007/B1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U1006/I
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U648/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U610/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U603/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U602/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U599/A1
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_OCPC3267_q_temp_375_/I
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_14985_0/B2
[03/17 13:49:37   3662]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_14985_0/A2
[03/17 13:49:37   3662] Committed on net q_temp[119]
[03/17 13:49:37   3662]   Added inst genblk1_1__mac_col_inst/FE_PHC6212_q_temp_119_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_1__mac_col_inst/key_q_reg_55_/D
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/U84/I0
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/U42/I1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1007/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1006/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1004/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1002/B1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1001/I
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U633/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U582/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC4765_q_temp_119_/I
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_15117_0/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_15119_0/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_22042_0/B2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_22042_0/A2
[03/17 13:49:37   3662] Committed on net genblk1_7__mac_col_inst/mac_8in_instance/FE_OCPN4318_n_48_
[03/17 13:49:37   3662]   Added inst genblk1_7__mac_col_inst/mac_8in_instance/FE_PHC6213_FE_OCPN4318_n_48_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_7__mac_col_inst/mac_8in_instance/U817/B1
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U827/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U524/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U520/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U497/A2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U235/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_6559_0/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_9466_0/A2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_10103_0/B1
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_14526_0/A2
[03/17 13:49:37   3662] Committed on net q_temp[438]
[03/17 13:49:37   3662]   Added inst genblk1_6__mac_col_inst/FE_PHC6214_q_temp_438_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_6__mac_col_inst/key_q_reg_54_/D
[03/17 13:49:37   3662]     side term: genblk1_6__mac_col_inst/U20/I0
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U20/I1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U598/A2
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_7321_0/A1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_7322_0/A2
[03/17 13:49:37   3662] Committed on net q_temp[398]
[03/17 13:49:37   3662]   Added inst genblk1_6__mac_col_inst/FE_PHC6215_q_temp_398_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_6__mac_col_inst/key_q_reg_14_/D
[03/17 13:49:37   3662]     side term: genblk1_6__mac_col_inst/U36/I0
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/U38/I1
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_4069_0/A2
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_4070_0/A2
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_12298_0/I
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_12299_0/A1
[03/17 13:49:37   3662] Committed on net genblk1_7__mac_col_inst/mac_8in_instance/n623
[03/17 13:49:37   3662]   Added inst genblk1_7__mac_col_inst/mac_8in_instance/FE_PHC6216_n623 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_7__mac_col_inst/mac_8in_instance/U856/B1
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U562/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U541/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U539/B2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U536/A1
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_8371_0/A2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_8926_0/A2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_12690_0/B1
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_14396_0/A2
[03/17 13:49:37   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_14821_0/A1
[03/17 13:49:37   3662] Committed on net genblk1_1__mac_col_inst/mac_8in_instance/n776
[03/17 13:49:37   3662]   Added inst genblk1_1__mac_col_inst/mac_8in_instance/FE_PHC6217_n776 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_1__mac_col_inst/mac_8in_instance/U1108/B1
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U709/B2
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U690/B2
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U278/A2
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_13993_0/A1
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_14432_0/A2
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_14578_0/B2
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_16016_0/A2
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_19276_0/A2
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_21336_0/B2
[03/17 13:49:37   3662] Committed on net q_temp[88]
[03/17 13:49:37   3662]   Added inst genblk1_1__mac_col_inst/FE_PHC6218_q_temp_88_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_1__mac_col_inst/key_q_reg_24_/D
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/U77/I0
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/U40/I1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC5157_q_temp_88_/I
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC5158_q_temp_88_/I
[03/17 13:49:37   3662] Committed on net genblk1_0__mac_col_inst/mac_8in_instance/n1306
[03/17 13:49:37   3662]   Added inst genblk1_0__mac_col_inst/mac_8in_instance/FE_PHC6219_n1306 (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_0__mac_col_inst/mac_8in_instance/U1324/A2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1528/A2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U1279/A2
[03/17 13:49:37   3662] Committed on net q_temp[111]
[03/17 13:49:37   3662]   Added inst genblk1_1__mac_col_inst/FE_PHC6220_q_temp_111_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_1__mac_col_inst/key_q_reg_47_/D
[03/17 13:49:37   3662]     side term: genblk1_1__mac_col_inst/U82/I0
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/U53/I1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U576/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U534/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U525/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U522/A1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC437_q_temp_111_/I
[03/17 13:49:37   3662] Committed on net q_temp[64]
[03/17 13:49:37   3662]   Added inst genblk1_0__mac_col_inst/mac_8in_instance/FE_PHC6221_q_temp_64_ (BUFFD0)
[03/17 13:49:37   3662]     sink term: genblk1_0__mac_col_inst/mac_8in_instance/U1088/B1
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U720/B2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U713/B2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/U248/A2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_6411_0/B2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_7525_0/B2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_13084_0/A2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_16901_0/A2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_17265_0/A2
[03/17 13:49:37   3662]     side term: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_22648_0/B2
[03/17 13:49:37   3662]     side term: FE_OFC117_q_temp_64_/I
[03/17 13:49:37   3662] Committed on net genblk1_5__mac_col_inst/mac_8in_instance/n1270
[03/17 13:49:37   3662]   Added inst genblk1_5__mac_col_inst/mac_8in_instance/FE_PHC6222_n1270 (CKBD0)
[03/17 13:49:37   3662]     sink term: genblk1_5__mac_col_inst/mac_8in_instance/U1279/A2
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/U1486/A2
[03/17 13:49:37   3662]     side term: genblk1_5__mac_col_inst/mac_8in_instance/FE_RC_5051_0/A1
[03/17 13:49:38   3662] Worst hold path end point:
[03/17 13:49:38   3662]   genblk1_7__mac_col_inst/mac_8in_instance/out_reg_0_/D
[03/17 13:49:38   3662]     net: genblk1_7__mac_col_inst/mac_8in_instance/n1159 (nrTerm=2)
[03/17 13:49:38   3662] ===========================================================================================
[03/17 13:49:38   3662]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/17 13:49:38   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:38   3662]  Hold WNS :      -0.0040
[03/17 13:49:38   3662]       TNS :      -0.0042
[03/17 13:49:38   3662]       #VP :            2
[03/17 13:49:38   3662]       TNS+:       0.2522/26 improved (0.0097 per commit, 98.362%)
[03/17 13:49:38   3662]   Density :      71.623%
[03/17 13:49:38   3662] ------------------------------------------------------------------------------------------
[03/17 13:49:38   3662]  25 buffer added (phase total 25, total 25)
[03/17 13:49:38   3662]  1 inst resized (phase total 1, total 1)
[03/17 13:49:38   3662]    including 1 FF resized (phase total 1, total 1)
[03/17 13:49:38   3662]  cpu=0:00:10.7 real=0:00:12.0 totSessionCpu=1:01:03 mem=1626.3M
[03/17 13:49:38   3662] ===========================================================================================
[03/17 13:49:38   3662] 
[03/17 13:49:38   3662] Starting Phase 1 Step 2 Iter 2 ...
[03/17 13:49:38   3662] Committed on net genblk1_5__mac_col_inst/FE_PHN6210_q_temp_374_
[03/17 13:49:38   3662]   Added inst genblk1_5__mac_col_inst/FE_PHC6223_q_temp_374_ (BUFFD0)
[03/17 13:49:38   3662]     sink term: genblk1_5__mac_col_inst/key_q_reg_54_/D
[03/17 13:49:38   3662] Committed on net genblk1_7__mac_col_inst/mac_8in_instance/psum_1_1[0]
[03/17 13:49:38   3662]   Added inst genblk1_7__mac_col_inst/mac_8in_instance/FE_PHC6224_psum_1_1_0_ (BUFFD0)
[03/17 13:49:38   3662]     sink term: genblk1_7__mac_col_inst/mac_8in_instance/U1098/A2
[03/17 13:49:38   3662]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U1147/A2
[03/17 13:49:38   3663] Worst hold path end point:
[03/17 13:49:38   3663]   genblk1_5__mac_col_inst/key_q_reg_48_/D
[03/17 13:49:38   3663]     net: genblk1_5__mac_col_inst/FE_PHN6206_q_temp_368_ (nrTerm=2)
[03/17 13:49:38   3663] ===========================================================================================
[03/17 13:49:38   3663]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/17 13:49:38   3663] ------------------------------------------------------------------------------------------
[03/17 13:49:38   3663]  Hold WNS :       0.0000
[03/17 13:49:38   3663]       TNS :       0.0000
[03/17 13:49:38   3663]       #VP :            0
[03/17 13:49:38   3663]       TNS+:       0.0042/2 improved (0.0021 per commit, 100.000%)
[03/17 13:49:38   3663]   Density :      71.625%
[03/17 13:49:38   3663] ------------------------------------------------------------------------------------------
[03/17 13:49:38   3663]  2 buffer added (phase total 27, total 27)
[03/17 13:49:38   3663]  cpu=0:00:10.8 real=0:00:12.0 totSessionCpu=1:01:03 mem=1626.3M
[03/17 13:49:38   3663] ===========================================================================================
[03/17 13:49:38   3663] 
[03/17 13:49:38   3663] 
[03/17 13:49:38   3663] *info:    Total 27 cells added for Phase I
[03/17 13:49:38   3663] *info:    Total 1 instances resized for Phase I
[03/17 13:49:38   3663] *info:        in which 1 FF resizing 
[03/17 13:49:38   3663] --------------------------------------------------- 
[03/17 13:49:38   3663]    Hold Timing Summary  - Phase I 
[03/17 13:49:38   3663] --------------------------------------------------- 
[03/17 13:49:38   3663]  Target slack: 0.000 ns
[03/17 13:49:38   3663] View: BC_VIEW 
[03/17 13:49:38   3663] 	WNS: 0.000 
[03/17 13:49:38   3663] 	TNS: 0.000 
[03/17 13:49:38   3663] 	VP: 0 
[03/17 13:49:38   3663] 	Worst hold path end point: genblk1_5__mac_col_inst/key_q_reg_48_/D 
[03/17 13:49:38   3663] --------------------------------------------------- 
[03/17 13:49:38   3663]    Setup Timing Summary  - Phase I 
[03/17 13:49:38   3663] --------------------------------------------------- 
[03/17 13:49:38   3663]  Target slack: 0.000 ns
[03/17 13:49:38   3663] View: WC_VIEW 
[03/17 13:49:38   3663] 	WNS: -0.050 
[03/17 13:49:38   3663] 	TNS: -5.460 
[03/17 13:49:38   3663] 	VP: 272 
[03/17 13:49:38   3663] 	Worst setup path end point:genblk1_6__mac_col_inst/mac_8in_instance/out_reg_20_/D 
[03/17 13:49:38   3663] --------------------------------------------------- 
[03/17 13:49:38   3663] 
[03/17 13:49:38   3663] *** Finished Core Fixing (fixHold) cpu=0:00:10.9 real=0:00:12.0 totSessionCpu=1:01:03 mem=1626.3M density=71.625% ***
[03/17 13:49:38   3663] *info:
[03/17 13:49:38   3663] *info: Added a total of 27 cells to fix/reduce hold violation
[03/17 13:49:38   3663] *info:          in which 23 termBuffering
[03/17 13:49:38   3663] *info:
[03/17 13:49:38   3663] *info: Summary: 
[03/17 13:49:38   3663] *info:           24 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/17 13:49:38   3663] *info:            3 cells of type 'CKBD0' (4.0, 	79.291) used
[03/17 13:49:38   3663] *info:
[03/17 13:49:38   3663] *info:
[03/17 13:49:38   3663] *info: Total 1 instances resized
[03/17 13:49:38   3663] *info:       in which 1 FF resizing
[03/17 13:49:38   3663] *info:
[03/17 13:49:38   3663] *summary:      1 instance  changed cell type
[03/17 13:49:38   3663] *	:      1 instance  changed cell type from 'EDFQD4' to 'EDFQD2'
*** Starting refinePlace (1:01:03 mem=1642.3M) ***
[03/17 13:49:38   3663] Total net bbox length = 3.305e+05 (1.337e+05 1.968e+05) (ext = 1.281e+04)
[03/17 13:49:38   3663] Starting refinePlace ...
[03/17 13:49:38   3663] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:49:38   3663] default core: bins with density >  0.75 = 51.7 % ( 250 / 484 )
[03/17 13:49:38   3663] Density distribution unevenness ratio = 9.571%
[03/17 13:49:38   3663]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 13:49:38   3663] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1642.3MB) @(1:01:03 - 1:01:04).
[03/17 13:49:38   3663] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:49:38   3663] wireLenOptFixPriorityInst 3390 inst fixed
[03/17 13:49:38   3663] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:49:38   3663] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1642.3MB) @(1:01:04 - 1:01:04).
[03/17 13:49:38   3663] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 13:49:38   3663] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1642.3MB
[03/17 13:49:38   3663] Statistics of distance of Instance movement in refine placement:
[03/17 13:49:38   3663]   maximum (X+Y) =         0.00 um
[03/17 13:49:38   3663]   mean    (X+Y) =         0.00 um
[03/17 13:49:38   3663] Summary Report:
[03/17 13:49:38   3663] Instances move: 0 (out of 29120 movable)
[03/17 13:49:38   3663] Mean displacement: 0.00 um
[03/17 13:49:38   3663] Max displacement: 0.00 um 
[03/17 13:49:38   3663] Total instances moved : 0
[03/17 13:49:38   3663] Total net bbox length = 3.305e+05 (1.337e+05 1.968e+05) (ext = 1.281e+04)
[03/17 13:49:38   3663] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1642.3MB
[03/17 13:49:38   3663] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1642.3MB) @(1:01:03 - 1:01:04).
[03/17 13:49:38   3663] *** Finished refinePlace (1:01:04 mem=1642.3M) ***
[03/17 13:49:38   3663] Finished re-routing un-routed nets (0:00:00.0 1642.3M)
[03/17 13:49:38   3663] 
[03/17 13:49:39   3664] 
[03/17 13:49:39   3664] Density : 0.7162
[03/17 13:49:39   3664] Max route overflow : 0.0000
[03/17 13:49:39   3664] 
[03/17 13:49:39   3664] 
[03/17 13:49:39   3664] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1642.3M) ***
[03/17 13:49:39   3664] *** Finish Post CTS Hold Fixing (cpu=0:00:11.8 real=0:00:13.0 totSessionCpu=1:01:04 mem=1642.3M density=71.625%) ***
[03/17 13:49:39   3664] *** Steiner Routed Nets: 3.860%; Threshold: 100; Threshold for Hold: 100
[03/17 13:49:39   3664] Re-routed 0 nets
[03/17 13:49:39   3664] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/17 13:49:39   3664] Summary for sequential cells idenfication: 
[03/17 13:49:39   3664] Identified SBFF number: 199
[03/17 13:49:39   3664] Identified MBFF number: 0
[03/17 13:49:39   3664] Not identified SBFF number: 0
[03/17 13:49:39   3664] Not identified MBFF number: 0
[03/17 13:49:39   3664] Number of sequential cells which are not FFs: 104
[03/17 13:49:39   3664] 
[03/17 13:49:39   3664] GigaOpt: WNS changes after routing: -0.050 -> -0.050 (bump = 0.0)
[03/17 13:49:39   3664] Summary for sequential cells idenfication: 
[03/17 13:49:39   3664] Identified SBFF number: 199
[03/17 13:49:39   3664] Identified MBFF number: 0
[03/17 13:49:39   3664] Not identified SBFF number: 0
[03/17 13:49:39   3664] Not identified MBFF number: 0
[03/17 13:49:39   3664] Number of sequential cells which are not FFs: 104
[03/17 13:49:39   3664] 
[03/17 13:49:39   3664] GigaOpt: Skipping postEco optimization
[03/17 13:49:39   3664] GigaOpt: WNS changes after postEco optimization: -0.050 -> -0.050 (bump = 0.0)
[03/17 13:49:39   3664] GigaOpt: Skipping nonLegal postEco optimization
[03/17 13:49:39   3664] *** Steiner Routed Nets: 3.860%; Threshold: 100; Threshold for Hold: 100
[03/17 13:49:39   3664] Re-routed 0 nets
[03/17 13:49:39   3664] <optDesign CMD> Restore Using all VT Cells
[03/17 13:49:39   3664] Reported timing to dir ./timingReports
[03/17 13:49:39   3664] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1470.6M, totSessionCpu=1:01:05 **
[03/17 13:49:39   3664] ** Profile ** Start :  cpu=0:00:00.0, mem=1470.6M
[03/17 13:49:39   3664] ** Profile ** Other data :  cpu=0:00:00.1, mem=1470.7M
[03/17 13:49:39   3664] **INFO: Starting Blocking QThread with 1 CPU
[03/17 13:49:39   3664]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 13:49:39   3664] #################################################################################
[03/17 13:49:39   3664] # Design Stage: PreRoute
[03/17 13:49:39   3664] # Design Name: mac_array
[03/17 13:49:39   3664] # Design Mode: 65nm
[03/17 13:49:39   3664] # Analysis Mode: MMMC Non-OCV 
[03/17 13:49:39   3664] # Parasitics Mode: No SPEF/RCDB
[03/17 13:49:39   3664] # Signoff Settings: SI Off 
[03/17 13:49:39   3664] #################################################################################
[03/17 13:49:39   3664] AAE_INFO: 1 threads acquired from CTE.
[03/17 13:49:39   3664] Calculate delays in BcWc mode...
[03/17 13:49:39   3664] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/17 13:49:39   3664] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 13:49:39   3664] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:49:39   3664] End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:03.0)
[03/17 13:49:39   3664] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
[03/17 13:49:39   3664] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:16.9 mem=0.0M)
[03/17 13:49:39   3664] ** Profile ** Overall slacks :  cpu=-1:00:0-7.-5, mem=0.0M
[03/17 13:49:39   3664] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/17 13:49:45   3670]  
_______________________________________________________________________
[03/17 13:49:46   3670] ** Profile ** Overall slacks :  cpu=0:00:06.2, mem=1480.7M
[03/17 13:49:47   3671] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1472.7M
[03/17 13:49:47   3672] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1472.7M
[03/17 13:49:47   3672] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.050  | -0.050  |  0.024  |
|           TNS (ns):| -5.460  | -5.460  |  0.000  |
|    Violating Paths:|   272   |   272   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1472.7M
[03/17 13:49:47   3672] *** Final Summary (holdfix) CPU=0:00:07.6, REAL=0:00:08.0, MEM=1472.7M
[03/17 13:49:47   3672] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1470.6M, totSessionCpu=1:01:12 **
[03/17 13:49:47   3672] *** Finished optDesign ***
[03/17 13:49:47   3672] 
[03/17 13:49:47   3672] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:33.4 real=0:00:35.4)
[03/17 13:49:47   3672] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.8 real=0:00:00.7)
[03/17 13:49:47   3672] Info: pop threads available for lower-level modules during optimization.
[03/17 13:49:47   3672] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 13:49:47   3672] <CMD> saveDesign cts.enc
[03/17 13:49:47   3672] Writing Netlist "cts.enc.dat.tmp/mac_array.v.gz" ...
[03/17 13:49:48   3672] Saving AAE Data ...
[03/17 13:49:48   3672] Saving /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file
[03/17 13:49:48   3672] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/17 13:49:48   3672] Saving mode setting ...
[03/17 13:49:48   3672] Saving global file ...
[03/17 13:49:48   3672] Saving floorplan file ...
[03/17 13:49:48   3673] Saving Drc markers ...
[03/17 13:49:48   3673] ... No Drc file written since there is no markers found.
[03/17 13:49:48   3673] Saving placement file ...
[03/17 13:49:48   3673] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1470.7M) ***
[03/17 13:49:48   3673] Saving route file ...
[03/17 13:49:49   3673] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1470.7M) ***
[03/17 13:49:49   3673] Saving DEF file ...
[03/17 13:49:49   3673] Saving rc congestion map cts.enc.dat.tmp/mac_array.congmap.gz ...
[03/17 13:49:49   3673] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/17 13:49:49   3673] 
[03/17 13:49:49   3673] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/17 13:49:49   3673] 
[03/17 13:49:49   3673] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/17 13:49:51   3674] Generated self-contained design cts.enc.dat.tmp
[03/17 13:49:51   3674] 
[03/17 13:49:51   3674] *** Summary of all messages that are not suppressed in this session:
[03/17 13:49:51   3674] Severity  ID               Count  Summary                                  
[03/17 13:49:51   3674] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/17 13:49:51   3674] ERROR     IMPOAX-142           2  %s                                       
[03/17 13:49:51   3674] *** Message Summary: 0 warning(s), 3 error(s)
[03/17 13:49:51   3674] 
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/17 13:55:46   3749] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/17 13:55:46   3749] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/17 13:55:46   3749] <CMD> routeDesign
[03/17 13:55:46   3749] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.36 (MB), peak = 1275.97 (MB)
[03/17 13:55:46   3749] #**INFO: setDesignMode -flowEffort standard
[03/17 13:55:46   3749] #**INFO: multi-cut via swapping  will be performed after routing.
[03/17 13:55:46   3749] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/17 13:55:46   3749] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/17 13:55:46   3749] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/17 13:55:46   3749] #spOpts: N=65 
[03/17 13:55:46   3749] Core basic site is core
[03/17 13:55:46   3749] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 13:55:46   3749] Begin checking placement ... (start mem=1414.1M, init mem=1414.1M)
[03/17 13:55:46   3749] *info: Placed = 29199          (Fixed = 79)
[03/17 13:55:46   3749] *info: Unplaced = 0           
[03/17 13:55:46   3749] Placement Density:71.62%(106662/148918)
[03/17 13:55:46   3749] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1414.1M)
[03/17 13:55:46   3749] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/17 13:55:46   3749] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/17 13:55:46   3749] 
[03/17 13:55:46   3749] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/17 13:55:46   3749] *** Changed status on (94) nets in Clock.
[03/17 13:55:46   3749] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1414.1M) ***
[03/17 13:55:46   3749] #Start route 141 clock nets...
[03/17 13:55:46   3749] 
[03/17 13:55:46   3749] globalDetailRoute
[03/17 13:55:46   3749] 
[03/17 13:55:46   3749] #setNanoRouteMode -drouteAutoStop true
[03/17 13:55:46   3749] #setNanoRouteMode -drouteEndIteration 5
[03/17 13:55:46   3749] #setNanoRouteMode -drouteFixAntenna true
[03/17 13:55:46   3749] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/17 13:55:46   3749] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/17 13:55:46   3749] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 13:55:46   3749] #setNanoRouteMode -routeWithEco true
[03/17 13:55:46   3749] #setNanoRouteMode -routeWithSiDriven true
[03/17 13:55:46   3749] #setNanoRouteMode -routeWithTimingDriven true
[03/17 13:55:46   3749] #Start globalDetailRoute on Mon Mar 17 13:55:46 2025
[03/17 13:55:46   3749] #
[03/17 13:55:47   3749] Initializing multi-corner capacitance tables ... 
[03/17 13:55:47   3749] Initializing multi-corner resistance tables ...
[03/17 13:55:47   3750] ### Net info: total nets: 30827
[03/17 13:55:47   3750] ### Net info: dirty nets: 1187
[03/17 13:55:47   3750] ### Net info: marked as disconnected nets: 0
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L2_15 connects to NET CTS_300 at location ( 272.500 275.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_300 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/cnt_q_reg_2_ connects to NET CTS_295 at location ( 260.100 304.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/mac_8in_instance/product3_reg_6_ connects to NET CTS_295 at location ( 273.900 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/mac_8in_instance/product3_reg_2_ connects to NET CTS_295 at location ( 273.700 318.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/mac_8in_instance/product3_reg_0_ connects to NET CTS_295 at location ( 272.900 320.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/mac_8in_instance/psum_0_1_reg_0_ connects to NET CTS_295 at location ( 268.300 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/mac_8in_instance/product3_reg_1_ connects to NET CTS_295 at location ( 271.900 317.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_3__mac_col_inst/inst_5q_reg_1_ connects to NET CTS_295 at location ( 273.300 300.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_39 connects to NET CTS_295 at location ( 275.900 294.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/mac_8in_instance/product1_reg_2_ connects to NET CTS_295 at location ( 218.100 333.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_2__mac_col_inst/load_ready_q_reg connects to NET CTS_295 at location ( 247.900 304.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_295 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_4_ connects to NET CTS_290 at location ( 359.700 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_5_ connects to NET CTS_290 at location ( 368.500 237.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/out_reg_1_ connects to NET CTS_290 at location ( 392.700 237.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product0_reg_5_ connects to NET CTS_290 at location ( 375.100 225.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product0_reg_4_ connects to NET CTS_290 at location ( 376.300 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/out_reg_5_ connects to NET CTS_290 at location ( 371.300 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_11_ connects to NET CTS_290 at location ( 374.300 259.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_13_ connects to NET CTS_290 at location ( 371.700 257.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product0_reg_13_ connects to NET CTS_290 at location ( 371.900 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 13:55:47   3750] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/17 13:55:47   3750] #To increase the message display limit, refer to the product command reference manual.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_290 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_287 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_284 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_283 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_282 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET genblk1_3__mac_col_inst/mac_8in_instance/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_280 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_279 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_278 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_277 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_275 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_274 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_273 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_272 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_271 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_270 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_269 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (NRIG-44) Imported NET CTS_268 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 13:55:47   3750] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/17 13:55:47   3750] #To increase the message display limit, refer to the product command reference manual.
[03/17 13:55:47   3750] ### Net info: fully routed nets: 1
[03/17 13:55:47   3750] ### Net info: trivial (single pin) nets: 0
[03/17 13:55:47   3750] ### Net info: unrouted nets: 30733
[03/17 13:55:47   3750] ### Net info: re-extraction nets: 93
[03/17 13:55:47   3750] ### Net info: ignored nets: 0
[03/17 13:55:47   3750] ### Net info: skip routing nets: 30686
[03/17 13:55:47   3750] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/17 13:55:47   3750] #Start routing data preparation.
[03/17 13:55:47   3750] #Minimum voltage of a net in the design = 0.000.
[03/17 13:55:47   3750] #Maximum voltage of a net in the design = 1.100.
[03/17 13:55:47   3750] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 13:55:47   3750] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 13:55:47   3750] #Voltage range [0.000 - 1.100] has 30825 nets.
[03/17 13:55:51   3754] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/17 13:55:51   3754] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:55:51   3754] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:55:51   3754] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:55:51   3754] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:55:51   3754] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:55:51   3754] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 13:55:51   3754] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 13:55:52   3754] #Regenerating Ggrids automatically.
[03/17 13:55:52   3754] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/17 13:55:52   3754] #Using automatically generated G-grids.
[03/17 13:55:52   3754] #Done routing data preparation.
[03/17 13:55:52   3754] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1158.33 (MB), peak = 1275.97 (MB)
[03/17 13:55:52   3754] #Merging special wires...
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 35.875 122.510 ) on M1 for NET CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 51.800 131.400 ) on M1 for NET CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.475 126.110 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.675 64.910 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.875 115.310 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 48.475 117.090 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.675 64.910 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 97.720 54.110 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 88.475 63.090 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 111.675 102.690 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 91.875 111.710 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 110.875 111.710 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.275 117.090 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 91.675 282.690 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.475 295.310 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 94.875 293.490 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 78.875 300.690 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 84.475 288.110 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 86.275 295.310 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 100.275 293.490 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 13:55:52   3754] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/17 13:55:52   3754] #To increase the message display limit, refer to the product command reference manual.
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #Connectivity extraction summary:
[03/17 13:55:52   3755] #93 routed nets are extracted.
[03/17 13:55:52   3755] #    87 (0.28%) extracted nets are partially routed.
[03/17 13:55:52   3755] #1 routed net are imported.
[03/17 13:55:52   3755] #47 (0.15%) nets are without wires.
[03/17 13:55:52   3755] #30686 nets are fixed|skipped|trivial (not extracted).
[03/17 13:55:52   3755] #Total number of nets = 30827.
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #Number of eco nets is 87
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #Start data preparation...
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #Data preparation is done on Mon Mar 17 13:55:52 2025
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #Analyzing routing resource...
[03/17 13:55:52   3755] #Routing resource analysis is done on Mon Mar 17 13:55:52 2025
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #  Resource Analysis:
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 13:55:52   3755] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 13:55:52   3755] #  --------------------------------------------------------------
[03/17 13:55:52   3755] #  Metal 1        H        1946          79       18360    77.32%
[03/17 13:55:52   3755] #  Metal 2        V        1949          84       18360     1.55%
[03/17 13:55:52   3755] #  Metal 3        H        2025           0       18360     0.21%
[03/17 13:55:52   3755] #  Metal 4        V        1715         318       18360     2.21%
[03/17 13:55:52   3755] #  Metal 5        H        2025           0       18360     0.00%
[03/17 13:55:52   3755] #  Metal 6        V        2033           0       18360     0.00%
[03/17 13:55:52   3755] #  Metal 7        H         506           0       18360     0.00%
[03/17 13:55:52   3755] #  Metal 8        V         508           0       18360     0.00%
[03/17 13:55:52   3755] #  --------------------------------------------------------------
[03/17 13:55:52   3755] #  Total                  12707       2.96%  146880    10.16%
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #  141 nets (0.46%) with 1 preferred extra spacing.
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.86 (MB), peak = 1275.97 (MB)
[03/17 13:55:52   3755] #
[03/17 13:55:52   3755] #start global routing iteration 1...
[03/17 13:55:53   3755] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.29 (MB), peak = 1275.97 (MB)
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #start global routing iteration 2...
[03/17 13:55:53   3755] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.46 (MB), peak = 1275.97 (MB)
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #Total number of trivial nets (e.g. < 2 pins) = 79 (skipped).
[03/17 13:55:53   3755] #Total number of nets with skipped attribute = 30607 (skipped).
[03/17 13:55:53   3755] #Total number of routable nets = 141.
[03/17 13:55:53   3755] #Total number of nets in the design = 30827.
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #134 routable nets have only global wires.
[03/17 13:55:53   3755] #7 routable nets have only detail routed wires.
[03/17 13:55:53   3755] #30607 skipped nets have only detail routed wires.
[03/17 13:55:53   3755] #134 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 13:55:53   3755] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #Routed net constraints summary:
[03/17 13:55:53   3755] #------------------------------------------------
[03/17 13:55:53   3755] #        Rules   Pref Extra Space   Unconstrained  
[03/17 13:55:53   3755] #------------------------------------------------
[03/17 13:55:53   3755] #      Default                134               0  
[03/17 13:55:53   3755] #------------------------------------------------
[03/17 13:55:53   3755] #        Total                134               0  
[03/17 13:55:53   3755] #------------------------------------------------
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #Routing constraints summary of the whole design:
[03/17 13:55:53   3755] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/17 13:55:53   3755] #-------------------------------------------------------------------
[03/17 13:55:53   3755] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/17 13:55:53   3755] #-------------------------------------------------------------------
[03/17 13:55:53   3755] #      Default                141                 62           30545  
[03/17 13:55:53   3755] #-------------------------------------------------------------------
[03/17 13:55:53   3755] #        Total                141                 62           30545  
[03/17 13:55:53   3755] #-------------------------------------------------------------------
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #                 OverCon          
[03/17 13:55:53   3755] #                  #Gcell    %Gcell
[03/17 13:55:53   3755] #     Layer           (1)   OverCon
[03/17 13:55:53   3755] #  --------------------------------
[03/17 13:55:53   3755] #   Metal 1      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #   Metal 2      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #   Metal 3      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #   Metal 4      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #   Metal 5      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #   Metal 6      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #   Metal 7      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #   Metal 8      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #  --------------------------------
[03/17 13:55:53   3755] #     Total      0(0.00%)   (0.00%)
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/17 13:55:53   3755] #  Overflow after GR: 0.00% H + 0.00% V
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #Complete Global Routing.
[03/17 13:55:53   3755] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 13:55:53   3755] #Total wire length = 30495 um.
[03/17 13:55:53   3755] #Total half perimeter of net bounding box = 14623 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M1 = 32 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M2 = 819 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M3 = 15673 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M4 = 13962 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M5 = 9 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M6 = 0 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M7 = 0 um.
[03/17 13:55:53   3755] #Total wire length on LAYER M8 = 0 um.
[03/17 13:55:53   3755] #Total number of vias = 10830
[03/17 13:55:53   3755] #Total number of multi-cut vias = 75 (  0.7%)
[03/17 13:55:53   3755] #Total number of single cut vias = 10755 ( 99.3%)
[03/17 13:55:53   3755] #Up-Via Summary (total 10830):
[03/17 13:55:53   3755] #                   single-cut          multi-cut      Total
[03/17 13:55:53   3755] #-----------------------------------------------------------
[03/17 13:55:53   3755] #  Metal 1        3492 ( 97.9%)        75 (  2.1%)       3567
[03/17 13:55:53   3755] #  Metal 2        3409 (100.0%)         0 (  0.0%)       3409
[03/17 13:55:53   3755] #  Metal 3        3848 (100.0%)         0 (  0.0%)       3848
[03/17 13:55:53   3755] #  Metal 4           6 (100.0%)         0 (  0.0%)          6
[03/17 13:55:53   3755] #-----------------------------------------------------------
[03/17 13:55:53   3755] #                10755 ( 99.3%)        75 (  0.7%)      10830 
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #Total number of involved priority nets 134
[03/17 13:55:53   3755] #Maximum src to sink distance for priority net 262.3
[03/17 13:55:53   3755] #Average of max src_to_sink distance for priority net 99.0
[03/17 13:55:53   3755] #Average of ave src_to_sink distance for priority net 56.7
[03/17 13:55:53   3755] #Max overcon = 0 track.
[03/17 13:55:53   3755] #Total overcon = 0.00%.
[03/17 13:55:53   3755] #Worst layer Gcell overcon rate = 0.00%.
[03/17 13:55:53   3755] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1187.71 (MB), peak = 1275.97 (MB)
[03/17 13:55:53   3755] #
[03/17 13:55:53   3755] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.37 (MB), peak = 1275.97 (MB)
[03/17 13:55:53   3755] #Start Track Assignment.
[03/17 13:55:53   3756] #Done with 225 horizontal wires in 2 hboxes and 127 vertical wires in 2 hboxes.
[03/17 13:55:53   3756] #Done with 10 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/17 13:55:53   3756] #Complete Track Assignment.
[03/17 13:55:53   3756] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 13:55:53   3756] #Total wire length = 30699 um.
[03/17 13:55:53   3756] #Total half perimeter of net bounding box = 14623 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M1 = 239 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M2 = 821 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M3 = 15691 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M4 = 13936 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M5 = 12 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M6 = 0 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M7 = 0 um.
[03/17 13:55:53   3756] #Total wire length on LAYER M8 = 0 um.
[03/17 13:55:53   3756] #Total number of vias = 10723
[03/17 13:55:53   3756] #Total number of multi-cut vias = 75 (  0.7%)
[03/17 13:55:53   3756] #Total number of single cut vias = 10648 ( 99.3%)
[03/17 13:55:53   3756] #Up-Via Summary (total 10723):
[03/17 13:55:53   3756] #                   single-cut          multi-cut      Total
[03/17 13:55:53   3756] #-----------------------------------------------------------
[03/17 13:55:53   3756] #  Metal 1        3439 ( 97.9%)        75 (  2.1%)       3514
[03/17 13:55:53   3756] #  Metal 2        3357 (100.0%)         0 (  0.0%)       3357
[03/17 13:55:53   3756] #  Metal 3        3846 (100.0%)         0 (  0.0%)       3846
[03/17 13:55:53   3756] #  Metal 4           6 (100.0%)         0 (  0.0%)          6
[03/17 13:55:53   3756] #-----------------------------------------------------------
[03/17 13:55:53   3756] #                10648 ( 99.3%)        75 (  0.7%)      10723 
[03/17 13:55:53   3756] #
[03/17 13:55:53   3756] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.16 (MB), peak = 1275.97 (MB)
[03/17 13:55:53   3756] #
[03/17 13:55:53   3756] #Cpu time = 00:00:06
[03/17 13:55:53   3756] #Elapsed time = 00:00:06
[03/17 13:55:53   3756] #Increased memory = 27.13 (MB)
[03/17 13:55:53   3756] #Total memory = 1179.16 (MB)
[03/17 13:55:53   3756] #Peak memory = 1275.97 (MB)
[03/17 13:55:54   3756] #
[03/17 13:55:54   3756] #Start Detail Routing..
[03/17 13:55:54   3756] #start initial detail routing ...
[03/17 13:56:25   3788] # ECO: 24.3% of the total area was rechecked for DRC, and 65.8% required routing.
[03/17 13:56:25   3788] #    number of violations = 1
[03/17 13:56:25   3788] #
[03/17 13:56:25   3788] #    By Layer and Type :
[03/17 13:56:25   3788] #	         MetSpc   Totals
[03/17 13:56:25   3788] #	M1            1        1
[03/17 13:56:25   3788] #	Totals        1        1
[03/17 13:56:25   3788] #29123 out of 29199 instances need to be verified(marked ipoed).
[03/17 13:56:32   3795] #    number of violations = 1
[03/17 13:56:32   3795] #
[03/17 13:56:32   3795] #    By Layer and Type :
[03/17 13:56:32   3795] #	         MetSpc   Totals
[03/17 13:56:32   3795] #	M1            1        1
[03/17 13:56:32   3795] #	Totals        1        1
[03/17 13:56:32   3795] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1215.78 (MB), peak = 1275.97 (MB)
[03/17 13:56:32   3795] #start 1st optimization iteration ...
[03/17 13:56:32   3795] #    number of violations = 0
[03/17 13:56:32   3795] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.50 (MB), peak = 1275.97 (MB)
[03/17 13:56:32   3795] #Complete Detail Routing.
[03/17 13:56:32   3795] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 13:56:32   3795] #Total wire length = 30280 um.
[03/17 13:56:32   3795] #Total half perimeter of net bounding box = 14623 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M1 = 145 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M2 = 2186 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M3 = 15176 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M4 = 12773 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M5 = 0 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M6 = 0 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M7 = 0 um.
[03/17 13:56:32   3795] #Total wire length on LAYER M8 = 0 um.
[03/17 13:56:32   3795] #Total number of vias = 9764
[03/17 13:56:32   3795] #Total number of multi-cut vias = 98 (  1.0%)
[03/17 13:56:32   3795] #Total number of single cut vias = 9666 ( 99.0%)
[03/17 13:56:32   3795] #Up-Via Summary (total 9764):
[03/17 13:56:32   3795] #                   single-cut          multi-cut      Total
[03/17 13:56:32   3795] #-----------------------------------------------------------
[03/17 13:56:32   3795] #  Metal 1        3489 ( 97.3%)        98 (  2.7%)       3587
[03/17 13:56:32   3795] #  Metal 2        3207 (100.0%)         0 (  0.0%)       3207
[03/17 13:56:32   3795] #  Metal 3        2970 (100.0%)         0 (  0.0%)       2970
[03/17 13:56:32   3795] #-----------------------------------------------------------
[03/17 13:56:32   3795] #                 9666 ( 99.0%)        98 (  1.0%)       9764 
[03/17 13:56:32   3795] #
[03/17 13:56:32   3795] #Total number of DRC violations = 0
[03/17 13:56:32   3795] #Cpu time = 00:00:39
[03/17 13:56:32   3795] #Elapsed time = 00:00:39
[03/17 13:56:32   3795] #Increased memory = 1.26 (MB)
[03/17 13:56:32   3795] #Total memory = 1180.42 (MB)
[03/17 13:56:32   3795] #Peak memory = 1275.97 (MB)
[03/17 13:56:32   3795] #detailRoute Statistics:
[03/17 13:56:32   3795] #Cpu time = 00:00:39
[03/17 13:56:32   3795] #Elapsed time = 00:00:39
[03/17 13:56:32   3795] #Increased memory = 1.26 (MB)
[03/17 13:56:32   3795] #Total memory = 1180.42 (MB)
[03/17 13:56:32   3795] #Peak memory = 1275.97 (MB)
[03/17 13:56:32   3795] #
[03/17 13:56:32   3795] #globalDetailRoute statistics:
[03/17 13:56:32   3795] #Cpu time = 00:00:46
[03/17 13:56:32   3795] #Elapsed time = 00:00:46
[03/17 13:56:32   3795] #Increased memory = -10.59 (MB)
[03/17 13:56:32   3795] #Total memory = 1145.82 (MB)
[03/17 13:56:32   3795] #Peak memory = 1275.97 (MB)
[03/17 13:56:32   3795] #Number of warnings = 63
[03/17 13:56:32   3795] #Total number of warnings = 92
[03/17 13:56:32   3795] #Number of fails = 0
[03/17 13:56:32   3795] #Total number of fails = 0
[03/17 13:56:32   3795] #Complete globalDetailRoute on Mon Mar 17 13:56:32 2025
[03/17 13:56:32   3795] #
[03/17 13:56:32   3795] 
[03/17 13:56:32   3795] globalDetailRoute
[03/17 13:56:32   3795] 
[03/17 13:56:32   3795] #setNanoRouteMode -drouteAutoStop true
[03/17 13:56:32   3795] #setNanoRouteMode -drouteFixAntenna true
[03/17 13:56:32   3795] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/17 13:56:32   3795] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/17 13:56:32   3795] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 13:56:32   3795] #setNanoRouteMode -routeWithSiDriven true
[03/17 13:56:32   3795] #setNanoRouteMode -routeWithTimingDriven true
[03/17 13:56:32   3795] #Start globalDetailRoute on Mon Mar 17 13:56:32 2025
[03/17 13:56:32   3795] #
[03/17 13:56:32   3795] #Generating timing data, please wait...
[03/17 13:56:32   3795] #30748 total nets, 141 already routed, 141 will ignore in trialRoute
[03/17 13:56:32   3795] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/17 13:56:33   3796] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 13:56:34   3796] #Dump tif for version 2.1
[03/17 13:56:38   3801] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 13:56:38   3801] End delay calculation. (MEM=1492.36 CPU=0:00:03.4 REAL=0:00:03.0)
[03/17 13:56:41   3804] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/17 13:56:41   3804] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1115.89 (MB), peak = 1275.97 (MB)
[03/17 13:56:41   3804] #Done generating timing data.
[03/17 13:56:41   3804] ### Net info: total nets: 30827
[03/17 13:56:41   3804] ### Net info: dirty nets: 0
[03/17 13:56:41   3804] ### Net info: marked as disconnected nets: 0
[03/17 13:56:41   3804] ### Net info: fully routed nets: 141
[03/17 13:56:41   3804] ### Net info: trivial (single pin) nets: 0
[03/17 13:56:41   3804] ### Net info: unrouted nets: 30686
[03/17 13:56:41   3804] ### Net info: re-extraction nets: 0
[03/17 13:56:41   3804] ### Net info: ignored nets: 0
[03/17 13:56:41   3804] ### Net info: skip routing nets: 0
[03/17 13:56:42   3804] #Start reading timing information from file .timing_file_19779.tif.gz ...
[03/17 13:56:42   3805] #Read in timing information for 252 ports, 29199 instances from timing file .timing_file_19779.tif.gz.
[03/17 13:56:42   3805] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/17 13:56:42   3805] #Start routing data preparation.
[03/17 13:56:42   3805] #Minimum voltage of a net in the design = 0.000.
[03/17 13:56:42   3805] #Maximum voltage of a net in the design = 1.100.
[03/17 13:56:42   3805] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 13:56:42   3805] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 13:56:42   3805] #Voltage range [0.000 - 1.100] has 30825 nets.
[03/17 13:56:42   3805] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/17 13:56:42   3805] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:56:42   3805] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:56:42   3805] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:56:42   3805] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:56:42   3805] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 13:56:42   3805] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 13:56:42   3805] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 13:56:43   3806] #61/30748 = 0% of signal nets have been set as priority nets
[03/17 13:56:43   3806] #Regenerating Ggrids automatically.
[03/17 13:56:43   3806] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/17 13:56:43   3806] #Using automatically generated G-grids.
[03/17 13:56:43   3806] #Done routing data preparation.
[03/17 13:56:43   3806] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1097.27 (MB), peak = 1275.97 (MB)
[03/17 13:56:43   3806] #Merging special wires...
[03/17 13:56:43   3806] #Number of eco nets is 0
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #Start data preparation...
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #Data preparation is done on Mon Mar 17 13:56:43 2025
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #Analyzing routing resource...
[03/17 13:56:43   3806] #Routing resource analysis is done on Mon Mar 17 13:56:43 2025
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #  Resource Analysis:
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 13:56:43   3806] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 13:56:43   3806] #  --------------------------------------------------------------
[03/17 13:56:43   3806] #  Metal 1        H        1946          79       18360    77.32%
[03/17 13:56:43   3806] #  Metal 2        V        1949          84       18360     1.55%
[03/17 13:56:43   3806] #  Metal 3        H        2025           0       18360     0.21%
[03/17 13:56:43   3806] #  Metal 4        V        1715         318       18360     2.21%
[03/17 13:56:43   3806] #  Metal 5        H        2025           0       18360     0.00%
[03/17 13:56:43   3806] #  Metal 6        V        2033           0       18360     0.00%
[03/17 13:56:43   3806] #  Metal 7        H         506           0       18360     0.00%
[03/17 13:56:43   3806] #  Metal 8        V         508           0       18360     0.00%
[03/17 13:56:43   3806] #  --------------------------------------------------------------
[03/17 13:56:43   3806] #  Total                  12707       2.96%  146880    10.16%
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #  141 nets (0.46%) with 1 preferred extra spacing.
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.79 (MB), peak = 1275.97 (MB)
[03/17 13:56:43   3806] #
[03/17 13:56:43   3806] #start global routing iteration 1...
[03/17 13:56:49   3812] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1189.84 (MB), peak = 1275.97 (MB)
[03/17 13:56:49   3812] #
[03/17 13:56:49   3812] #start global routing iteration 2...
[03/17 13:56:52   3815] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1204.46 (MB), peak = 1275.97 (MB)
[03/17 13:56:52   3815] #
[03/17 13:56:52   3815] #
[03/17 13:56:52   3815] #Total number of trivial nets (e.g. < 2 pins) = 79 (skipped).
[03/17 13:56:52   3815] #Total number of routable nets = 30748.
[03/17 13:56:52   3815] #Total number of nets in the design = 30827.
[03/17 13:56:52   3815] #
[03/17 13:56:52   3815] #30607 routable nets have only global wires.
[03/17 13:56:52   3815] #141 routable nets have only detail routed wires.
[03/17 13:56:52   3815] #62 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 13:56:52   3815] #141 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 13:56:52   3815] #
[03/17 13:56:52   3815] #Routed nets constraints summary:
[03/17 13:56:52   3815] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/17 13:56:52   3815] #------------------------------------------------
[03/17 13:56:52   3815] #        Rules   Misc Constraints   Unconstrained  
[03/17 13:56:52   3815] #------------------------------------------------
[03/17 13:56:52   3815] #      Default                 62           30545  
[03/17 13:56:52   3815] #------------------------------------------------
[03/17 13:56:52   3815] #        Total                 62           30545  
[03/17 13:56:52   3815] #------------------------------------------------
[03/17 13:56:52   3815] #
[03/17 13:56:52   3815] #Routing constraints summary of the whole design:
[03/17 13:56:52   3815] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/17 13:56:52   3815] #-------------------------------------------------------------------
[03/17 13:56:52   3815] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/17 13:56:52   3815] #-------------------------------------------------------------------
[03/17 13:56:52   3815] #      Default                141                 62           30545  
[03/17 13:56:52   3815] #-------------------------------------------------------------------
[03/17 13:56:52   3815] #        Total                141                 62           30545  
[03/17 13:56:52   3815] #-------------------------------------------------------------------
[03/17 13:56:52   3815] #
[03/17 13:56:53   3815] #
[03/17 13:56:53   3815] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 13:56:53   3815] #
[03/17 13:56:53   3815] #                 OverCon       OverCon       OverCon       OverCon          
[03/17 13:56:53   3815] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/17 13:56:53   3815] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
[03/17 13:56:53   3815] #  --------------------------------------------------------------------------
[03/17 13:56:53   3815] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 13:56:53   3815] #   Metal 2    478(2.64%)    211(1.17%)     24(0.13%)      3(0.02%)   (3.96%)
[03/17 13:56:53   3815] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 13:56:53   3815] #   Metal 4      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
[03/17 13:56:53   3815] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 13:56:53   3815] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 13:56:53   3815] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 13:56:53   3815] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 13:56:53   3815] #  --------------------------------------------------------------------------
[03/17 13:56:53   3815] #     Total    480(0.36%)    211(0.16%)     24(0.02%)      3(0.00%)   (0.53%)
[03/17 13:56:53   3815] #
[03/17 13:56:53   3815] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[03/17 13:56:53   3815] #  Overflow after GR: 0.00% H + 0.99% V
[03/17 13:56:53   3815] #
[03/17 13:56:53   3815] #Complete Global Routing.
[03/17 13:56:53   3815] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 13:56:53   3815] #Total wire length = 356778 um.
[03/17 13:56:53   3815] #Total half perimeter of net bounding box = 369029 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M1 = 220 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M2 = 127787 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M3 = 138515 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M4 = 73278 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M5 = 10184 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M6 = 1207 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M7 = 1443 um.
[03/17 13:56:53   3815] #Total wire length on LAYER M8 = 4143 um.
[03/17 13:56:53   3815] #Total number of vias = 153162
[03/17 13:56:53   3815] #Total number of multi-cut vias = 98 (  0.1%)
[03/17 13:56:53   3815] #Total number of single cut vias = 153064 ( 99.9%)
[03/17 13:56:53   3815] #Up-Via Summary (total 153162):
[03/17 13:56:53   3815] #                   single-cut          multi-cut      Total
[03/17 13:56:53   3815] #-----------------------------------------------------------
[03/17 13:56:53   3815] #  Metal 1       91245 ( 99.9%)        98 (  0.1%)      91343
[03/17 13:56:53   3815] #  Metal 2       51619 (100.0%)         0 (  0.0%)      51619
[03/17 13:56:53   3815] #  Metal 3        8328 (100.0%)         0 (  0.0%)       8328
[03/17 13:56:53   3815] #  Metal 4         705 (100.0%)         0 (  0.0%)        705
[03/17 13:56:53   3815] #  Metal 5         431 (100.0%)         0 (  0.0%)        431
[03/17 13:56:53   3815] #  Metal 6         407 (100.0%)         0 (  0.0%)        407
[03/17 13:56:53   3815] #  Metal 7         329 (100.0%)         0 (  0.0%)        329
[03/17 13:56:53   3815] #-----------------------------------------------------------
[03/17 13:56:53   3815] #               153064 ( 99.9%)        98 (  0.1%)     153162 
[03/17 13:56:53   3815] #
[03/17 13:56:53   3815] #Max overcon = 11 tracks.
[03/17 13:56:53   3815] #Total overcon = 0.53%.
[03/17 13:56:53   3815] #Worst layer Gcell overcon rate = 0.01%.
[03/17 13:56:53   3815] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1204.61 (MB), peak = 1275.97 (MB)
[03/17 13:56:53   3815] #
[03/17 13:56:53   3815] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.30 (MB), peak = 1275.97 (MB)
[03/17 13:56:53   3815] #Start Track Assignment.
[03/17 13:56:55   3818] #Done with 31216 horizontal wires in 2 hboxes and 35483 vertical wires in 2 hboxes.
[03/17 13:56:58   3821] #Done with 6220 horizontal wires in 2 hboxes and 7245 vertical wires in 2 hboxes.
[03/17 13:56:58   3821] #Complete Track Assignment.
[03/17 13:56:58   3821] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 13:56:58   3821] #Total wire length = 377891 um.
[03/17 13:56:58   3821] #Total half perimeter of net bounding box = 369029 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M1 = 17601 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M2 = 125809 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M3 = 143925 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M4 = 73441 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M5 = 10301 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M6 = 1211 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M7 = 1442 um.
[03/17 13:56:58   3821] #Total wire length on LAYER M8 = 4160 um.
[03/17 13:56:58   3821] #Total number of vias = 153162
[03/17 13:56:58   3821] #Total number of multi-cut vias = 98 (  0.1%)
[03/17 13:56:58   3821] #Total number of single cut vias = 153064 ( 99.9%)
[03/17 13:56:58   3821] #Up-Via Summary (total 153162):
[03/17 13:56:58   3821] #                   single-cut          multi-cut      Total
[03/17 13:56:58   3821] #-----------------------------------------------------------
[03/17 13:56:58   3821] #  Metal 1       91245 ( 99.9%)        98 (  0.1%)      91343
[03/17 13:56:58   3821] #  Metal 2       51619 (100.0%)         0 (  0.0%)      51619
[03/17 13:56:58   3821] #  Metal 3        8328 (100.0%)         0 (  0.0%)       8328
[03/17 13:56:58   3821] #  Metal 4         705 (100.0%)         0 (  0.0%)        705
[03/17 13:56:58   3821] #  Metal 5         431 (100.0%)         0 (  0.0%)        431
[03/17 13:56:58   3821] #  Metal 6         407 (100.0%)         0 (  0.0%)        407
[03/17 13:56:58   3821] #  Metal 7         329 (100.0%)         0 (  0.0%)        329
[03/17 13:56:58   3821] #-----------------------------------------------------------
[03/17 13:56:58   3821] #               153064 ( 99.9%)        98 (  0.1%)     153162 
[03/17 13:56:58   3821] #
[03/17 13:56:58   3821] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1151.86 (MB), peak = 1275.97 (MB)
[03/17 13:56:58   3821] #
[03/17 13:56:58   3821] #Cpu time = 00:00:16
[03/17 13:56:58   3821] #Elapsed time = 00:00:16
[03/17 13:56:58   3821] #Increased memory = 58.30 (MB)
[03/17 13:56:58   3821] #Total memory = 1151.86 (MB)
[03/17 13:56:58   3821] #Peak memory = 1275.97 (MB)
[03/17 13:56:59   3822] #routeSiEffort set to medium
[03/17 13:56:59   3822] #
[03/17 13:56:59   3822] #Start Detail Routing..
[03/17 13:56:59   3822] #start initial detail routing ...
[03/17 13:59:55   3998] #    number of violations = 152
[03/17 13:59:55   3998] #
[03/17 13:59:55   3998] #    By Layer and Type :
[03/17 13:59:55   3998] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/17 13:59:55   3998] #	M1           30        9       17       17        1       74
[03/17 13:59:55   3998] #	M2           43       23       12        0        0       78
[03/17 13:59:55   3998] #	Totals       73       32       29       17        1      152
[03/17 13:59:55   3998] #cpu time = 00:02:56, elapsed time = 00:02:56, memory = 1204.93 (MB), peak = 1275.97 (MB)
[03/17 13:59:55   3998] #start 1st optimization iteration ...
[03/17 13:59:59   4002] #    number of violations = 103
[03/17 13:59:59   4002] #
[03/17 13:59:59   4002] #    By Layer and Type :
[03/17 13:59:59   4002] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/17 13:59:59   4002] #	M1           15        8        8        1        0       32
[03/17 13:59:59   4002] #	M2           15       11       42        1        2       71
[03/17 13:59:59   4002] #	Totals       30       19       50        2        2      103
[03/17 13:59:59   4002] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1163.89 (MB), peak = 1275.97 (MB)
[03/17 13:59:59   4002] #start 2nd optimization iteration ...
[03/17 14:00:02   4005] #    number of violations = 93
[03/17 14:00:02   4005] #
[03/17 14:00:02   4005] #    By Layer and Type :
[03/17 14:00:02   4005] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/17 14:00:02   4005] #	M1           13        6        9        0        0       28
[03/17 14:00:02   4005] #	M2           21       12       29        2        1       65
[03/17 14:00:02   4005] #	Totals       34       18       38        2        1       93
[03/17 14:00:02   4005] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1166.02 (MB), peak = 1275.97 (MB)
[03/17 14:00:02   4005] #start 3rd optimization iteration ...
[03/17 14:00:05   4007] #    number of violations = 14
[03/17 14:00:05   4007] #
[03/17 14:00:05   4007] #    By Layer and Type :
[03/17 14:00:05   4007] #	         MetSpc    Short   MinStp      Mar   Totals
[03/17 14:00:05   4007] #	M1            0        0        0        0        0
[03/17 14:00:05   4007] #	M2            2        9        2        1       14
[03/17 14:00:05   4007] #	Totals        2        9        2        1       14
[03/17 14:00:05   4007] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1166.20 (MB), peak = 1275.97 (MB)
[03/17 14:00:05   4007] #start 4th optimization iteration ...
[03/17 14:00:05   4008] #    number of violations = 0
[03/17 14:00:05   4008] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1166.20 (MB), peak = 1275.97 (MB)
[03/17 14:00:05   4008] #Complete Detail Routing.
[03/17 14:00:06   4008] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 14:00:06   4008] #Total wire length = 385468 um.
[03/17 14:00:06   4008] #Total half perimeter of net bounding box = 369029 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M1 = 7249 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M2 = 135708 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M3 = 132530 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M4 = 92336 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M5 = 11634 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M6 = 1385 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M7 = 939 um.
[03/17 14:00:06   4008] #Total wire length on LAYER M8 = 3686 um.
[03/17 14:00:06   4008] #Total number of vias = 172510
[03/17 14:00:06   4008] #Total number of multi-cut vias = 875 (  0.5%)
[03/17 14:00:06   4008] #Total number of single cut vias = 171635 ( 99.5%)
[03/17 14:00:06   4008] #Up-Via Summary (total 172510):
[03/17 14:00:06   4008] #                   single-cut          multi-cut      Total
[03/17 14:00:06   4008] #-----------------------------------------------------------
[03/17 14:00:06   4008] #  Metal 1       94234 ( 99.2%)       728 (  0.8%)      94962
[03/17 14:00:06   4008] #  Metal 2       62517 (100.0%)         0 (  0.0%)      62517
[03/17 14:00:06   4008] #  Metal 3       13813 (100.0%)         0 (  0.0%)      13813
[03/17 14:00:06   4008] #  Metal 4         708 (100.0%)         0 (  0.0%)        708
[03/17 14:00:06   4008] #  Metal 5          58 ( 28.3%)       147 ( 71.7%)        205
[03/17 14:00:06   4008] #  Metal 6         163 (100.0%)         0 (  0.0%)        163
[03/17 14:00:06   4008] #  Metal 7         142 (100.0%)         0 (  0.0%)        142
[03/17 14:00:06   4008] #-----------------------------------------------------------
[03/17 14:00:06   4008] #               171635 ( 99.5%)       875 (  0.5%)     172510 
[03/17 14:00:06   4008] #
[03/17 14:00:06   4008] #Total number of DRC violations = 0
[03/17 14:00:06   4008] #Cpu time = 00:03:07
[03/17 14:00:06   4008] #Elapsed time = 00:03:07
[03/17 14:00:06   4008] #Increased memory = -9.54 (MB)
[03/17 14:00:06   4008] #Total memory = 1142.32 (MB)
[03/17 14:00:06   4008] #Peak memory = 1275.97 (MB)
[03/17 14:00:06   4008] #
[03/17 14:00:06   4008] #start routing for process antenna violation fix ...
[03/17 14:00:07   4009] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1144.32 (MB), peak = 1275.97 (MB)
[03/17 14:00:07   4009] #
[03/17 14:00:07   4009] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 14:00:07   4009] #Total wire length = 385468 um.
[03/17 14:00:07   4009] #Total half perimeter of net bounding box = 369029 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M1 = 7249 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M2 = 135708 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M3 = 132530 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M4 = 92336 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M5 = 11634 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M6 = 1385 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M7 = 939 um.
[03/17 14:00:07   4009] #Total wire length on LAYER M8 = 3686 um.
[03/17 14:00:07   4009] #Total number of vias = 172510
[03/17 14:00:07   4009] #Total number of multi-cut vias = 875 (  0.5%)
[03/17 14:00:07   4009] #Total number of single cut vias = 171635 ( 99.5%)
[03/17 14:00:07   4009] #Up-Via Summary (total 172510):
[03/17 14:00:07   4009] #                   single-cut          multi-cut      Total
[03/17 14:00:07   4009] #-----------------------------------------------------------
[03/17 14:00:07   4009] #  Metal 1       94234 ( 99.2%)       728 (  0.8%)      94962
[03/17 14:00:07   4009] #  Metal 2       62517 (100.0%)         0 (  0.0%)      62517
[03/17 14:00:07   4009] #  Metal 3       13813 (100.0%)         0 (  0.0%)      13813
[03/17 14:00:07   4009] #  Metal 4         708 (100.0%)         0 (  0.0%)        708
[03/17 14:00:07   4009] #  Metal 5          58 ( 28.3%)       147 ( 71.7%)        205
[03/17 14:00:07   4009] #  Metal 6         163 (100.0%)         0 (  0.0%)        163
[03/17 14:00:07   4009] #  Metal 7         142 (100.0%)         0 (  0.0%)        142
[03/17 14:00:07   4009] #-----------------------------------------------------------
[03/17 14:00:07   4009] #               171635 ( 99.5%)       875 (  0.5%)     172510 
[03/17 14:00:07   4009] #
[03/17 14:00:07   4009] #Total number of DRC violations = 0
[03/17 14:00:07   4009] #Total number of net violated process antenna rule = 0
[03/17 14:00:07   4009] #
[03/17 14:00:08   4011] #
[03/17 14:00:08   4011] #Start Post Route wire spreading..
[03/17 14:00:08   4011] #
[03/17 14:00:08   4011] #Start data preparation for wire spreading...
[03/17 14:00:08   4011] #
[03/17 14:00:08   4011] #Data preparation is done on Mon Mar 17 14:00:08 2025
[03/17 14:00:08   4011] #
[03/17 14:00:08   4011] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1144.32 (MB), peak = 1275.97 (MB)
[03/17 14:00:08   4011] #
[03/17 14:00:08   4011] #Start Post Route Wire Spread.
[03/17 14:00:10   4013] #Done with 3441 horizontal wires in 3 hboxes and 3536 vertical wires in 3 hboxes.
[03/17 14:00:11   4013] #Complete Post Route Wire Spread.
[03/17 14:00:11   4013] #
[03/17 14:00:11   4013] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 14:00:11   4013] #Total wire length = 388311 um.
[03/17 14:00:11   4013] #Total half perimeter of net bounding box = 369029 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M1 = 7273 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M2 = 136346 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M3 = 133868 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M4 = 93163 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M5 = 11645 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M6 = 1386 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M7 = 939 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M8 = 3689 um.
[03/17 14:00:11   4013] #Total number of vias = 172510
[03/17 14:00:11   4013] #Total number of multi-cut vias = 875 (  0.5%)
[03/17 14:00:11   4013] #Total number of single cut vias = 171635 ( 99.5%)
[03/17 14:00:11   4013] #Up-Via Summary (total 172510):
[03/17 14:00:11   4013] #                   single-cut          multi-cut      Total
[03/17 14:00:11   4013] #-----------------------------------------------------------
[03/17 14:00:11   4013] #  Metal 1       94234 ( 99.2%)       728 (  0.8%)      94962
[03/17 14:00:11   4013] #  Metal 2       62517 (100.0%)         0 (  0.0%)      62517
[03/17 14:00:11   4013] #  Metal 3       13813 (100.0%)         0 (  0.0%)      13813
[03/17 14:00:11   4013] #  Metal 4         708 (100.0%)         0 (  0.0%)        708
[03/17 14:00:11   4013] #  Metal 5          58 ( 28.3%)       147 ( 71.7%)        205
[03/17 14:00:11   4013] #  Metal 6         163 (100.0%)         0 (  0.0%)        163
[03/17 14:00:11   4013] #  Metal 7         142 (100.0%)         0 (  0.0%)        142
[03/17 14:00:11   4013] #-----------------------------------------------------------
[03/17 14:00:11   4013] #               171635 ( 99.5%)       875 (  0.5%)     172510 
[03/17 14:00:11   4013] #
[03/17 14:00:11   4013] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1176.72 (MB), peak = 1275.97 (MB)
[03/17 14:00:11   4013] #
[03/17 14:00:11   4013] #Post Route wire spread is done.
[03/17 14:00:11   4013] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 14:00:11   4013] #Total wire length = 388311 um.
[03/17 14:00:11   4013] #Total half perimeter of net bounding box = 369029 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M1 = 7273 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M2 = 136346 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M3 = 133868 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M4 = 93163 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M5 = 11645 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M6 = 1386 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M7 = 939 um.
[03/17 14:00:11   4013] #Total wire length on LAYER M8 = 3689 um.
[03/17 14:00:11   4013] #Total number of vias = 172510
[03/17 14:00:11   4013] #Total number of multi-cut vias = 875 (  0.5%)
[03/17 14:00:11   4013] #Total number of single cut vias = 171635 ( 99.5%)
[03/17 14:00:11   4013] #Up-Via Summary (total 172510):
[03/17 14:00:11   4013] #                   single-cut          multi-cut      Total
[03/17 14:00:11   4013] #-----------------------------------------------------------
[03/17 14:00:11   4013] #  Metal 1       94234 ( 99.2%)       728 (  0.8%)      94962
[03/17 14:00:11   4013] #  Metal 2       62517 (100.0%)         0 (  0.0%)      62517
[03/17 14:00:11   4013] #  Metal 3       13813 (100.0%)         0 (  0.0%)      13813
[03/17 14:00:11   4013] #  Metal 4         708 (100.0%)         0 (  0.0%)        708
[03/17 14:00:11   4013] #  Metal 5          58 ( 28.3%)       147 ( 71.7%)        205
[03/17 14:00:11   4013] #  Metal 6         163 (100.0%)         0 (  0.0%)        163
[03/17 14:00:11   4013] #  Metal 7         142 (100.0%)         0 (  0.0%)        142
[03/17 14:00:11   4013] #-----------------------------------------------------------
[03/17 14:00:11   4013] #               171635 ( 99.5%)       875 (  0.5%)     172510 
[03/17 14:00:11   4013] #
[03/17 14:00:12   4014] #
[03/17 14:00:12   4014] #Start DRC checking..
[03/17 14:00:25   4028] #    number of violations = 0
[03/17 14:00:25   4028] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1187.90 (MB), peak = 1275.97 (MB)
[03/17 14:00:25   4028] #CELL_VIEW mac_array,init has no DRC violation.
[03/17 14:00:25   4028] #Total number of DRC violations = 0
[03/17 14:00:25   4028] #Total number of net violated process antenna rule = 0
[03/17 14:00:26   4029] #
[03/17 14:00:26   4029] #Start Post Route via swapping..
[03/17 14:00:52   4055] #    number of violations = 0
[03/17 14:00:52   4055] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1149.45 (MB), peak = 1275.97 (MB)
[03/17 14:00:53   4056] #    number of violations = 0
[03/17 14:00:53   4056] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1149.46 (MB), peak = 1275.97 (MB)
[03/17 14:00:53   4056] #CELL_VIEW mac_array,init has no DRC violation.
[03/17 14:00:53   4056] #Total number of DRC violations = 0
[03/17 14:00:53   4056] #Total number of net violated process antenna rule = 0
[03/17 14:00:53   4056] #Post Route via swapping is done.
[03/17 14:00:53   4056] #Total number of nets with non-default rule or having extra spacing = 141
[03/17 14:00:53   4056] #Total wire length = 388311 um.
[03/17 14:00:53   4056] #Total half perimeter of net bounding box = 369029 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M1 = 7273 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M2 = 136346 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M3 = 133868 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M4 = 93163 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M5 = 11645 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M6 = 1386 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M7 = 939 um.
[03/17 14:00:53   4056] #Total wire length on LAYER M8 = 3689 um.
[03/17 14:00:53   4056] #Total number of vias = 172510
[03/17 14:00:53   4056] #Total number of multi-cut vias = 115475 ( 66.9%)
[03/17 14:00:53   4056] #Total number of single cut vias = 57035 ( 33.1%)
[03/17 14:00:53   4056] #Up-Via Summary (total 172510):
[03/17 14:00:53   4056] #                   single-cut          multi-cut      Total
[03/17 14:00:53   4056] #-----------------------------------------------------------
[03/17 14:00:53   4056] #  Metal 1       56650 ( 59.7%)     38312 ( 40.3%)      94962
[03/17 14:00:53   4056] #  Metal 2         375 (  0.6%)     62142 ( 99.4%)      62517
[03/17 14:00:53   4056] #  Metal 3           3 (  0.0%)     13810 (100.0%)      13813
[03/17 14:00:53   4056] #  Metal 4           1 (  0.1%)       707 ( 99.9%)        708
[03/17 14:00:53   4056] #  Metal 5           0 (  0.0%)       205 (100.0%)        205
[03/17 14:00:53   4056] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:00:53   4056] #  Metal 7           1 (  0.7%)       141 ( 99.3%)        142
[03/17 14:00:53   4056] #-----------------------------------------------------------
[03/17 14:00:53   4056] #                57035 ( 33.1%)    115475 ( 66.9%)     172510 
[03/17 14:00:53   4056] #
[03/17 14:00:53   4056] #detailRoute Statistics:
[03/17 14:00:53   4056] #Cpu time = 00:03:55
[03/17 14:00:53   4056] #Elapsed time = 00:03:55
[03/17 14:00:53   4056] #Increased memory = -4.13 (MB)
[03/17 14:00:53   4056] #Total memory = 1147.73 (MB)
[03/17 14:00:53   4056] #Peak memory = 1275.97 (MB)
[03/17 14:00:54   4056] #
[03/17 14:00:54   4056] #globalDetailRoute statistics:
[03/17 14:00:54   4056] #Cpu time = 00:04:21
[03/17 14:00:54   4056] #Elapsed time = 00:04:21
[03/17 14:00:54   4056] #Increased memory = -31.73 (MB)
[03/17 14:00:54   4056] #Total memory = 1114.08 (MB)
[03/17 14:00:54   4056] #Peak memory = 1275.97 (MB)
[03/17 14:00:54   4056] #Number of warnings = 0
[03/17 14:00:54   4056] #Total number of warnings = 92
[03/17 14:00:54   4056] #Number of fails = 0
[03/17 14:00:54   4056] #Total number of fails = 0
[03/17 14:00:54   4056] #Complete globalDetailRoute on Mon Mar 17 14:00:54 2025
[03/17 14:00:54   4056] #
[03/17 14:00:54   4056] #routeDesign: cpu time = 00:05:07, elapsed time = 00:05:07, memory = 1114.08 (MB), peak = 1275.97 (MB)
[03/17 14:00:54   4056] 
[03/17 14:00:54   4056] *** Summary of all messages that are not suppressed in this session:
[03/17 14:00:54   4056] Severity  ID               Count  Summary                                  
[03/17 14:00:54   4056] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/17 14:00:54   4056] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/17 14:00:54   4056] *** Message Summary: 2 warning(s), 0 error(s)
[03/17 14:00:54   4056] 
[03/17 14:00:54   4056] <CMD> setExtractRCMode -engine postRoute
[03/17 14:00:54   4056] <CMD> extractRC
[03/17 14:00:54   4056] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:00:54   4056] Extraction called for design 'mac_array' of instances=29199 and nets=30827 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:00:54   4056] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:00:54   4056] RC Extraction called in multi-corner(2) mode.
[03/17 14:00:54   4056] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:00:54   4056] Process corner(s) are loaded.
[03/17 14:00:54   4056]  Corner: Cmax
[03/17 14:00:54   4056]  Corner: Cmin
[03/17 14:00:54   4056] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d  -extended
[03/17 14:00:54   4056] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 14:00:54   4056]       RC Corner Indexes            0       1   
[03/17 14:00:54   4056] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:00:54   4056] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 14:00:54   4056] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:00:54   4056] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:00:54   4056] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:00:54   4056] Shrink Factor                : 1.00000
[03/17 14:00:54   4057] Initializing multi-corner capacitance tables ... 
[03/17 14:00:54   4057] Initializing multi-corner resistance tables ...
[03/17 14:00:54   4057] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1408.2M)
[03/17 14:00:54   4057] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for storing RC.
[03/17 14:00:55   4057] Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1472.0M)
[03/17 14:00:55   4058] Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1472.0M)
[03/17 14:00:55   4058] Extracted 30.0006% (CPU Time= 0:00:01.0  MEM= 1472.0M)
[03/17 14:00:55   4058] Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1472.0M)
[03/17 14:00:55   4058] Extracted 50.0007% (CPU Time= 0:00:01.4  MEM= 1472.0M)
[03/17 14:00:55   4058] Extracted 60.0007% (CPU Time= 0:00:01.5  MEM= 1472.0M)
[03/17 14:00:56   4058] Extracted 70.0007% (CPU Time= 0:00:01.7  MEM= 1472.0M)
[03/17 14:00:56   4059] Extracted 80.0008% (CPU Time= 0:00:02.0  MEM= 1476.0M)
[03/17 14:00:56   4059] Extracted 90.0008% (CPU Time= 0:00:02.4  MEM= 1476.0M)
[03/17 14:00:57   4060] Extracted 100% (CPU Time= 0:00:03.4  MEM= 1476.0M)
[03/17 14:00:57   4060] Number of Extracted Resistors     : 429405
[03/17 14:00:57   4060] Number of Extracted Ground Cap.   : 432458
[03/17 14:00:57   4060] Number of Extracted Coupling Cap. : 616708
[03/17 14:00:57   4060] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:00:57   4060] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 14:00:57   4060]  Corner: Cmax
[03/17 14:00:57   4060]  Corner: Cmin
[03/17 14:00:57   4060] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1440.0M)
[03/17 14:00:57   4060] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb_Filter.rcdb.d' for storing RC.
[03/17 14:00:58   4061] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30748 times net's RC data read were performed.
[03/17 14:00:58   4061] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1443.973M)
[03/17 14:00:58   4061] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:00:58   4061] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1443.973M)
[03/17 14:00:58   4061] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:04.0  MEM: 1443.973M)
[03/17 14:00:58   4061] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/17 14:00:58   4061] <CMD> optDesign -postRoute -setup -hold
[03/17 14:00:58   4061] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 14:00:58   4061] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/17 14:00:58   4061] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 14:00:58   4061] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 14:00:58   4061] -setupDynamicPowerViewAsDefaultView false
[03/17 14:00:58   4061]                                            # bool, default=false, private
[03/17 14:00:58   4061] #spOpts: N=65 
[03/17 14:00:58   4061] Core basic site is core
[03/17 14:00:58   4061] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:00:59   4062] Summary for sequential cells idenfication: 
[03/17 14:00:59   4062] Identified SBFF number: 199
[03/17 14:00:59   4062] Identified MBFF number: 0
[03/17 14:00:59   4062] Not identified SBFF number: 0
[03/17 14:00:59   4062] Not identified MBFF number: 0
[03/17 14:00:59   4062] Number of sequential cells which are not FFs: 104
[03/17 14:00:59   4062] 
[03/17 14:00:59   4062] #spOpts: N=65 mergeVia=F 
[03/17 14:00:59   4062] Switching SI Aware to true by default in postroute mode   
[03/17 14:00:59   4062] GigaOpt running with 1 threads.
[03/17 14:00:59   4062] Info: 1 threads available for lower-level modules during optimization.
[03/17 14:00:59   4062] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/17 14:00:59   4062] 	Cell FILL1_LL, site bcore.
[03/17 14:00:59   4062] 	Cell FILL_NW_HH, site bcore.
[03/17 14:00:59   4062] 	Cell FILL_NW_LL, site bcore.
[03/17 14:00:59   4062] 	Cell GFILL, site gacore.
[03/17 14:00:59   4062] 	Cell GFILL10, site gacore.
[03/17 14:00:59   4062] 	Cell GFILL2, site gacore.
[03/17 14:00:59   4062] 	Cell GFILL3, site gacore.
[03/17 14:00:59   4062] 	Cell GFILL4, site gacore.
[03/17 14:00:59   4062] 	Cell LVLLHCD1, site bcore.
[03/17 14:00:59   4062] 	Cell LVLLHCD2, site bcore.
[03/17 14:00:59   4062] 	Cell LVLLHCD4, site bcore.
[03/17 14:00:59   4062] 	Cell LVLLHCD8, site bcore.
[03/17 14:00:59   4062] 	Cell LVLLHD1, site bcore.
[03/17 14:00:59   4062] 	Cell LVLLHD2, site bcore.
[03/17 14:00:59   4062] 	Cell LVLLHD4, site bcore.
[03/17 14:00:59   4062] 	Cell LVLLHD8, site bcore.
[03/17 14:00:59   4062] .
[03/17 14:00:59   4062] Initializing multi-corner capacitance tables ... 
[03/17 14:00:59   4062] Initializing multi-corner resistance tables ...
[03/17 14:00:59   4062] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/17 14:00:59   4062] Type 'man IMPOPT-7077' for more detail.
[03/17 14:01:00   4063] Effort level <high> specified for reg2reg path_group
[03/17 14:01:00   4063] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1437.5M, totSessionCpu=1:07:44 **
[03/17 14:01:00   4063] #Created 847 library cell signatures
[03/17 14:01:01   4063] #Created 30827 NETS and 0 SPECIALNETS signatures
[03/17 14:01:01   4063] #Created 29200 instance signatures
[03/17 14:01:01   4063] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.93 (MB), peak = 1275.97 (MB)
[03/17 14:01:01   4064] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.94 (MB), peak = 1275.97 (MB)
[03/17 14:01:01   4064] #spOpts: N=65 
[03/17 14:01:01   4064] Begin checking placement ... (start mem=1437.5M, init mem=1437.5M)
[03/17 14:01:01   4064] *info: Placed = 29199          (Fixed = 79)
[03/17 14:01:01   4064] *info: Unplaced = 0           
[03/17 14:01:01   4064] Placement Density:71.62%(106662/148918)
[03/17 14:01:01   4064] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1437.5M)
[03/17 14:01:01   4064]  Initial DC engine is -> aae
[03/17 14:01:01   4064]  
[03/17 14:01:01   4064]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/17 14:01:01   4064]  
[03/17 14:01:01   4064]  
[03/17 14:01:01   4064]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/17 14:01:01   4064]  
[03/17 14:01:01   4064] Reset EOS DB
[03/17 14:01:01   4064] Ignoring AAE DB Resetting ...
[03/17 14:01:01   4064]  Set Options for AAE Based Opt flow 
[03/17 14:01:01   4064] *** optDesign -postRoute ***
[03/17 14:01:01   4064] DRC Margin: user margin 0.0; extra margin 0
[03/17 14:01:01   4064] Setup Target Slack: user slack 0
[03/17 14:01:01   4064] Hold Target Slack: user slack 0
[03/17 14:01:01   4064] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 14:01:01   4064] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 14:01:01   4064] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 14:01:01   4064] -setupDynamicPowerViewAsDefaultView false
[03/17 14:01:01   4064]                                            # bool, default=false, private
[03/17 14:01:01   4064] Include MVT Delays for Hold Opt
[03/17 14:01:01   4064] ** INFO : this run is activating 'postRoute' automaton
[03/17 14:01:01   4064] 
[03/17 14:01:01   4064] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/17 14:01:01   4064] 
[03/17 14:01:01   4064] Type 'man IMPOPT-3663' for more detail.
[03/17 14:01:01   4064] 
[03/17 14:01:01   4064] Power view               = WC_VIEW
[03/17 14:01:01   4064] Number of VT partitions  = 2
[03/17 14:01:01   4064] Standard cells in design = 811
[03/17 14:01:01   4064] Instances in design      = 29199
[03/17 14:01:01   4064] 
[03/17 14:01:01   4064] Instance distribution across the VT partitions:
[03/17 14:01:01   4064] 
[03/17 14:01:01   4064]  LVT : inst = 11573 (39.6%), cells = 335 (41%)
[03/17 14:01:01   4064]    Lib tcbn65gpluswc        : inst = 11573 (39.6%)
[03/17 14:01:01   4064] 
[03/17 14:01:01   4064]  HVT : inst = 17626 (60.4%), cells = 457 (56%)
[03/17 14:01:01   4064]    Lib tcbn65gpluswc        : inst = 17626 (60.4%)
[03/17 14:01:01   4064] 
[03/17 14:01:01   4064] Reporting took 0 sec
[03/17 14:01:01   4064] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:01:01   4064] Extraction called for design 'mac_array' of instances=29199 and nets=30827 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:01:01   4064] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:01:01   4064] RC Extraction called in multi-corner(2) mode.
[03/17 14:01:01   4064] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:01:01   4064] Process corner(s) are loaded.
[03/17 14:01:01   4064]  Corner: Cmax
[03/17 14:01:01   4064]  Corner: Cmin
[03/17 14:01:01   4064] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d -maxResLength 200  -extended
[03/17 14:01:01   4064] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 14:01:01   4064]       RC Corner Indexes            0       1   
[03/17 14:01:01   4064] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:01:01   4064] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 14:01:01   4064] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:01:01   4064] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:01:01   4064] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:01:01   4064] Shrink Factor                : 1.00000
[03/17 14:01:02   4065] Initializing multi-corner capacitance tables ... 
[03/17 14:01:02   4065] Initializing multi-corner resistance tables ...
[03/17 14:01:02   4065] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1429.5M)
[03/17 14:01:02   4065] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for storing RC.
[03/17 14:01:02   4065] Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1478.2M)
[03/17 14:01:03   4066] Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1478.2M)
[03/17 14:01:03   4066] Extracted 30.0006% (CPU Time= 0:00:01.1  MEM= 1478.2M)
[03/17 14:01:03   4066] Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1478.2M)
[03/17 14:01:03   4066] Extracted 50.0007% (CPU Time= 0:00:01.4  MEM= 1478.2M)
[03/17 14:01:03   4066] Extracted 60.0007% (CPU Time= 0:00:01.5  MEM= 1478.2M)
[03/17 14:01:03   4066] Extracted 70.0007% (CPU Time= 0:00:01.7  MEM= 1478.2M)
[03/17 14:01:04   4067] Extracted 80.0008% (CPU Time= 0:00:02.1  MEM= 1482.2M)
[03/17 14:01:04   4067] Extracted 90.0008% (CPU Time= 0:00:02.4  MEM= 1482.2M)
[03/17 14:01:05   4068] Extracted 100% (CPU Time= 0:00:03.5  MEM= 1482.2M)
[03/17 14:01:05   4068] Number of Extracted Resistors     : 429405
[03/17 14:01:05   4068] Number of Extracted Ground Cap.   : 432458
[03/17 14:01:05   4068] Number of Extracted Coupling Cap. : 616708
[03/17 14:01:05   4068] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:01:05   4068] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 14:01:05   4068]  Corner: Cmax
[03/17 14:01:05   4068]  Corner: Cmin
[03/17 14:01:05   4068] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1463.2M)
[03/17 14:01:05   4068] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb_Filter.rcdb.d' for storing RC.
[03/17 14:01:06   4069] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30748 times net's RC data read were performed.
[03/17 14:01:06   4069] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1471.238M)
[03/17 14:01:06   4069] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:01:06   4069] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1471.238M)
[03/17 14:01:06   4069] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 1471.238M)
[03/17 14:01:06   4069] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:01:06   4069] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1471.2M)
[03/17 14:01:06   4069] Initializing multi-corner capacitance tables ... 
[03/17 14:01:06   4069] Initializing multi-corner resistance tables ...
[03/17 14:01:07   4070] **INFO: Starting Blocking QThread with 1 CPU
[03/17 14:01:07   4070]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 14:01:07   4070] #################################################################################
[03/17 14:01:07   4070] # Design Stage: PostRoute
[03/17 14:01:07   4070] # Design Name: mac_array
[03/17 14:01:07   4070] # Design Mode: 65nm
[03/17 14:01:07   4070] # Analysis Mode: MMMC OCV 
[03/17 14:01:07   4070] # Parasitics Mode: SPEF/RCDB
[03/17 14:01:07   4070] # Signoff Settings: SI Off 
[03/17 14:01:07   4070] #################################################################################
[03/17 14:01:07   4070] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:01:07   4070] Calculate late delays in OCV mode...
[03/17 14:01:07   4070] Calculate early delays in OCV mode...
[03/17 14:01:07   4070] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/17 14:01:07   4070] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 14:01:07   4070] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:01:07   4070] End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:03.0)
[03/17 14:01:07   4070] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
[03/17 14:01:07   4070] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:22.8 mem=0.0M)
[03/17 14:01:07   4070] Done building cte hold timing graph (HoldAware) cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:00:22.8 mem=0.0M ***
[03/17 14:01:14   4076]  
_______________________________________________________________________
[03/17 14:01:14   4076] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:01:14   4076] Begin IPO call back ...
[03/17 14:01:14   4076] End IPO call back ...
[03/17 14:01:14   4076] #################################################################################
[03/17 14:01:14   4076] # Design Stage: PostRoute
[03/17 14:01:14   4076] # Design Name: mac_array
[03/17 14:01:14   4076] # Design Mode: 65nm
[03/17 14:01:14   4076] # Analysis Mode: MMMC OCV 
[03/17 14:01:14   4076] # Parasitics Mode: SPEF/RCDB
[03/17 14:01:14   4076] # Signoff Settings: SI On 
[03/17 14:01:14   4076] #################################################################################
[03/17 14:01:14   4077] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:01:14   4077] Setting infinite Tws ...
[03/17 14:01:14   4077] First Iteration Infinite Tw... 
[03/17 14:01:14   4077] Calculate early delays in OCV mode...
[03/17 14:01:14   4077] Calculate late delays in OCV mode...
[03/17 14:01:14   4077] Topological Sorting (CPU = 0:00:00.1, MEM = 1555.1M, InitMEM = 1555.1M)
[03/17 14:01:21   4083] AAE_INFO-618: Total number of nets in the design is 30827,  99.8 percent of the nets selected for SI analysis
[03/17 14:01:21   4084] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:01:21   4084] End delay calculation. (MEM=1571.63 CPU=0:00:06.3 REAL=0:00:06.0)
[03/17 14:01:21   4084] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:01:21   4084] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1571.6M) ***
[03/17 14:01:22   4084] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1571.6M)
[03/17 14:01:22   4084] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:01:22   4084] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1571.6M)
[03/17 14:01:22   4084] 
[03/17 14:01:22   4084] Executing IPO callback for view pruning ..
[03/17 14:01:22   4085] Starting SI iteration 2
[03/17 14:01:22   4085] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:01:22   4085] Calculate early delays in OCV mode...
[03/17 14:01:22   4085] Calculate late delays in OCV mode...
[03/17 14:01:23   4086] AAE_INFO-618: Total number of nets in the design is 30827,  2.6 percent of the nets selected for SI analysis
[03/17 14:01:23   4086] End delay calculation. (MEM=1547.68 CPU=0:00:00.9 REAL=0:00:01.0)
[03/17 14:01:23   4086] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1547.7M) ***
[03/17 14:01:24   4087] *** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=1:08:07 mem=1547.7M)
[03/17 14:01:25   4087] ** Profile ** Start :  cpu=0:00:00.0, mem=1547.7M
[03/17 14:01:25   4087] ** Profile ** Other data :  cpu=0:00:00.1, mem=1547.7M
[03/17 14:01:25   4087] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1547.7M
[03/17 14:01:25   4088] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1547.7M
[03/17 14:01:25   4088] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.053  | -0.053  |  0.026  |
|           TNS (ns):| -5.251  | -5.251  |  0.000  |
|    Violating Paths:|   263   |   263   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.625%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1453.6M, totSessionCpu=1:08:08 **
[03/17 14:01:25   4088] Setting latch borrow mode to budget during optimization.
[03/17 14:01:26   4089] Glitch fixing enabled
[03/17 14:01:26   4089] <optDesign CMD> fixdrv  all VT Cells
[03/17 14:01:26   4089] Leakage Power Opt: re-selecting buf/inv list 
[03/17 14:01:27   4089] Summary for sequential cells idenfication: 
[03/17 14:01:27   4089] Identified SBFF number: 199
[03/17 14:01:27   4089] Identified MBFF number: 0
[03/17 14:01:27   4089] Not identified SBFF number: 0
[03/17 14:01:27   4089] Not identified MBFF number: 0
[03/17 14:01:27   4089] Number of sequential cells which are not FFs: 104
[03/17 14:01:27   4089] 
[03/17 14:01:27   4089] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:01:27   4089] optDesignOneStep: Leakage Power Flow
[03/17 14:01:27   4089] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:01:27   4089] **INFO: Start fixing DRV (Mem = 1520.35M) ...
[03/17 14:01:27   4089] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/17 14:01:27   4089] **INFO: Start fixing DRV iteration 1 ...
[03/17 14:01:27   4089] Begin: GigaOpt DRV Optimization
[03/17 14:01:27   4089] Glitch fixing enabled
[03/17 14:01:27   4089] Info: 141 clock nets excluded from IPO operation.
[03/17 14:01:27   4089] Summary for sequential cells idenfication: 
[03/17 14:01:27   4089] Identified SBFF number: 199
[03/17 14:01:27   4089] Identified MBFF number: 0
[03/17 14:01:27   4089] Not identified SBFF number: 0
[03/17 14:01:27   4089] Not identified MBFF number: 0
[03/17 14:01:27   4089] Number of sequential cells which are not FFs: 104
[03/17 14:01:27   4089] 
[03/17 14:01:27   4089] DRV pessimism of 5.00% is used.
[03/17 14:01:27   4089] PhyDesignGrid: maxLocalDensity 0.96
[03/17 14:01:27   4089] #spOpts: N=65 mergeVia=F 
[03/17 14:01:30   4092] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:01:30   4092] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/17 14:01:30   4092] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:01:30   4092] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/17 14:01:30   4092] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:01:30   4092] DEBUG: @coeDRVCandCache::init.
[03/17 14:01:30   4093] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 14:01:30   4093] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.05 |          0|          0|          0|  71.62  |            |           |
[03/17 14:01:30   4093] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 14:01:31   4093] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.05 |          0|          0|          0|  71.62  |   0:00:00.0|    1747.7M|
[03/17 14:01:31   4093] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:01:31   4093] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:01:31   4093] Layer 3 has 141 constrained nets 
[03/17 14:01:31   4093] Layer 7 has 49 constrained nets 
[03/17 14:01:31   4093] **** End NDR-Layer Usage Statistics ****
[03/17 14:01:31   4093] 
[03/17 14:01:31   4093] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1747.7M) ***
[03/17 14:01:31   4093] 
[03/17 14:01:31   4093] Begin: glitch net info
[03/17 14:01:31   4093] glitch slack range: number of glitch nets
[03/17 14:01:31   4093] glitch slack < -0.32 : 0
[03/17 14:01:31   4093] -0.32 < glitch slack < -0.28 : 0
[03/17 14:01:31   4093] -0.28 < glitch slack < -0.24 : 0
[03/17 14:01:31   4093] -0.24 < glitch slack < -0.2 : 0
[03/17 14:01:31   4093] -0.2 < glitch slack < -0.16 : 0
[03/17 14:01:31   4093] -0.16 < glitch slack < -0.12 : 0
[03/17 14:01:31   4093] -0.12 < glitch slack < -0.08 : 0
[03/17 14:01:31   4093] -0.08 < glitch slack < -0.04 : 0
[03/17 14:01:31   4093] -0.04 < glitch slack : 0
[03/17 14:01:31   4093] End: glitch net info
[03/17 14:01:31   4093] DEBUG: @coeDRVCandCache::cleanup.
[03/17 14:01:31   4093] drv optimizer changes nothing and skips refinePlace
[03/17 14:01:31   4093] End: GigaOpt DRV Optimization
[03/17 14:01:31   4093] **optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1626.1M, totSessionCpu=1:08:14 **
[03/17 14:01:31   4093] *info:
[03/17 14:01:31   4093] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1626.10M).
[03/17 14:01:31   4093] Leakage Power Opt: resetting the buf/inv selection
[03/17 14:01:31   4093] ** Profile ** Start :  cpu=0:00:00.0, mem=1626.1M
[03/17 14:01:31   4093] ** Profile ** Other data :  cpu=0:00:00.1, mem=1626.1M
[03/17 14:01:31   4094] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1636.1M
[03/17 14:01:31   4094] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1636.1M
[03/17 14:01:31   4094] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1626.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.053  | -0.053  |  0.026  |
|           TNS (ns):| -5.251  | -5.251  |  0.000  |
|    Violating Paths:|   263   |   263   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1636.1M
[03/17 14:01:31   4094] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1626.1M, totSessionCpu=1:08:14 **
[03/17 14:01:32   4094]   Timing Snapshot: (REF)
[03/17 14:01:32   4094]      Weighted WNS: 0.000
[03/17 14:01:32   4094]       All  PG WNS: 0.000
[03/17 14:01:32   4094]       High PG WNS: 0.000
[03/17 14:01:32   4094]       All  PG TNS: 0.000
[03/17 14:01:32   4094]       High PG TNS: 0.000
[03/17 14:01:32   4094]          Tran DRV: 0
[03/17 14:01:32   4094]           Cap DRV: 0
[03/17 14:01:32   4094]        Fanout DRV: 0
[03/17 14:01:32   4094]            Glitch: 0
[03/17 14:01:32   4094] *** Timing NOT met, worst failing slack is -0.053
[03/17 14:01:32   4094] *** Check timing (0:00:00.0)
[03/17 14:01:32   4094] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:01:32   4094] optDesignOneStep: Leakage Power Flow
[03/17 14:01:32   4094] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:01:32   4094] Begin: GigaOpt Optimization in WNS mode
[03/17 14:01:32   4094] Info: 141 clock nets excluded from IPO operation.
[03/17 14:01:32   4094] PhyDesignGrid: maxLocalDensity 0.96
[03/17 14:01:32   4094] #spOpts: N=65 mergeVia=F 
[03/17 14:01:35   4098] *info: 141 clock nets excluded
[03/17 14:01:35   4098] *info: 2 special nets excluded.
[03/17 14:01:35   4098] *info: 79 no-driver nets excluded.
[03/17 14:01:36   4099] ** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -5.251 Density 71.62
[03/17 14:01:36   4099] Optimizer WNS Pass 0
[03/17 14:01:36   4099] Active Path Group: reg2reg  
[03/17 14:01:36   4099] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:36   4099] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:01:36   4099] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:36   4099] |  -0.053|   -0.053|  -5.251|   -5.251|    71.62%|   0:00:00.0| 1692.9M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product3_ |
[03/17 14:01:36   4099] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:39   4102] |  -0.048|   -0.048|  -5.136|   -5.136|    71.66%|   0:00:03.0| 1695.6M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 14:01:39   4102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:40   4102] |  -0.047|   -0.047|  -5.131|   -5.131|    71.67%|   0:00:01.0| 1695.6M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 14:01:40   4102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:40   4103] |  -0.047|   -0.047|  -5.129|   -5.129|    71.67%|   0:00:00.0| 1695.6M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 14:01:40   4103] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:40   4103] |  -0.047|   -0.047|  -5.122|   -5.122|    71.67%|   0:00:00.0| 1695.6M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product7_ |
[03/17 14:01:40   4103] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:40   4103] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:46   4108] skewClock has sized CTS_ccl_BUF_clk_G0_L3_23 (CKBD4)
[03/17 14:01:46   4108] skewClock has sized CTS_ccl_BUF_clk_G0_L3_8 (BUFFD6)
[03/17 14:01:46   4108] skewClock has sized CTS_ccl_BUF_clk_G0_L2_25 (CKBD6)
[03/17 14:01:46   4108] skewClock has sized CTS_ccl_BUF_clk_G0_L3_7 (BUFFD8)
[03/17 14:01:46   4108] skewClock has inserted genblk1_4__mac_col_inst/mac_8in_instance/FE_USKC6248_CTS_4 (CKBD1)
[03/17 14:01:46   4108] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6249_CTS_5 (CKBD1)
[03/17 14:01:46   4108] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC6250_CTS_4 (BUFFD1)
[03/17 14:01:46   4108] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6251_CTS_5 (CKBD1)
[03/17 14:01:46   4108] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6252_CTS_284 (BUFFD1)
[03/17 14:01:46   4108] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC6253_CTS_8 (CKBD1)
[03/17 14:01:46   4108] skewClock has inserted genblk1_4__mac_col_inst/mac_8in_instance/FE_USKC6254_CTS_4 (CKBD1)
[03/17 14:01:46   4108] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6255_CTS_292 (CKBD1)
[03/17 14:01:46   4108] skewClock sized 4 and inserted 8 insts
[03/17 14:01:47   4110] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:47   4110] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:01:47   4110] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:48   4110] |  -0.040|   -0.040|  -3.897|   -3.897|    71.68%|   0:00:08.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 14:01:48   4110] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:48   4110] |  -0.039|   -0.039|  -3.950|   -3.950|    71.69%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 14:01:48   4110] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:48   4111] |  -0.039|   -0.039|  -3.944|   -3.944|    71.70%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product4_ |
[03/17 14:01:48   4111] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:48   4111] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:53   4116] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC6268_CTS_251 (BUFFD1)
[03/17 14:01:53   4116] skewClock has inserted FE_USKC6269_CTS_255 (INVD8)
[03/17 14:01:53   4116] skewClock has inserted FE_USKC6270_CTS_255 (INVD8)
[03/17 14:01:53   4116] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6271_CTS_281 (BUFFD1)
[03/17 14:01:53   4116] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6272_CTS_250 (CKBD2)
[03/17 14:01:53   4116] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC6273_CTS_292 (CKBD1)
[03/17 14:01:53   4116] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC6274_CTS_4 (BUFFD1)
[03/17 14:01:53   4116] skewClock has inserted genblk1_4__mac_col_inst/mac_8in_instance/FE_USKC6275_CTS_251 (BUFFD1)
[03/17 14:01:53   4116] skewClock sized 0 and inserted 8 insts
[03/17 14:01:54   4116] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:54   4116] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:01:54   4116] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:56   4118] |  -0.033|   -0.033|  -3.634|   -3.634|    71.70%|   0:00:08.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:56   4118] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/17 14:01:56   4118] |  -0.032|   -0.032|  -3.610|   -3.610|    71.72%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:56   4118] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:01:56   4119] |  -0.032|   -0.032|  -3.597|   -3.597|    71.72%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:56   4119] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:01:57   4119] |  -0.032|   -0.032|  -3.550|   -3.550|    71.73%|   0:00:01.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:57   4119] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:01:57   4119] |  -0.032|   -0.032|  -3.543|   -3.543|    71.73%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:57   4119] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:01:57   4120] |  -0.032|   -0.032|  -3.539|   -3.539|    71.73%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:57   4120] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:01:57   4120] |  -0.032|   -0.032|  -3.532|   -3.532|    71.73%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:57   4120] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:01:57   4120] |  -0.032|   -0.032|  -3.539|   -3.539|    71.73%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:01:57   4120] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:01:57   4120] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:01:57   4120] 
[03/17 14:01:57   4120] *** Finish Core Optimize Step (cpu=0:00:21.0 real=0:00:21.0 mem=1720.8M) ***
[03/17 14:01:57   4120] 
[03/17 14:01:57   4120] *** Finished Optimize Step Cumulative (cpu=0:00:21.0 real=0:00:21.0 mem=1720.8M) ***
[03/17 14:01:57   4120] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -3.539 Density 71.73
[03/17 14:01:57   4120] Update Timing Windows (Threshold 0.014) ...
[03/17 14:01:57   4120] Re Calculate Delays on 7 Nets
[03/17 14:01:57   4120] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:01:57   4120] Layer 3 has 157 constrained nets 
[03/17 14:01:57   4120] Layer 7 has 49 constrained nets 
[03/17 14:01:57   4120] **** End NDR-Layer Usage Statistics ****
[03/17 14:01:57   4120] 
[03/17 14:01:57   4120] *** Finish Post Route Setup Fixing (cpu=0:00:21.4 real=0:00:21.0 mem=1720.8M) ***
[03/17 14:01:57   4120] #spOpts: N=65 
[03/17 14:01:58   4120] *** Starting refinePlace (1:08:41 mem=1701.7M) ***
[03/17 14:01:58   4120] Total net bbox length = 3.308e+05 (1.339e+05 1.969e+05) (ext = 1.281e+04)
[03/17 14:01:58   4120] Starting refinePlace ...
[03/17 14:01:58   4120] default core: bins with density >  0.75 = 52.1 % ( 252 / 484 )
[03/17 14:01:58   4120] Density distribution unevenness ratio = 9.571%
[03/17 14:01:58   4120]   Spread Effort: high, post-route mode, useDDP on.
[03/17 14:01:58   4120] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1701.7MB) @(1:08:41 - 1:08:41).
[03/17 14:01:58   4120] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:01:58   4120] wireLenOptFixPriorityInst 3394 inst fixed
[03/17 14:01:58   4120] Move report: legalization moves 50 insts, mean move: 2.16 um, max move: 6.40 um
[03/17 14:01:58   4120] 	Max move on inst (genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPC6026_n617): (187.40, 150.40) --> (188.40, 155.80)
[03/17 14:01:58   4120] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1701.7MB) @(1:08:41 - 1:08:41).
[03/17 14:01:58   4120] Move report: Detail placement moves 50 insts, mean move: 2.16 um, max move: 6.40 um
[03/17 14:01:58   4120] 	Max move on inst (genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPC6026_n617): (187.40, 150.40) --> (188.40, 155.80)
[03/17 14:01:58   4120] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1701.7MB
[03/17 14:01:58   4120] Statistics of distance of Instance movement in refine placement:
[03/17 14:01:58   4120]   maximum (X+Y) =         6.40 um
[03/17 14:01:58   4120]   inst (genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPC6026_n617) with max move: (187.4, 150.4) -> (188.4, 155.8)
[03/17 14:01:58   4120]   mean    (X+Y) =         2.16 um
[03/17 14:01:58   4120] Summary Report:
[03/17 14:01:58   4120] Instances move: 50 (out of 29182 movable)
[03/17 14:01:58   4120] Mean displacement: 2.16 um
[03/17 14:01:58   4120] Max displacement: 6.40 um (Instance: genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPC6026_n617) (187.4, 150.4) -> (188.4, 155.8)
[03/17 14:01:58   4120] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/17 14:01:58   4120] Total instances moved : 50
[03/17 14:01:58   4120] Total net bbox length = 3.309e+05 (1.339e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:01:58   4120] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1701.7MB
[03/17 14:01:58   4120] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1701.7MB) @(1:08:41 - 1:08:41).
[03/17 14:01:58   4120] *** Finished refinePlace (1:08:41 mem=1701.7M) ***
[03/17 14:01:58   4121] #spOpts: N=65 
[03/17 14:01:58   4121] default core: bins with density >  0.75 = 52.1 % ( 252 / 484 )
[03/17 14:01:58   4121] Density distribution unevenness ratio = 9.541%
[03/17 14:01:58   4121] End: GigaOpt Optimization in WNS mode
[03/17 14:01:58   4121] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:01:58   4121] optDesignOneStep: Leakage Power Flow
[03/17 14:01:58   4121] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:01:58   4121] Begin: GigaOpt Optimization in TNS mode
[03/17 14:01:58   4121] Info: 157 clock nets excluded from IPO operation.
[03/17 14:01:58   4121] PhyDesignGrid: maxLocalDensity 0.96
[03/17 14:01:58   4121] #spOpts: N=65 
[03/17 14:02:02   4124] *info: 157 clock nets excluded
[03/17 14:02:02   4124] *info: 2 special nets excluded.
[03/17 14:02:02   4124] *info: 79 no-driver nets excluded.
[03/17 14:02:03   4126] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -3.539 Density 71.75
[03/17 14:02:03   4126] Optimizer TNS Opt
[03/17 14:02:03   4126] Active Path Group: reg2reg  
[03/17 14:02:03   4126] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:03   4126] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:02:03   4126] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:03   4126] |  -0.032|   -0.032|  -3.539|   -3.539|    71.75%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:02:03   4126] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:02:08   4130] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:10   4133] skewClock has sized CTS_ccl_BUF_clk_G0_L4_29 (BUFFD8)
[03/17 14:02:10   4133] skewClock has sized CTS_ccl_BUF_clk_G0_L4_26 (BUFFD12)
[03/17 14:02:10   4133] skewClock sized 2 and inserted 0 insts
[03/17 14:02:11   4133] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:11   4133] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:02:11   4133] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:11   4134] |  -0.032|   -0.032|  -3.328|   -3.328|    71.75%|   0:00:08.0| 1745.8M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/17 14:02:11   4134] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/17 14:02:11   4134] |  -0.032|   -0.032|  -3.328|   -3.328|    71.75%|   0:00:00.0| 1745.8M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product2_ |
[03/17 14:02:11   4134] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/17 14:02:11   4134] |  -0.032|   -0.032|  -3.328|   -3.328|    71.75%|   0:00:00.0| 1745.8M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:02:11   4134] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:02:11   4134] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:11   4134] 
[03/17 14:02:11   4134] *** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:08.0 mem=1745.8M) ***
[03/17 14:02:11   4134] 
[03/17 14:02:11   4134] *** Finished Optimize Step Cumulative (cpu=0:00:08.3 real=0:00:08.0 mem=1745.8M) ***
[03/17 14:02:11   4134] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -3.328 Density 71.75
[03/17 14:02:11   4134] Update Timing Windows (Threshold 0.014) ...
[03/17 14:02:11   4134] Re Calculate Delays on 5 Nets
[03/17 14:02:11   4134] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:02:11   4134] Layer 3 has 157 constrained nets 
[03/17 14:02:11   4134] Layer 7 has 49 constrained nets 
[03/17 14:02:11   4134] **** End NDR-Layer Usage Statistics ****
[03/17 14:02:11   4134] 
[03/17 14:02:11   4134] *** Finish Post Route Setup Fixing (cpu=0:00:08.7 real=0:00:08.0 mem=1745.8M) ***
[03/17 14:02:11   4134] #spOpts: N=65 
[03/17 14:02:12   4134] *** Starting refinePlace (1:08:55 mem=1726.7M) ***
[03/17 14:02:12   4134] Total net bbox length = 3.309e+05 (1.339e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:02:12   4134] Starting refinePlace ...
[03/17 14:02:12   4134] default core: bins with density >  0.75 = 52.1 % ( 252 / 484 )
[03/17 14:02:12   4134] Density distribution unevenness ratio = 9.569%
[03/17 14:02:12   4134]   Spread Effort: high, post-route mode, useDDP on.
[03/17 14:02:12   4134] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1726.7MB) @(1:08:55 - 1:08:55).
[03/17 14:02:12   4134] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:02:12   4134] wireLenOptFixPriorityInst 3396 inst fixed
[03/17 14:02:12   4135] Move report: legalization moves 1 insts, mean move: 1.80 um, max move: 1.80 um
[03/17 14:02:12   4135] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_4111_0): (308.00, 121.60) --> (308.00, 123.40)
[03/17 14:02:12   4135] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1726.7MB) @(1:08:55 - 1:08:55).
[03/17 14:02:12   4135] Move report: Detail placement moves 1 insts, mean move: 1.80 um, max move: 1.80 um
[03/17 14:02:12   4135] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_4111_0): (308.00, 121.60) --> (308.00, 123.40)
[03/17 14:02:12   4135] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1726.7MB
[03/17 14:02:12   4135] Statistics of distance of Instance movement in refine placement:
[03/17 14:02:12   4135]   maximum (X+Y) =         1.80 um
[03/17 14:02:12   4135]   inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_4111_0) with max move: (308, 121.6) -> (308, 123.4)
[03/17 14:02:12   4135]   mean    (X+Y) =         1.80 um
[03/17 14:02:12   4135] Summary Report:
[03/17 14:02:12   4135] Instances move: 1 (out of 29182 movable)
[03/17 14:02:12   4135] Mean displacement: 1.80 um
[03/17 14:02:12   4135] Max displacement: 1.80 um (Instance: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_4111_0) (308, 121.6) -> (308, 123.4)
[03/17 14:02:12   4135] 	Length: 21 sites, height: 1 rows, site name: core, cell type: XOR2D4
[03/17 14:02:12   4135] Total instances moved : 1
[03/17 14:02:12   4135] Total net bbox length = 3.309e+05 (1.339e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:02:12   4135] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1726.7MB
[03/17 14:02:12   4135] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1726.7MB) @(1:08:55 - 1:08:55).
[03/17 14:02:12   4135] *** Finished refinePlace (1:08:55 mem=1726.7M) ***
[03/17 14:02:12   4135] #spOpts: N=65 
[03/17 14:02:12   4135] default core: bins with density >  0.75 = 52.1 % ( 252 / 484 )
[03/17 14:02:12   4135] Density distribution unevenness ratio = 9.538%
[03/17 14:02:12   4135] End: GigaOpt Optimization in TNS mode
[03/17 14:02:12   4135]   Timing Snapshot: (REF)
[03/17 14:02:12   4135]      Weighted WNS: -0.031
[03/17 14:02:12   4135]       All  PG WNS: -0.032
[03/17 14:02:12   4135]       High PG WNS: -0.032
[03/17 14:02:12   4135]       All  PG TNS: -3.328
[03/17 14:02:12   4135]       High PG TNS: -3.328
[03/17 14:02:12   4135]          Tran DRV: 0
[03/17 14:02:12   4135]           Cap DRV: 0
[03/17 14:02:12   4135]        Fanout DRV: 0
[03/17 14:02:12   4135]            Glitch: 0
[03/17 14:02:12   4135]    Category Slack: { [L, -0.032] [H, -0.032] }
[03/17 14:02:12   4135] 
[03/17 14:02:13   4135] ** Profile ** Start :  cpu=0:00:00.0, mem=1601.9M
[03/17 14:02:13   4136] ** Profile ** Other data :  cpu=0:00:00.1, mem=1601.9M
[03/17 14:02:13   4136] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1609.9M
[03/17 14:02:13   4136] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1609.9M
[03/17 14:02:13   4136] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.031  | -0.031  |  0.026  |
|           TNS (ns):| -3.328  | -3.328  |  0.000  |
|    Violating Paths:|   232   |   232   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.753%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1609.9M
[03/17 14:02:13   4136] Info: 157 clock nets excluded from IPO operation.
[03/17 14:02:13   4136] 
[03/17 14:02:13   4136] Begin Power Analysis
[03/17 14:02:13   4136] 
[03/17 14:02:13   4136]     0.00V	    VSS
[03/17 14:02:13   4136]     0.90V	    VDD
[03/17 14:02:14   4136] Begin Processing Timing Library for Power Calculation
[03/17 14:02:14   4136] 
[03/17 14:02:14   4136] Begin Processing Timing Library for Power Calculation
[03/17 14:02:14   4136] 
[03/17 14:02:14   4136] 
[03/17 14:02:14   4136] 
[03/17 14:02:14   4136] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:02:14   4136] 
[03/17 14:02:14   4136] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.50MB/1342.50MB)
[03/17 14:02:14   4136] 
[03/17 14:02:14   4136] Begin Processing Timing Window Data for Power Calculation
[03/17 14:02:14   4136] 
[03/17 14:02:14   4137] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.50MB/1342.50MB)
[03/17 14:02:14   4137] 
[03/17 14:02:14   4137] Begin Processing User Attributes
[03/17 14:02:14   4137] 
[03/17 14:02:14   4137] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.50MB/1342.50MB)
[03/17 14:02:14   4137] 
[03/17 14:02:14   4137] Begin Processing Signal Activity
[03/17 14:02:14   4137] 
[03/17 14:02:15   4138] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1343.03MB/1343.03MB)
[03/17 14:02:15   4138] 
[03/17 14:02:15   4138] Begin Power Computation
[03/17 14:02:15   4138] 
[03/17 14:02:15   4138]       ----------------------------------------------------------
[03/17 14:02:15   4138]       # of cell(s) missing both power/leakage table: 0
[03/17 14:02:15   4138]       # of cell(s) missing power table: 0
[03/17 14:02:15   4138]       # of cell(s) missing leakage table: 0
[03/17 14:02:15   4138]       # of MSMV cell(s) missing power_level: 0
[03/17 14:02:15   4138]       ----------------------------------------------------------
[03/17 14:02:15   4138] 
[03/17 14:02:15   4138] 
[03/17 14:02:18   4141] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1343.19MB/1343.19MB)
[03/17 14:02:18   4141] 
[03/17 14:02:18   4141] Begin Processing User Attributes
[03/17 14:02:18   4141] 
[03/17 14:02:18   4141] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.19MB/1343.19MB)
[03/17 14:02:18   4141] 
[03/17 14:02:18   4141] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1343.19MB/1343.19MB)
[03/17 14:02:18   4141] 
[03/17 14:02:19   4142] Begin: Power Optimization
[03/17 14:02:19   4142] PhyDesignGrid: maxLocalDensity 0.98
[03/17 14:02:19   4142] #spOpts: N=65 mergeVia=F 
[03/17 14:02:20   4143] Reclaim Optimization WNS Slack -0.032  TNS Slack -3.328 Density 71.75
[03/17 14:02:20   4143] +----------+---------+--------+--------+------------+--------+
[03/17 14:02:20   4143] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 14:02:20   4143] +----------+---------+--------+--------+------------+--------+
[03/17 14:02:20   4143] |    71.75%|        -|  -0.032|  -3.328|   0:00:00.0| 1882.7M|
[03/17 14:02:24   4147] Info: Power reclaim will skip 2407 instances with hold cells
[03/17 14:02:44   4167] |    71.13%|     2170|  -0.033|  -3.274|   0:00:24.0| 1882.7M|
[03/17 14:02:44   4167] Info: Power reclaim will skip 2407 instances with hold cells
[03/17 14:02:46   4169] |    71.11%|      113|  -0.033|  -3.276|   0:00:02.0| 1882.7M|
[03/17 14:02:46   4169] +----------+---------+--------+--------+------------+--------+
[03/17 14:02:46   4169] Reclaim Optimization End WNS Slack -0.033  TNS Slack -3.276 Density 71.11
[03/17 14:02:46   4169] 
[03/17 14:02:46   4169] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2297 **
[03/17 14:02:46   4169] --------------------------------------------------------------
[03/17 14:02:46   4169] |                                   | Total     | Sequential |
[03/17 14:02:46   4169] --------------------------------------------------------------
[03/17 14:02:46   4169] | Num insts resized                 |    1874  |     146    |
[03/17 14:02:46   4169] | Num insts undone                  |      34  |       1    |
[03/17 14:02:46   4169] | Num insts Downsized               |     707  |     139    |
[03/17 14:02:46   4169] | Num insts Samesized               |    1167  |       7    |
[03/17 14:02:46   4169] | Num insts Upsized                 |       0  |       0    |
[03/17 14:02:46   4169] | Num multiple commits+uncommits    |     375  |       -    |
[03/17 14:02:46   4169] --------------------------------------------------------------
[03/17 14:02:46   4169] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:02:46   4169] Layer 3 has 157 constrained nets 
[03/17 14:02:46   4169] Layer 7 has 49 constrained nets 
[03/17 14:02:46   4169] **** End NDR-Layer Usage Statistics ****
[03/17 14:02:46   4169] ** Finished Core Power Optimization (cpu = 0:00:27.5) (real = 0:00:27.0) **
[03/17 14:02:46   4169] #spOpts: N=65 
[03/17 14:02:46   4169] *** Starting refinePlace (1:09:30 mem=1838.8M) ***
[03/17 14:02:46   4169] Total net bbox length = 3.313e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:02:46   4169] Starting refinePlace ...
[03/17 14:02:46   4169] default core: bins with density >  0.75 = 50.2 % ( 243 / 484 )
[03/17 14:02:46   4169] Density distribution unevenness ratio = 9.622%
[03/17 14:02:46   4169]   Spread Effort: high, post-route mode, useDDP on.
[03/17 14:02:46   4169] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1838.8MB) @(1:09:30 - 1:09:30).
[03/17 14:02:46   4169] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:02:46   4169] wireLenOptFixPriorityInst 3396 inst fixed
[03/17 14:02:47   4170] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:02:47   4170] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1838.8MB) @(1:09:30 - 1:09:30).
[03/17 14:02:47   4170] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:02:47   4170] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1838.8MB
[03/17 14:02:47   4170] Statistics of distance of Instance movement in refine placement:
[03/17 14:02:47   4170]   maximum (X+Y) =         0.00 um
[03/17 14:02:47   4170]   mean    (X+Y) =         0.00 um
[03/17 14:02:47   4170] Summary Report:
[03/17 14:02:47   4170] Instances move: 0 (out of 29182 movable)
[03/17 14:02:47   4170] Mean displacement: 0.00 um
[03/17 14:02:47   4170] Max displacement: 0.00 um 
[03/17 14:02:47   4170] Total instances moved : 0
[03/17 14:02:47   4170] Total net bbox length = 3.313e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:02:47   4170] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1838.8MB
[03/17 14:02:47   4170] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1838.8MB) @(1:09:30 - 1:09:30).
[03/17 14:02:47   4170] *** Finished refinePlace (1:09:30 mem=1838.8M) ***
[03/17 14:02:47   4170] #spOpts: N=65 
[03/17 14:02:47   4170] default core: bins with density >  0.75 = 50.4 % ( 244 / 484 )
[03/17 14:02:47   4170] Density distribution unevenness ratio = 9.591%
[03/17 14:02:47   4170] Running setup recovery post routing.
[03/17 14:02:47   4170] **optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1601.5M, totSessionCpu=1:09:31 **
[03/17 14:02:47   4171]   Timing Snapshot: (TGT)
[03/17 14:02:47   4171]      Weighted WNS: -0.033
[03/17 14:02:47   4171]       All  PG WNS: -0.033
[03/17 14:02:47   4171]       High PG WNS: -0.033
[03/17 14:02:47   4171]       All  PG TNS: -3.276
[03/17 14:02:47   4171]       High PG TNS: -3.276
[03/17 14:02:47   4171]          Tran DRV: 0
[03/17 14:02:47   4171]           Cap DRV: 0
[03/17 14:02:47   4171]        Fanout DRV: 0
[03/17 14:02:47   4171]            Glitch: 0
[03/17 14:02:47   4171]    Category Slack: { [L, -0.033] [H, -0.033] }
[03/17 14:02:47   4171] 
[03/17 14:02:47   4171] Checking setup slack degradation ...
[03/17 14:02:47   4171] 
[03/17 14:02:47   4171] Recovery Manager:
[03/17 14:02:47   4171]   Low  Effort WNS Jump: 0.001 (REF: -0.032, TGT: -0.033, Threshold: 0.000) - Trigger
[03/17 14:02:47   4171]   High Effort WNS Jump: 0.001 (REF: -0.032, TGT: -0.033, Threshold: 0.000) - Trigger
[03/17 14:02:47   4171]   Low  Effort TNS Jump: 0.000 (REF: -3.328, TGT: -3.276, Threshold: 25.000) - Skip
[03/17 14:02:47   4171]   High Effort TNS Jump: 0.000 (REF: -3.328, TGT: -3.276, Threshold: 25.000) - Skip
[03/17 14:02:47   4171] 
[03/17 14:02:47   4171] Checking DRV degradation...
[03/17 14:02:47   4171] 
[03/17 14:02:47   4171] Recovery Manager:
[03/17 14:02:47   4171]     Tran DRV degradation : 0 (0 -> 0)
[03/17 14:02:47   4171]      Cap DRV degradation : 0 (0 -> 0)
[03/17 14:02:47   4171]   Fanout DRV degradation : 0 (0 -> 0)
[03/17 14:02:47   4171]       Glitch degradation : 0 (0 -> 0)
[03/17 14:02:47   4171]   DRV Recovery (Margin: 10) - Skip
[03/17 14:02:47   4171] 
[03/17 14:02:47   4171] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
[03/17 14:02:47   4171] Begin: GigaOpt WNS recovery
[03/17 14:02:47   4171] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/17 14:02:48   4171] Info: 157 clock nets excluded from IPO operation.
[03/17 14:02:48   4171] PhyDesignGrid: maxLocalDensity 0.96
[03/17 14:02:48   4171] #spOpts: N=65 
[03/17 14:02:50   4173] Info: 157 clock nets excluded from IPO operation.
[03/17 14:02:51   4174] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -3.276 Density 71.11
[03/17 14:02:51   4174] Optimizer WNS Pass 0
[03/17 14:02:51   4174] Active Path Group: reg2reg  
[03/17 14:02:51   4174] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:51   4174] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:02:51   4174] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:51   4174] |  -0.033|   -0.033|  -3.276|   -3.276|    71.11%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:02:51   4174] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:02:53   4176] |  -0.032|   -0.032|  -3.290|   -3.290|    71.12%|   0:00:02.0| 1754.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:02:53   4176] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:02:53   4176] |  -0.032|   -0.032|  -3.290|   -3.290|    71.12%|   0:00:00.0| 1754.1M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:02:53   4176] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:02:53   4176] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:53   4176] 
[03/17 14:02:53   4176] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1754.1M) ***
[03/17 14:02:53   4176] 
[03/17 14:02:53   4176] *** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1754.1M) ***
[03/17 14:02:53   4176] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -3.290 Density 71.12
[03/17 14:02:53   4176] Update Timing Windows (Threshold 0.014) ...
[03/17 14:02:53   4176] Re Calculate Delays on 31 Nets
[03/17 14:02:53   4176] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:02:53   4176] Layer 3 has 157 constrained nets 
[03/17 14:02:53   4176] Layer 7 has 49 constrained nets 
[03/17 14:02:53   4176] **** End NDR-Layer Usage Statistics ****
[03/17 14:02:53   4176] 
[03/17 14:02:53   4176] *** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1754.1M) ***
[03/17 14:02:53   4176] #spOpts: N=65 
[03/17 14:02:53   4177] *** Starting refinePlace (1:09:37 mem=1719.8M) ***
[03/17 14:02:53   4177] Total net bbox length = 3.313e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:02:53   4177] Starting refinePlace ...
[03/17 14:02:53   4177] default core: bins with density >  0.75 = 50.2 % ( 243 / 484 )
[03/17 14:02:53   4177] Density distribution unevenness ratio = 9.623%
[03/17 14:02:53   4177]   Spread Effort: high, post-route mode, useDDP on.
[03/17 14:02:53   4177] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1719.8MB) @(1:09:37 - 1:09:37).
[03/17 14:02:53   4177] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:02:53   4177] wireLenOptFixPriorityInst 3396 inst fixed
[03/17 14:02:54   4177] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:02:54   4177] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1719.8MB) @(1:09:37 - 1:09:37).
[03/17 14:02:54   4177] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:02:54   4177] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1719.8MB
[03/17 14:02:54   4177] Statistics of distance of Instance movement in refine placement:
[03/17 14:02:54   4177]   maximum (X+Y) =         0.00 um
[03/17 14:02:54   4177]   mean    (X+Y) =         0.00 um
[03/17 14:02:54   4177] Summary Report:
[03/17 14:02:54   4177] Instances move: 0 (out of 29188 movable)
[03/17 14:02:54   4177] Mean displacement: 0.00 um
[03/17 14:02:54   4177] Max displacement: 0.00 um 
[03/17 14:02:54   4177] Total instances moved : 0
[03/17 14:02:54   4177] Total net bbox length = 3.313e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:02:54   4177] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1719.8MB
[03/17 14:02:54   4177] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1719.8MB) @(1:09:37 - 1:09:37).
[03/17 14:02:54   4177] *** Finished refinePlace (1:09:37 mem=1719.8M) ***
[03/17 14:02:54   4177] #spOpts: N=65 
[03/17 14:02:54   4177] default core: bins with density >  0.75 = 50.4 % ( 244 / 484 )
[03/17 14:02:54   4177] Density distribution unevenness ratio = 9.591%
[03/17 14:02:54   4177] End: GigaOpt Optimization in WNS mode
[03/17 14:02:54   4177] End: GigaOpt WNS recovery
[03/17 14:02:54   4177] GigaOpt: Skipping TNS recovery
[03/17 14:02:54   4177] *** Finish setup-recovery (cpu=0:00:07, real=0:00:07, mem=1601.54M, totSessionCpu=1:09:38 .
[03/17 14:02:54   4177] **optDesign ... cpu = 0:01:54, real = 0:01:54, mem = 1601.5M, totSessionCpu=1:09:38 **
[03/17 14:02:54   4177] 
[03/17 14:02:54   4177] Info: 157 clock nets excluded from IPO operation.
[03/17 14:02:54   4177] PhyDesignGrid: maxLocalDensity 0.98
[03/17 14:02:54   4177] #spOpts: N=65 
[03/17 14:02:56   4180] Info: 157 clock nets excluded from IPO operation.
[03/17 14:02:57   4181] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:57   4181] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:02:57   4181] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:57   4181] |  -0.032|   -0.032|  -3.290|   -3.290|    71.12%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:02:57   4181] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:02:58   4182] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:02:58   4182] 
[03/17 14:02:58   4182] *** Finish post-Route Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1754.0M) ***
[03/17 14:02:58   4182] 
[03/17 14:02:58   4182] *** Finish post-Route Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1754.0M) ***
[03/17 14:02:59   4182] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:02:59   4182] Layer 3 has 157 constrained nets 
[03/17 14:02:59   4182] Layer 7 has 49 constrained nets 
[03/17 14:02:59   4182] **** End NDR-Layer Usage Statistics ****
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Begin Power Analysis
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182]     0.00V	    VSS
[03/17 14:02:59   4182]     0.90V	    VDD
[03/17 14:02:59   4182] Begin Processing Timing Library for Power Calculation
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Begin Processing Timing Library for Power Calculation
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.56MB/1369.56MB)
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Begin Processing Timing Window Data for Power Calculation
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.56MB/1369.56MB)
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Begin Processing User Attributes
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.56MB/1369.56MB)
[03/17 14:02:59   4182] 
[03/17 14:02:59   4182] Begin Processing Signal Activity
[03/17 14:02:59   4182] 
[03/17 14:03:00   4184] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1369.98MB/1369.98MB)
[03/17 14:03:00   4184] 
[03/17 14:03:00   4184] Begin Power Computation
[03/17 14:03:00   4184] 
[03/17 14:03:00   4184]       ----------------------------------------------------------
[03/17 14:03:00   4184]       # of cell(s) missing both power/leakage table: 0
[03/17 14:03:00   4184]       # of cell(s) missing power table: 0
[03/17 14:03:00   4184]       # of cell(s) missing leakage table: 0
[03/17 14:03:00   4184]       # of MSMV cell(s) missing power_level: 0
[03/17 14:03:00   4184]       ----------------------------------------------------------
[03/17 14:03:00   4184] 
[03/17 14:03:00   4184] 
[03/17 14:03:04   4187] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1369.98MB/1369.98MB)
[03/17 14:03:04   4187] 
[03/17 14:03:04   4187] Begin Processing User Attributes
[03/17 14:03:04   4187] 
[03/17 14:03:04   4187] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.98MB/1369.98MB)
[03/17 14:03:04   4187] 
[03/17 14:03:04   4187] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1369.98MB/1369.98MB)
[03/17 14:03:04   4187] 
[03/17 14:03:04   4188] *** Finished Leakage Power Optimization (cpu=0:00:46, real=0:00:45, mem=1601.54M, totSessionCpu=1:09:48).
[03/17 14:03:04   4188] *info: All cells identified as Buffer and Delay cells:
[03/17 14:03:04   4188] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/17 14:03:04   4188] *info: ------------------------------------------------------------------
[03/17 14:03:04   4188] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/17 14:03:04   4188] Summary for sequential cells idenfication: 
[03/17 14:03:04   4188] Identified SBFF number: 199
[03/17 14:03:04   4188] Identified MBFF number: 0
[03/17 14:03:04   4188] Not identified SBFF number: 0
[03/17 14:03:04   4188] Not identified MBFF number: 0
[03/17 14:03:04   4188] Number of sequential cells which are not FFs: 104
[03/17 14:03:04   4188] 
[03/17 14:03:04   4188] GigaOpt Hold Optimizer is used
[03/17 14:03:04   4188] Include MVT Delays for Hold Opt
[03/17 14:03:04   4188] <optDesign CMD> fixhold  no -lvt Cells
[03/17 14:03:04   4188] **INFO: Num dontuse cells 396, Num usable cells 467
[03/17 14:03:04   4188] optDesignOneStep: Leakage Power Flow
[03/17 14:03:04   4188] **INFO: Num dontuse cells 396, Num usable cells 467
[03/17 14:03:04   4188] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:09:48 mem=1601.5M ***
[03/17 14:03:04   4188] **INFO: Starting Blocking QThread with 1 CPU
[03/17 14:03:04   4188]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 14:03:04   4188] Latch borrow mode reset to max_borrow
[03/17 14:03:04   4188] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:03:04   4188] Begin IPO call back ...
[03/17 14:03:04   4188] End IPO call back ...
[03/17 14:03:04   4188] #################################################################################
[03/17 14:03:04   4188] # Design Stage: PostRoute
[03/17 14:03:04   4188] # Design Name: mac_array
[03/17 14:03:04   4188] # Design Mode: 65nm
[03/17 14:03:04   4188] # Analysis Mode: MMMC OCV 
[03/17 14:03:04   4188] # Parasitics Mode: SPEF/RCDB
[03/17 14:03:04   4188] # Signoff Settings: SI On 
[03/17 14:03:04   4188] #################################################################################
[03/17 14:03:04   4188] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:03:04   4188] Setting infinite Tws ...
[03/17 14:03:04   4188] First Iteration Infinite Tw... 
[03/17 14:03:04   4188] Calculate late delays in OCV mode...
[03/17 14:03:04   4188] Calculate early delays in OCV mode...
[03/17 14:03:04   4188] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/17 14:03:04   4188] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 14:03:04   4188] AAE_INFO-618: Total number of nets in the design is 30889,  99.8 percent of the nets selected for SI analysis
[03/17 14:03:04   4188] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:03:04   4188] End delay calculation. (MEM=0 CPU=0:00:06.6 REAL=0:00:06.0)
[03/17 14:03:04   4188] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:03:04   4188] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 0.0M) ***
[03/17 14:03:04   4188] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 14:03:04   4188] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:03:04   4188] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 14:03:04   4188] 
[03/17 14:03:04   4188] Executing IPO callback for view pruning ..
[03/17 14:03:04   4188] Starting SI iteration 2
[03/17 14:03:04   4188] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:03:04   4188] Calculate late delays in OCV mode...
[03/17 14:03:04   4188] Calculate early delays in OCV mode...
[03/17 14:03:04   4188] AAE_INFO-618: Total number of nets in the design is 30889,  0.1 percent of the nets selected for SI analysis
[03/17 14:03:04   4188] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[03/17 14:03:04   4188] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[03/17 14:03:04   4188] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:00:34.2 mem=0.0M)
[03/17 14:03:04   4188] Done building cte hold timing graph (fixHold) cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:00:34.2 mem=0.0M ***
[03/17 14:03:04   4188] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/17 14:03:04   4188] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/17 14:03:04   4188] Done building hold timer [21411 node(s), 24603 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.6 real=0:00:12.0 totSessionCpu=0:00:35.6 mem=0.0M ***
[03/17 14:03:04   4188] Timing Data dump into file /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/coe_eosdata_t8KG2W/BC_VIEW.twf, for view: BC_VIEW 
[03/17 14:03:04   4188] 	 Dumping view 1 BC_VIEW 
[03/17 14:03:17   4200]  
_______________________________________________________________________
[03/17 14:03:17   4200] Done building cte setup timing graph (fixHold) cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=1:10:01 mem=1601.5M ***
[03/17 14:03:17   4200] ** Profile ** Start :  cpu=0:00:00.0, mem=1601.5M
[03/17 14:03:17   4200] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1609.5M
[03/17 14:03:18   4200] *info: category slack lower bound [L -32.2] default
[03/17 14:03:18   4200] *info: category slack lower bound [H -32.2] reg2reg 
[03/17 14:03:18   4200] --------------------------------------------------- 
[03/17 14:03:18   4200]    Setup Violation Summary with Target Slack (0.000 ns)
[03/17 14:03:18   4200] --------------------------------------------------- 
[03/17 14:03:18   4200]          WNS    reg2regWNS
[03/17 14:03:18   4200]    -0.032 ns     -0.032 ns
[03/17 14:03:18   4200] --------------------------------------------------- 
[03/17 14:03:18   4201] Loading timing data from /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/coe_eosdata_t8KG2W/BC_VIEW.twf 
[03/17 14:03:18   4201] 	 Loading view 1 BC_VIEW 
[03/17 14:03:18   4201] ** Profile ** Start :  cpu=0:00:00.0, mem=1609.5M
[03/17 14:03:18   4201] ** Profile ** Other data :  cpu=0:00:00.1, mem=1609.5M
[03/17 14:03:18   4201] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1609.5M
[03/17 14:03:18   4201] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  | -0.032  |  0.026  |
|           TNS (ns):| -3.290  | -3.290  |  0.000  |
|    Violating Paths:|   233   |   233   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  | -0.016  |  0.017  |
|           TNS (ns):| -0.064  | -0.064  |  0.000  |
|    Violating Paths:|   20    |   20    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.115%
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/17 14:03:18   4201] Identified SBFF number: 199
[03/17 14:03:18   4201] Identified MBFF number: 0
[03/17 14:03:18   4201] Not identified SBFF number: 0
[03/17 14:03:18   4201] Not identified MBFF number: 0
[03/17 14:03:18   4201] Number of sequential cells which are not FFs: 104
[03/17 14:03:18   4201] 
[03/17 14:03:18   4201] Summary for sequential cells idenfication: 
[03/17 14:03:18   4201] Identified SBFF number: 199
[03/17 14:03:18   4201] Identified MBFF number: 0
[03/17 14:03:18   4201] Not identified SBFF number: 0
[03/17 14:03:18   4201] Not identified MBFF number: 0
[03/17 14:03:18   4201] Number of sequential cells which are not FFs: 104
[03/17 14:03:18   4201] 
[03/17 14:03:19   4202] 
[03/17 14:03:19   4202] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/17 14:03:19   4202] *Info: worst delay setup view: WC_VIEW
[03/17 14:03:19   4202] Footprint list for hold buffering (delay unit: ps)
[03/17 14:03:19   4202] =================================================================
[03/17 14:03:19   4202] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/17 14:03:19   4202] ------------------------------------------------------------------
[03/17 14:03:19   4202] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/17 14:03:19   4202] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/17 14:03:19   4202] =================================================================
[03/17 14:03:19   4202] **optDesign ... cpu = 0:02:19, real = 0:02:19, mem = 1603.5M, totSessionCpu=1:10:02 **
[03/17 14:03:19   4202] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/17 14:03:19   4202] *info: Run optDesign holdfix with 1 thread.
[03/17 14:03:19   4202] Info: 157 clock nets excluded from IPO operation.
[03/17 14:03:19   4202] --------------------------------------------------- 
[03/17 14:03:19   4202]    Hold Timing Summary  - Initial 
[03/17 14:03:19   4202] --------------------------------------------------- 
[03/17 14:03:19   4202]  Target slack: 0.000 ns
[03/17 14:03:19   4202] View: BC_VIEW 
[03/17 14:03:19   4202] 	WNS: -0.016 
[03/17 14:03:19   4202] 	TNS: -0.064 
[03/17 14:03:19   4202] 	VP: 20 
[03/17 14:03:19   4202] 	Worst hold path end point: genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_0_/D 
[03/17 14:03:19   4202] --------------------------------------------------- 
[03/17 14:03:19   4202]    Setup Timing Summary  - Initial 
[03/17 14:03:19   4202] --------------------------------------------------- 
[03/17 14:03:19   4202]  Target slack: 0.000 ns
[03/17 14:03:19   4202] View: WC_VIEW 
[03/17 14:03:19   4202] 	WNS: -0.032 
[03/17 14:03:19   4202] 	TNS: -3.290 
[03/17 14:03:19   4202] 	VP: 233 
[03/17 14:03:19   4202] 	Worst setup path end point:genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_15_/D 
[03/17 14:03:19   4202] --------------------------------------------------- 
[03/17 14:03:19   4202] PhyDesignGrid: maxLocalDensity 0.98
[03/17 14:03:19   4202] #spOpts: N=65 mergeVia=F 
[03/17 14:03:20   4202] 
[03/17 14:03:20   4202] *** Starting Core Fixing (fixHold) cpu=0:00:14.4 real=0:00:16.0 totSessionCpu=1:10:03 mem=1737.1M density=71.115% ***
[03/17 14:03:20   4202] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/17 14:03:20   4203] 
[03/17 14:03:20   4203] Phase I ......
[03/17 14:03:20   4203] *info: Multithread Hold Batch Commit is enabled
[03/17 14:03:20   4203] *info: Levelized Batch Commit is enabled
[03/17 14:03:20   4203] Executing transform: ECO Safe Resize
[03/17 14:03:20   4203] Worst hold path end point:
[03/17 14:03:20   4203]   genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_0_/D
[03/17 14:03:20   4203]     net: genblk1_2__mac_col_inst/mac_8in_instance/N67 (nrTerm=2)
[03/17 14:03:20   4203] ===========================================================================================
[03/17 14:03:20   4203]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/17 14:03:20   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:20   4203]  Hold WNS :      -0.0160
[03/17 14:03:20   4203]       TNS :      -0.0644
[03/17 14:03:20   4203]       #VP :           20
[03/17 14:03:20   4203]   Density :      71.115%
[03/17 14:03:20   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:20   4203]  cpu=0:00:14.8 real=0:00:16.0 totSessionCpu=1:10:03 mem=1737.1M
[03/17 14:03:20   4203] ===========================================================================================
[03/17 14:03:20   4203] 
[03/17 14:03:20   4203] Starting Phase 1 Step 1 Iter 1 ...
[03/17 14:03:20   4203] Worst hold path end point:
[03/17 14:03:20   4203]   genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_0_/D
[03/17 14:03:20   4203]     net: genblk1_2__mac_col_inst/mac_8in_instance/N67 (nrTerm=2)
[03/17 14:03:20   4203] ===========================================================================================
[03/17 14:03:20   4203]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/17 14:03:20   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:20   4203]  Hold WNS :      -0.0160
[03/17 14:03:20   4203]       TNS :      -0.0644
[03/17 14:03:20   4203]       #VP :           20
[03/17 14:03:20   4203]   Density :      71.115%
[03/17 14:03:20   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:20   4203]  cpu=0:00:14.9 real=0:00:16.0 totSessionCpu=1:10:03 mem=1737.1M
[03/17 14:03:20   4203] ===========================================================================================
[03/17 14:03:20   4203] 
[03/17 14:03:20   4203] Executing transform: AddBuffer + LegalResize
[03/17 14:03:20   4203] Worst hold path end point:
[03/17 14:03:20   4203]   genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_0_/D
[03/17 14:03:20   4203]     net: genblk1_2__mac_col_inst/mac_8in_instance/N67 (nrTerm=2)
[03/17 14:03:20   4203] ===========================================================================================
[03/17 14:03:20   4203]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/17 14:03:20   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:20   4203]  Hold WNS :      -0.0160
[03/17 14:03:20   4203]       TNS :      -0.0644
[03/17 14:03:20   4203]       #VP :           20
[03/17 14:03:20   4203]   Density :      71.115%
[03/17 14:03:20   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:20   4203]  cpu=0:00:15.0 real=0:00:16.0 totSessionCpu=1:10:03 mem=1737.1M
[03/17 14:03:20   4203] ===========================================================================================
[03/17 14:03:20   4203] 
[03/17 14:03:20   4203] Starting Phase 1 Step 2 Iter 1 ...
[03/17 14:03:20   4203] Move Found: roi=2.500000, genblk1_1__mac_col_inst/FE_PHC6220_q_temp_111_ (BUFFD0->CKBD0) (s:917.4->912.5, snw:917.4->912.5) (h:-0.5->0.4)
[03/17 14:03:20   4203] Move Found: roi=0.500000, genblk1_5__mac_col_inst/FE_PHC6211_q_temp_375_ (BUFFD0->CKBD0) (s:913.3->908.9, snw:913.3->908.9) (h:-0.1->0.7)
[03/17 14:03:20   4203] Move Found: roi=1.000000, genblk1_2__mac_col_inst/mac_8in_instance/FE_PHC6198_N35 (BUFFD0->CKBD0) (s:804.8->800.4, snw:804.8->800.4) (h:-0.2->0.7)
[03/17 14:03:20   4203] Committed on net genblk1_2__mac_col_inst/mac_8in_instance/N67
[03/17 14:03:20   4203]   Added inst genblk1_2__mac_col_inst/mac_8in_instance/FE_PHC6290_N67 (CKBD0)
[03/17 14:03:20   4203]     sink term: genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_0_/D
[03/17 14:03:20   4203] Committed on net genblk1_6__mac_col_inst/FE_PHN6208_q_temp_430_
[03/17 14:03:20   4203]   Added inst genblk1_6__mac_col_inst/FE_PHC6291_q_temp_430_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_6__mac_col_inst/key_q_reg_46_/D
[03/17 14:03:20   4203] Committed on net genblk1_5__mac_col_inst/FE_PHN6209_q_temp_370_
[03/17 14:03:20   4203]   Added inst genblk1_5__mac_col_inst/FE_PHC6292_q_temp_370_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_5__mac_col_inst/key_q_reg_50_/D
[03/17 14:03:20   4203] Committed on net genblk1_4__mac_col_inst/mac_8in_instance/N35
[03/17 14:03:20   4203]   Added inst genblk1_4__mac_col_inst/mac_8in_instance/FE_PHC6293_N35 (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_4__mac_col_inst/mac_8in_instance/product2_reg_0_/D
[03/17 14:03:20   4203] Committed on net genblk1_5__mac_col_inst/FE_PHN6206_q_temp_368_
[03/17 14:03:20   4203]   Added inst genblk1_5__mac_col_inst/FE_PHC6294_q_temp_368_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_5__mac_col_inst/key_q_reg_48_/D
[03/17 14:03:20   4203] Committed on net genblk1_6__mac_col_inst/FE_PHN6205_q_temp_422_
[03/17 14:03:20   4203]   Added inst genblk1_6__mac_col_inst/FE_PHC6295_q_temp_422_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_6__mac_col_inst/key_q_reg_38_/D
[03/17 14:03:20   4203] Committed on net genblk1_6__mac_col_inst/mac_8in_instance/N165
[03/17 14:03:20   4203]   Added inst genblk1_6__mac_col_inst/mac_8in_instance/FE_PHC6296_N165 (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_6__mac_col_inst/mac_8in_instance/FE_PHC6199_N165/I
[03/17 14:03:20   4203] Committed on net genblk1_5__mac_col_inst/mac_8in_instance/N165
[03/17 14:03:20   4203]   Added inst genblk1_5__mac_col_inst/mac_8in_instance/FE_PHC6297_N165 (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_0_/D
[03/17 14:03:20   4203] Committed on net genblk1_1__mac_col_inst/mac_8in_instance/product6[0]
[03/17 14:03:20   4203]   Added inst genblk1_1__mac_col_inst/mac_8in_instance/FE_PHC6298_product6_0_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_19644_0/I1
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_17380_0/A2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_17397_0/I
[03/17 14:03:20   4203] Committed on net genblk1_1__mac_col_inst/mac_8in_instance/n635
[03/17 14:03:20   4203]   Added inst genblk1_1__mac_col_inst/mac_8in_instance/FE_PHC6299_n635 (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_1__mac_col_inst/mac_8in_instance/U1034/B1
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U601/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U578/A2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_1538_0/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_14392_0/A1
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_14610_0/A2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_15337_0/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_15338_0/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_21503_0/A2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_21921_0/A2
[03/17 14:03:20   4203] Committed on net genblk1_4__mac_col_inst/mac_8in_instance/n873
[03/17 14:03:20   4203]   Added inst genblk1_4__mac_col_inst/mac_8in_instance/FE_PHC6300_n873 (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_4__mac_col_inst/mac_8in_instance/U1122/B1
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U776/B2
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U773/A2
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/U414/B2
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_8934_0/A2
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_10047_0/B2
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_OCPC3847_n873/I
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_15474_0/B2
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_19237_0/A2
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_21994_0/A2
[03/17 14:03:20   4203] Committed on net q_temp[160]
[03/17 14:03:20   4203]   Added inst genblk1_1__mac_col_inst/mac_8in_instance/FE_PHC6301_q_temp_160_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_1__mac_col_inst/mac_8in_instance/U1179/B1
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U817/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U803/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/U401/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_235_0/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_1001_0/B2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_12619_0/A2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_14954_0/A2
[03/17 14:03:20   4203]     side term: genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_15808_0/A2
[03/17 14:03:20   4203]     side term: FE_OFC129_q_temp_160_/I
[03/17 14:03:20   4203] Committed on net genblk1_7__mac_col_inst/key_q[56]
[03/17 14:03:20   4203]   Added inst genblk1_7__mac_col_inst/mac_8in_instance/FE_PHC6302_key_q_56_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_7__mac_col_inst/mac_8in_instance/U1006/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/U14/I1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U1002/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U993/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U480/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U478/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U471/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U468/A2
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U461/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U454/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_8575_0/B2
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_8575_0/A2
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_10039_0/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_10373_0/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_11356_0/A2
[03/17 14:03:20   4203] Committed on net q_temp[487]
[03/17 14:03:20   4203]   Added inst genblk1_7__mac_col_inst/FE_PHC6303_q_temp_487_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_7__mac_col_inst/U125/I0
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/U142/I0
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/U78/I1
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/U887/A1
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/U850/A1
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/U556/A1
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/FE_OCPC3855_q_temp_487_/I
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_14938_0/B2
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_14938_0/A2
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_16784_0/A2
[03/17 14:03:20   4203]     side term: genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_16785_0/A2
[03/17 14:03:20   4203] Committed on net genblk1_7__mac_col_inst/key_q[24]
[03/17 14:03:20   4203]   Added inst genblk1_7__mac_col_inst/mac_8in_instance/FE_PHC6304_key_q_24_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_7__mac_col_inst/mac_8in_instance/U856/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/U36/I1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U853/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U843/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U563/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U561/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U554/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/U533/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_OCPC2496_key_q_24_/I
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_OCPC2728_key_q_24_/I
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_10267_0/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_10605_0/A1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_10626_0/B1
[03/17 14:03:20   4203]     side term: genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_10626_0/A1
[03/17 14:03:20   4203] Committed on net q_temp[263]
[03/17 14:03:20   4203]   Added inst genblk1_4__mac_col_inst/FE_PHC6305_q_temp_263_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_4__mac_col_inst/key_q_reg_7_/D
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/U71/I0
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/U74/I1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/U1082/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/U1079/B1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/U1078/I
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_OCPC4664_q_temp_263_/I
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_14407_0/B1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_14407_0/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_15057_0/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_15267_0/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_15332_0/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_15333_0/A1
[03/17 14:03:20   4203] Committed on net q_temp[295]
[03/17 14:03:20   4203]   Added inst genblk1_4__mac_col_inst/FE_PHC6306_q_temp_295_ (BUFFD0)
[03/17 14:03:20   4203]     sink term: genblk1_4__mac_col_inst/key_q_reg_39_/D
[03/17 14:03:20   4203]     side term: genblk1_4__mac_col_inst/U79/I0
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/U1116/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/U1115/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/U1113/B1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_OFC206_q_temp_295_/I
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_11091_0/B1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_11091_0/A1
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_14220_0/B2
[03/17 14:03:20   4203]     side term: genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_14220_0/A2
[03/17 14:03:21   4203] Committed inst genblk1_1__mac_col_inst/FE_PHC6220_q_temp_111_
[03/17 14:03:21   4203]   Resized cell BUFFD0 -> cell CKBD0
[03/17 14:03:21   4203] Committed inst genblk1_2__mac_col_inst/mac_8in_instance/FE_PHC6198_N35
[03/17 14:03:21   4203]   Resized cell BUFFD0 -> cell CKBD0
[03/17 14:03:21   4203] Committed inst genblk1_5__mac_col_inst/FE_PHC6211_q_temp_375_
[03/17 14:03:21   4203]   Resized cell BUFFD0 -> cell CKBD0
[03/17 14:03:21   4203] Worst hold path end point:
[03/17 14:03:21   4203]   genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_0_/D
[03/17 14:03:21   4203]     net: genblk1_2__mac_col_inst/mac_8in_instance/FE_PHN6290_N67 (nrTerm=2)
[03/17 14:03:21   4203] ===========================================================================================
[03/17 14:03:21   4203]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/17 14:03:21   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:21   4203]  Hold WNS :      -0.0005
[03/17 14:03:21   4203]       TNS :      -0.0005
[03/17 14:03:21   4203]       #VP :            1
[03/17 14:03:21   4203]       TNS+:       0.0639/20 improved (0.0032 per commit, 99.224%)
[03/17 14:03:21   4203]   Density :      71.132%
[03/17 14:03:21   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:21   4203]  17 buffer added (phase total 17, total 17)
[03/17 14:03:21   4203]  3 inst resized (phase total 3, total 3)
[03/17 14:03:21   4203]  cpu=0:00:15.4 real=0:00:17.0 totSessionCpu=1:10:04 mem=1738.8M
[03/17 14:03:21   4203] ===========================================================================================
[03/17 14:03:21   4203] 
[03/17 14:03:21   4203] Starting Phase 1 Step 2 Iter 2 ...
[03/17 14:03:21   4203] Committed on net genblk1_2__mac_col_inst/mac_8in_instance/FE_OFN790_q_temp_224_
[03/17 14:03:21   4203]   Added inst genblk1_2__mac_col_inst/mac_8in_instance/FE_PHC6307_FE_OFN790_q_temp_224_ (BUFFD0)
[03/17 14:03:21   4203]     sink term: genblk1_2__mac_col_inst/mac_8in_instance/U454/B1
[03/17 14:03:21   4203] Worst hold path end point:
[03/17 14:03:21   4203]   genblk1_7__mac_col_inst/key_q_reg_55_/D
[03/17 14:03:21   4203]     net: genblk1_7__mac_col_inst/n207 (nrTerm=2)
[03/17 14:03:21   4203] ===========================================================================================
[03/17 14:03:21   4203]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/17 14:03:21   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:21   4203]  Hold WNS :       0.0001
[03/17 14:03:21   4203]       TNS :       0.0000
[03/17 14:03:21   4203]       #VP :            0
[03/17 14:03:21   4203]       TNS+:       0.0005/1 improved (0.0005 per commit, 100.000%)
[03/17 14:03:21   4203]   Density :      71.132%
[03/17 14:03:21   4203] ------------------------------------------------------------------------------------------
[03/17 14:03:21   4203]  1 buffer added (phase total 18, total 18)
[03/17 14:03:21   4203]  cpu=0:00:15.5 real=0:00:17.0 totSessionCpu=1:10:04 mem=1738.8M
[03/17 14:03:21   4203] ===========================================================================================
[03/17 14:03:21   4203] 
[03/17 14:03:21   4203] 
[03/17 14:03:21   4203] *info:    Total 18 cells added for Phase I
[03/17 14:03:21   4203] *info:    Total 3 instances resized for Phase I
[03/17 14:03:21   4203] *info:        in which 0 FF resizing 
[03/17 14:03:21   4204] --------------------------------------------------- 
[03/17 14:03:21   4204]    Hold Timing Summary  - Phase I 
[03/17 14:03:21   4204] --------------------------------------------------- 
[03/17 14:03:21   4204]  Target slack: 0.000 ns
[03/17 14:03:21   4204] View: BC_VIEW 
[03/17 14:03:21   4204] 	WNS: 0.000 
[03/17 14:03:21   4204] 	TNS: 0.000 
[03/17 14:03:21   4204] 	VP: 0 
[03/17 14:03:21   4204] 	Worst hold path end point: genblk1_5__mac_col_inst/mac_8in_instance/product3_reg_0_/D 
[03/17 14:03:21   4204] --------------------------------------------------- 
[03/17 14:03:21   4204]    Setup Timing Summary  - Phase I 
[03/17 14:03:21   4204] --------------------------------------------------- 
[03/17 14:03:21   4204]  Target slack: 0.000 ns
[03/17 14:03:21   4204] View: WC_VIEW 
[03/17 14:03:21   4204] 	WNS: -0.032 
[03/17 14:03:21   4204] 	TNS: -3.291 
[03/17 14:03:21   4204] 	VP: 233 
[03/17 14:03:21   4204] 	Worst setup path end point:genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_15_/D 
[03/17 14:03:21   4204] --------------------------------------------------- 
[03/17 14:03:21   4204] 
[03/17 14:03:21   4204] *** Finished Core Fixing (fixHold) cpu=0:00:15.6 real=0:00:17.0 totSessionCpu=1:10:04 mem=1738.8M density=71.132% ***
[03/17 14:03:21   4204] *info:
[03/17 14:03:21   4204] *info: Added a total of 18 cells to fix/reduce hold violation
[03/17 14:03:21   4204] *info:          in which 12 termBuffering
[03/17 14:03:21   4204] *info:
[03/17 14:03:21   4204] *info: Summary: 
[03/17 14:03:21   4204] *info:           17 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/17 14:03:21   4204] *info:            1 cell  of type 'CKBD0' (4.0, 	79.291) used
[03/17 14:03:21   4204] *info:
[03/17 14:03:21   4204] *info:
[03/17 14:03:21   4204] *info: Total 3 instances resized
[03/17 14:03:21   4204] *info:       in which 0 FF resizing
[03/17 14:03:21   4204] *info:
[03/17 14:03:21   4204] *summary:      3 instances changed cell type
[03/17 14:03:21   4204] *	:      3 instances changed cell type from 'BUFFD0' to 'CKBD0'
*** Finish Post Route Hold Fixing (cpu=0:00:15.7 real=0:00:17.0 totSessionCpu=1:10:04 mem=1738.8M density=71.132%) ***
[03/17 14:03:21   4204] #spOpts: N=65 
[03/17 14:03:21   4204] *** Starting refinePlace (1:10:04 mem=1719.8M) ***
[03/17 14:03:21   4204] Total net bbox length = 3.314e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:03:21   4204] Starting refinePlace ...
[03/17 14:03:21   4204] default core: bins with density >  0.75 = 50.2 % ( 243 / 484 )
[03/17 14:03:21   4204] Density distribution unevenness ratio = 9.618%
[03/17 14:03:21   4204]   Spread Effort: high, post-route mode, useDDP on.
[03/17 14:03:21   4204] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1719.8MB) @(1:10:04 - 1:10:04).
[03/17 14:03:21   4204] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:03:21   4204] wireLenOptFixPriorityInst 3396 inst fixed
[03/17 14:03:21   4204] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:03:21   4204] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1719.8MB) @(1:10:04 - 1:10:05).
[03/17 14:03:21   4204] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:03:21   4204] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1719.8MB
[03/17 14:03:21   4204] Statistics of distance of Instance movement in refine placement:
[03/17 14:03:21   4204]   maximum (X+Y) =         0.00 um
[03/17 14:03:21   4204]   mean    (X+Y) =         0.00 um
[03/17 14:03:21   4204] Summary Report:
[03/17 14:03:21   4204] Instances move: 0 (out of 29206 movable)
[03/17 14:03:21   4204] Mean displacement: 0.00 um
[03/17 14:03:21   4204] Max displacement: 0.00 um 
[03/17 14:03:21   4204] Total instances moved : 0
[03/17 14:03:21   4204] Total net bbox length = 3.314e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:03:21   4204] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1719.8MB
[03/17 14:03:21   4204] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1719.8MB) @(1:10:04 - 1:10:05).
[03/17 14:03:21   4204] *** Finished refinePlace (1:10:05 mem=1719.8M) ***
[03/17 14:03:21   4204] #spOpts: N=65 
[03/17 14:03:21   4204] default core: bins with density >  0.75 = 50.4 % ( 244 / 484 )
[03/17 14:03:21   4204] Density distribution unevenness ratio = 9.586%
[03/17 14:03:22   4205] Summary for sequential cells idenfication: 
[03/17 14:03:22   4205] Identified SBFF number: 199
[03/17 14:03:22   4205] Identified MBFF number: 0
[03/17 14:03:22   4205] Not identified SBFF number: 0
[03/17 14:03:22   4205] Not identified MBFF number: 0
[03/17 14:03:22   4205] Number of sequential cells which are not FFs: 104
[03/17 14:03:22   4205] 
[03/17 14:03:23   4206] Default Rule : ""
[03/17 14:03:23   4206] Non Default Rules :
[03/17 14:03:23   4206] Worst Slack : -0.032 ns
[03/17 14:03:23   4206] Total 0 nets layer assigned (1.5).
[03/17 14:03:24   4207] GigaOpt: setting up router preferences
[03/17 14:03:24   4207]         design wns: -0.0322
[03/17 14:03:24   4207]         slack threshold: 1.3878
[03/17 14:03:25   4208] GigaOpt: 2 nets assigned router directives
[03/17 14:03:25   4208] 
[03/17 14:03:25   4208] Start Assign Priority Nets ...
[03/17 14:03:25   4208] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/17 14:03:25   4208] Existing Priority Nets 0 (0.0%)
[03/17 14:03:25   4208] Total Assign Priority Nets 441 (1.4%)
[03/17 14:03:25   4208] Default Rule : ""
[03/17 14:03:25   4208] Non Default Rules :
[03/17 14:03:25   4208] Worst Slack : -0.032 ns
[03/17 14:03:25   4208] Total 0 nets layer assigned (0.3).
[03/17 14:03:25   4208] GigaOpt: setting up router preferences
[03/17 14:03:25   4208]         design wns: -0.0322
[03/17 14:03:25   4208]         slack threshold: 1.3878
[03/17 14:03:25   4208] GigaOpt: 4 nets assigned router directives
[03/17 14:03:25   4208] 
[03/17 14:03:25   4208] Start Assign Priority Nets ...
[03/17 14:03:25   4208] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/17 14:03:25   4208] Existing Priority Nets 0 (0.0%)
[03/17 14:03:25   4208] Total Assign Priority Nets 491 (1.6%)
[03/17 14:03:25   4208] ** Profile ** Start :  cpu=0:00:00.0, mem=1676.6M
[03/17 14:03:25   4208] ** Profile ** Other data :  cpu=0:00:00.1, mem=1676.6M
[03/17 14:03:26   4209] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1676.6M
[03/17 14:03:26   4209] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1676.6M
[03/17 14:03:26   4209] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  | -0.032  |  0.026  |
|           TNS (ns):| -3.290  | -3.290  |  0.000  |
|    Violating Paths:|   233   |   233   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.132%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1676.6M
[03/17 14:03:26   4209] **optDesign ... cpu = 0:02:26, real = 0:02:26, mem = 1549.0M, totSessionCpu=1:10:10 **
[03/17 14:03:26   4209] -routeWithEco false                      # bool, default=false
[03/17 14:03:26   4209] -routeWithEco true                       # bool, default=false, user setting
[03/17 14:03:26   4209] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/17 14:03:26   4209] -routeWithTimingDriven true              # bool, default=false, user setting
[03/17 14:03:26   4209] -routeWithTimingDriven false             # bool, default=false, user setting
[03/17 14:03:26   4209] -routeWithSiDriven true                  # bool, default=false, user setting
[03/17 14:03:26   4209] -routeWithSiDriven false                 # bool, default=false, user setting
[03/17 14:03:26   4209] 
[03/17 14:03:26   4209] globalDetailRoute
[03/17 14:03:26   4209] 
[03/17 14:03:26   4209] #setNanoRouteMode -drouteAutoStop true
[03/17 14:03:26   4209] #setNanoRouteMode -drouteFixAntenna true
[03/17 14:03:26   4209] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 14:03:26   4209] #setNanoRouteMode -routeWithEco true
[03/17 14:03:26   4209] #setNanoRouteMode -routeWithSiDriven false
[03/17 14:03:26   4209] #setNanoRouteMode -routeWithTimingDriven false
[03/17 14:03:26   4209] #Start globalDetailRoute on Mon Mar 17 14:03:26 2025
[03/17 14:03:26   4209] #
[03/17 14:03:26   4209] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 39283 times net's RC data read were performed.
[03/17 14:03:27   4210] ### Net info: total nets: 30907
[03/17 14:03:27   4210] ### Net info: dirty nets: 165
[03/17 14:03:27   4210] ### Net info: marked as disconnected nets: 0
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_2__mac_col_inst/mac_8in_instance/FE_RC_16269_0 connects to NET genblk1_2__mac_col_inst/mac_8in_instance/FE_OCPN6197_n724 at location ( 298.500 156.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_2__mac_col_inst/mac_8in_instance/FE_OCPN6197_n724 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPC6181_mult_x_7_n47 connects to NET genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPN6181_mult_x_7_n47 at location ( 186.300 149.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_5__mac_col_inst/mac_8in_instance/FE_OCPN6181_mult_x_7_n47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_21286_0 connects to NET genblk1_6__mac_col_inst/mac_8in_instance/FE_OCPN6173_mult_x_2_n43 at location ( 85.700 362.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_21284_0 connects to NET genblk1_6__mac_col_inst/mac_8in_instance/FE_OCPN6173_mult_x_2_n43 at location ( 85.500 362.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_6__mac_col_inst/mac_8in_instance/FE_OCPN6173_mult_x_2_n43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_15067_0 connects to NET genblk1_3__mac_col_inst/mac_8in_instance/FE_OCPN6171_q_temp_265_ at location ( 214.300 259.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_15067_0 connects to NET genblk1_3__mac_col_inst/mac_8in_instance/FE_OCPN6171_q_temp_265_ at location ( 213.100 259.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_3__mac_col_inst/mac_8in_instance/FE_OCPN6171_q_temp_265_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_22976_0 connects to NET genblk1_7__mac_col_inst/mac_8in_instance/FE_RN_13470_0 at location ( 74.900 239.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_7__mac_col_inst/mac_8in_instance/FE_RN_13470_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_22933_0 connects to NET genblk1_7__mac_col_inst/mac_8in_instance/FE_RN_13439_0 at location ( 36.700 294.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_7__mac_col_inst/mac_8in_instance/FE_RN_13439_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_22922_0 connects to NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_13436_0 at location ( 164.900 111.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_13436_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST genblk1_2__mac_col_inst/mac_8in_instance/FE_RC_22883_0 connects to NET genblk1_2__mac_col_inst/mac_8in_instance/FE_RN_13412_0 at location ( 278.700 151.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_2__mac_col_inst/mac_8in_instance/FE_RN_13412_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_22858_0 connects to NET genblk1_3__mac_col_inst/mac_8in_instance/FE_RN_13384_0 at location ( 243.700 209.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_3__mac_col_inst/mac_8in_instance/FE_RN_13384_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_22922_0 connects to NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_13371_0 at location ( 163.500 111.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_13371_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_2__mac_col_inst/mac_8in_instance/FE_RC_22794_0 connects to NET genblk1_2__mac_col_inst/mac_8in_instance/FE_RN_13342_0 at location ( 293.700 151.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_2__mac_col_inst/mac_8in_instance/FE_RN_13342_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_22751_0 connects to NET genblk1_3__mac_col_inst/mac_8in_instance/FE_RN_13323_0 at location ( 217.900 300.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_3__mac_col_inst/mac_8in_instance/FE_RN_13323_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_6__mac_col_inst/mac_8in_instance/FE_RC_22735_0 connects to NET genblk1_6__mac_col_inst/mac_8in_instance/FE_RN_13318_0 at location ( 61.900 387.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_6__mac_col_inst/mac_8in_instance/FE_RN_13318_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_22705_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_13295_0 at location ( 328.900 278.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_13295_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_22646_0 connects to NET genblk1_1__mac_col_inst/mac_8in_instance/FE_RN_13264_0 at location ( 374.900 301.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_1__mac_col_inst/mac_8in_instance/FE_RN_13264_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_7__mac_col_inst/mac_8in_instance/FE_RC_22617_0 connects to NET genblk1_7__mac_col_inst/mac_8in_instance/FE_RN_13236_0 at location ( 96.700 242.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_7__mac_col_inst/mac_8in_instance/FE_RN_13236_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_22579_0 connects to NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_13206_0 at location ( 179.100 63.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_13206_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_3__mac_col_inst/mac_8in_instance/FE_RC_14549_0 connects to NET genblk1_3__mac_col_inst/mac_8in_instance/FE_OCPN6135_q_temp_307_ at location ( 277.900 74.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_3__mac_col_inst/mac_8in_instance/FE_OCPN6135_q_temp_307_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/17 14:03:27   4210] #To increase the message display limit, refer to the product command reference manual.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN6134_FE_RN_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN6131_FE_RN_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:03:27   4210] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/17 14:03:27   4210] #To increase the message display limit, refer to the product command reference manual.
[03/17 14:03:27   4210] ### Net info: fully routed nets: 25901
[03/17 14:03:27   4210] ### Net info: trivial (single pin) nets: 0
[03/17 14:03:27   4210] ### Net info: unrouted nets: 107
[03/17 14:03:27   4210] ### Net info: re-extraction nets: 4899
[03/17 14:03:27   4210] ### Net info: ignored nets: 0
[03/17 14:03:27   4210] ### Net info: skip routing nets: 0
[03/17 14:03:27   4211] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/17 14:03:28   4211] #Start routing data preparation.
[03/17 14:03:28   4211] #Minimum voltage of a net in the design = 0.000.
[03/17 14:03:28   4211] #Maximum voltage of a net in the design = 1.100.
[03/17 14:03:28   4211] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 14:03:28   4211] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 14:03:28   4211] #Voltage range [0.000 - 1.100] has 30905 nets.
[03/17 14:03:29   4212] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/17 14:03:29   4212] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:03:29   4212] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:03:29   4212] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:03:29   4212] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:03:29   4212] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:03:29   4212] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:03:29   4212] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:03:30   4213] #491/30828 = 1% of signal nets have been set as priority nets
[03/17 14:03:30   4213] #Regenerating Ggrids automatically.
[03/17 14:03:30   4213] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/17 14:03:30   4213] #Using automatically generated G-grids.
[03/17 14:03:30   4213] #Done routing data preparation.
[03/17 14:03:30   4213] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1242.00 (MB), peak = 1409.63 (MB)
[03/17 14:03:30   4213] #Merging special wires...
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 62.720 129.890 ) on M1 for NET CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 61.520 133.490 ) on M1 for NET CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.675 126.110 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 111.075 153.090 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 99.675 289.890 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 78.675 300.690 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 99.475 291.710 ) on M1 for NET CTS_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 205.075 82.910 ) on M1 for NET CTS_225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 200.720 36.290 ) on M1 for NET CTS_225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 203.120 39.890 ) on M1 for NET CTS_225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 200.920 52.110 ) on M1 for NET CTS_225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 223.720 113.310 ) on M1 for NET CTS_225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.720 120.510 ) on M1 for NET CTS_225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 124.720 163.710 ) on M1 for NET CTS_226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 131.320 237.890 ) on M1 for NET CTS_226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 145.120 230.690 ) on M1 for NET CTS_226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.075 297.090 ) on M1 for NET CTS_227. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 49.475 120.690 ) on M1 for NET CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 108.875 61.310 ) on M1 for NET CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 85.275 113.490 ) on M1 for NET CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:03:30   4213] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/17 14:03:30   4213] #To increase the message display limit, refer to the product command reference manual.
[03/17 14:03:30   4213] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET genblk1_1__mac_col_inst/mac_8in_instance/n298. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/17 14:03:30   4213] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET genblk1_3__mac_col_inst/mac_8in_instance/n32. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/17 14:03:30   4213] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_12817_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/17 14:03:30   4213] #
[03/17 14:03:30   4213] #Connectivity extraction summary:
[03/17 14:03:30   4213] #4899 routed nets are extracted.
[03/17 14:03:30   4213] #    2408 (7.79%) extracted nets are partially routed.
[03/17 14:03:30   4213] #25901 routed nets are imported.
[03/17 14:03:30   4213] #28 (0.09%) nets are without wires.
[03/17 14:03:30   4213] #79 nets are fixed|skipped|trivial (not extracted).
[03/17 14:03:30   4213] #Total number of nets = 30907.
[03/17 14:03:30   4213] #
[03/17 14:03:30   4213] #Found 0 nets for post-route si or timing fixing.
[03/17 14:03:30   4213] #Number of eco nets is 2408
[03/17 14:03:30   4213] #
[03/17 14:03:30   4213] #Start data preparation...
[03/17 14:03:30   4213] #
[03/17 14:03:30   4213] #Data preparation is done on Mon Mar 17 14:03:30 2025
[03/17 14:03:30   4213] #
[03/17 14:03:30   4213] #Analyzing routing resource...
[03/17 14:03:31   4215] #Routing resource analysis is done on Mon Mar 17 14:03:31 2025
[03/17 14:03:31   4215] #
[03/17 14:03:31   4215] #  Resource Analysis:
[03/17 14:03:31   4215] #
[03/17 14:03:31   4215] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 14:03:31   4215] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 14:03:31   4215] #  --------------------------------------------------------------
[03/17 14:03:31   4215] #  Metal 1        H        1946          79       18360    77.29%
[03/17 14:03:31   4215] #  Metal 2        V        1949          84       18360     1.55%
[03/17 14:03:31   4215] #  Metal 3        H        2025           0       18360     0.21%
[03/17 14:03:31   4215] #  Metal 4        V        1715         318       18360     2.21%
[03/17 14:03:31   4215] #  Metal 5        H        2025           0       18360     0.00%
[03/17 14:03:31   4215] #  Metal 6        V        2033           0       18360     0.00%
[03/17 14:03:31   4215] #  Metal 7        H         506           0       18360     0.00%
[03/17 14:03:31   4215] #  Metal 8        V         508           0       18360     0.00%
[03/17 14:03:31   4215] #  --------------------------------------------------------------
[03/17 14:03:31   4215] #  Total                  12707       2.96%  146880    10.16%
[03/17 14:03:31   4215] #
[03/17 14:03:31   4215] #  163 nets (0.53%) with 1 preferred extra spacing.
[03/17 14:03:31   4215] #
[03/17 14:03:31   4215] #
[03/17 14:03:32   4215] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1243.37 (MB), peak = 1409.63 (MB)
[03/17 14:03:32   4215] #
[03/17 14:03:32   4215] #start global routing iteration 1...
[03/17 14:03:32   4215] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1274.92 (MB), peak = 1409.63 (MB)
[03/17 14:03:32   4215] #
[03/17 14:03:32   4215] #start global routing iteration 2...
[03/17 14:03:32   4215] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.94 (MB), peak = 1409.63 (MB)
[03/17 14:03:32   4215] #
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #Total number of trivial nets (e.g. < 2 pins) = 79 (skipped).
[03/17 14:03:33   4216] #Total number of routable nets = 30828.
[03/17 14:03:33   4216] #Total number of nets in the design = 30907.
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #2436 routable nets have only global wires.
[03/17 14:03:33   4216] #28392 routable nets have only detail routed wires.
[03/17 14:03:33   4216] #80 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 14:03:33   4216] #145 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #Routed nets constraints summary:
[03/17 14:03:33   4216] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #      Default                 66                 14            2356  
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #        Total                 66                 14            2356  
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #Routing constraints summary of the whole design:
[03/17 14:03:33   4216] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #      Default                163                 62           30603  
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #        Total                163                 62           30603  
[03/17 14:03:33   4216] #-------------------------------------------------------------------
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #                 OverCon       OverCon       OverCon          
[03/17 14:03:33   4216] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/17 14:03:33   4216] #     Layer           (1)           (2)           (3)   OverCon
[03/17 14:03:33   4216] #  ------------------------------------------------------------
[03/17 14:03:33   4216] #   Metal 1      4(0.06%)      0(0.00%)      0(0.00%)   (0.06%)
[03/17 14:03:33   4216] #   Metal 2     20(0.11%)      2(0.01%)      1(0.01%)   (0.13%)
[03/17 14:03:33   4216] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 14:03:33   4216] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 14:03:33   4216] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 14:03:33   4216] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 14:03:33   4216] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 14:03:33   4216] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/17 14:03:33   4216] #  ------------------------------------------------------------
[03/17 14:03:33   4216] #     Total     24(0.02%)      2(0.00%)      1(0.00%)   (0.02%)
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/17 14:03:33   4216] #  Overflow after GR: 0.01% H + 0.03% V
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #Complete Global Routing.
[03/17 14:03:33   4216] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:03:33   4216] #Total wire length = 388633 um.
[03/17 14:03:33   4216] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M1 = 7150 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M2 = 136232 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M3 = 134384 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M4 = 93193 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M5 = 11645 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M6 = 1386 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M7 = 942 um.
[03/17 14:03:33   4216] #Total wire length on LAYER M8 = 3701 um.
[03/17 14:03:33   4216] #Total number of vias = 172196
[03/17 14:03:33   4216] #Total number of multi-cut vias = 114576 ( 66.5%)
[03/17 14:03:33   4216] #Total number of single cut vias = 57620 ( 33.5%)
[03/17 14:03:33   4216] #Up-Via Summary (total 172196):
[03/17 14:03:33   4216] #                   single-cut          multi-cut      Total
[03/17 14:03:33   4216] #-----------------------------------------------------------
[03/17 14:03:33   4216] #  Metal 1       56689 ( 60.0%)     37849 ( 40.0%)      94538
[03/17 14:03:33   4216] #  Metal 2         882 (  1.4%)     61718 ( 98.6%)      62600
[03/17 14:03:33   4216] #  Metal 3          32 (  0.2%)     13798 ( 99.8%)      13830
[03/17 14:03:33   4216] #  Metal 4           3 (  0.4%)       707 ( 99.6%)        710
[03/17 14:03:33   4216] #  Metal 5           2 (  1.0%)       205 ( 99.0%)        207
[03/17 14:03:33   4216] #  Metal 6           7 (  4.2%)       158 ( 95.8%)        165
[03/17 14:03:33   4216] #  Metal 7           5 (  3.4%)       141 ( 96.6%)        146
[03/17 14:03:33   4216] #-----------------------------------------------------------
[03/17 14:03:33   4216] #                57620 ( 33.5%)    114576 ( 66.5%)     172196 
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #Total number of involved priority nets 65
[03/17 14:03:33   4216] #Maximum src to sink distance for priority net 259.1
[03/17 14:03:33   4216] #Average of max src_to_sink distance for priority net 116.9
[03/17 14:03:33   4216] #Average of ave src_to_sink distance for priority net 66.3
[03/17 14:03:33   4216] #Max overcon = 3 tracks.
[03/17 14:03:33   4216] #Total overcon = 0.02%.
[03/17 14:03:33   4216] #Worst layer Gcell overcon rate = 0.00%.
[03/17 14:03:33   4216] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1274.94 (MB), peak = 1409.63 (MB)
[03/17 14:03:33   4216] #
[03/17 14:03:33   4216] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.52 (MB), peak = 1409.63 (MB)
[03/17 14:03:33   4216] #Start Track Assignment.
[03/17 14:03:34   4217] #Done with 278 horizontal wires in 2 hboxes and 198 vertical wires in 2 hboxes.
[03/17 14:03:35   4218] #Done with 15 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
[03/17 14:03:35   4218] #Complete Track Assignment.
[03/17 14:03:35   4218] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:03:35   4218] #Total wire length = 388961 um.
[03/17 14:03:35   4218] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M1 = 7318 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M2 = 136267 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M3 = 134505 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M4 = 93195 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M5 = 11645 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M6 = 1386 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M7 = 942 um.
[03/17 14:03:35   4218] #Total wire length on LAYER M8 = 3702 um.
[03/17 14:03:35   4218] #Total number of vias = 172124
[03/17 14:03:35   4218] #Total number of multi-cut vias = 114576 ( 66.6%)
[03/17 14:03:35   4218] #Total number of single cut vias = 57548 ( 33.4%)
[03/17 14:03:35   4218] #Up-Via Summary (total 172124):
[03/17 14:03:35   4218] #                   single-cut          multi-cut      Total
[03/17 14:03:35   4218] #-----------------------------------------------------------
[03/17 14:03:35   4218] #  Metal 1       56663 ( 60.0%)     37849 ( 40.0%)      94512
[03/17 14:03:35   4218] #  Metal 2         839 (  1.3%)     61718 ( 98.7%)      62557
[03/17 14:03:35   4218] #  Metal 3          29 (  0.2%)     13798 ( 99.8%)      13827
[03/17 14:03:35   4218] #  Metal 4           3 (  0.4%)       707 ( 99.6%)        710
[03/17 14:03:35   4218] #  Metal 5           2 (  1.0%)       205 ( 99.0%)        207
[03/17 14:03:35   4218] #  Metal 6           7 (  4.2%)       158 ( 95.8%)        165
[03/17 14:03:35   4218] #  Metal 7           5 (  3.4%)       141 ( 96.6%)        146
[03/17 14:03:35   4218] #-----------------------------------------------------------
[03/17 14:03:35   4218] #                57548 ( 33.4%)    114576 ( 66.6%)     172124 
[03/17 14:03:35   4218] #
[03/17 14:03:35   4218] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1310.95 (MB), peak = 1409.63 (MB)
[03/17 14:03:35   4218] #
[03/17 14:03:35   4218] #Cpu time = 00:00:08
[03/17 14:03:35   4218] #Elapsed time = 00:00:08
[03/17 14:03:35   4218] #Increased memory = 69.36 (MB)
[03/17 14:03:35   4218] #Total memory = 1310.95 (MB)
[03/17 14:03:35   4218] #Peak memory = 1409.63 (MB)
[03/17 14:03:36   4219] #
[03/17 14:03:36   4219] #Start Detail Routing..
[03/17 14:03:36   4219] #start initial detail routing ...
[03/17 14:04:41   4284] # ECO: 21.5% of the total area was rechecked for DRC, and 74.3% required routing.
[03/17 14:04:41   4284] #    number of violations = 172
[03/17 14:04:41   4284] #
[03/17 14:04:41   4284] #    By Layer and Type :
[03/17 14:04:41   4284] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/17 14:04:41   4284] #	M1           47       11       22       15       13        0      108
[03/17 14:04:41   4284] #	M2           30       25        8        0        0        1       64
[03/17 14:04:41   4284] #	Totals       77       36       30       15       13        1      172
[03/17 14:04:41   4284] #2168 out of 29279 instances need to be verified(marked ipoed).
[03/17 14:04:41   4284] #65.8% of the total area is being checked for drcs
[03/17 14:04:58   4301] #65.8% of the total area was checked
[03/17 14:04:58   4302] #    number of violations = 354
[03/17 14:04:58   4302] #
[03/17 14:04:58   4302] #    By Layer and Type :
[03/17 14:04:58   4302] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/17 14:04:58   4302] #	M1          125       18      112       16       14        0      285
[03/17 14:04:58   4302] #	M2           31       26       11        0        0        1       69
[03/17 14:04:58   4302] #	Totals      156       44      123       16       14        1      354
[03/17 14:04:58   4302] #cpu time = 00:01:22, elapsed time = 00:01:22, memory = 1320.04 (MB), peak = 1409.63 (MB)
[03/17 14:04:58   4302] #start 1st optimization iteration ...
[03/17 14:05:05   4308] #    number of violations = 58
[03/17 14:05:05   4308] #
[03/17 14:05:05   4308] #    By Layer and Type :
[03/17 14:05:05   4308] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/17 14:05:05   4308] #	M1            9        2        1        1        1        0       14
[03/17 14:05:05   4308] #	M2            7        6       29        1        0        1       44
[03/17 14:05:05   4308] #	Totals       16        8       30        2        1        1       58
[03/17 14:05:05   4308] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1293.34 (MB), peak = 1409.63 (MB)
[03/17 14:05:05   4308] #start 2nd optimization iteration ...
[03/17 14:05:07   4310] #    number of violations = 14
[03/17 14:05:07   4310] #
[03/17 14:05:07   4310] #    By Layer and Type :
[03/17 14:05:07   4310] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/17 14:05:07   4310] #	M1            9        0        1        1        1       12
[03/17 14:05:07   4310] #	M2            1        1        0        0        0        2
[03/17 14:05:07   4310] #	Totals       10        1        1        1        1       14
[03/17 14:05:07   4310] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1299.82 (MB), peak = 1409.63 (MB)
[03/17 14:05:07   4310] #start 3rd optimization iteration ...
[03/17 14:05:08   4311] #    number of violations = 0
[03/17 14:05:08   4311] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.73 (MB), peak = 1409.63 (MB)
[03/17 14:05:08   4311] #Complete Detail Routing.
[03/17 14:05:08   4311] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:05:08   4311] #Total wire length = 387769 um.
[03/17 14:05:08   4311] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M1 = 7124 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M2 = 134567 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M3 = 135201 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M4 = 93342 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M7 = 934 um.
[03/17 14:05:08   4311] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:05:08   4311] #Total number of vias = 176298
[03/17 14:05:08   4311] #Total number of multi-cut vias = 105131 ( 59.6%)
[03/17 14:05:08   4311] #Total number of single cut vias = 71167 ( 40.4%)
[03/17 14:05:08   4311] #Up-Via Summary (total 176298):
[03/17 14:05:08   4311] #                   single-cut          multi-cut      Total
[03/17 14:05:08   4311] #-----------------------------------------------------------
[03/17 14:05:08   4311] #  Metal 1       60427 ( 63.4%)     34816 ( 36.6%)      95243
[03/17 14:05:08   4311] #  Metal 2        8845 ( 13.5%)     56648 ( 86.5%)      65493
[03/17 14:05:08   4311] #  Metal 3        1805 ( 12.6%)     12546 ( 87.4%)      14351
[03/17 14:05:08   4311] #  Metal 4          66 (  9.4%)       637 ( 90.6%)        703
[03/17 14:05:08   4311] #  Metal 5           2 (  1.0%)       204 ( 99.0%)        206
[03/17 14:05:08   4311] #  Metal 6          14 (  8.6%)       149 ( 91.4%)        163
[03/17 14:05:08   4311] #  Metal 7           8 (  5.8%)       131 ( 94.2%)        139
[03/17 14:05:08   4311] #-----------------------------------------------------------
[03/17 14:05:08   4311] #                71167 ( 40.4%)    105131 ( 59.6%)     176298 
[03/17 14:05:08   4311] #
[03/17 14:05:08   4311] #Total number of DRC violations = 0
[03/17 14:05:08   4311] #Cpu time = 00:01:33
[03/17 14:05:08   4311] #Elapsed time = 00:01:33
[03/17 14:05:08   4311] #Increased memory = -41.97 (MB)
[03/17 14:05:08   4311] #Total memory = 1268.98 (MB)
[03/17 14:05:08   4311] #Peak memory = 1409.63 (MB)
[03/17 14:05:08   4311] #
[03/17 14:05:08   4311] #start routing for process antenna violation fix ...
[03/17 14:05:09   4312] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1270.72 (MB), peak = 1409.63 (MB)
[03/17 14:05:09   4312] #
[03/17 14:05:09   4312] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:05:09   4312] #Total wire length = 387769 um.
[03/17 14:05:09   4312] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M1 = 7124 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M2 = 134567 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M3 = 135201 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M4 = 93342 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M7 = 934 um.
[03/17 14:05:09   4312] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:05:09   4312] #Total number of vias = 176298
[03/17 14:05:09   4312] #Total number of multi-cut vias = 105131 ( 59.6%)
[03/17 14:05:09   4312] #Total number of single cut vias = 71167 ( 40.4%)
[03/17 14:05:09   4312] #Up-Via Summary (total 176298):
[03/17 14:05:09   4312] #                   single-cut          multi-cut      Total
[03/17 14:05:09   4312] #-----------------------------------------------------------
[03/17 14:05:09   4312] #  Metal 1       60427 ( 63.4%)     34816 ( 36.6%)      95243
[03/17 14:05:09   4312] #  Metal 2        8845 ( 13.5%)     56648 ( 86.5%)      65493
[03/17 14:05:09   4312] #  Metal 3        1805 ( 12.6%)     12546 ( 87.4%)      14351
[03/17 14:05:09   4312] #  Metal 4          66 (  9.4%)       637 ( 90.6%)        703
[03/17 14:05:09   4312] #  Metal 5           2 (  1.0%)       204 ( 99.0%)        206
[03/17 14:05:09   4312] #  Metal 6          14 (  8.6%)       149 ( 91.4%)        163
[03/17 14:05:09   4312] #  Metal 7           8 (  5.8%)       131 ( 94.2%)        139
[03/17 14:05:09   4312] #-----------------------------------------------------------
[03/17 14:05:09   4312] #                71167 ( 40.4%)    105131 ( 59.6%)     176298 
[03/17 14:05:09   4312] #
[03/17 14:05:09   4312] #Total number of DRC violations = 0
[03/17 14:05:09   4312] #Total number of net violated process antenna rule = 0
[03/17 14:05:09   4312] #
[03/17 14:05:11   4314] #
[03/17 14:05:11   4314] #Start Post Route wire spreading..
[03/17 14:05:11   4314] #
[03/17 14:05:11   4314] #Start data preparation for wire spreading...
[03/17 14:05:11   4314] #
[03/17 14:05:11   4314] #Data preparation is done on Mon Mar 17 14:05:11 2025
[03/17 14:05:11   4314] #
[03/17 14:05:11   4314] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.72 (MB), peak = 1409.63 (MB)
[03/17 14:05:11   4314] #
[03/17 14:05:11   4314] #Start Post Route Wire Spread.
[03/17 14:05:13   4316] #Done with 990 horizontal wires in 3 hboxes and 1133 vertical wires in 3 hboxes.
[03/17 14:05:13   4316] #Complete Post Route Wire Spread.
[03/17 14:05:13   4316] #
[03/17 14:05:13   4316] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:05:13   4316] #Total wire length = 388459 um.
[03/17 14:05:13   4316] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M1 = 7126 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M3 = 135525 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M4 = 93533 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M7 = 934 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:05:13   4316] #Total number of vias = 176298
[03/17 14:05:13   4316] #Total number of multi-cut vias = 105131 ( 59.6%)
[03/17 14:05:13   4316] #Total number of single cut vias = 71167 ( 40.4%)
[03/17 14:05:13   4316] #Up-Via Summary (total 176298):
[03/17 14:05:13   4316] #                   single-cut          multi-cut      Total
[03/17 14:05:13   4316] #-----------------------------------------------------------
[03/17 14:05:13   4316] #  Metal 1       60427 ( 63.4%)     34816 ( 36.6%)      95243
[03/17 14:05:13   4316] #  Metal 2        8845 ( 13.5%)     56648 ( 86.5%)      65493
[03/17 14:05:13   4316] #  Metal 3        1805 ( 12.6%)     12546 ( 87.4%)      14351
[03/17 14:05:13   4316] #  Metal 4          66 (  9.4%)       637 ( 90.6%)        703
[03/17 14:05:13   4316] #  Metal 5           2 (  1.0%)       204 ( 99.0%)        206
[03/17 14:05:13   4316] #  Metal 6          14 (  8.6%)       149 ( 91.4%)        163
[03/17 14:05:13   4316] #  Metal 7           8 (  5.8%)       131 ( 94.2%)        139
[03/17 14:05:13   4316] #-----------------------------------------------------------
[03/17 14:05:13   4316] #                71167 ( 40.4%)    105131 ( 59.6%)     176298 
[03/17 14:05:13   4316] #
[03/17 14:05:13   4316] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1305.58 (MB), peak = 1409.63 (MB)
[03/17 14:05:13   4316] #
[03/17 14:05:13   4316] #Post Route wire spread is done.
[03/17 14:05:13   4316] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:05:13   4316] #Total wire length = 388459 um.
[03/17 14:05:13   4316] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M1 = 7126 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M3 = 135525 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M4 = 93533 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M7 = 934 um.
[03/17 14:05:13   4316] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:05:13   4316] #Total number of vias = 176298
[03/17 14:05:13   4316] #Total number of multi-cut vias = 105131 ( 59.6%)
[03/17 14:05:13   4316] #Total number of single cut vias = 71167 ( 40.4%)
[03/17 14:05:13   4316] #Up-Via Summary (total 176298):
[03/17 14:05:13   4316] #                   single-cut          multi-cut      Total
[03/17 14:05:13   4316] #-----------------------------------------------------------
[03/17 14:05:13   4316] #  Metal 1       60427 ( 63.4%)     34816 ( 36.6%)      95243
[03/17 14:05:13   4316] #  Metal 2        8845 ( 13.5%)     56648 ( 86.5%)      65493
[03/17 14:05:13   4316] #  Metal 3        1805 ( 12.6%)     12546 ( 87.4%)      14351
[03/17 14:05:13   4316] #  Metal 4          66 (  9.4%)       637 ( 90.6%)        703
[03/17 14:05:13   4316] #  Metal 5           2 (  1.0%)       204 ( 99.0%)        206
[03/17 14:05:13   4316] #  Metal 6          14 (  8.6%)       149 ( 91.4%)        163
[03/17 14:05:13   4316] #  Metal 7           8 (  5.8%)       131 ( 94.2%)        139
[03/17 14:05:13   4316] #-----------------------------------------------------------
[03/17 14:05:13   4316] #                71167 ( 40.4%)    105131 ( 59.6%)     176298 
[03/17 14:05:13   4316] #
[03/17 14:05:15   4318] #
[03/17 14:05:15   4318] #Start Post Route via swapping..
[03/17 14:05:15   4318] #79.75% of area are rerouted by ECO routing.
[03/17 14:05:29   4332] #    number of violations = 0
[03/17 14:05:29   4332] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1270.50 (MB), peak = 1409.63 (MB)
[03/17 14:05:30   4333] #    number of violations = 0
[03/17 14:05:30   4333] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1270.66 (MB), peak = 1409.63 (MB)
[03/17 14:05:30   4333] #CELL_VIEW mac_array,init has no DRC violation.
[03/17 14:05:30   4333] #Total number of DRC violations = 0
[03/17 14:05:30   4333] #Total number of net violated process antenna rule = 0
[03/17 14:05:30   4333] #Post Route via swapping is done.
[03/17 14:05:30   4334] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:05:30   4334] #Total wire length = 388459 um.
[03/17 14:05:30   4334] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M1 = 7126 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M3 = 135525 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M4 = 93533 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M7 = 934 um.
[03/17 14:05:30   4334] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:05:30   4334] #Total number of vias = 176298
[03/17 14:05:30   4334] #Total number of multi-cut vias = 118965 ( 67.5%)
[03/17 14:05:30   4334] #Total number of single cut vias = 57333 ( 32.5%)
[03/17 14:05:30   4334] #Up-Via Summary (total 176298):
[03/17 14:05:30   4334] #                   single-cut          multi-cut      Total
[03/17 14:05:30   4334] #-----------------------------------------------------------
[03/17 14:05:30   4334] #  Metal 1       56707 ( 59.5%)     38536 ( 40.5%)      95243
[03/17 14:05:30   4334] #  Metal 2         598 (  0.9%)     64895 ( 99.1%)      65493
[03/17 14:05:30   4334] #  Metal 3          20 (  0.1%)     14331 ( 99.9%)      14351
[03/17 14:05:30   4334] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:05:30   4334] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:05:30   4334] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:05:30   4334] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:05:30   4334] #-----------------------------------------------------------
[03/17 14:05:30   4334] #                57333 ( 32.5%)    118965 ( 67.5%)     176298 
[03/17 14:05:30   4334] #
[03/17 14:05:30   4334] #detailRoute Statistics:
[03/17 14:05:30   4334] #Cpu time = 00:01:55
[03/17 14:05:30   4334] #Elapsed time = 00:01:55
[03/17 14:05:30   4334] #Increased memory = -42.02 (MB)
[03/17 14:05:30   4334] #Total memory = 1268.93 (MB)
[03/17 14:05:30   4334] #Peak memory = 1409.63 (MB)
[03/17 14:05:31   4334] #
[03/17 14:05:31   4334] #globalDetailRoute statistics:
[03/17 14:05:31   4334] #Cpu time = 00:02:05
[03/17 14:05:31   4334] #Elapsed time = 00:02:05
[03/17 14:05:31   4334] #Increased memory = -62.64 (MB)
[03/17 14:05:31   4334] #Total memory = 1224.55 (MB)
[03/17 14:05:31   4334] #Peak memory = 1409.63 (MB)
[03/17 14:05:31   4334] #Number of warnings = 66
[03/17 14:05:31   4334] #Total number of warnings = 159
[03/17 14:05:31   4334] #Number of fails = 0
[03/17 14:05:31   4334] #Total number of fails = 0
[03/17 14:05:31   4334] #Complete globalDetailRoute on Mon Mar 17 14:05:31 2025
[03/17 14:05:31   4334] #
[03/17 14:05:31   4334] **optDesign ... cpu = 0:04:31, real = 0:04:31, mem = 1503.6M, totSessionCpu=1:12:15 **
[03/17 14:05:31   4334] -routeWithEco false                      # bool, default=false
[03/17 14:05:31   4334] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/17 14:05:31   4334] -routeWithTimingDriven true              # bool, default=false, user setting
[03/17 14:05:31   4334] -routeWithSiDriven true                  # bool, default=false, user setting
[03/17 14:05:31   4334] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:05:31   4334] Extraction called for design 'mac_array' of instances=29279 and nets=30907 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:05:31   4334] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:05:31   4334] RC Extraction called in multi-corner(2) mode.
[03/17 14:05:31   4334] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:05:31   4334] Process corner(s) are loaded.
[03/17 14:05:31   4334]  Corner: Cmax
[03/17 14:05:31   4334]  Corner: Cmin
[03/17 14:05:31   4334] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d -maxResLength 200  -extended
[03/17 14:05:31   4334] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 14:05:31   4334]       RC Corner Indexes            0       1   
[03/17 14:05:31   4334] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:05:31   4334] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 14:05:31   4334] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:05:31   4334] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:05:31   4334] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:05:31   4334] Shrink Factor                : 1.00000
[03/17 14:05:32   4335] Initializing multi-corner capacitance tables ... 
[03/17 14:05:32   4335] Initializing multi-corner resistance tables ...
[03/17 14:05:32   4335] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1503.6M)
[03/17 14:05:32   4335] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for storing RC.
[03/17 14:05:32   4335] Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1551.4M)
[03/17 14:05:33   4336] Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1551.4M)
[03/17 14:05:33   4336] Extracted 30.0008% (CPU Time= 0:00:01.1  MEM= 1551.4M)
[03/17 14:05:33   4336] Extracted 40.0006% (CPU Time= 0:00:01.3  MEM= 1551.4M)
[03/17 14:05:33   4336] Extracted 50.0009% (CPU Time= 0:00:01.4  MEM= 1551.4M)
[03/17 14:05:33   4336] Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1551.4M)
[03/17 14:05:33   4337] Extracted 70.0005% (CPU Time= 0:00:01.8  MEM= 1551.4M)
[03/17 14:05:34   4337] Extracted 80.0008% (CPU Time= 0:00:02.1  MEM= 1555.4M)
[03/17 14:05:34   4337] Extracted 90.0006% (CPU Time= 0:00:02.5  MEM= 1555.4M)
[03/17 14:05:35   4338] Extracted 100% (CPU Time= 0:00:03.7  MEM= 1555.4M)
[03/17 14:05:35   4339] Number of Extracted Resistors     : 438306
[03/17 14:05:35   4339] Number of Extracted Ground Cap.   : 439560
[03/17 14:05:35   4339] Number of Extracted Coupling Cap. : 623596
[03/17 14:05:35   4339] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:05:35   4339] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 14:05:35   4339]  Corner: Cmax
[03/17 14:05:35   4339]  Corner: Cmin
[03/17 14:05:36   4339] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1535.4M)
[03/17 14:05:36   4339] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb_Filter.rcdb.d' for storing RC.
[03/17 14:05:36   4339] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30828 times net's RC data read were performed.
[03/17 14:05:36   4339] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1539.363M)
[03/17 14:05:36   4339] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:05:36   4339] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1539.363M)
[03/17 14:05:36   4339] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 1539.363M)
[03/17 14:05:36   4339] **optDesign ... cpu = 0:04:36, real = 0:04:36, mem = 1501.6M, totSessionCpu=1:12:20 **
[03/17 14:05:36   4339] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:05:36   4339] Begin IPO call back ...
[03/17 14:05:36   4339] End IPO call back ...
[03/17 14:05:36   4339] #################################################################################
[03/17 14:05:36   4339] # Design Stage: PostRoute
[03/17 14:05:36   4339] # Design Name: mac_array
[03/17 14:05:36   4339] # Design Mode: 65nm
[03/17 14:05:36   4339] # Analysis Mode: MMMC OCV 
[03/17 14:05:36   4339] # Parasitics Mode: SPEF/RCDB
[03/17 14:05:36   4339] # Signoff Settings: SI On 
[03/17 14:05:36   4339] #################################################################################
[03/17 14:05:37   4340] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:05:37   4340] Setting infinite Tws ...
[03/17 14:05:37   4340] First Iteration Infinite Tw... 
[03/17 14:05:37   4340] Calculate early delays in OCV mode...
[03/17 14:05:37   4340] Calculate late delays in OCV mode...
[03/17 14:05:37   4340] Topological Sorting (CPU = 0:00:00.1, MEM = 1511.6M, InitMEM = 1507.1M)
[03/17 14:05:37   4340] Initializing multi-corner capacitance tables ... 
[03/17 14:05:37   4341] Initializing multi-corner resistance tables ...
[03/17 14:05:38   4341] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:05:38   4341] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1528.2M)
[03/17 14:05:38   4341] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:05:45   4348] AAE_INFO-618: Total number of nets in the design is 30907,  99.8 percent of the nets selected for SI analysis
[03/17 14:05:45   4348] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:05:45   4348] End delay calculation. (MEM=1594.91 CPU=0:00:06.7 REAL=0:00:07.0)
[03/17 14:05:45   4348] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:05:45   4348] *** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1594.9M) ***
[03/17 14:05:46   4349] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1594.9M)
[03/17 14:05:46   4349] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:05:46   4349] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1594.9M)
[03/17 14:05:46   4349] Starting SI iteration 2
[03/17 14:05:46   4349] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:05:46   4349] Calculate early delays in OCV mode...
[03/17 14:05:46   4349] Calculate late delays in OCV mode...
[03/17 14:05:47   4350] AAE_INFO-618: Total number of nets in the design is 30907,  3.2 percent of the nets selected for SI analysis
[03/17 14:05:47   4350] End delay calculation. (MEM=1570.96 CPU=0:00:01.0 REAL=0:00:01.0)
[03/17 14:05:47   4350] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1571.0M) ***
[03/17 14:05:48   4351] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=1:12:32 mem=1571.0M)
[03/17 14:05:48   4351] **optDesign ... cpu = 0:04:48, real = 0:04:48, mem = 1504.2M, totSessionCpu=1:12:32 **
[03/17 14:05:48   4351] *** Timing NOT met, worst failing slack is -0.034
[03/17 14:05:48   4351] *** Check timing (0:00:00.0)
[03/17 14:05:48   4351] Begin: GigaOpt Optimization in post-eco TNS mode
[03/17 14:05:48   4352] Info: 157 clock nets excluded from IPO operation.
[03/17 14:05:48   4352] PhyDesignGrid: maxLocalDensity 1.00
[03/17 14:05:48   4352] #spOpts: N=65 mergeVia=F 
[03/17 14:05:51   4354] *info: 157 clock nets excluded
[03/17 14:05:51   4354] *info: 2 special nets excluded.
[03/17 14:05:51   4354] *info: 79 no-driver nets excluded.
[03/17 14:05:52   4355] ** GigaOpt Optimizer WNS Slack -0.034 TNS Slack -3.528 Density 71.13
[03/17 14:05:52   4355] Optimizer TNS Opt
[03/17 14:05:52   4355] Active Path Group: reg2reg  
[03/17 14:05:52   4355] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:05:52   4355] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:05:52   4355] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:05:52   4355] |  -0.034|   -0.034|  -3.528|   -3.528|    71.13%|   0:00:00.0| 1747.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:05:52   4355] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:05:53   4356] |  -0.034|   -0.034|  -3.528|   -3.528|    71.13%|   0:00:01.0| 1747.7M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:05:53   4356] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:05:53   4356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:05:53   4356] 
[03/17 14:05:53   4356] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1747.7M) ***
[03/17 14:05:53   4356] Checking setup slack degradation ...
[03/17 14:05:53   4356] 
[03/17 14:05:53   4356] Recovery Manager:
[03/17 14:05:53   4356]   Low  Effort TNS Jump: 0.200 (REF: -3.328, TGT: -3.528, Threshold: 25.000) - Skip
[03/17 14:05:53   4356]   High Effort TNS Jump: 0.200 (REF: -3.328, TGT: -3.528, Threshold: 25.000) - Skip
[03/17 14:05:53   4356] 
[03/17 14:05:53   4356] 
[03/17 14:05:53   4356] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1747.7M) ***
[03/17 14:05:53   4356] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:05:53   4356] Layer 3 has 157 constrained nets 
[03/17 14:05:53   4356] Layer 7 has 49 constrained nets 
[03/17 14:05:53   4356] **** End NDR-Layer Usage Statistics ****
[03/17 14:05:53   4356] 
[03/17 14:05:53   4356] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1747.7M) ***
[03/17 14:05:53   4356] End: GigaOpt Optimization in post-eco TNS mode
[03/17 14:05:53   4356] Running setup recovery post routing.
[03/17 14:05:53   4356] **optDesign ... cpu = 0:04:53, real = 0:04:53, mem = 1596.7M, totSessionCpu=1:12:37 **
[03/17 14:05:54   4357]   Timing Snapshot: (TGT)
[03/17 14:05:54   4357]      Weighted WNS: -0.034
[03/17 14:05:54   4357]       All  PG WNS: -0.034
[03/17 14:05:54   4357]       High PG WNS: -0.034
[03/17 14:05:54   4357]       All  PG TNS: -3.528
[03/17 14:05:54   4357]       High PG TNS: -3.528
[03/17 14:05:54   4357]          Tran DRV: 0
[03/17 14:05:54   4357]           Cap DRV: 0
[03/17 14:05:54   4357]        Fanout DRV: 0
[03/17 14:05:54   4357]            Glitch: 0
[03/17 14:05:54   4357]    Category Slack: { [L, -0.034] [H, -0.034] }
[03/17 14:05:54   4357] 
[03/17 14:05:54   4357] Checking setup slack degradation ...
[03/17 14:05:54   4357] 
[03/17 14:05:54   4357] Recovery Manager:
[03/17 14:05:54   4357]   Low  Effort WNS Jump: 0.002 (REF: -0.032, TGT: -0.034, Threshold: 0.150) - Skip
[03/17 14:05:54   4357]   High Effort WNS Jump: 0.002 (REF: -0.032, TGT: -0.034, Threshold: 0.075) - Skip
[03/17 14:05:54   4357]   Low  Effort TNS Jump: 0.200 (REF: -3.328, TGT: -3.528, Threshold: 25.000) - Skip
[03/17 14:05:54   4357]   High Effort TNS Jump: 0.200 (REF: -3.328, TGT: -3.528, Threshold: 25.000) - Skip
[03/17 14:05:54   4357] 
[03/17 14:05:54   4357] Checking DRV degradation...
[03/17 14:05:54   4357] 
[03/17 14:05:54   4357] Recovery Manager:
[03/17 14:05:54   4357]     Tran DRV degradation : 0 (0 -> 0)
[03/17 14:05:54   4357]      Cap DRV degradation : 0 (0 -> 0)
[03/17 14:05:54   4357]   Fanout DRV degradation : 0 (0 -> 0)
[03/17 14:05:54   4357]       Glitch degradation : 0 (0 -> 0)
[03/17 14:05:54   4357]   DRV Recovery (Margin: 100) - Skip
[03/17 14:05:54   4357] 
[03/17 14:05:54   4357] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/17 14:05:54   4357] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1596.69M, totSessionCpu=1:12:37 .
[03/17 14:05:54   4357] **optDesign ... cpu = 0:04:53, real = 0:04:54, mem = 1596.7M, totSessionCpu=1:12:37 **
[03/17 14:05:54   4357] 
[03/17 14:05:54   4357] Latch borrow mode reset to max_borrow
[03/17 14:05:55   4358] <optDesign CMD> Restore Using all VT Cells
[03/17 14:05:55   4358] Reported timing to dir ./timingReports
[03/17 14:05:55   4358] **optDesign ... cpu = 0:04:55, real = 0:04:55, mem = 1566.6M, totSessionCpu=1:12:38 **
[03/17 14:05:55   4358] Begin: glitch net info
[03/17 14:05:55   4358] glitch slack range: number of glitch nets
[03/17 14:05:55   4358] glitch slack < -0.32 : 0
[03/17 14:05:55   4358] -0.32 < glitch slack < -0.28 : 0
[03/17 14:05:55   4358] -0.28 < glitch slack < -0.24 : 0
[03/17 14:05:55   4358] -0.24 < glitch slack < -0.2 : 0
[03/17 14:05:55   4358] -0.2 < glitch slack < -0.16 : 0
[03/17 14:05:55   4358] -0.16 < glitch slack < -0.12 : 0
[03/17 14:05:55   4358] -0.12 < glitch slack < -0.08 : 0
[03/17 14:05:55   4358] -0.08 < glitch slack < -0.04 : 0
[03/17 14:05:55   4358] -0.04 < glitch slack : 0
[03/17 14:05:55   4358] End: glitch net info
[03/17 14:05:55   4358] ** Profile ** Start :  cpu=0:00:00.0, mem=1623.8M
[03/17 14:05:55   4358] ** Profile ** Other data :  cpu=0:00:00.1, mem=1623.8M
[03/17 14:05:55   4358] **INFO: Starting Blocking QThread with 1 CPU
[03/17 14:05:55   4358]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 14:05:55   4358] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:05:55   4358] Begin IPO call back ...
[03/17 14:05:55   4358] End IPO call back ...
[03/17 14:05:55   4358] #################################################################################
[03/17 14:05:55   4358] # Design Stage: PostRoute
[03/17 14:05:55   4358] # Design Name: mac_array
[03/17 14:05:55   4358] # Design Mode: 65nm
[03/17 14:05:55   4358] # Analysis Mode: MMMC OCV 
[03/17 14:05:55   4358] # Parasitics Mode: SPEF/RCDB
[03/17 14:05:55   4358] # Signoff Settings: SI On 
[03/17 14:05:55   4358] #################################################################################
[03/17 14:05:55   4358] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:05:55   4358] Setting infinite Tws ...
[03/17 14:05:55   4358] First Iteration Infinite Tw... 
[03/17 14:05:55   4358] Calculate late delays in OCV mode...
[03/17 14:05:55   4358] Calculate early delays in OCV mode...
[03/17 14:05:55   4358] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/17 14:05:55   4358] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 14:05:55   4358] AAE_INFO-618: Total number of nets in the design is 30907,  99.8 percent of the nets selected for SI analysis
[03/17 14:05:55   4358] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:05:55   4358] End delay calculation. (MEM=0 CPU=0:00:06.3 REAL=0:00:06.0)
[03/17 14:05:55   4358] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:05:55   4358] *** CDM Built up (cpu=0:00:07.1  real=0:00:07.0  mem= 0.0M) ***
[03/17 14:05:55   4358] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 14:05:55   4358] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:05:55   4358] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 14:05:55   4358] Starting SI iteration 2
[03/17 14:05:55   4358] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:05:55   4358] Calculate late delays in OCV mode...
[03/17 14:05:55   4358] Calculate early delays in OCV mode...
[03/17 14:05:55   4358] AAE_INFO-618: Total number of nets in the design is 30907,  0.1 percent of the nets selected for SI analysis
[03/17 14:05:55   4358] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/17 14:05:55   4358] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[03/17 14:05:55   4358] *** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:09.0 totSessionCpu=0:00:45.6 mem=0.0M)
[03/17 14:05:55   4358] ** Profile ** Overall slacks :  cpu=-1:0-1:0-2.-7, mem=0.0M
[03/17 14:05:55   4358] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/17 14:06:06   4368]  
_______________________________________________________________________
[03/17 14:06:06   4368] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:06:06   4368] Begin IPO call back ...
[03/17 14:06:06   4368] End IPO call back ...
[03/17 14:06:06   4368] #################################################################################
[03/17 14:06:06   4368] # Design Stage: PostRoute
[03/17 14:06:06   4368] # Design Name: mac_array
[03/17 14:06:06   4368] # Design Mode: 65nm
[03/17 14:06:06   4368] # Analysis Mode: MMMC OCV 
[03/17 14:06:06   4368] # Parasitics Mode: SPEF/RCDB
[03/17 14:06:06   4368] # Signoff Settings: SI On 
[03/17 14:06:06   4368] #################################################################################
[03/17 14:06:07   4369] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:06:07   4369] Setting infinite Tws ...
[03/17 14:06:07   4369] First Iteration Infinite Tw... 
[03/17 14:06:07   4369] Calculate early delays in OCV mode...
[03/17 14:06:07   4369] Calculate late delays in OCV mode...
[03/17 14:06:07   4369] Topological Sorting (CPU = 0:00:00.1, MEM = 1621.8M, InitMEM = 1621.8M)
[03/17 14:06:14   4376] AAE_INFO-618: Total number of nets in the design is 30907,  99.8 percent of the nets selected for SI analysis
[03/17 14:06:14   4376] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:06:14   4376] End delay calculation. (MEM=1657.44 CPU=0:00:06.4 REAL=0:00:07.0)
[03/17 14:06:14   4376] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:06:14   4376] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1657.4M) ***
[03/17 14:06:15   4377] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1657.4M)
[03/17 14:06:15   4377] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:06:15   4377] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1657.4M)
[03/17 14:06:15   4377] Starting SI iteration 2
[03/17 14:06:15   4377] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:06:15   4377] Calculate early delays in OCV mode...
[03/17 14:06:15   4377] Calculate late delays in OCV mode...
[03/17 14:06:16   4378] AAE_INFO-618: Total number of nets in the design is 30907,  3.2 percent of the nets selected for SI analysis
[03/17 14:06:16   4378] End delay calculation. (MEM=1633.48 CPU=0:00:01.1 REAL=0:00:01.0)
[03/17 14:06:16   4378] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1633.5M) ***
[03/17 14:06:17   4379] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=1:13:00 mem=1633.5M)
[03/17 14:06:17   4380] ** Profile ** Overall slacks :  cpu=0:00:21.5, mem=1633.5M
[03/17 14:06:18   4380] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1566.7M
[03/17 14:06:19   4381] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1566.7M
[03/17 14:06:19   4381] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.025  |
|           TNS (ns):| -3.527  | -3.527  |  0.000  |
|    Violating Paths:|   246   |   246   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.132%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1566.7M
[03/17 14:06:19   4381] *** Final Summary (holdfix) CPU=0:00:22.8, REAL=0:00:24.0, MEM=1566.7M
[03/17 14:06:19   4381] **optDesign ... cpu = 0:05:18, real = 0:05:19, mem = 1564.7M, totSessionCpu=1:13:01 **
[03/17 14:06:19   4381]  ReSet Options after AAE Based Opt flow 
[03/17 14:06:19   4381] *** Finished optDesign ***
[03/17 14:06:19   4381] 
[03/17 14:06:19   4381] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:20 real=  0:05:21)
[03/17 14:06:19   4381] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/17 14:06:19   4381] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:09.7 real=0:00:09.6)
[03/17 14:06:19   4381] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 14:06:19   4381] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.7 real=0:00:20.2)
[03/17 14:06:19   4381] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.4 real=0:00:05.4)
[03/17 14:06:19   4381] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[03/17 14:06:19   4381] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:23.3 real=0:00:23.4)
[03/17 14:06:19   4381] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:09.3 real=0:00:09.3)
[03/17 14:06:19   4381] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:15.0 real=0:00:14.8)
[03/17 14:06:19   4381] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:17.0 real=0:00:17.5)
[03/17 14:06:19   4381] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:05 real=  0:02:05)
[03/17 14:06:19   4381] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.3 real=0:00:12.3)
[03/17 14:06:19   4381] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[03/17 14:06:19   4381] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[03/17 14:06:19   4381] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 14:06:19   4381] Info: pop threads available for lower-level modules during optimization.
[03/17 14:06:19   4381] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 14:06:19   4381] <CMD> saveDesign route.enc
[03/17 14:06:19   4381] The in-memory database contained RC information but was not saved. To save 
[03/17 14:06:19   4381] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/17 14:06:19   4381] so it should only be saved when it is really desired.
[03/17 14:06:19   4381] Writing Netlist "route.enc.dat.tmp/mac_array.v.gz" ...
[03/17 14:06:19   4381] Saving AAE Data ...
[03/17 14:06:20   4382] Saving /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file
[03/17 14:06:20   4382] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/17 14:06:20   4382] Saving mode setting ...
[03/17 14:06:20   4382] Saving global file ...
[03/17 14:06:20   4382] Saving floorplan file ...
[03/17 14:06:20   4382] Saving Drc markers ...
[03/17 14:06:20   4382] ... No Drc file written since there is no markers found.
[03/17 14:06:20   4382] Saving placement file ...
[03/17 14:06:20   4382] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1564.7M) ***
[03/17 14:06:20   4382] Saving route file ...
[03/17 14:06:21   4382] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1564.7M) ***
[03/17 14:06:21   4382] Saving DEF file ...
[03/17 14:06:21   4383] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/17 14:06:21   4383] 
[03/17 14:06:21   4383] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/17 14:06:21   4383] 
[03/17 14:06:21   4383] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/17 14:06:23   4384] Generated self-contained design route.enc.dat.tmp
[03/17 14:06:23   4384] 
[03/17 14:06:23   4384] *** Summary of all messages that are not suppressed in this session:
[03/17 14:06:23   4384] Severity  ID               Count  Summary                                  
[03/17 14:06:23   4384] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/17 14:06:23   4384] ERROR     IMPOAX-142           2  %s                                       
[03/17 14:06:23   4384] *** Message Summary: 0 warning(s), 3 error(s)
[03/17 14:06:23   4384] 
[03/17 14:07:26   4396] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/17 14:07:26   4396] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[03/17 14:07:26   4396] Type 'man IMPSP-5217' for more detail.
[03/17 14:07:26   4396] #spOpts: N=65 
[03/17 14:07:26   4396] Core basic site is core
[03/17 14:07:26   4396]   Signal wire search tree: 438092 elements. (cpu=0:00:00.2, mem=0.0M)
[03/17 14:07:26   4396] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:07:27   4396] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/17 14:07:28   4398] *INFO: Adding fillers to top-module.
[03/17 14:07:28   4398] *INFO:   Added 339 filler insts (cell DCAP64 / prefix FILLER).
[03/17 14:07:28   4398] *INFO:   Added 264 filler insts (cell DCAP32 / prefix FILLER).
[03/17 14:07:28   4398] *INFO:   Added 816 filler insts (cell DCAP16 / prefix FILLER).
[03/17 14:07:28   4398] *INFO:   Added 6885 filler insts (cell DCAP4 / prefix FILLER).
[03/17 14:07:28   4398] *INFO:   Added 2935 filler insts (cell DCAP / prefix FILLER).
[03/17 14:07:28   4398] *INFO:   Added 17395 filler insts (cell FILL2 / prefix FILLER).
[03/17 14:07:28   4398] *INFO:   Added 5079 filler insts (cell FILL1 / prefix FILLER).
[03/17 14:07:28   4398] *INFO: Total 33713 filler insts added - prefix FILLER (CPU: 0:00:02.0).
[03/17 14:07:28   4398] For 33713 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/17 14:07:28   4398] For 62992 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/17 14:07:33   4399] <CMD> verifyConnectivity
[03/17 14:07:33   4399] VERIFY_CONNECTIVITY use new engine.
[03/17 14:07:33   4399] 
[03/17 14:07:33   4399] ******** Start: VERIFY CONNECTIVITY ********
[03/17 14:07:33   4399] Start Time: Mon Mar 17 14:07:33 2025
[03/17 14:07:33   4399] 
[03/17 14:07:33   4399] Design Name: mac_array
[03/17 14:07:33   4399] Database Units: 2000
[03/17 14:07:33   4399] Design Boundary: (0.0000, 0.0000) (406.6000, 405.2000)
[03/17 14:07:33   4399] Error Limit = 1000; Warning Limit = 50
[03/17 14:07:33   4399] Check all nets
[03/17 14:07:34   4399] **** 14:07:34 **** Processed 5000 nets.
[03/17 14:07:34   4399] **** 14:07:34 **** Processed 10000 nets.
[03/17 14:07:34   4399] **** 14:07:34 **** Processed 15000 nets.
[03/17 14:07:34   4400] **** 14:07:34 **** Processed 20000 nets.
[03/17 14:07:34   4400] **** 14:07:34 **** Processed 25000 nets.
[03/17 14:07:34   4400] **** 14:07:34 **** Processed 30000 nets.
[03/17 14:07:35   4401] 
[03/17 14:07:35   4401] Begin Summary 
[03/17 14:07:35   4401]   Found no problems or warnings.
[03/17 14:07:35   4401] End Summary
[03/17 14:07:35   4401] 
[03/17 14:07:35   4401] End Time: Mon Mar 17 14:07:35 2025
[03/17 14:07:35   4401] Time Elapsed: 0:00:02.0
[03/17 14:07:35   4401] 
[03/17 14:07:35   4401] ******** End: VERIFY CONNECTIVITY ********
[03/17 14:07:35   4401]   Verification Complete : 0 Viols.  0 Wrngs.
[03/17 14:07:35   4401]   (CPU Time: 0:00:01.8  MEM: 1.660M)
[03/17 14:07:35   4401] 
[03/17 14:07:38   4401] <CMD> verifyGeometry
[03/17 14:07:38   4401]  *** Starting Verify Geometry (MEM: 1535.3) ***
[03/17 14:07:38   4401] 
[03/17 14:07:38   4401]   VERIFY GEOMETRY ...... Starting Verification
[03/17 14:07:38   4401]   VERIFY GEOMETRY ...... Initializing
[03/17 14:07:38   4401]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/17 14:07:38   4401]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/17 14:07:38   4401]                   ...... bin size: 2880
[03/17 14:07:38   4401]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/17 14:07:43   4406]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:07:43   4406]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:07:43   4406]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/17 14:07:43   4406]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:07:43   4406]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
[03/17 14:07:43   4406]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/17 14:07:48   4411]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:07:48   4411]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:07:48   4411]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:07:48   4411]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:07:48   4411]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/17 14:07:48   4411]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/17 14:07:53   4417]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:07:53   4417]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:07:53   4417]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/17 14:07:53   4417]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:07:53   4417]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 3 Viols. 0 Wrngs.
[03/17 14:07:53   4417]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/17 14:07:59   4422]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:07:59   4422]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:07:59   4422]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/17 14:07:59   4422]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:07:59   4422]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 1 Viols. 0 Wrngs.
[03/17 14:07:59   4422] VG: elapsed time: 21.00
[03/17 14:07:59   4422] Begin Summary ...
[03/17 14:07:59   4422]   Cells       : 0
[03/17 14:07:59   4422]   SameNet     : 0
[03/17 14:07:59   4422]   Wiring      : 0
[03/17 14:07:59   4422]   Antenna     : 0
[03/17 14:07:59   4422]   Short       : 5
[03/17 14:07:59   4422]   Overlap     : 0
[03/17 14:07:59   4422] End Summary
[03/17 14:07:59   4422] 
[03/17 14:07:59   4422]   Verification Complete : 5 Viols.  0 Wrngs.
[03/17 14:07:59   4422] 
[03/17 14:07:59   4422] **********End: VERIFY GEOMETRY**********
[03/17 14:07:59   4422]  *** verify geometry (CPU: 0:00:20.8  MEM: 298.6M)
[03/17 14:07:59   4422] 
[03/17 14:08:03   4423] <CMD> ecoRoute
[03/17 14:08:03   4423] 
[03/17 14:08:03   4423] globalDetailRoute
[03/17 14:08:03   4423] 
[03/17 14:08:03   4423] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[03/17 14:08:03   4423] #setNanoRouteMode -drouteAutoStop true
[03/17 14:08:03   4423] #setNanoRouteMode -drouteFixAntenna true
[03/17 14:08:03   4423] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/17 14:08:03   4423] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 14:08:03   4423] #setNanoRouteMode -routeWithEco true
[03/17 14:08:03   4423] #setNanoRouteMode -routeWithSiDriven true
[03/17 14:08:03   4423] #setNanoRouteMode -routeWithTimingDriven true
[03/17 14:08:03   4423] #Start globalDetailRoute on Mon Mar 17 14:08:03 2025
[03/17 14:08:03   4423] #
[03/17 14:08:03   4423] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30828 times net's RC data read were performed.
[03/17 14:08:04   4423] Initializing multi-corner capacitance tables ... 
[03/17 14:08:04   4424] Initializing multi-corner resistance tables ...
[03/17 14:08:04   4424] ### Net info: total nets: 30907
[03/17 14:08:04   4424] ### Net info: dirty nets: 0
[03/17 14:08:04   4424] ### Net info: marked as disconnected nets: 0
[03/17 14:08:05   4425] ### Net info: fully routed nets: 30828
[03/17 14:08:05   4425] ### Net info: trivial (single pin) nets: 0
[03/17 14:08:05   4425] ### Net info: unrouted nets: 79
[03/17 14:08:05   4425] ### Net info: re-extraction nets: 0
[03/17 14:08:05   4425] ### Net info: ignored nets: 0
[03/17 14:08:05   4425] ### Net info: skip routing nets: 0
[03/17 14:08:05   4425] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/17 14:08:05   4425] #Start routing data preparation.
[03/17 14:08:05   4425] #Minimum voltage of a net in the design = 0.000.
[03/17 14:08:05   4425] #Maximum voltage of a net in the design = 1.100.
[03/17 14:08:05   4425] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 14:08:05   4425] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 14:08:05   4425] #Voltage range [0.000 - 1.100] has 30905 nets.
[03/17 14:08:06   4426] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/17 14:08:06   4426] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:08:06   4426] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:08:06   4426] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:08:06   4426] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:08:06   4426] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:08:06   4426] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:08:06   4426] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:08:07   4427] #491/30828 = 1% of signal nets have been set as priority nets
[03/17 14:08:07   4427] #Regenerating Ggrids automatically.
[03/17 14:08:07   4427] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/17 14:08:07   4427] #Using automatically generated G-grids.
[03/17 14:08:07   4427] #Done routing data preparation.
[03/17 14:08:07   4427] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1275.21 (MB), peak = 1617.52 (MB)
[03/17 14:08:07   4427] #Merging special wires...
[03/17 14:08:07   4427] #WARNING (NRGR-22) Design is already detail routed.
[03/17 14:08:07   4427] #Cpu time = 00:00:02
[03/17 14:08:07   4427] #Elapsed time = 00:00:02
[03/17 14:08:07   4427] #Increased memory = 2.01 (MB)
[03/17 14:08:07   4427] #Total memory = 1276.66 (MB)
[03/17 14:08:07   4427] #Peak memory = 1617.52 (MB)
[03/17 14:08:08   4428] #
[03/17 14:08:08   4428] #Start Detail Routing..
[03/17 14:08:08   4428] #start initial detail routing ...
[03/17 14:08:08   4428] #    number of violations = 5
[03/17 14:08:08   4428] #
[03/17 14:08:08   4428] #    By Layer and Type :
[03/17 14:08:08   4428] #	          SpacV   Totals
[03/17 14:08:08   4428] #	M1            5        5
[03/17 14:08:08   4428] #	Totals        5        5
[03/17 14:08:08   4428] #33713 out of 62992 instances need to be verified(marked ipoed).
[03/17 14:08:23   4443] #    number of violations = 0
[03/17 14:08:23   4443] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1334.05 (MB), peak = 1617.52 (MB)
[03/17 14:08:23   4443] #start 1st optimization iteration ...
[03/17 14:08:23   4443] #    number of violations = 0
[03/17 14:08:23   4443] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.71 (MB), peak = 1617.52 (MB)
[03/17 14:08:24   4443] #Complete Detail Routing.
[03/17 14:08:24   4443] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:08:24   4443] #Total wire length = 388459 um.
[03/17 14:08:24   4443] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M1 = 7126 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M3 = 135525 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M4 = 93533 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M7 = 934 um.
[03/17 14:08:24   4443] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:08:24   4443] #Total number of vias = 176298
[03/17 14:08:24   4443] #Total number of multi-cut vias = 118965 ( 67.5%)
[03/17 14:08:24   4443] #Total number of single cut vias = 57333 ( 32.5%)
[03/17 14:08:24   4443] #Up-Via Summary (total 176298):
[03/17 14:08:24   4443] #                   single-cut          multi-cut      Total
[03/17 14:08:24   4443] #-----------------------------------------------------------
[03/17 14:08:24   4443] #  Metal 1       56707 ( 59.5%)     38536 ( 40.5%)      95243
[03/17 14:08:24   4443] #  Metal 2         598 (  0.9%)     64895 ( 99.1%)      65493
[03/17 14:08:24   4443] #  Metal 3          20 (  0.1%)     14331 ( 99.9%)      14351
[03/17 14:08:24   4443] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:08:24   4443] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:08:24   4443] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:08:24   4443] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:08:24   4443] #-----------------------------------------------------------
[03/17 14:08:24   4443] #                57333 ( 32.5%)    118965 ( 67.5%)     176298 
[03/17 14:08:24   4443] #
[03/17 14:08:24   4443] #Total number of DRC violations = 0
[03/17 14:08:24   4443] #Cpu time = 00:00:16
[03/17 14:08:24   4443] #Elapsed time = 00:00:16
[03/17 14:08:24   4443] #Increased memory = 15.32 (MB)
[03/17 14:08:24   4443] #Total memory = 1291.98 (MB)
[03/17 14:08:24   4443] #Peak memory = 1617.52 (MB)
[03/17 14:08:24   4444] #
[03/17 14:08:24   4444] #start routing for process antenna violation fix ...
[03/17 14:08:25   4444] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1293.84 (MB), peak = 1617.52 (MB)
[03/17 14:08:25   4444] #
[03/17 14:08:25   4445] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:08:25   4445] #Total wire length = 388459 um.
[03/17 14:08:25   4445] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M1 = 7126 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M3 = 135525 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M4 = 93533 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M7 = 934 um.
[03/17 14:08:25   4445] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:08:25   4445] #Total number of vias = 176298
[03/17 14:08:25   4445] #Total number of multi-cut vias = 118965 ( 67.5%)
[03/17 14:08:25   4445] #Total number of single cut vias = 57333 ( 32.5%)
[03/17 14:08:25   4445] #Up-Via Summary (total 176298):
[03/17 14:08:25   4445] #                   single-cut          multi-cut      Total
[03/17 14:08:25   4445] #-----------------------------------------------------------
[03/17 14:08:25   4445] #  Metal 1       56707 ( 59.5%)     38536 ( 40.5%)      95243
[03/17 14:08:25   4445] #  Metal 2         598 (  0.9%)     64895 ( 99.1%)      65493
[03/17 14:08:25   4445] #  Metal 3          20 (  0.1%)     14331 ( 99.9%)      14351
[03/17 14:08:25   4445] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:08:25   4445] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:08:25   4445] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:08:25   4445] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:08:25   4445] #-----------------------------------------------------------
[03/17 14:08:25   4445] #                57333 ( 32.5%)    118965 ( 67.5%)     176298 
[03/17 14:08:25   4445] #
[03/17 14:08:25   4445] #Total number of DRC violations = 0
[03/17 14:08:25   4445] #Total number of net violated process antenna rule = 0
[03/17 14:08:25   4445] #
[03/17 14:08:26   4446] #
[03/17 14:08:26   4446] #Start Post Route via swapping..
[03/17 14:08:27   4446] #0.00% of area are rerouted by ECO routing.
[03/17 14:08:27   4446] #    number of violations = 0
[03/17 14:08:27   4446] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.95 (MB), peak = 1617.52 (MB)
[03/17 14:08:27   4446] #    number of violations = 0
[03/17 14:08:27   4446] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1299.00 (MB), peak = 1617.52 (MB)
[03/17 14:08:27   4446] #CELL_VIEW mac_array,init has no DRC violation.
[03/17 14:08:27   4446] #Total number of DRC violations = 0
[03/17 14:08:27   4446] #Total number of net violated process antenna rule = 0
[03/17 14:08:27   4446] #No via is swapped.
[03/17 14:08:27   4446] #Post Route via swapping is done.
[03/17 14:08:27   4447] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:08:27   4447] #Total wire length = 388459 um.
[03/17 14:08:27   4447] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M1 = 7126 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M3 = 135525 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M4 = 93533 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M7 = 934 um.
[03/17 14:08:27   4447] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:08:27   4447] #Total number of vias = 176298
[03/17 14:08:27   4447] #Total number of multi-cut vias = 118965 ( 67.5%)
[03/17 14:08:27   4447] #Total number of single cut vias = 57333 ( 32.5%)
[03/17 14:08:27   4447] #Up-Via Summary (total 176298):
[03/17 14:08:27   4447] #                   single-cut          multi-cut      Total
[03/17 14:08:27   4447] #-----------------------------------------------------------
[03/17 14:08:27   4447] #  Metal 1       56707 ( 59.5%)     38536 ( 40.5%)      95243
[03/17 14:08:27   4447] #  Metal 2         598 (  0.9%)     64895 ( 99.1%)      65493
[03/17 14:08:27   4447] #  Metal 3          20 (  0.1%)     14331 ( 99.9%)      14351
[03/17 14:08:27   4447] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:08:27   4447] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:08:27   4447] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:08:27   4447] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:08:27   4447] #-----------------------------------------------------------
[03/17 14:08:27   4447] #                57333 ( 32.5%)    118965 ( 67.5%)     176298 
[03/17 14:08:27   4447] #
[03/17 14:08:27   4447] #detailRoute Statistics:
[03/17 14:08:27   4447] #Cpu time = 00:00:19
[03/17 14:08:27   4447] #Elapsed time = 00:00:19
[03/17 14:08:27   4447] #Increased memory = 19.90 (MB)
[03/17 14:08:27   4447] #Total memory = 1296.56 (MB)
[03/17 14:08:27   4447] #Peak memory = 1617.52 (MB)
[03/17 14:08:27   4447] #
[03/17 14:08:27   4447] #globalDetailRoute statistics:
[03/17 14:08:27   4447] #Cpu time = 00:00:24
[03/17 14:08:27   4447] #Elapsed time = 00:00:24
[03/17 14:08:27   4447] #Increased memory = -341.77 (MB)
[03/17 14:08:27   4447] #Total memory = 1275.74 (MB)
[03/17 14:08:27   4447] #Peak memory = 1617.52 (MB)
[03/17 14:08:27   4447] #Number of warnings = 2
[03/17 14:08:27   4447] #Total number of warnings = 161
[03/17 14:08:27   4447] #Number of fails = 0
[03/17 14:08:27   4447] #Total number of fails = 0
[03/17 14:08:27   4447] #Complete globalDetailRoute on Mon Mar 17 14:08:27 2025
[03/17 14:08:27   4447] #
[03/17 14:08:39   4450] <CMD> verifyConnectivity
[03/17 14:08:39   4450] VERIFY_CONNECTIVITY use new engine.
[03/17 14:08:39   4450] 
[03/17 14:08:39   4450] ******** Start: VERIFY CONNECTIVITY ********
[03/17 14:08:39   4450] Start Time: Mon Mar 17 14:08:39 2025
[03/17 14:08:39   4450] 
[03/17 14:08:39   4450] Design Name: mac_array
[03/17 14:08:39   4450] Database Units: 2000
[03/17 14:08:39   4450] Design Boundary: (0.0000, 0.0000) (406.6000, 405.2000)
[03/17 14:08:39   4450] Error Limit = 1000; Warning Limit = 50
[03/17 14:08:39   4450] Check all nets
[03/17 14:08:40   4450] **** 14:08:40 **** Processed 5000 nets.
[03/17 14:08:40   4450] **** 14:08:40 **** Processed 10000 nets.
[03/17 14:08:40   4450] **** 14:08:40 **** Processed 15000 nets.
[03/17 14:08:40   4450] **** 14:08:40 **** Processed 20000 nets.
[03/17 14:08:40   4451] **** 14:08:40 **** Processed 25000 nets.
[03/17 14:08:41   4451] **** 14:08:41 **** Processed 30000 nets.
[03/17 14:08:41   4452] 
[03/17 14:08:41   4452] Begin Summary 
[03/17 14:08:41   4452]   Found no problems or warnings.
[03/17 14:08:41   4452] End Summary
[03/17 14:08:41   4452] 
[03/17 14:08:41   4452] End Time: Mon Mar 17 14:08:41 2025
[03/17 14:08:41   4452] Time Elapsed: 0:00:02.0
[03/17 14:08:41   4452] 
[03/17 14:08:41   4452] ******** End: VERIFY CONNECTIVITY ********
[03/17 14:08:41   4452]   Verification Complete : 0 Viols.  0 Wrngs.
[03/17 14:08:41   4452]   (CPU Time: 0:00:01.9  MEM: -0.113M)
[03/17 14:08:41   4452] 
[03/17 14:08:44   4452] <CMD> verifyGeometry
[03/17 14:08:44   4452]  *** Starting Verify Geometry (MEM: 1553.1) ***
[03/17 14:08:44   4452] 
[03/17 14:08:44   4452]   VERIFY GEOMETRY ...... Starting Verification
[03/17 14:08:44   4452]   VERIFY GEOMETRY ...... Initializing
[03/17 14:08:44   4452]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/17 14:08:44   4452]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/17 14:08:44   4452]                   ...... bin size: 2880
[03/17 14:08:44   4452]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/17 14:08:48   4457]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:08:48   4457]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:08:48   4457]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/17 14:08:48   4457]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:08:48   4457]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
[03/17 14:08:48   4457]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/17 14:08:53   4462]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:08:53   4462]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:08:53   4462]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:08:53   4462]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:08:53   4462]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/17 14:08:53   4462]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/17 14:08:59   4467]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:08:59   4467]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:08:59   4467]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/17 14:08:59   4467]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:08:59   4467]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 3 Viols. 0 Wrngs.
[03/17 14:08:59   4467]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/17 14:09:04   4473]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:09:04   4473]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:09:04   4473]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/17 14:09:04   4473]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:09:04   4473]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 1 Viols. 0 Wrngs.
[03/17 14:09:04   4473] VG: elapsed time: 20.00
[03/17 14:09:04   4473] Begin Summary ...
[03/17 14:09:04   4473]   Cells       : 0
[03/17 14:09:04   4473]   SameNet     : 0
[03/17 14:09:04   4473]   Wiring      : 0
[03/17 14:09:04   4473]   Antenna     : 0
[03/17 14:09:04   4473]   Short       : 5
[03/17 14:09:04   4473]   Overlap     : 0
[03/17 14:09:04   4473] End Summary
[03/17 14:09:04   4473] 
[03/17 14:09:04   4473]   Verification Complete : 5 Viols.  0 Wrngs.
[03/17 14:09:04   4473] 
[03/17 14:09:04   4473] **********End: VERIFY GEOMETRY**********
[03/17 14:09:04   4473]  *** verify geometry (CPU: 0:00:20.8  MEM: 242.2M)
[03/17 14:09:04   4473] 
[03/17 14:09:54   4484] <CMD> optDesign -postRoute -drv
[03/17 14:09:54   4484] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 14:09:54   4484] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/17 14:09:54   4484] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 14:09:54   4484] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 14:09:54   4484] -setupDynamicPowerViewAsDefaultView false
[03/17 14:09:54   4484]                                            # bool, default=false, private
[03/17 14:09:54   4484] #spOpts: N=65 mergeVia=F 
[03/17 14:09:54   4484] Core basic site is core
[03/17 14:09:54   4484] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:09:55   4484] #spOpts: N=65 mergeVia=F 
[03/17 14:09:55   4484] GigaOpt running with 1 threads.
[03/17 14:09:55   4484] Info: 1 threads available for lower-level modules during optimization.
[03/17 14:09:55   4484] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/17 14:09:55   4484] 	Cell FILL1_LL, site bcore.
[03/17 14:09:55   4484] 	Cell FILL_NW_HH, site bcore.
[03/17 14:09:55   4484] 	Cell FILL_NW_LL, site bcore.
[03/17 14:09:55   4484] 	Cell GFILL, site gacore.
[03/17 14:09:55   4484] 	Cell GFILL10, site gacore.
[03/17 14:09:55   4484] 	Cell GFILL2, site gacore.
[03/17 14:09:55   4484] 	Cell GFILL3, site gacore.
[03/17 14:09:55   4484] 	Cell GFILL4, site gacore.
[03/17 14:09:55   4484] 	Cell LVLLHCD1, site bcore.
[03/17 14:09:55   4484] 	Cell LVLLHCD2, site bcore.
[03/17 14:09:55   4484] 	Cell LVLLHCD4, site bcore.
[03/17 14:09:55   4484] 	Cell LVLLHCD8, site bcore.
[03/17 14:09:55   4484] 	Cell LVLLHD1, site bcore.
[03/17 14:09:55   4484] 	Cell LVLLHD2, site bcore.
[03/17 14:09:55   4484] 	Cell LVLLHD4, site bcore.
[03/17 14:09:55   4484] 	Cell LVLLHD8, site bcore.
[03/17 14:09:55   4484] .
[03/17 14:09:56   4485] Effort level <high> specified for reg2reg path_group
[03/17 14:09:57   4487] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1570.3M, totSessionCpu=1:14:47 **
[03/17 14:09:57   4487] #spOpts: N=65 
[03/17 14:09:58   4487] Begin checking placement ... (start mem=1570.3M, init mem=1570.3M)
[03/17 14:09:58   4487] *info: Placed = 62992          (Fixed = 73)
[03/17 14:09:58   4487] *info: Unplaced = 0           
[03/17 14:09:58   4487] Placement Density:100.00%(148918/148918)
[03/17 14:09:58   4487] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1570.3M)
[03/17 14:09:58   4487]  Initial DC engine is -> aae
[03/17 14:09:58   4487]  
[03/17 14:09:58   4487]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/17 14:09:58   4487]  
[03/17 14:09:58   4487]  
[03/17 14:09:58   4487]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/17 14:09:58   4487]  
[03/17 14:09:58   4487] Reset EOS DB
[03/17 14:09:58   4487] Ignoring AAE DB Resetting ...
[03/17 14:09:58   4487]  Set Options for AAE Based Opt flow 
[03/17 14:09:58   4487] *** optDesign -postRoute ***
[03/17 14:09:58   4487] DRC Margin: user margin 0.0; extra margin 0
[03/17 14:09:58   4487] Setup Target Slack: user slack 0
[03/17 14:09:58   4487] Hold Target Slack: user slack 0
[03/17 14:09:58   4487] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 14:09:58   4487] Opt: RC extraction mode changed to 'detail'
[03/17 14:09:58   4487] Include MVT Delays for Hold Opt
[03/17 14:09:58   4487] ** INFO : this run is activating 'postRoute' automaton
[03/17 14:09:58   4487] 
[03/17 14:09:58   4487] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/17 14:09:58   4487] 
[03/17 14:09:58   4487] Type 'man IMPOPT-3663' for more detail.
[03/17 14:09:58   4487] 
[03/17 14:09:58   4487] Power view               = WC_VIEW
[03/17 14:09:58   4487] Number of VT partitions  = 2
[03/17 14:09:58   4487] Standard cells in design = 811
[03/17 14:09:58   4487] Instances in design      = 29279
[03/17 14:09:58   4487] 
[03/17 14:09:58   4487] Instance distribution across the VT partitions:
[03/17 14:09:58   4487] 
[03/17 14:09:58   4487]  LVT : inst = 11170 (38.2%), cells = 335 (41%)
[03/17 14:09:58   4487]    Lib tcbn65gpluswc        : inst = 11170 (38.2%)
[03/17 14:09:58   4487] 
[03/17 14:09:58   4487]  HVT : inst = 18109 (61.8%), cells = 457 (56%)
[03/17 14:09:58   4487]    Lib tcbn65gpluswc        : inst = 18109 (61.8%)
[03/17 14:09:58   4487] 
[03/17 14:09:58   4487] Reporting took 0 sec
[03/17 14:09:58   4487] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:09:58   4487] Extraction called for design 'mac_array' of instances=62992 and nets=30907 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:09:58   4487] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:09:58   4487] RC Extraction called in multi-corner(2) mode.
[03/17 14:09:58   4487] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:09:58   4488] Process corner(s) are loaded.
[03/17 14:09:58   4488]  Corner: Cmax
[03/17 14:09:58   4488]  Corner: Cmin
[03/17 14:09:58   4488] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d -maxResLength 200  -extended
[03/17 14:09:58   4488] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 14:09:58   4488]       RC Corner Indexes            0       1   
[03/17 14:09:58   4488] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:09:58   4488] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 14:09:58   4488] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:09:58   4488] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:09:58   4488] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:09:58   4488] Shrink Factor                : 1.00000
[03/17 14:09:59   4488] Initializing multi-corner capacitance tables ... 
[03/17 14:09:59   4488] Initializing multi-corner resistance tables ...
[03/17 14:09:59   4488] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1558.3M)
[03/17 14:09:59   4488] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for storing RC.
[03/17 14:10:00   4489] Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1606.1M)
[03/17 14:10:00   4489] Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1606.1M)
[03/17 14:10:00   4489] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1606.1M)
[03/17 14:10:00   4489] Extracted 40.0006% (CPU Time= 0:00:01.3  MEM= 1606.1M)
[03/17 14:10:00   4489] Extracted 50.0009% (CPU Time= 0:00:01.5  MEM= 1606.1M)
[03/17 14:10:00   4490] Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 1606.1M)
[03/17 14:10:01   4490] Extracted 70.0005% (CPU Time= 0:00:01.9  MEM= 1606.1M)
[03/17 14:10:01   4490] Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 1610.1M)
[03/17 14:10:01   4491] Extracted 90.0006% (CPU Time= 0:00:02.7  MEM= 1610.1M)
[03/17 14:10:03   4492] Extracted 100% (CPU Time= 0:00:03.9  MEM= 1610.1M)
[03/17 14:10:03   4492] Number of Extracted Resistors     : 438306
[03/17 14:10:03   4492] Number of Extracted Ground Cap.   : 439560
[03/17 14:10:03   4492] Number of Extracted Coupling Cap. : 623596
[03/17 14:10:03   4492] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:10:03   4492] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 14:10:03   4492]  Corner: Cmax
[03/17 14:10:03   4492]  Corner: Cmin
[03/17 14:10:03   4492] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1590.1M)
[03/17 14:10:03   4492] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb_Filter.rcdb.d' for storing RC.
[03/17 14:10:03   4492] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30828 times net's RC data read were performed.
[03/17 14:10:03   4493] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1594.051M)
[03/17 14:10:03   4493] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:10:03   4493] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1594.051M)
[03/17 14:10:03   4493] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1594.051M)
[03/17 14:10:04   4493] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:10:04   4493] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1571.4M)
[03/17 14:10:04   4493] Initializing multi-corner capacitance tables ... 
[03/17 14:10:04   4493] Initializing multi-corner resistance tables ...
[03/17 14:10:05   4494] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:10:05   4494] #################################################################################
[03/17 14:10:05   4494] # Design Stage: PostRoute
[03/17 14:10:05   4494] # Design Name: mac_array
[03/17 14:10:05   4494] # Design Mode: 65nm
[03/17 14:10:05   4494] # Analysis Mode: MMMC OCV 
[03/17 14:10:05   4494] # Parasitics Mode: SPEF/RCDB
[03/17 14:10:05   4494] # Signoff Settings: SI On 
[03/17 14:10:05   4494] #################################################################################
[03/17 14:10:05   4494] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:10:05   4494] Setting infinite Tws ...
[03/17 14:10:05   4494] First Iteration Infinite Tw... 
[03/17 14:10:05   4494] Calculate early delays in OCV mode...
[03/17 14:10:05   4494] Calculate late delays in OCV mode...
[03/17 14:10:05   4495] Topological Sorting (CPU = 0:00:00.1, MEM = 1569.4M, InitMEM = 1569.4M)
[03/17 14:10:12   4502] AAE_INFO-618: Total number of nets in the design is 30907,  99.8 percent of the nets selected for SI analysis
[03/17 14:10:12   4502] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:10:12   4502] End delay calculation. (MEM=1652.77 CPU=0:00:06.7 REAL=0:00:06.0)
[03/17 14:10:12   4502] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:10:12   4502] *** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 1652.8M) ***
[03/17 14:10:13   4502] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1652.8M)
[03/17 14:10:13   4502] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:10:13   4503] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1652.8M)
[03/17 14:10:13   4503] Starting SI iteration 2
[03/17 14:10:14   4503] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:10:14   4503] Calculate early delays in OCV mode...
[03/17 14:10:14   4503] Calculate late delays in OCV mode...
[03/17 14:10:15   4504] AAE_INFO-618: Total number of nets in the design is 30907,  3.2 percent of the nets selected for SI analysis
[03/17 14:10:15   4504] End delay calculation. (MEM=1628.81 CPU=0:00:01.0 REAL=0:00:01.0)
[03/17 14:10:15   4504] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1628.8M) ***
[03/17 14:10:16   4505] *** Done Building Timing Graph (cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=1:15:05 mem=1628.8M)
[03/17 14:10:16   4505] ** Profile ** Start :  cpu=0:00:00.0, mem=1628.8M
[03/17 14:10:16   4505] ** Profile ** Other data :  cpu=0:00:00.1, mem=1628.8M
[03/17 14:10:16   4505] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1628.8M
[03/17 14:10:17   4506] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1628.8M
[03/17 14:10:17   4506] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.025  |
|           TNS (ns):| -3.527  | -3.527  |  0.000  |
|    Violating Paths:|   246   |   246   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.132%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1628.8M
[03/17 14:10:17   4506] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1526.1M, totSessionCpu=1:15:07 **
[03/17 14:10:17   4506] Setting latch borrow mode to budget during optimization.
[03/17 14:10:18   4507] Glitch fixing enabled
[03/17 14:10:18   4507] <optDesign CMD> fixdrv  all VT Cells
[03/17 14:10:18   4507] Leakage Power Opt: re-selecting buf/inv list 
[03/17 14:10:18   4507] Summary for sequential cells idenfication: 
[03/17 14:10:18   4507] Identified SBFF number: 199
[03/17 14:10:18   4507] Identified MBFF number: 0
[03/17 14:10:18   4507] Not identified SBFF number: 0
[03/17 14:10:18   4507] Not identified MBFF number: 0
[03/17 14:10:18   4507] Number of sequential cells which are not FFs: 104
[03/17 14:10:18   4507] 
[03/17 14:10:18   4507] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:10:18   4507] optDesignOneStep: Leakage Power Flow
[03/17 14:10:18   4507] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:10:18   4507] **INFO: Start fixing DRV (Mem = 1592.89M) ...
[03/17 14:10:18   4507] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/17 14:10:18   4507] **INFO: Start fixing DRV iteration 1 ...
[03/17 14:10:18   4507] Begin: GigaOpt DRV Optimization
[03/17 14:10:18   4507] Glitch fixing enabled
[03/17 14:10:18   4508] Info: 157 clock nets excluded from IPO operation.
[03/17 14:10:18   4508] Summary for sequential cells idenfication: 
[03/17 14:10:18   4508] Identified SBFF number: 199
[03/17 14:10:18   4508] Identified MBFF number: 0
[03/17 14:10:18   4508] Not identified SBFF number: 0
[03/17 14:10:18   4508] Not identified MBFF number: 0
[03/17 14:10:18   4508] Number of sequential cells which are not FFs: 104
[03/17 14:10:18   4508] 
[03/17 14:10:18   4508] DRV pessimism of 5.00% is used.
[03/17 14:10:18   4508] PhyDesignGrid: maxLocalDensity 0.96
[03/17 14:10:18   4508] #spOpts: N=65 mergeVia=F 
[03/17 14:10:22   4511] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:10:22   4511] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/17 14:10:22   4511] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:10:22   4511] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/17 14:10:22   4511] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:10:22   4511] DEBUG: @coeDRVCandCache::init.
[03/17 14:10:22   4512] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 14:10:23   4512] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.03 |          0|          0|          0|  100.00 |            |           |
[03/17 14:10:23   4512] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 14:10:23   4512] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.03 |          0|          0|          0|  100.00 |   0:00:00.0|    1839.3M|
[03/17 14:10:23   4512] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:10:23   4512] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:10:23   4512] Layer 3 has 157 constrained nets 
[03/17 14:10:23   4512] Layer 7 has 49 constrained nets 
[03/17 14:10:23   4512] **** End NDR-Layer Usage Statistics ****
[03/17 14:10:23   4512] 
[03/17 14:10:23   4512] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1839.3M) ***
[03/17 14:10:23   4512] 
[03/17 14:10:23   4512] Begin: glitch net info
[03/17 14:10:23   4512] glitch slack range: number of glitch nets
[03/17 14:10:23   4512] glitch slack < -0.32 : 0
[03/17 14:10:23   4512] -0.32 < glitch slack < -0.28 : 0
[03/17 14:10:23   4512] -0.28 < glitch slack < -0.24 : 0
[03/17 14:10:23   4512] -0.24 < glitch slack < -0.2 : 0
[03/17 14:10:23   4512] -0.2 < glitch slack < -0.16 : 0
[03/17 14:10:23   4512] -0.16 < glitch slack < -0.12 : 0
[03/17 14:10:23   4512] -0.12 < glitch slack < -0.08 : 0
[03/17 14:10:23   4512] -0.08 < glitch slack < -0.04 : 0
[03/17 14:10:23   4512] -0.04 < glitch slack : 0
[03/17 14:10:23   4512] End: glitch net info
[03/17 14:10:23   4512] DEBUG: @coeDRVCandCache::cleanup.
[03/17 14:10:23   4512] drv optimizer changes nothing and skips refinePlace
[03/17 14:10:23   4512] End: GigaOpt DRV Optimization
[03/17 14:10:23   4512] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1695.6M, totSessionCpu=1:15:13 **
[03/17 14:10:23   4512] *info:
[03/17 14:10:23   4512] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1695.64M).
[03/17 14:10:23   4512] Leakage Power Opt: resetting the buf/inv selection
[03/17 14:10:23   4512] ** Profile ** Start :  cpu=0:00:00.0, mem=1695.6M
[03/17 14:10:23   4513] ** Profile ** Other data :  cpu=0:00:00.1, mem=1695.6M
[03/17 14:10:23   4513] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1705.6M
[03/17 14:10:24   4514] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1705.6M
[03/17 14:10:24   4514] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1695.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.025  |
|           TNS (ns):| -3.527  | -3.527  |  0.000  |
|    Violating Paths:|   246   |   246   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.132%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1705.6M
[03/17 14:10:24   4514] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1695.6M, totSessionCpu=1:15:14 **
[03/17 14:10:25   4514]   Timing Snapshot: (REF)
[03/17 14:10:25   4514]      Weighted WNS: 0.000
[03/17 14:10:25   4514]       All  PG WNS: 0.000
[03/17 14:10:25   4514]       High PG WNS: 0.000
[03/17 14:10:25   4514]       All  PG TNS: 0.000
[03/17 14:10:25   4514]       High PG TNS: 0.000
[03/17 14:10:25   4514]          Tran DRV: 0
[03/17 14:10:25   4514]           Cap DRV: 0
[03/17 14:10:25   4514]        Fanout DRV: 0
[03/17 14:10:25   4514]            Glitch: 0
[03/17 14:10:25   4514]   Timing Snapshot: (REF)
[03/17 14:10:25   4514]      Weighted WNS: -0.034
[03/17 14:10:25   4514]       All  PG WNS: -0.034
[03/17 14:10:25   4514]       High PG WNS: -0.034
[03/17 14:10:25   4514]       All  PG TNS: -3.528
[03/17 14:10:25   4514]       High PG TNS: -3.528
[03/17 14:10:25   4514]          Tran DRV: 0
[03/17 14:10:25   4514]           Cap DRV: 0
[03/17 14:10:25   4514]        Fanout DRV: 0
[03/17 14:10:25   4514]            Glitch: 0
[03/17 14:10:25   4514]    Category Slack: { [L, -0.034] [H, -0.034] }
[03/17 14:10:25   4514] 
[03/17 14:10:25   4514] ** Profile ** Start :  cpu=0:00:00.0, mem=1686.1M
[03/17 14:10:25   4514] ** Profile ** Other data :  cpu=0:00:00.1, mem=1686.1M
[03/17 14:10:25   4514] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1686.1M
[03/17 14:10:26   4515] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1686.1M
[03/17 14:10:26   4515] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.025  |
|           TNS (ns):| -3.527  | -3.527  |  0.000  |
|    Violating Paths:|   246   |   246   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.132%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1686.1M
[03/17 14:10:26   4515] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1628.9M, totSessionCpu=1:15:16 **
[03/17 14:10:26   4515] -routeWithEco false                      # bool, default=false
[03/17 14:10:26   4515] -routeWithEco true                       # bool, default=false, user setting
[03/17 14:10:26   4515] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/17 14:10:26   4515] -routeWithTimingDriven true              # bool, default=false, user setting
[03/17 14:10:26   4515] -routeWithTimingDriven false             # bool, default=false, user setting
[03/17 14:10:26   4515] -routeWithSiDriven true                  # bool, default=false, user setting
[03/17 14:10:26   4515] -routeWithSiDriven false                 # bool, default=false, user setting
[03/17 14:10:26   4515] 
[03/17 14:10:26   4515] globalDetailRoute
[03/17 14:10:26   4515] 
[03/17 14:10:26   4515] #setNanoRouteMode -drouteAutoStop true
[03/17 14:10:26   4515] #setNanoRouteMode -drouteFixAntenna true
[03/17 14:10:26   4515] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/17 14:10:26   4515] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 14:10:26   4515] #setNanoRouteMode -routeWithEco true
[03/17 14:10:26   4515] #setNanoRouteMode -routeWithSiDriven false
[03/17 14:10:26   4515] #setNanoRouteMode -routeWithTimingDriven false
[03/17 14:10:26   4515] #Start globalDetailRoute on Mon Mar 17 14:10:26 2025
[03/17 14:10:26   4515] #
[03/17 14:10:26   4515] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30828 times net's RC data read were performed.
[03/17 14:10:27   4516] ### Net info: total nets: 30907
[03/17 14:10:27   4516] ### Net info: dirty nets: 0
[03/17 14:10:27   4516] ### Net info: marked as disconnected nets: 0
[03/17 14:10:27   4517] ### Net info: fully routed nets: 30828
[03/17 14:10:27   4517] ### Net info: trivial (single pin) nets: 0
[03/17 14:10:27   4517] ### Net info: unrouted nets: 79
[03/17 14:10:27   4517] ### Net info: re-extraction nets: 0
[03/17 14:10:27   4517] ### Net info: ignored nets: 0
[03/17 14:10:27   4517] ### Net info: skip routing nets: 0
[03/17 14:10:27   4517] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/17 14:10:28   4517] #Start routing data preparation.
[03/17 14:10:28   4517] #Minimum voltage of a net in the design = 0.000.
[03/17 14:10:28   4517] #Maximum voltage of a net in the design = 1.100.
[03/17 14:10:28   4517] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 14:10:28   4517] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 14:10:28   4517] #Voltage range [0.000 - 1.100] has 30905 nets.
[03/17 14:10:28   4518] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/17 14:10:28   4518] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:10:28   4518] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:10:28   4518] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:10:28   4518] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:10:28   4518] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:10:28   4518] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:10:28   4518] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:10:29   4519] #491/30828 = 1% of signal nets have been set as priority nets
[03/17 14:10:29   4519] #Regenerating Ggrids automatically.
[03/17 14:10:29   4519] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/17 14:10:29   4519] #Using automatically generated G-grids.
[03/17 14:10:29   4519] #Done routing data preparation.
[03/17 14:10:29   4519] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1347.73 (MB), peak = 1617.52 (MB)
[03/17 14:10:29   4519] #Merging special wires...
[03/17 14:10:29   4519] #Found 0 nets for post-route si or timing fixing.
[03/17 14:10:29   4519] #WARNING (NRGR-22) Design is already detail routed.
[03/17 14:10:30   4519] #Cpu time = 00:00:02
[03/17 14:10:30   4519] #Elapsed time = 00:00:02
[03/17 14:10:30   4519] #Increased memory = 0.29 (MB)
[03/17 14:10:30   4519] #Total memory = 1347.73 (MB)
[03/17 14:10:30   4519] #Peak memory = 1617.52 (MB)
[03/17 14:10:30   4520] #
[03/17 14:10:30   4520] #Start Detail Routing..
[03/17 14:10:30   4520] #start initial detail routing ...
[03/17 14:10:31   4520] #    number of violations = 5
[03/17 14:10:31   4520] #
[03/17 14:10:31   4520] #    By Layer and Type :
[03/17 14:10:31   4520] #	          SpacV   Totals
[03/17 14:10:31   4520] #	M1            5        5
[03/17 14:10:31   4520] #	Totals        5        5
[03/17 14:10:31   4520] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.46 (MB), peak = 1617.52 (MB)
[03/17 14:10:31   4520] #start 1st optimization iteration ...
[03/17 14:10:31   4521] #    number of violations = 0
[03/17 14:10:31   4521] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1359.11 (MB), peak = 1617.52 (MB)
[03/17 14:10:31   4521] #Complete Detail Routing.
[03/17 14:10:32   4521] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:10:32   4521] #Total wire length = 388465 um.
[03/17 14:10:32   4521] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M1 = 7122 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M3 = 135534 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M4 = 93535 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M7 = 934 um.
[03/17 14:10:32   4521] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:10:32   4521] #Total number of vias = 176302
[03/17 14:10:32   4521] #Total number of multi-cut vias = 118961 ( 67.5%)
[03/17 14:10:32   4521] #Total number of single cut vias = 57341 ( 32.5%)
[03/17 14:10:32   4521] #Up-Via Summary (total 176302):
[03/17 14:10:32   4521] #                   single-cut          multi-cut      Total
[03/17 14:10:32   4521] #-----------------------------------------------------------
[03/17 14:10:32   4521] #  Metal 1       56711 ( 59.5%)     38531 ( 40.5%)      95242
[03/17 14:10:32   4521] #  Metal 2         602 (  0.9%)     64896 ( 99.1%)      65498
[03/17 14:10:32   4521] #  Metal 3          20 (  0.1%)     14331 ( 99.9%)      14351
[03/17 14:10:32   4521] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:10:32   4521] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:10:32   4521] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:10:32   4521] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:10:32   4521] #-----------------------------------------------------------
[03/17 14:10:32   4521] #                57341 ( 32.5%)    118961 ( 67.5%)     176302 
[03/17 14:10:32   4521] #
[03/17 14:10:32   4521] #Total number of DRC violations = 0
[03/17 14:10:32   4521] #Cpu time = 00:00:02
[03/17 14:10:32   4521] #Elapsed time = 00:00:02
[03/17 14:10:32   4521] #Increased memory = 3.38 (MB)
[03/17 14:10:32   4521] #Total memory = 1351.11 (MB)
[03/17 14:10:32   4521] #Peak memory = 1617.52 (MB)
[03/17 14:10:32   4521] #
[03/17 14:10:32   4521] #start routing for process antenna violation fix ...
[03/17 14:10:32   4522] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1352.85 (MB), peak = 1617.52 (MB)
[03/17 14:10:32   4522] #
[03/17 14:10:33   4522] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:10:33   4522] #Total wire length = 388465 um.
[03/17 14:10:33   4522] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M1 = 7122 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M3 = 135534 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M4 = 93535 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M7 = 934 um.
[03/17 14:10:33   4522] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:10:33   4522] #Total number of vias = 176302
[03/17 14:10:33   4522] #Total number of multi-cut vias = 118961 ( 67.5%)
[03/17 14:10:33   4522] #Total number of single cut vias = 57341 ( 32.5%)
[03/17 14:10:33   4522] #Up-Via Summary (total 176302):
[03/17 14:10:33   4522] #                   single-cut          multi-cut      Total
[03/17 14:10:33   4522] #-----------------------------------------------------------
[03/17 14:10:33   4522] #  Metal 1       56711 ( 59.5%)     38531 ( 40.5%)      95242
[03/17 14:10:33   4522] #  Metal 2         602 (  0.9%)     64896 ( 99.1%)      65498
[03/17 14:10:33   4522] #  Metal 3          20 (  0.1%)     14331 ( 99.9%)      14351
[03/17 14:10:33   4522] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:10:33   4522] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:10:33   4522] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:10:33   4522] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:10:33   4522] #-----------------------------------------------------------
[03/17 14:10:33   4522] #                57341 ( 32.5%)    118961 ( 67.5%)     176302 
[03/17 14:10:33   4522] #
[03/17 14:10:33   4522] #Total number of DRC violations = 0
[03/17 14:10:33   4522] #Total number of net violated process antenna rule = 0
[03/17 14:10:33   4522] #
[03/17 14:10:34   4524] #
[03/17 14:10:34   4524] #Start Post Route via swapping..
[03/17 14:10:34   4524] #0.25% of area are rerouted by ECO routing.
[03/17 14:10:35   4524] #    number of violations = 0
[03/17 14:10:35   4524] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1356.96 (MB), peak = 1617.52 (MB)
[03/17 14:10:35   4525] #    number of violations = 0
[03/17 14:10:35   4525] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1357.21 (MB), peak = 1617.52 (MB)
[03/17 14:10:35   4525] #CELL_VIEW mac_array,init has no DRC violation.
[03/17 14:10:35   4525] #Total number of DRC violations = 0
[03/17 14:10:35   4525] #Total number of net violated process antenna rule = 0
[03/17 14:10:35   4525] #Post Route via swapping is done.
[03/17 14:10:35   4525] #Total number of nets with non-default rule or having extra spacing = 163
[03/17 14:10:35   4525] #Total wire length = 388465 um.
[03/17 14:10:35   4525] #Total half perimeter of net bounding box = 369448 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M1 = 7122 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M2 = 134739 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M3 = 135534 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M4 = 93535 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M7 = 934 um.
[03/17 14:10:35   4525] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:10:35   4525] #Total number of vias = 176302
[03/17 14:10:35   4525] #Total number of multi-cut vias = 118971 ( 67.5%)
[03/17 14:10:35   4525] #Total number of single cut vias = 57331 ( 32.5%)
[03/17 14:10:35   4525] #Up-Via Summary (total 176302):
[03/17 14:10:35   4525] #                   single-cut          multi-cut      Total
[03/17 14:10:35   4525] #-----------------------------------------------------------
[03/17 14:10:35   4525] #  Metal 1       56705 ( 59.5%)     38537 ( 40.5%)      95242
[03/17 14:10:35   4525] #  Metal 2         598 (  0.9%)     64900 ( 99.1%)      65498
[03/17 14:10:35   4525] #  Metal 3          20 (  0.1%)     14331 ( 99.9%)      14351
[03/17 14:10:35   4525] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:10:35   4525] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:10:35   4525] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:10:35   4525] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:10:35   4525] #-----------------------------------------------------------
[03/17 14:10:35   4525] #                57331 ( 32.5%)    118971 ( 67.5%)     176302 
[03/17 14:10:35   4525] #
[03/17 14:10:35   4525] #detailRoute Statistics:
[03/17 14:10:35   4525] #Cpu time = 00:00:06
[03/17 14:10:35   4525] #Elapsed time = 00:00:06
[03/17 14:10:35   4525] #Increased memory = 7.75 (MB)
[03/17 14:10:35   4525] #Total memory = 1355.48 (MB)
[03/17 14:10:35   4525] #Peak memory = 1617.52 (MB)
[03/17 14:10:36   4525] #
[03/17 14:10:36   4525] #globalDetailRoute statistics:
[03/17 14:10:36   4525] #Cpu time = 00:00:10
[03/17 14:10:36   4525] #Elapsed time = 00:00:10
[03/17 14:10:36   4525] #Increased memory = -66.07 (MB)
[03/17 14:10:36   4525] #Total memory = 1309.64 (MB)
[03/17 14:10:36   4525] #Peak memory = 1617.52 (MB)
[03/17 14:10:36   4525] #Number of warnings = 1
[03/17 14:10:36   4525] #Total number of warnings = 162
[03/17 14:10:36   4525] #Number of fails = 0
[03/17 14:10:36   4525] #Total number of fails = 0
[03/17 14:10:36   4525] #Complete globalDetailRoute on Mon Mar 17 14:10:36 2025
[03/17 14:10:36   4525] #
[03/17 14:10:36   4525] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1596.7M, totSessionCpu=1:15:26 **
[03/17 14:10:36   4525] -routeWithEco false                      # bool, default=false
[03/17 14:10:36   4525] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/17 14:10:36   4525] -routeWithTimingDriven true              # bool, default=false, user setting
[03/17 14:10:36   4525] -routeWithSiDriven true                  # bool, default=false, user setting
[03/17 14:10:36   4525] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:10:36   4525] Extraction called for design 'mac_array' of instances=62992 and nets=30907 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:10:36   4525] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:10:36   4525] RC Extraction called in multi-corner(2) mode.
[03/17 14:10:36   4525] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:10:36   4526] Process corner(s) are loaded.
[03/17 14:10:36   4526]  Corner: Cmax
[03/17 14:10:36   4526]  Corner: Cmin
[03/17 14:10:36   4526] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d -maxResLength 200  -extended
[03/17 14:10:36   4526] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 14:10:36   4526]       RC Corner Indexes            0       1   
[03/17 14:10:36   4526] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:10:36   4526] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 14:10:36   4526] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:10:36   4526] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:10:36   4526] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:10:36   4526] Shrink Factor                : 1.00000
[03/17 14:10:37   4526] Initializing multi-corner capacitance tables ... 
[03/17 14:10:37   4526] Initializing multi-corner resistance tables ...
[03/17 14:10:37   4526] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1596.7M)
[03/17 14:10:37   4526] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for storing RC.
[03/17 14:10:38   4527] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1636.5M)
[03/17 14:10:38   4527] Extracted 20.0007% (CPU Time= 0:00:01.0  MEM= 1636.5M)
[03/17 14:10:38   4527] Extracted 30.0006% (CPU Time= 0:00:01.2  MEM= 1636.5M)
[03/17 14:10:38   4527] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1636.5M)
[03/17 14:10:38   4528] Extracted 50.0009% (CPU Time= 0:00:01.5  MEM= 1636.5M)
[03/17 14:10:38   4528] Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1636.5M)
[03/17 14:10:39   4528] Extracted 70.0007% (CPU Time= 0:00:01.9  MEM= 1636.5M)
[03/17 14:10:39   4528] Extracted 80.0006% (CPU Time= 0:00:02.3  MEM= 1640.5M)
[03/17 14:10:39   4529] Extracted 90.0005% (CPU Time= 0:00:02.6  MEM= 1640.5M)
[03/17 14:10:41   4530] Extracted 100% (CPU Time= 0:00:03.9  MEM= 1640.5M)
[03/17 14:10:41   4530] Number of Extracted Resistors     : 438310
[03/17 14:10:41   4530] Number of Extracted Ground Cap.   : 439562
[03/17 14:10:41   4530] Number of Extracted Coupling Cap. : 623620
[03/17 14:10:41   4530] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:10:41   4530] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 14:10:41   4530]  Corner: Cmax
[03/17 14:10:41   4530]  Corner: Cmin
[03/17 14:10:41   4530] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1628.5M)
[03/17 14:10:41   4530] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb_Filter.rcdb.d' for storing RC.
[03/17 14:10:41   4530] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30828 times net's RC data read were performed.
[03/17 14:10:41   4531] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1632.473M)
[03/17 14:10:41   4531] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:10:41   4531] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1632.473M)
[03/17 14:10:41   4531] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:05.0  MEM: 1632.473M)
[03/17 14:10:41   4531] **optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1594.7M, totSessionCpu=1:15:31 **
[03/17 14:10:41   4531] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:10:41   4531] Begin IPO call back ...
[03/17 14:10:42   4531] End IPO call back ...
[03/17 14:10:42   4531] #################################################################################
[03/17 14:10:42   4531] # Design Stage: PostRoute
[03/17 14:10:42   4531] # Design Name: mac_array
[03/17 14:10:42   4531] # Design Mode: 65nm
[03/17 14:10:42   4531] # Analysis Mode: MMMC OCV 
[03/17 14:10:42   4531] # Parasitics Mode: SPEF/RCDB
[03/17 14:10:42   4531] # Signoff Settings: SI On 
[03/17 14:10:42   4531] #################################################################################
[03/17 14:10:42   4532] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:10:42   4532] Setting infinite Tws ...
[03/17 14:10:42   4532] First Iteration Infinite Tw... 
[03/17 14:10:42   4532] Calculate early delays in OCV mode...
[03/17 14:10:42   4532] Calculate late delays in OCV mode...
[03/17 14:10:43   4532] Topological Sorting (CPU = 0:00:00.1, MEM = 1606.5M, InitMEM = 1602.0M)
[03/17 14:10:43   4532] Initializing multi-corner capacitance tables ... 
[03/17 14:10:43   4532] Initializing multi-corner resistance tables ...
[03/17 14:10:43   4532] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:10:43   4532] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1623.0M)
[03/17 14:10:43   4532] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:10:50   4539] AAE_INFO-618: Total number of nets in the design is 30907,  99.8 percent of the nets selected for SI analysis
[03/17 14:10:50   4539] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:10:50   4539] End delay calculation. (MEM=1689.78 CPU=0:00:06.9 REAL=0:00:07.0)
[03/17 14:10:50   4539] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:10:50   4539] *** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1689.8M) ***
[03/17 14:10:51   4540] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1689.8M)
[03/17 14:10:51   4540] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:10:51   4540] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1689.8M)
[03/17 14:10:51   4540] Starting SI iteration 2
[03/17 14:10:51   4541] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:10:51   4541] Calculate early delays in OCV mode...
[03/17 14:10:51   4541] Calculate late delays in OCV mode...
[03/17 14:10:52   4542] AAE_INFO-618: Total number of nets in the design is 30907,  3.2 percent of the nets selected for SI analysis
[03/17 14:10:52   4542] End delay calculation. (MEM=1665.82 CPU=0:00:01.0 REAL=0:00:01.0)
[03/17 14:10:52   4542] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1665.8M) ***
[03/17 14:10:54   4543] *** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=1:15:44 mem=1665.8M)
[03/17 14:10:54   4543] **optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1599.1M, totSessionCpu=1:15:44 **
[03/17 14:10:54   4543] Latch borrow mode reset to max_borrow
[03/17 14:10:55   4544] <optDesign CMD> Restore Using all VT Cells
[03/17 14:10:55   4544] Reported timing to dir ./timingReports
[03/17 14:10:55   4544] **optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1599.1M, totSessionCpu=1:15:45 **
[03/17 14:10:55   4544] Begin: glitch net info
[03/17 14:10:55   4544] glitch slack range: number of glitch nets
[03/17 14:10:55   4544] glitch slack < -0.32 : 0
[03/17 14:10:55   4544] -0.32 < glitch slack < -0.28 : 0
[03/17 14:10:55   4544] -0.28 < glitch slack < -0.24 : 0
[03/17 14:10:55   4544] -0.24 < glitch slack < -0.2 : 0
[03/17 14:10:55   4544] -0.2 < glitch slack < -0.16 : 0
[03/17 14:10:55   4544] -0.16 < glitch slack < -0.12 : 0
[03/17 14:10:55   4544] -0.12 < glitch slack < -0.08 : 0
[03/17 14:10:55   4544] -0.08 < glitch slack < -0.04 : 0
[03/17 14:10:55   4544] -0.04 < glitch slack : 0
[03/17 14:10:55   4544] End: glitch net info
[03/17 14:10:55   4544] ** Profile ** Start :  cpu=0:00:00.0, mem=1656.3M
[03/17 14:10:55   4544] ** Profile ** Other data :  cpu=0:00:00.1, mem=1656.3M
[03/17 14:10:55   4545] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1656.3M
[03/17 14:10:56   4546] ** Profile ** Total reports :  cpu=0:00:01.2, mem=1601.1M
[03/17 14:10:57   4547] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1601.1M
[03/17 14:10:57   4547] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.025  |
|           TNS (ns):| -3.529  | -3.529  |  0.000  |
|    Violating Paths:|   247   |   247   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.132%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1601.1M
[03/17 14:10:57   4547] **optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1599.1M, totSessionCpu=1:15:47 **
[03/17 14:10:57   4547]  ReSet Options after AAE Based Opt flow 
[03/17 14:10:57   4547] Opt: RC extraction mode changed to 'detail'
[03/17 14:10:57   4547] *** Finished optDesign ***
[03/17 14:10:57   4547] 
[03/17 14:10:57   4547] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:05 real=  0:01:05)
[03/17 14:10:57   4547] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/17 14:10:57   4547] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:10.8 real=0:00:10.9)
[03/17 14:10:57   4547] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 14:10:57   4547] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.3 real=0:00:14.2)
[03/17 14:10:57   4547] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.8 real=0:00:06.7)
[03/17 14:10:57   4547] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/17 14:10:57   4547] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:10.1 real=0:00:10.1)
[03/17 14:10:57   4547] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.5 real=0:00:12.5)
[03/17 14:10:57   4547] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 14:10:57   4547] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[03/17 14:10:57   4547] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 14:10:57   4547] Info: pop threads available for lower-level modules during optimization.
[03/17 14:10:58   4547] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 14:11:11   4549] <CMD> verifyGeometry
[03/17 14:11:11   4549]  *** Starting Verify Geometry (MEM: 1599.1) ***
[03/17 14:11:11   4549] 
[03/17 14:11:11   4549]   VERIFY GEOMETRY ...... Starting Verification
[03/17 14:11:11   4549]   VERIFY GEOMETRY ...... Initializing
[03/17 14:11:11   4549]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/17 14:11:11   4549]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/17 14:11:11   4549]                   ...... bin size: 2880
[03/17 14:11:11   4549]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/17 14:11:16   4554]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:11:16   4554]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:11:16   4554]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/17 14:11:16   4554]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:11:16   4554]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
[03/17 14:11:16   4554]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/17 14:11:21   4559]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:11:21   4559]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:11:21   4559]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:11:21   4559]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:11:21   4559]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/17 14:11:21   4559]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/17 14:11:26   4565]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:11:26   4565]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:11:26   4565]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:11:26   4565]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:11:27   4565]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/17 14:11:27   4565]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/17 14:11:32   4570]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:11:32   4570]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:11:32   4570]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:11:32   4570]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:11:32   4570]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/17 14:11:32   4570] VG: elapsed time: 21.00
[03/17 14:11:32   4570] Begin Summary ...
[03/17 14:11:32   4570]   Cells       : 0
[03/17 14:11:32   4570]   SameNet     : 0
[03/17 14:11:32   4570]   Wiring      : 0
[03/17 14:11:32   4570]   Antenna     : 0
[03/17 14:11:32   4570]   Short       : 1
[03/17 14:11:32   4570]   Overlap     : 0
[03/17 14:11:32   4570] End Summary
[03/17 14:11:32   4570] 
[03/17 14:11:32   4570]   Verification Complete : 1 Viols.  0 Wrngs.
[03/17 14:11:32   4570] 
[03/17 14:11:32   4570] **********End: VERIFY GEOMETRY**********
[03/17 14:11:32   4570]  *** verify geometry (CPU: 0:00:20.6  MEM: 204.6M)
[03/17 14:11:32   4570] 
[03/17 14:11:38   4572] <CMD> setLayerPreference violation -isVisible 1
[03/17 14:11:38   4572] <CMD> uiKit::addWidget vb -type main
[03/17 14:11:38   4572] <CMD> violationBrowser -all -no_display_false
[03/17 14:11:39   4572] <CMD> zoomBox 118.11 167.45 119.49 168.55
[03/17 14:12:36   4583] <CMD> optDesign -postRoute -inc
[03/17 14:12:36   4583] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 14:12:36   4583] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/17 14:12:36   4583] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 14:12:36   4583] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 14:12:36   4583] -setupDynamicPowerViewAsDefaultView false
[03/17 14:12:36   4583]                                            # bool, default=false, private
[03/17 14:12:36   4583] #spOpts: N=65 mergeVia=F 
[03/17 14:12:36   4583] Core basic site is core
[03/17 14:12:36   4583] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:12:36   4583] #spOpts: N=65 mergeVia=F 
[03/17 14:12:36   4583] GigaOpt running with 1 threads.
[03/17 14:12:36   4583] Info: 1 threads available for lower-level modules during optimization.
[03/17 14:12:36   4583] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/17 14:12:36   4583] 	Cell FILL1_LL, site bcore.
[03/17 14:12:36   4583] 	Cell FILL_NW_HH, site bcore.
[03/17 14:12:36   4583] 	Cell FILL_NW_LL, site bcore.
[03/17 14:12:36   4583] 	Cell GFILL, site gacore.
[03/17 14:12:36   4583] 	Cell GFILL10, site gacore.
[03/17 14:12:36   4583] 	Cell GFILL2, site gacore.
[03/17 14:12:36   4583] 	Cell GFILL3, site gacore.
[03/17 14:12:36   4583] 	Cell GFILL4, site gacore.
[03/17 14:12:36   4583] 	Cell LVLLHCD1, site bcore.
[03/17 14:12:36   4583] 	Cell LVLLHCD2, site bcore.
[03/17 14:12:36   4583] 	Cell LVLLHCD4, site bcore.
[03/17 14:12:36   4583] 	Cell LVLLHCD8, site bcore.
[03/17 14:12:36   4583] 	Cell LVLLHD1, site bcore.
[03/17 14:12:36   4583] 	Cell LVLLHD2, site bcore.
[03/17 14:12:36   4583] 	Cell LVLLHD4, site bcore.
[03/17 14:12:36   4583] 	Cell LVLLHD8, site bcore.
[03/17 14:12:36   4583] .
[03/17 14:12:38   4585] Effort level <high> specified for reg2reg path_group
[03/17 14:12:39   4586] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1613.0M, totSessionCpu=1:16:26 **
[03/17 14:12:39   4586] **INFO: DRVs not fixed with -incr option
[03/17 14:12:39   4586] #spOpts: N=65 
[03/17 14:12:39   4586] Begin checking placement ... (start mem=1613.0M, init mem=1613.0M)
[03/17 14:12:39   4586] *info: Placed = 62992          (Fixed = 73)
[03/17 14:12:39   4586] *info: Unplaced = 0           
[03/17 14:12:39   4586] Placement Density:100.00%(148918/148918)
[03/17 14:12:39   4586] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1613.0M)
[03/17 14:12:39   4586]  Initial DC engine is -> aae
[03/17 14:12:39   4586]  
[03/17 14:12:39   4586]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/17 14:12:39   4586]  
[03/17 14:12:39   4586]  
[03/17 14:12:39   4586]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/17 14:12:39   4586]  
[03/17 14:12:39   4586] Reset EOS DB
[03/17 14:12:39   4586] Ignoring AAE DB Resetting ...
[03/17 14:12:39   4586]  Set Options for AAE Based Opt flow 
[03/17 14:12:39   4586] *** optDesign -postRoute ***
[03/17 14:12:39   4586] DRC Margin: user margin 0.0; extra margin 0
[03/17 14:12:39   4586] Setup Target Slack: user slack 0
[03/17 14:12:39   4586] Hold Target Slack: user slack 0
[03/17 14:12:39   4586] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 14:12:39   4586] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/17 14:12:39   4586] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/17 14:12:39   4586] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/17 14:12:39   4586] -setupDynamicPowerViewAsDefaultView false
[03/17 14:12:39   4586]                                            # bool, default=false, private
[03/17 14:12:40   4586] Include MVT Delays for Hold Opt
[03/17 14:12:40   4586] ** INFO : this run is activating 'postRoute' automaton
[03/17 14:12:40   4586] 
[03/17 14:12:40   4586] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/17 14:12:40   4586] 
[03/17 14:12:40   4586] Type 'man IMPOPT-3663' for more detail.
[03/17 14:12:40   4587] 
[03/17 14:12:40   4587] Power view               = WC_VIEW
[03/17 14:12:40   4587] Number of VT partitions  = 2
[03/17 14:12:40   4587] Standard cells in design = 811
[03/17 14:12:40   4587] Instances in design      = 29279
[03/17 14:12:40   4587] 
[03/17 14:12:40   4587] Instance distribution across the VT partitions:
[03/17 14:12:40   4587] 
[03/17 14:12:40   4587]  LVT : inst = 11170 (38.2%), cells = 335 (41%)
[03/17 14:12:40   4587]    Lib tcbn65gpluswc        : inst = 11170 (38.2%)
[03/17 14:12:40   4587] 
[03/17 14:12:40   4587]  HVT : inst = 18109 (61.8%), cells = 457 (56%)
[03/17 14:12:40   4587]    Lib tcbn65gpluswc        : inst = 18109 (61.8%)
[03/17 14:12:40   4587] 
[03/17 14:12:40   4587] Reporting took 0 sec
[03/17 14:12:40   4587] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30828 times net's RC data read were performed.
[03/17 14:12:40   4587] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:12:40   4587] Extraction called for design 'mac_array' of instances=62992 and nets=30907 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:12:40   4587] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:12:40   4587] RC Extraction called in multi-corner(2) mode.
[03/17 14:12:40   4587] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:12:40   4587] Process corner(s) are loaded.
[03/17 14:12:40   4587]  Corner: Cmax
[03/17 14:12:40   4587]  Corner: Cmin
[03/17 14:12:40   4587] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d -maxResLength 200  -extended
[03/17 14:12:40   4587] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 14:12:40   4587]       RC Corner Indexes            0       1   
[03/17 14:12:40   4587] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:12:40   4587] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 14:12:40   4587] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:12:40   4587] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:12:40   4587] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:12:40   4587] Shrink Factor                : 1.00000
[03/17 14:12:41   4587] Initializing multi-corner capacitance tables ... 
[03/17 14:12:41   4587] Initializing multi-corner resistance tables ...
[03/17 14:12:41   4588] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1601.0M)
[03/17 14:12:41   4588] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for storing RC.
[03/17 14:12:41   4588] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1664.7M)
[03/17 14:12:42   4588] Extracted 20.0007% (CPU Time= 0:00:01.0  MEM= 1664.7M)
[03/17 14:12:42   4588] Extracted 30.0006% (CPU Time= 0:00:01.2  MEM= 1664.7M)
[03/17 14:12:42   4589] Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 1664.7M)
[03/17 14:12:42   4589] Extracted 50.0009% (CPU Time= 0:00:01.5  MEM= 1664.7M)
[03/17 14:12:42   4589] Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1664.7M)
[03/17 14:12:42   4589] Extracted 70.0007% (CPU Time= 0:00:01.9  MEM= 1664.7M)
[03/17 14:12:43   4589] Extracted 80.0006% (CPU Time= 0:00:02.2  MEM= 1668.7M)
[03/17 14:12:43   4590] Extracted 90.0005% (CPU Time= 0:00:02.6  MEM= 1668.7M)
[03/17 14:12:44   4591] Extracted 100% (CPU Time= 0:00:03.9  MEM= 1668.7M)
[03/17 14:12:44   4591] Number of Extracted Resistors     : 438310
[03/17 14:12:44   4591] Number of Extracted Ground Cap.   : 439562
[03/17 14:12:44   4591] Number of Extracted Coupling Cap. : 623620
[03/17 14:12:44   4591] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:12:44   4591] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 14:12:44   4591]  Corner: Cmax
[03/17 14:12:44   4591]  Corner: Cmin
[03/17 14:12:45   4591] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1648.7M)
[03/17 14:12:45   4591] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb_Filter.rcdb.d' for storing RC.
[03/17 14:12:45   4592] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30828 times net's RC data read were performed.
[03/17 14:12:45   4592] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1652.730M)
[03/17 14:12:45   4592] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:12:45   4592] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1652.730M)
[03/17 14:12:45   4592] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1652.730M)
[03/17 14:12:45   4592] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:12:45   4592] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1630.1M)
[03/17 14:12:45   4592] Initializing multi-corner capacitance tables ... 
[03/17 14:12:45   4592] Initializing multi-corner resistance tables ...
[03/17 14:12:47   4593] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:12:47   4593] Begin IPO call back ...
[03/17 14:12:47   4593] End IPO call back ...
[03/17 14:12:47   4593] #################################################################################
[03/17 14:12:47   4593] # Design Stage: PostRoute
[03/17 14:12:47   4593] # Design Name: mac_array
[03/17 14:12:47   4593] # Design Mode: 65nm
[03/17 14:12:47   4593] # Analysis Mode: MMMC OCV 
[03/17 14:12:47   4593] # Parasitics Mode: SPEF/RCDB
[03/17 14:12:47   4593] # Signoff Settings: SI On 
[03/17 14:12:47   4593] #################################################################################
[03/17 14:12:47   4594] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:12:47   4594] Setting infinite Tws ...
[03/17 14:12:47   4594] First Iteration Infinite Tw... 
[03/17 14:12:47   4594] Calculate early delays in OCV mode...
[03/17 14:12:47   4594] Calculate late delays in OCV mode...
[03/17 14:12:47   4594] Topological Sorting (CPU = 0:00:00.1, MEM = 1628.1M, InitMEM = 1628.1M)
[03/17 14:12:54   4601] AAE_INFO-618: Total number of nets in the design is 30907,  99.8 percent of the nets selected for SI analysis
[03/17 14:12:54   4601] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:12:54   4601] End delay calculation. (MEM=1711.45 CPU=0:00:06.7 REAL=0:00:06.0)
[03/17 14:12:54   4601] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:12:54   4601] *** CDM Built up (cpu=0:00:07.6  real=0:00:07.0  mem= 1711.4M) ***
[03/17 14:12:55   4602] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1711.4M)
[03/17 14:12:55   4602] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:12:55   4602] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1711.4M)
[03/17 14:12:55   4602] 
[03/17 14:12:55   4602] Executing IPO callback for view pruning ..
[03/17 14:12:55   4602] Starting SI iteration 2
[03/17 14:12:56   4602] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:12:56   4602] Calculate early delays in OCV mode...
[03/17 14:12:56   4602] Calculate late delays in OCV mode...
[03/17 14:12:57   4603] AAE_INFO-618: Total number of nets in the design is 30907,  3.2 percent of the nets selected for SI analysis
[03/17 14:12:57   4603] End delay calculation. (MEM=1687.49 CPU=0:00:01.0 REAL=0:00:01.0)
[03/17 14:12:57   4603] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1687.5M) ***
[03/17 14:12:58   4605] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:12.0 totSessionCpu=1:16:45 mem=1687.5M)
[03/17 14:12:58   4605] ** Profile ** Start :  cpu=0:00:00.0, mem=1687.5M
[03/17 14:12:58   4605] ** Profile ** Other data :  cpu=0:00:00.1, mem=1687.5M
[03/17 14:12:58   4605] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1687.5M
[03/17 14:12:59   4606] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1687.5M
[03/17 14:12:59   4606] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.025  |
|           TNS (ns):| -3.529  | -3.529  |  0.000  |
|    Violating Paths:|   247   |   247   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.132%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1687.5M
[03/17 14:12:59   4606] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1582.9M, totSessionCpu=1:16:46 **
[03/17 14:12:59   4606] Setting latch borrow mode to budget during optimization.
[03/17 14:13:01   4607] *** Timing NOT met, worst failing slack is -0.034
[03/17 14:13:01   4607] *** Check timing (0:00:00.0)
[03/17 14:13:01   4607] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:13:01   4607] optDesignOneStep: Leakage Power Flow
[03/17 14:13:01   4607] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:13:01   4607] Begin: GigaOpt Optimization in WNS mode
[03/17 14:13:01   4608] Info: 157 clock nets excluded from IPO operation.
[03/17 14:13:01   4608] PhyDesignGrid: maxLocalDensity 0.96
[03/17 14:13:01   4608] #spOpts: N=65 mergeVia=F 
[03/17 14:13:06   4613] *info: 157 clock nets excluded
[03/17 14:13:06   4613] *info: 2 special nets excluded.
[03/17 14:13:06   4613] *info: 79 no-driver nets excluded.
[03/17 14:13:07   4614] ** GigaOpt Optimizer WNS Slack -0.034 TNS Slack -3.530 Density 100.00
[03/17 14:13:07   4614] Optimizer WNS Pass 0
[03/17 14:13:07   4614] Active Path Group: reg2reg  
[03/17 14:13:07   4614] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:07   4614] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:13:07   4614] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:07   4614] |  -0.034|   -0.034|  -3.530|   -3.530|   100.00%|   0:00:00.0| 1822.6M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product6_ |
[03/17 14:13:07   4614] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:13:08   4615] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:12   4619] skewClock has sized FE_USKC5889_CTS_254 (BUFFD8)
[03/17 14:13:12   4619] skewClock has inserted genblk1_4__mac_col_inst/mac_8in_instance/FE_USKC6308_CTS_251 (BUFFD1)
[03/17 14:13:12   4619] skewClock sized 1 and inserted 1 insts
[03/17 14:13:13   4619] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:13   4619] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:13:13   4619] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:13   4620] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:14   4621] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:14   4621] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:13:14   4621] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:14   4621] |  -0.033|   -0.033|  -3.503|   -3.503|   100.00%|   0:00:07.0| 1806.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 14:13:14   4621] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:13:14   4621] |  -0.033|   -0.033|  -3.503|   -3.503|   100.00%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 14:13:14   4621] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:13:14   4621] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:14   4621] 
[03/17 14:13:14   4621] *** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:07.0 mem=1806.4M) ***
[03/17 14:13:14   4621] 
[03/17 14:13:14   4621] *** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:07.0 mem=1806.4M) ***
[03/17 14:13:14   4621] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -3.503 Density 100.00
[03/17 14:13:14   4621] Update Timing Windows (Threshold 0.014) ...
[03/17 14:13:14   4621] Re Calculate Delays on 0 Nets
[03/17 14:13:14   4621] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:13:14   4621] Layer 3 has 158 constrained nets 
[03/17 14:13:14   4621] Layer 7 has 49 constrained nets 
[03/17 14:13:14   4621] **** End NDR-Layer Usage Statistics ****
[03/17 14:13:14   4621] 
[03/17 14:13:14   4621] *** Finish Post Route Setup Fixing (cpu=0:00:07.2 real=0:00:07.0 mem=1806.4M) ***
[03/17 14:13:14   4621] #spOpts: N=65 
[03/17 14:13:14   4621] *** Starting refinePlace (1:17:01 mem=1795.4M) ***
[03/17 14:13:14   4621] Total net bbox length = 3.314e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:13:14   4621] Starting refinePlace ...
[03/17 14:13:14   4621] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[03/17 14:13:14   4621] Type 'man IMPSP-2002' for more detail.
[03/17 14:13:14   4621] Total net bbox length = 3.314e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:13:14   4621] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1795.4MB
[03/17 14:13:14   4621] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1795.4MB) @(1:17:01 - 1:17:02).
[03/17 14:13:14   4621] *** Finished refinePlace (1:17:02 mem=1795.4M) ***
[03/17 14:13:14   4621] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/17 14:13:14   4621] End: GigaOpt Optimization in WNS mode
[03/17 14:13:14   4621] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:13:14   4621] optDesignOneStep: Leakage Power Flow
[03/17 14:13:14   4621] **INFO: Num dontuse cells 97, Num usable cells 766
[03/17 14:13:15   4621] Begin: GigaOpt Optimization in TNS mode
[03/17 14:13:15   4622] Info: 158 clock nets excluded from IPO operation.
[03/17 14:13:15   4622] PhyDesignGrid: maxLocalDensity 0.96
[03/17 14:13:15   4622] #spOpts: N=65 
[03/17 14:13:18   4625] *info: 158 clock nets excluded
[03/17 14:13:18   4625] *info: 2 special nets excluded.
[03/17 14:13:18   4625] *info: 79 no-driver nets excluded.
[03/17 14:13:19   4626] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -3.503 Density 100.00
[03/17 14:13:19   4626] Optimizer TNS Opt
[03/17 14:13:19   4626] Active Path Group: reg2reg  
[03/17 14:13:20   4626] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:20   4626] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:13:20   4626] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:20   4626] |  -0.033|   -0.033|  -3.503|   -3.503|   100.00%|   0:00:01.0| 1812.4M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 14:13:20   4626] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:13:22   4629] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:23   4630] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:23   4630] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:13:23   4630] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:23   4630] |  -0.033|   -0.033|  -3.468|   -3.468|    99.99%|   0:00:03.0| 1814.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/17 14:13:23   4630] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:13:24   4631] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:25   4632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:25   4632] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:13:25   4632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:25   4632] |  -0.033|   -0.033|  -3.468|   -3.468|    99.99%|   0:00:02.0| 1814.5M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 14:13:25   4632] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:13:25   4632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:13:25   4632] 
[03/17 14:13:25   4632] *** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:06.0 mem=1814.5M) ***
[03/17 14:13:25   4632] 
[03/17 14:13:25   4632] *** Finished Optimize Step Cumulative (cpu=0:00:05.5 real=0:00:06.0 mem=1814.5M) ***
[03/17 14:13:25   4632] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -3.468 Density 99.99
[03/17 14:13:25   4632] Update Timing Windows (Threshold 0.014) ...
[03/17 14:13:25   4632] Re Calculate Delays on 2 Nets
[03/17 14:13:25   4632] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:13:25   4632] Layer 3 has 158 constrained nets 
[03/17 14:13:25   4632] Layer 7 has 49 constrained nets 
[03/17 14:13:25   4632] **** End NDR-Layer Usage Statistics ****
[03/17 14:13:25   4632] 
[03/17 14:13:25   4632] *** Finish Post Route Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=1814.5M) ***
[03/17 14:13:25   4632] #spOpts: N=65 
[03/17 14:13:25   4632] *** Starting refinePlace (1:17:13 mem=1795.4M) ***
[03/17 14:13:25   4632] Total net bbox length = 3.314e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:13:25   4632] Starting refinePlace ...
[03/17 14:13:25   4632] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[03/17 14:13:25   4632] Type 'man IMPSP-2002' for more detail.
[03/17 14:13:25   4632] Total net bbox length = 3.314e+05 (1.343e+05 1.970e+05) (ext = 1.281e+04)
[03/17 14:13:25   4632] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1795.4MB
[03/17 14:13:25   4632] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1795.4MB) @(1:17:13 - 1:17:13).
[03/17 14:13:25   4632] *** Finished refinePlace (1:17:13 mem=1795.4M) ***
[03/17 14:13:25   4632] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/17 14:13:25   4632] End: GigaOpt Optimization in TNS mode
[03/17 14:13:26   4633]   Timing Snapshot: (REF)
[03/17 14:13:26   4633]      Weighted WNS: -0.033
[03/17 14:13:26   4633]       All  PG WNS: -0.033
[03/17 14:13:26   4633]       High PG WNS: -0.033
[03/17 14:13:26   4633]       All  PG TNS: -3.468
[03/17 14:13:26   4633]       High PG TNS: -3.468
[03/17 14:13:26   4633]          Tran DRV: 0
[03/17 14:13:26   4633]           Cap DRV: 0
[03/17 14:13:26   4633]        Fanout DRV: 0
[03/17 14:13:26   4633]            Glitch: 0
[03/17 14:13:26   4633]    Category Slack: { [L, -0.033] [H, -0.033] }
[03/17 14:13:26   4633] 
[03/17 14:13:26   4633] Default Rule : ""
[03/17 14:13:26   4633] Non Default Rules :
[03/17 14:13:26   4633] Worst Slack : -0.033 ns
[03/17 14:13:26   4633] Total 0 nets layer assigned (0.2).
[03/17 14:13:26   4633] GigaOpt: setting up router preferences
[03/17 14:13:26   4633]         design wns: -0.0328
[03/17 14:13:26   4633]         slack threshold: 1.3872
[03/17 14:13:26   4633] GigaOpt: 1 nets assigned router directives
[03/17 14:13:26   4633] 
[03/17 14:13:26   4633] Start Assign Priority Nets ...
[03/17 14:13:26   4633] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/17 14:13:26   4633] Existing Priority Nets 0 (0.0%)
[03/17 14:13:26   4633] Total Assign Priority Nets 444 (1.4%)
[03/17 14:13:26   4634] Default Rule : ""
[03/17 14:13:26   4634] Non Default Rules :
[03/17 14:13:27   4634] Worst Slack : -0.033 ns
[03/17 14:13:27   4634] Total 0 nets layer assigned (0.3).
[03/17 14:13:27   4634] GigaOpt: setting up router preferences
[03/17 14:13:27   4634]         design wns: -0.0328
[03/17 14:13:27   4634]         slack threshold: 1.3872
[03/17 14:13:27   4634] GigaOpt: 0 nets assigned router directives
[03/17 14:13:27   4634] 
[03/17 14:13:27   4634] Start Assign Priority Nets ...
[03/17 14:13:27   4634] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/17 14:13:27   4634] Existing Priority Nets 0 (0.0%)
[03/17 14:13:27   4634] Total Assign Priority Nets 494 (1.6%)
[03/17 14:13:27   4634] ** Profile ** Start :  cpu=0:00:00.0, mem=1734.8M
[03/17 14:13:27   4634] ** Profile ** Other data :  cpu=0:00:00.1, mem=1734.8M
[03/17 14:13:27   4634] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1734.8M
[03/17 14:13:28   4635] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1734.8M
[03/17 14:13:28   4635] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |  0.025  |
|           TNS (ns):| -3.468  | -3.468  |  0.000  |
|    Violating Paths:|   246   |   246   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.127%
       (99.995% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1734.8M
[03/17 14:13:28   4635] **optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1625.6M, totSessionCpu=1:17:16 **
[03/17 14:13:28   4635] -routeWithEco false                      # bool, default=false
[03/17 14:13:28   4635] -routeWithEco true                       # bool, default=false, user setting
[03/17 14:13:28   4635] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/17 14:13:28   4635] -routeWithTimingDriven true              # bool, default=false, user setting
[03/17 14:13:28   4635] -routeWithTimingDriven false             # bool, default=false, user setting
[03/17 14:13:28   4635] -routeWithSiDriven true                  # bool, default=false, user setting
[03/17 14:13:28   4635] -routeWithSiDriven false                 # bool, default=false, user setting
[03/17 14:13:28   4635] 
[03/17 14:13:28   4635] globalDetailRoute
[03/17 14:13:28   4635] 
[03/17 14:13:28   4635] #setNanoRouteMode -drouteAutoStop true
[03/17 14:13:28   4635] #setNanoRouteMode -drouteFixAntenna true
[03/17 14:13:28   4635] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/17 14:13:28   4635] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 14:13:28   4635] #setNanoRouteMode -routeWithEco true
[03/17 14:13:28   4635] #setNanoRouteMode -routeWithSiDriven false
[03/17 14:13:28   4635] #setNanoRouteMode -routeWithTimingDriven false
[03/17 14:13:28   4635] #Start globalDetailRoute on Mon Mar 17 14:13:28 2025
[03/17 14:13:28   4635] #
[03/17 14:13:28   4635] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 38122 times net's RC data read were performed.
[03/17 14:13:29   4636] ### Net info: total nets: 30906
[03/17 14:13:29   4636] ### Net info: dirty nets: 4
[03/17 14:13:29   4636] ### Net info: marked as disconnected nets: 0
[03/17 14:13:29   4636] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_21913_0 connects to NET genblk1_1__mac_col_inst/mac_8in_instance/FE_OCPN3072_q_temp_153_ at location ( 319.100 304.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:13:29   4636] #WARNING (NRIG-44) Imported NET genblk1_1__mac_col_inst/mac_8in_instance/FE_OCPN3072_q_temp_153_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:13:29   4636] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST genblk1_4__mac_col_inst/mac_8in_instance/FE_RC_3777_0 connects to NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_2782_0 at location ( 180.500 102.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/17 14:13:29   4636] #WARNING (NRIG-44) Imported NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_2782_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/17 14:13:29   4637] ### Net info: fully routed nets: 30791
[03/17 14:13:29   4637] ### Net info: trivial (single pin) nets: 0
[03/17 14:13:29   4637] ### Net info: unrouted nets: 80
[03/17 14:13:29   4637] ### Net info: re-extraction nets: 35
[03/17 14:13:29   4637] ### Net info: ignored nets: 0
[03/17 14:13:29   4637] ### Net info: skip routing nets: 0
[03/17 14:13:30   4637] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/17 14:13:30   4637] #Start routing data preparation.
[03/17 14:13:30   4637] #Minimum voltage of a net in the design = 0.000.
[03/17 14:13:30   4637] #Maximum voltage of a net in the design = 1.100.
[03/17 14:13:30   4637] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 14:13:30   4637] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 14:13:30   4637] #Voltage range [0.000 - 1.100] has 30904 nets.
[03/17 14:13:30   4638] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/17 14:13:30   4638] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:13:30   4638] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:13:30   4638] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:13:30   4638] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:13:30   4638] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/17 14:13:30   4638] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:13:30   4638] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/17 14:13:31   4639] #494/30827 = 1% of signal nets have been set as priority nets
[03/17 14:13:32   4639] #Regenerating Ggrids automatically.
[03/17 14:13:32   4639] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/17 14:13:32   4639] #Using automatically generated G-grids.
[03/17 14:13:32   4639] #Done routing data preparation.
[03/17 14:13:32   4639] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1310.29 (MB), peak = 1625.08 (MB)
[03/17 14:13:32   4639] #Merging special wires...
[03/17 14:13:32   4639] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 182.515 129.700 ) on M1 for NET CTS_251. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:13:32   4639] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 319.080 304.300 ) on M1 for NET genblk1_1__mac_col_inst/mac_8in_instance/FE_OCPN3072_q_temp_153_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:13:32   4639] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 180.280 102.700 ) on M1 for NET genblk1_4__mac_col_inst/mac_8in_instance/FE_RN_2782_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 14:13:32   4639] #
[03/17 14:13:32   4639] #Connectivity extraction summary:
[03/17 14:13:32   4639] #35 routed nets are extracted.
[03/17 14:13:32   4639] #    5 (0.02%) extracted nets are partially routed.
[03/17 14:13:32   4639] #30791 routed nets are imported.
[03/17 14:13:32   4639] #1 (0.00%) nets are without wires.
[03/17 14:13:32   4639] #79 nets are fixed|skipped|trivial (not extracted).
[03/17 14:13:32   4639] #Total number of nets = 30906.
[03/17 14:13:32   4639] #
[03/17 14:13:32   4639] #Found 0 nets for post-route si or timing fixing.
[03/17 14:13:32   4639] #Number of eco nets is 5
[03/17 14:13:32   4639] #
[03/17 14:13:32   4639] #Start data preparation...
[03/17 14:13:32   4639] #
[03/17 14:13:32   4639] #Data preparation is done on Mon Mar 17 14:13:32 2025
[03/17 14:13:32   4639] #
[03/17 14:13:32   4639] #Analyzing routing resource...
[03/17 14:13:33   4640] #Routing resource analysis is done on Mon Mar 17 14:13:33 2025
[03/17 14:13:33   4640] #
[03/17 14:13:33   4640] #  Resource Analysis:
[03/17 14:13:33   4640] #
[03/17 14:13:33   4640] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 14:13:33   4640] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 14:13:33   4640] #  --------------------------------------------------------------
[03/17 14:13:33   4640] #  Metal 1        H        1946          79       18360    90.51%
[03/17 14:13:33   4640] #  Metal 2        V        1949          84       18360     1.55%
[03/17 14:13:33   4640] #  Metal 3        H        2025           0       18360     0.21%
[03/17 14:13:33   4640] #  Metal 4        V        1715         318       18360     2.21%
[03/17 14:13:33   4640] #  Metal 5        H        2025           0       18360     0.00%
[03/17 14:13:33   4640] #  Metal 6        V        2033           0       18360     0.00%
[03/17 14:13:33   4640] #  Metal 7        H         506           0       18360     0.00%
[03/17 14:13:33   4640] #  Metal 8        V         508           0       18360     0.00%
[03/17 14:13:33   4640] #  --------------------------------------------------------------
[03/17 14:13:33   4640] #  Total                  12707       2.96%  146880    11.81%
[03/17 14:13:33   4640] #
[03/17 14:13:33   4640] #  165 nets (0.53%) with 1 preferred extra spacing.
[03/17 14:13:33   4640] #
[03/17 14:13:33   4640] #
[03/17 14:13:33   4641] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1311.67 (MB), peak = 1625.08 (MB)
[03/17 14:13:33   4641] #
[03/17 14:13:34   4641] #start global routing iteration 1...
[03/17 14:13:34   4641] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.76 (MB), peak = 1625.08 (MB)
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #start global routing iteration 2...
[03/17 14:13:34   4641] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.93 (MB), peak = 1625.08 (MB)
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #Total number of trivial nets (e.g. < 2 pins) = 79 (skipped).
[03/17 14:13:34   4641] #Total number of routable nets = 30827.
[03/17 14:13:34   4641] #Total number of nets in the design = 30906.
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #6 routable nets have only global wires.
[03/17 14:13:34   4641] #30821 routable nets have only detail routed wires.
[03/17 14:13:34   4641] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 14:13:34   4641] #225 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #Routed nets constraints summary:
[03/17 14:13:34   4641] #------------------------------------------------
[03/17 14:13:34   4641] #        Rules   Pref Extra Space   Unconstrained  
[03/17 14:13:34   4641] #------------------------------------------------
[03/17 14:13:34   4641] #      Default                  2               4  
[03/17 14:13:34   4641] #------------------------------------------------
[03/17 14:13:34   4641] #        Total                  2               4  
[03/17 14:13:34   4641] #------------------------------------------------
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #Routing constraints summary of the whole design:
[03/17 14:13:34   4641] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/17 14:13:34   4641] #-------------------------------------------------------------------
[03/17 14:13:34   4641] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/17 14:13:34   4641] #-------------------------------------------------------------------
[03/17 14:13:34   4641] #      Default                165                 62           30600  
[03/17 14:13:34   4641] #-------------------------------------------------------------------
[03/17 14:13:34   4641] #        Total                165                 62           30600  
[03/17 14:13:34   4641] #-------------------------------------------------------------------
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #                 OverCon          
[03/17 14:13:34   4641] #                  #Gcell    %Gcell
[03/17 14:13:34   4641] #     Layer           (1)   OverCon
[03/17 14:13:34   4641] #  --------------------------------
[03/17 14:13:34   4641] #   Metal 1      0(0.00%)   (0.00%)
[03/17 14:13:34   4641] #   Metal 2      1(0.01%)   (0.01%)
[03/17 14:13:34   4641] #   Metal 3      0(0.00%)   (0.00%)
[03/17 14:13:34   4641] #   Metal 4      0(0.00%)   (0.00%)
[03/17 14:13:34   4641] #   Metal 5      0(0.00%)   (0.00%)
[03/17 14:13:34   4641] #   Metal 6      0(0.00%)   (0.00%)
[03/17 14:13:34   4641] #   Metal 7      0(0.00%)   (0.00%)
[03/17 14:13:34   4641] #   Metal 8      0(0.00%)   (0.00%)
[03/17 14:13:34   4641] #  --------------------------------
[03/17 14:13:34   4641] #     Total      1(0.00%)   (0.00%)
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/17 14:13:34   4641] #  Overflow after GR: 0.00% H + 0.00% V
[03/17 14:13:34   4641] #
[03/17 14:13:34   4641] #Complete Global Routing.
[03/17 14:13:34   4642] #Total number of nets with non-default rule or having extra spacing = 165
[03/17 14:13:34   4642] #Total wire length = 388501 um.
[03/17 14:13:34   4642] #Total half perimeter of net bounding box = 369467 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M1 = 7121 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M2 = 134736 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M3 = 135546 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M4 = 93562 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M7 = 934 um.
[03/17 14:13:34   4642] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:13:34   4642] #Total number of vias = 176301
[03/17 14:13:34   4642] #Total number of multi-cut vias = 118962 ( 67.5%)
[03/17 14:13:34   4642] #Total number of single cut vias = 57339 ( 32.5%)
[03/17 14:13:34   4642] #Up-Via Summary (total 176301):
[03/17 14:13:34   4642] #                   single-cut          multi-cut      Total
[03/17 14:13:34   4642] #-----------------------------------------------------------
[03/17 14:13:34   4642] #  Metal 1       56706 ( 59.5%)     38534 ( 40.5%)      95240
[03/17 14:13:34   4642] #  Metal 2         601 (  0.9%)     64895 ( 99.1%)      65496
[03/17 14:13:34   4642] #  Metal 3          24 (  0.2%)     14330 ( 99.8%)      14354
[03/17 14:13:34   4642] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:13:34   4642] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:13:34   4642] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:13:34   4642] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:13:34   4642] #-----------------------------------------------------------
[03/17 14:13:34   4642] #                57339 ( 32.5%)    118962 ( 67.5%)     176301 
[03/17 14:13:34   4642] #
[03/17 14:13:34   4642] #Total number of involved priority nets 2
[03/17 14:13:34   4642] #Maximum src to sink distance for priority net 115.5
[03/17 14:13:34   4642] #Average of max src_to_sink distance for priority net 73.1
[03/17 14:13:34   4642] #Average of ave src_to_sink distance for priority net 49.8
[03/17 14:13:34   4642] #Max overcon = 1 tracks.
[03/17 14:13:34   4642] #Total overcon = 0.00%.
[03/17 14:13:34   4642] #Worst layer Gcell overcon rate = 0.00%.
[03/17 14:13:34   4642] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1330.96 (MB), peak = 1625.08 (MB)
[03/17 14:13:34   4642] #
[03/17 14:13:35   4642] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.56 (MB), peak = 1625.08 (MB)
[03/17 14:13:35   4642] #Start Track Assignment.
[03/17 14:13:36   4643] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/17 14:13:37   4644] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/17 14:13:38   4645] #Complete Track Assignment.
[03/17 14:13:38   4645] #Total number of nets with non-default rule or having extra spacing = 165
[03/17 14:13:38   4645] #Total wire length = 388502 um.
[03/17 14:13:38   4645] #Total half perimeter of net bounding box = 369467 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M1 = 7121 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M2 = 134736 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M3 = 135548 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M4 = 93561 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M7 = 934 um.
[03/17 14:13:38   4645] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:13:38   4645] #Total number of vias = 176301
[03/17 14:13:38   4645] #Total number of multi-cut vias = 118962 ( 67.5%)
[03/17 14:13:38   4645] #Total number of single cut vias = 57339 ( 32.5%)
[03/17 14:13:38   4645] #Up-Via Summary (total 176301):
[03/17 14:13:38   4645] #                   single-cut          multi-cut      Total
[03/17 14:13:38   4645] #-----------------------------------------------------------
[03/17 14:13:38   4645] #  Metal 1       56706 ( 59.5%)     38534 ( 40.5%)      95240
[03/17 14:13:38   4645] #  Metal 2         601 (  0.9%)     64895 ( 99.1%)      65496
[03/17 14:13:38   4645] #  Metal 3          24 (  0.2%)     14330 ( 99.8%)      14354
[03/17 14:13:38   4645] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:13:38   4645] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:13:38   4645] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:13:38   4645] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:13:38   4645] #-----------------------------------------------------------
[03/17 14:13:38   4645] #                57339 ( 32.5%)    118962 ( 67.5%)     176301 
[03/17 14:13:38   4645] #
[03/17 14:13:38   4645] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1353.64 (MB), peak = 1625.08 (MB)
[03/17 14:13:38   4645] #
[03/17 14:13:38   4645] #Cpu time = 00:00:08
[03/17 14:13:38   4645] #Elapsed time = 00:00:08
[03/17 14:13:38   4645] #Increased memory = 43.67 (MB)
[03/17 14:13:38   4645] #Total memory = 1353.64 (MB)
[03/17 14:13:38   4645] #Peak memory = 1625.08 (MB)
[03/17 14:13:39   4646] #
[03/17 14:13:39   4646] #Start Detail Routing..
[03/17 14:13:39   4646] #start initial detail routing ...
[03/17 14:13:41   4648] # ECO: 7.7% of the total area was rechecked for DRC, and 1.0% required routing.
[03/17 14:13:41   4648] #    number of violations = 6
[03/17 14:13:41   4648] #
[03/17 14:13:41   4648] #    By Layer and Type :
[03/17 14:13:41   4648] #	         MetSpc   EOLSpc   MinStp    SpacV   Totals
[03/17 14:13:41   4648] #	M1            3        1        1        1        6
[03/17 14:13:41   4648] #	Totals        3        1        1        1        6
[03/17 14:13:41   4649] #14 out of 62991 instances need to be verified(marked ipoed).
[03/17 14:13:41   4649] #0.9% of the total area is being checked for drcs
[03/17 14:13:42   4649] #0.9% of the total area was checked
[03/17 14:13:42   4649] #    number of violations = 7
[03/17 14:13:42   4649] #
[03/17 14:13:42   4649] #    By Layer and Type :
[03/17 14:13:42   4649] #	         MetSpc   EOLSpc    Short   MinStp    SpacV   Totals
[03/17 14:13:42   4649] #	M1            3        1        1        1        1        7
[03/17 14:13:42   4649] #	Totals        3        1        1        1        1        7
[03/17 14:13:42   4649] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1378.84 (MB), peak = 1625.08 (MB)
[03/17 14:13:42   4649] #start 1st optimization iteration ...
[03/17 14:13:42   4650] #    number of violations = 4
[03/17 14:13:42   4650] #
[03/17 14:13:42   4650] #    By Layer and Type :
[03/17 14:13:42   4650] #	         MetSpc   MinStp   Totals
[03/17 14:13:42   4650] #	M1            3        1        4
[03/17 14:13:42   4650] #	Totals        3        1        4
[03/17 14:13:42   4650] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.86 (MB), peak = 1625.08 (MB)
[03/17 14:13:42   4650] #start 2nd optimization iteration ...
[03/17 14:13:42   4650] #    number of violations = 4
[03/17 14:13:42   4650] #
[03/17 14:13:42   4650] #    By Layer and Type :
[03/17 14:13:42   4650] #	         MetSpc   MinStp   Totals
[03/17 14:13:42   4650] #	M1            3        1        4
[03/17 14:13:42   4650] #	Totals        3        1        4
[03/17 14:13:42   4650] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.10 (MB), peak = 1625.08 (MB)
[03/17 14:13:42   4650] #start 3rd optimization iteration ...
[03/17 14:13:43   4650] #    number of violations = 0
[03/17 14:13:43   4650] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.76 (MB), peak = 1625.08 (MB)
[03/17 14:13:43   4650] #Complete Detail Routing.
[03/17 14:13:43   4650] #Total number of nets with non-default rule or having extra spacing = 165
[03/17 14:13:43   4650] #Total wire length = 388491 um.
[03/17 14:13:43   4650] #Total half perimeter of net bounding box = 369467 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M1 = 7121 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M2 = 134730 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M3 = 135542 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M4 = 93562 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M7 = 934 um.
[03/17 14:13:43   4650] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:13:43   4650] #Total number of vias = 176308
[03/17 14:13:43   4650] #Total number of multi-cut vias = 118921 ( 67.5%)
[03/17 14:13:43   4650] #Total number of single cut vias = 57387 ( 32.5%)
[03/17 14:13:43   4650] #Up-Via Summary (total 176308):
[03/17 14:13:43   4650] #                   single-cut          multi-cut      Total
[03/17 14:13:43   4650] #-----------------------------------------------------------
[03/17 14:13:43   4650] #  Metal 1       56719 ( 59.6%)     38525 ( 40.4%)      95244
[03/17 14:13:43   4650] #  Metal 2         618 (  0.9%)     64877 ( 99.1%)      65495
[03/17 14:13:43   4650] #  Metal 3          42 (  0.3%)     14316 ( 99.7%)      14358
[03/17 14:13:43   4650] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:13:43   4650] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:13:43   4650] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:13:43   4650] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:13:43   4650] #-----------------------------------------------------------
[03/17 14:13:43   4650] #                57387 ( 32.5%)    118921 ( 67.5%)     176308 
[03/17 14:13:43   4650] #
[03/17 14:13:43   4650] #Total number of DRC violations = 0
[03/17 14:13:43   4650] #Cpu time = 00:00:05
[03/17 14:13:43   4650] #Elapsed time = 00:00:05
[03/17 14:13:43   4650] #Increased memory = -34.69 (MB)
[03/17 14:13:43   4650] #Total memory = 1318.95 (MB)
[03/17 14:13:43   4650] #Peak memory = 1625.08 (MB)
[03/17 14:13:43   4650] #
[03/17 14:13:43   4650] #start routing for process antenna violation fix ...
[03/17 14:13:44   4651] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1320.69 (MB), peak = 1625.08 (MB)
[03/17 14:13:44   4651] #
[03/17 14:13:44   4651] #Total number of nets with non-default rule or having extra spacing = 165
[03/17 14:13:44   4651] #Total wire length = 388491 um.
[03/17 14:13:44   4651] #Total half perimeter of net bounding box = 369467 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M1 = 7121 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M2 = 134730 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M3 = 135542 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M4 = 93562 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M7 = 934 um.
[03/17 14:13:44   4651] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:13:44   4651] #Total number of vias = 176308
[03/17 14:13:44   4651] #Total number of multi-cut vias = 118921 ( 67.5%)
[03/17 14:13:44   4651] #Total number of single cut vias = 57387 ( 32.5%)
[03/17 14:13:44   4651] #Up-Via Summary (total 176308):
[03/17 14:13:44   4651] #                   single-cut          multi-cut      Total
[03/17 14:13:44   4651] #-----------------------------------------------------------
[03/17 14:13:44   4651] #  Metal 1       56719 ( 59.6%)     38525 ( 40.4%)      95244
[03/17 14:13:44   4651] #  Metal 2         618 (  0.9%)     64877 ( 99.1%)      65495
[03/17 14:13:44   4651] #  Metal 3          42 (  0.3%)     14316 ( 99.7%)      14358
[03/17 14:13:44   4651] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:13:44   4651] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:13:44   4651] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:13:44   4651] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:13:44   4651] #-----------------------------------------------------------
[03/17 14:13:44   4651] #                57387 ( 32.5%)    118921 ( 67.5%)     176308 
[03/17 14:13:44   4651] #
[03/17 14:13:44   4651] #Total number of DRC violations = 0
[03/17 14:13:44   4651] #Total number of net violated process antenna rule = 0
[03/17 14:13:44   4651] #
[03/17 14:13:46   4653] #
[03/17 14:13:46   4653] #Start Post Route via swapping..
[03/17 14:13:46   4653] #1.99% of area are rerouted by ECO routing.
[03/17 14:13:47   4654] #    number of violations = 0
[03/17 14:13:47   4654] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1320.69 (MB), peak = 1625.08 (MB)
[03/17 14:13:47   4654] #    number of violations = 0
[03/17 14:13:47   4654] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1320.69 (MB), peak = 1625.08 (MB)
[03/17 14:13:47   4654] #CELL_VIEW mac_array,init has no DRC violation.
[03/17 14:13:47   4654] #Total number of DRC violations = 0
[03/17 14:13:47   4654] #Total number of net violated process antenna rule = 0
[03/17 14:13:47   4654] #Post Route via swapping is done.
[03/17 14:13:47   4654] #Total number of nets with non-default rule or having extra spacing = 165
[03/17 14:13:47   4654] #Total wire length = 388491 um.
[03/17 14:13:47   4654] #Total half perimeter of net bounding box = 369467 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M1 = 7121 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M2 = 134730 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M3 = 135542 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M4 = 93562 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M5 = 11534 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M6 = 1387 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M7 = 934 um.
[03/17 14:13:47   4654] #Total wire length on LAYER M8 = 3681 um.
[03/17 14:13:47   4654] #Total number of vias = 176308
[03/17 14:13:47   4654] #Total number of multi-cut vias = 118977 ( 67.5%)
[03/17 14:13:47   4654] #Total number of single cut vias = 57331 ( 32.5%)
[03/17 14:13:47   4654] #Up-Via Summary (total 176308):
[03/17 14:13:47   4654] #                   single-cut          multi-cut      Total
[03/17 14:13:47   4654] #-----------------------------------------------------------
[03/17 14:13:47   4654] #  Metal 1       56704 ( 59.5%)     38540 ( 40.5%)      95244
[03/17 14:13:47   4654] #  Metal 2         599 (  0.9%)     64896 ( 99.1%)      65495
[03/17 14:13:47   4654] #  Metal 3          20 (  0.1%)     14338 ( 99.9%)      14358
[03/17 14:13:47   4654] #  Metal 4           1 (  0.1%)       702 ( 99.9%)        703
[03/17 14:13:47   4654] #  Metal 5           0 (  0.0%)       206 (100.0%)        206
[03/17 14:13:47   4654] #  Metal 6           5 (  3.1%)       158 ( 96.9%)        163
[03/17 14:13:47   4654] #  Metal 7           2 (  1.4%)       137 ( 98.6%)        139
[03/17 14:13:47   4654] #-----------------------------------------------------------
[03/17 14:13:47   4654] #                57331 ( 32.5%)    118977 ( 67.5%)     176308 
[03/17 14:13:47   4654] #
[03/17 14:13:47   4654] #detailRoute Statistics:
[03/17 14:13:47   4654] #Cpu time = 00:00:09
[03/17 14:13:47   4654] #Elapsed time = 00:00:09
[03/17 14:13:47   4654] #Increased memory = -34.69 (MB)
[03/17 14:13:47   4654] #Total memory = 1318.95 (MB)
[03/17 14:13:47   4654] #Peak memory = 1625.08 (MB)
[03/17 14:13:48   4655] #
[03/17 14:13:48   4655] #globalDetailRoute statistics:
[03/17 14:13:48   4655] #Cpu time = 00:00:20
[03/17 14:13:48   4655] #Elapsed time = 00:00:20
[03/17 14:13:48   4655] #Increased memory = -70.10 (MB)
[03/17 14:13:48   4655] #Total memory = 1267.84 (MB)
[03/17 14:13:48   4655] #Peak memory = 1625.08 (MB)
[03/17 14:13:48   4655] #Number of warnings = 7
[03/17 14:13:48   4655] #Total number of warnings = 169
[03/17 14:13:48   4655] #Number of fails = 0
[03/17 14:13:48   4655] #Total number of fails = 0
[03/17 14:13:48   4655] #Complete globalDetailRoute on Mon Mar 17 14:13:48 2025
[03/17 14:13:48   4655] #
[03/17 14:13:48   4655] **optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1592.9M, totSessionCpu=1:17:36 **
[03/17 14:13:48   4655] -routeWithEco false                      # bool, default=false
[03/17 14:13:48   4655] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/17 14:13:48   4655] -routeWithTimingDriven true              # bool, default=false, user setting
[03/17 14:13:48   4655] -routeWithSiDriven true                  # bool, default=false, user setting
[03/17 14:13:48   4655] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:13:48   4655] Extraction called for design 'mac_array' of instances=62991 and nets=30906 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:13:48   4655] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:13:48   4655] RC Extraction called in multi-corner(2) mode.
[03/17 14:13:48   4655] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:13:48   4655] Process corner(s) are loaded.
[03/17 14:13:48   4655]  Corner: Cmax
[03/17 14:13:48   4655]  Corner: Cmin
[03/17 14:13:48   4655] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d -maxResLength 200  -extended
[03/17 14:13:48   4655] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 14:13:48   4655]       RC Corner Indexes            0       1   
[03/17 14:13:48   4655] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:13:48   4655] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 14:13:48   4655] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:13:48   4655] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:13:48   4655] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:13:48   4655] Shrink Factor                : 1.00000
[03/17 14:13:49   4656] Initializing multi-corner capacitance tables ... 
[03/17 14:13:49   4656] Initializing multi-corner resistance tables ...
[03/17 14:13:49   4656] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1592.9M)
[03/17 14:13:49   4656] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for storing RC.
[03/17 14:13:49   4656] Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 1632.7M)
[03/17 14:13:49   4657] Extracted 20.0009% (CPU Time= 0:00:01.0  MEM= 1632.7M)
[03/17 14:13:50   4657] Extracted 30.0009% (CPU Time= 0:00:01.2  MEM= 1632.7M)
[03/17 14:13:50   4657] Extracted 40.0009% (CPU Time= 0:00:01.4  MEM= 1632.7M)
[03/17 14:13:50   4657] Extracted 50.0009% (CPU Time= 0:00:01.5  MEM= 1632.7M)
[03/17 14:13:50   4657] Extracted 60.0009% (CPU Time= 0:00:01.7  MEM= 1632.7M)
[03/17 14:13:50   4657] Extracted 70.0009% (CPU Time= 0:00:01.9  MEM= 1632.7M)
[03/17 14:13:51   4658] Extracted 80.0009% (CPU Time= 0:00:02.3  MEM= 1636.7M)
[03/17 14:13:51   4658] Extracted 90.0009% (CPU Time= 0:00:02.6  MEM= 1636.7M)
[03/17 14:13:52   4659] Extracted 100% (CPU Time= 0:00:03.9  MEM= 1636.7M)
[03/17 14:13:52   4660] Number of Extracted Resistors     : 438321
[03/17 14:13:52   4660] Number of Extracted Ground Cap.   : 439565
[03/17 14:13:52   4660] Number of Extracted Coupling Cap. : 623640
[03/17 14:13:52   4660] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:13:52   4660] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 14:13:52   4660]  Corner: Cmax
[03/17 14:13:52   4660]  Corner: Cmin
[03/17 14:13:53   4660] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1624.7M)
[03/17 14:13:53   4660] Creating parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb_Filter.rcdb.d' for storing RC.
[03/17 14:13:53   4660] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30827 times net's RC data read were performed.
[03/17 14:13:53   4660] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1628.699M)
[03/17 14:13:53   4660] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:13:53   4660] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1628.699M)
[03/17 14:13:53   4660] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:05.0  MEM: 1628.699M)
[03/17 14:13:53   4660] **optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1590.9M, totSessionCpu=1:17:41 **
[03/17 14:13:53   4660] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:13:53   4660] Begin IPO call back ...
[03/17 14:13:53   4660] End IPO call back ...
[03/17 14:13:53   4660] #################################################################################
[03/17 14:13:53   4660] # Design Stage: PostRoute
[03/17 14:13:53   4660] # Design Name: mac_array
[03/17 14:13:53   4660] # Design Mode: 65nm
[03/17 14:13:53   4660] # Analysis Mode: MMMC OCV 
[03/17 14:13:53   4660] # Parasitics Mode: SPEF/RCDB
[03/17 14:13:53   4660] # Signoff Settings: SI On 
[03/17 14:13:53   4660] #################################################################################
[03/17 14:13:54   4661] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:13:54   4661] Setting infinite Tws ...
[03/17 14:13:54   4661] First Iteration Infinite Tw... 
[03/17 14:13:54   4661] Calculate early delays in OCV mode...
[03/17 14:13:54   4661] Calculate late delays in OCV mode...
[03/17 14:13:54   4662] Topological Sorting (CPU = 0:00:00.1, MEM = 1596.4M, InitMEM = 1591.9M)
[03/17 14:13:54   4662] Initializing multi-corner capacitance tables ... 
[03/17 14:13:55   4662] Initializing multi-corner resistance tables ...
[03/17 14:13:55   4662] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:13:55   4662] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1612.9M)
[03/17 14:13:55   4662] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:14:02   4669] AAE_INFO-618: Total number of nets in the design is 30906,  99.8 percent of the nets selected for SI analysis
[03/17 14:14:02   4669] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/17 14:14:02   4669] End delay calculation. (MEM=1679.67 CPU=0:00:07.0 REAL=0:00:07.0)
[03/17 14:14:02   4669] Save waveform /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.AAE_gfc8Pz/.AAE_19779/waveform.data...
[03/17 14:14:02   4669] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1679.7M) ***
[03/17 14:14:03   4670] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1679.7M)
[03/17 14:14:03   4670] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 14:14:03   4670] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1679.7M)
[03/17 14:14:03   4670] Starting SI iteration 2
[03/17 14:14:03   4670] AAE_INFO: 1 threads acquired from CTE.
[03/17 14:14:03   4670] Calculate early delays in OCV mode...
[03/17 14:14:03   4670] Calculate late delays in OCV mode...
[03/17 14:14:04   4672] AAE_INFO-618: Total number of nets in the design is 30906,  3.2 percent of the nets selected for SI analysis
[03/17 14:14:04   4672] End delay calculation. (MEM=1655.71 CPU=0:00:01.0 REAL=0:00:01.0)
[03/17 14:14:04   4672] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1655.7M) ***
[03/17 14:14:06   4673] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=1:17:54 mem=1655.7M)
[03/17 14:14:06   4673] **optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 1584.5M, totSessionCpu=1:17:54 **
[03/17 14:14:06   4673] *** Timing NOT met, worst failing slack is -0.033
[03/17 14:14:06   4673] *** Check timing (0:00:00.0)
[03/17 14:14:06   4673] Begin: GigaOpt Optimization in post-eco TNS mode
[03/17 14:14:06   4673] Info: 158 clock nets excluded from IPO operation.
[03/17 14:14:06   4673] PhyDesignGrid: maxLocalDensity 1.00
[03/17 14:14:06   4673] #spOpts: N=65 mergeVia=F 
[03/17 14:14:09   4676] *info: 158 clock nets excluded
[03/17 14:14:09   4676] *info: 2 special nets excluded.
[03/17 14:14:09   4676] *info: 79 no-driver nets excluded.
[03/17 14:14:10   4677] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -3.452 Density 99.99
[03/17 14:14:10   4677] Optimizer TNS Opt
[03/17 14:14:10   4677] Active Path Group: reg2reg  
[03/17 14:14:10   4677] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:14:10   4677] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:14:10   4677] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:14:10   4677] |  -0.033|   -0.033|  -3.452|   -3.452|    99.99%|   0:00:00.0| 1818.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 14:14:10   4677] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:14:11   4678] |  -0.033|   -0.033|  -3.452|   -3.452|    99.99%|   0:00:01.0| 1818.6M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/17 14:14:11   4678] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/17 14:14:11   4678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:14:11   4678] 
[03/17 14:14:11   4678] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1818.6M) ***
[03/17 14:14:11   4678] Checking setup slack degradation ...
[03/17 14:14:11   4678] 
[03/17 14:14:11   4678] Recovery Manager:
[03/17 14:14:11   4678]   Low  Effort WNS Jump: 0.000 (REF: -0.033, TGT: -0.033, Threshold: 0.150) - Skip
[03/17 14:14:11   4678]   High Effort WNS Jump: 0.000 (REF: -0.033, TGT: -0.033, Threshold: 0.075) - Skip
[03/17 14:14:11   4678]   Low  Effort TNS Jump: 0.000 (REF: -3.468, TGT: -3.452, Threshold: 25.000) - Skip
[03/17 14:14:11   4678]   High Effort TNS Jump: 0.000 (REF: -3.468, TGT: -3.452, Threshold: 25.000) - Skip
[03/17 14:14:11   4678] 
[03/17 14:14:11   4678] 
[03/17 14:14:11   4678] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1818.6M) ***
[03/17 14:14:11   4678] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:14:11   4678] Layer 3 has 158 constrained nets 
[03/17 14:14:11   4678] Layer 7 has 49 constrained nets 
[03/17 14:14:11   4678] **** End NDR-Layer Usage Statistics ****
[03/17 14:14:11   4678] 
[03/17 14:14:11   4678] *** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1818.6M) ***
[03/17 14:14:11   4678] End: GigaOpt Optimization in post-eco TNS mode
[03/17 14:14:11   4678] Running setup recovery post routing.
[03/17 14:14:11   4678] **optDesign ... cpu = 0:01:33, real = 0:01:32, mem = 1669.6M, totSessionCpu=1:17:59 **
[03/17 14:14:12   4679]   Timing Snapshot: (TGT)
[03/17 14:14:12   4679]      Weighted WNS: -0.033
[03/17 14:14:12   4679]       All  PG WNS: -0.033
[03/17 14:14:12   4679]       High PG WNS: -0.033
[03/17 14:14:12   4679]       All  PG TNS: -3.452
[03/17 14:14:12   4679]       High PG TNS: -3.452
[03/17 14:14:12   4679]          Tran DRV: 0
[03/17 14:14:12   4679]           Cap DRV: 0
[03/17 14:14:12   4679]        Fanout DRV: 0
[03/17 14:14:12   4679]            Glitch: 0
[03/17 14:14:12   4679]    Category Slack: { [L, -0.033] [H, -0.033] }
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Checking setup slack degradation ...
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Recovery Manager:
[03/17 14:14:12   4679]   Low  Effort WNS Jump: 0.000 (REF: -0.033, TGT: -0.033, Threshold: 0.150) - Skip
[03/17 14:14:12   4679]   High Effort WNS Jump: 0.000 (REF: -0.033, TGT: -0.033, Threshold: 0.075) - Skip
[03/17 14:14:12   4679]   Low  Effort TNS Jump: 0.000 (REF: -3.468, TGT: -3.452, Threshold: 25.000) - Skip
[03/17 14:14:12   4679]   High Effort TNS Jump: 0.000 (REF: -3.468, TGT: -3.452, Threshold: 25.000) - Skip
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Checking DRV degradation...
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Recovery Manager:
[03/17 14:14:12   4679]     Tran DRV degradation : 0 (0 -> 0)
[03/17 14:14:12   4679]      Cap DRV degradation : 0 (0 -> 0)
[03/17 14:14:12   4679]   Fanout DRV degradation : 0 (0 -> 0)
[03/17 14:14:12   4679]       Glitch degradation : 0 (0 -> 0)
[03/17 14:14:12   4679]   DRV Recovery (Margin: 100) - Skip
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/17 14:14:12   4679] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1669.61M, totSessionCpu=1:18:00 .
[03/17 14:14:12   4679] **optDesign ... cpu = 0:01:33, real = 0:01:33, mem = 1669.6M, totSessionCpu=1:18:00 **
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] **INFO: Starting Blocking QThread with 1 CPU
[03/17 14:14:12   4679]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Power Analysis
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679]     0.00V	    VSS
[03/17 14:14:12   4679]     0.90V	    VDD
[03/17 14:14:12   4679] Begin Processing Timing Library for Power Calculation
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Processing Timing Library for Power Calculation
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1196.57MB/1196.57MB)
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Processing Timing Window Data for Power Calculation
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1196.84MB/1196.84MB)
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Processing User Attributes
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1196.88MB/1196.88MB)
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Processing Signal Activity
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1198.02MB/1198.02MB)
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Power Computation
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679]       ----------------------------------------------------------
[03/17 14:14:12   4679]       # of cell(s) missing both power/leakage table: 0
[03/17 14:14:12   4679]       # of cell(s) missing power table: 0
[03/17 14:14:12   4679]       # of cell(s) missing leakage table: 0
[03/17 14:14:12   4679]       # of MSMV cell(s) missing power_level: 0
[03/17 14:14:12   4679]       ----------------------------------------------------------
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1199.76MB/1199.76MB)
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Begin Processing User Attributes
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1199.76MB/1199.76MB)
[03/17 14:14:12   4679] 
[03/17 14:14:12   4679] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1199.79MB/1199.79MB)
[03/17 14:14:12   4679] 
[03/17 14:14:18   4684]  
_______________________________________________________________________
[03/17 14:14:18   4684] **optDesign ... cpu = 0:01:38, real = 0:01:39, mem = 1669.6M, totSessionCpu=1:18:05 **
[03/17 14:14:18   4684] Latch borrow mode reset to max_borrow
[03/17 14:14:19   4685] <optDesign CMD> Restore Using all VT Cells
[03/17 14:14:19   4685] Reported timing to dir ./timingReports
[03/17 14:14:19   4685] **optDesign ... cpu = 0:01:39, real = 0:01:40, mem = 1669.6M, totSessionCpu=1:18:06 **
[03/17 14:14:19   4685] Begin: glitch net info
[03/17 14:14:19   4685] glitch slack range: number of glitch nets
[03/17 14:14:19   4685] glitch slack < -0.32 : 0
[03/17 14:14:19   4685] -0.32 < glitch slack < -0.28 : 0
[03/17 14:14:19   4685] -0.28 < glitch slack < -0.24 : 0
[03/17 14:14:19   4685] -0.24 < glitch slack < -0.2 : 0
[03/17 14:14:19   4685] -0.2 < glitch slack < -0.16 : 0
[03/17 14:14:19   4685] -0.16 < glitch slack < -0.12 : 0
[03/17 14:14:19   4685] -0.12 < glitch slack < -0.08 : 0
[03/17 14:14:19   4685] -0.08 < glitch slack < -0.04 : 0
[03/17 14:14:19   4685] -0.04 < glitch slack : 0
[03/17 14:14:19   4685] End: glitch net info
[03/17 14:14:19   4685] ** Profile ** Start :  cpu=0:00:00.0, mem=1726.8M
[03/17 14:14:19   4685] ** Profile ** Other data :  cpu=0:00:00.1, mem=1726.8M
[03/17 14:14:20   4686] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1726.8M
[03/17 14:14:21   4687] ** Profile ** Total reports :  cpu=0:00:01.2, mem=1671.6M
[03/17 14:14:22   4688] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1671.6M
[03/17 14:14:22   4688] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |  0.025  |
|           TNS (ns):| -3.451  | -3.451  |  0.000  |
|    Violating Paths:|   246   |   246   |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.127%
       (99.995% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1671.6M
[03/17 14:14:22   4688] **optDesign ... cpu = 0:01:42, real = 0:01:43, mem = 1669.6M, totSessionCpu=1:18:08 **
[03/17 14:14:22   4688]  ReSet Options after AAE Based Opt flow 
[03/17 14:14:22   4688] *** Finished optDesign ***
[03/17 14:14:22   4688] 
[03/17 14:14:22   4688] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:46 real=  0:01:47)
[03/17 14:14:22   4688] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/17 14:14:22   4688] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:10.8 real=0:00:10.8)
[03/17 14:14:22   4688] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:21.5 real=0:00:21.5)
[03/17 14:14:22   4688] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:06.8 real=0:00:06.8)
[03/17 14:14:22   4688] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:06.5 real=0:00:06.5)
[03/17 14:14:22   4688] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/17 14:14:22   4688] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:19.9 real=0:00:19.9)
[03/17 14:14:22   4688] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.0 real=0:00:13.0)
[03/17 14:14:22   4688] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[03/17 14:14:22   4688] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:06.9 real=0:00:08.1)
[03/17 14:14:22   4688] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 14:14:22   4688] Info: pop threads available for lower-level modules during optimization.
[03/17 14:14:22   4688] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 14:14:34   4690] <CMD> verifyGeometry
[03/17 14:14:34   4690]  *** Starting Verify Geometry (MEM: 1669.6) ***
[03/17 14:14:34   4690] 
[03/17 14:14:34   4690]   VERIFY GEOMETRY ...... Starting Verification
[03/17 14:14:34   4690]   VERIFY GEOMETRY ...... Initializing
[03/17 14:14:34   4690]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/17 14:14:34   4690]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/17 14:14:34   4690]                   ...... bin size: 2880
[03/17 14:14:34   4690]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/17 14:14:40   4696]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:14:40   4696]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:14:40   4696]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/17 14:14:40   4696]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:14:40   4696]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
[03/17 14:14:40   4696]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/17 14:14:45   4701]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:14:45   4701]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:14:45   4701]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:14:45   4701]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:14:45   4701]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/17 14:14:45   4701]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/17 14:14:50   4706]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:14:50   4706]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:14:50   4706]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:14:50   4706]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:14:50   4706]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/17 14:14:50   4706]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/17 14:14:56   4712]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 14:14:56   4712]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 14:14:56   4712]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 14:14:56   4712]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 14:14:56   4712]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/17 14:14:56   4712] VG: elapsed time: 22.00
[03/17 14:14:56   4712] Begin Summary ...
[03/17 14:14:56   4712]   Cells       : 0
[03/17 14:14:56   4712]   SameNet     : 0
[03/17 14:14:56   4712]   Wiring      : 0
[03/17 14:14:56   4712]   Antenna     : 0
[03/17 14:14:56   4712]   Short       : 1
[03/17 14:14:56   4712]   Overlap     : 0
[03/17 14:14:56   4712] End Summary
[03/17 14:14:56   4712] 
[03/17 14:14:56   4712]   Verification Complete : 1 Viols.  0 Wrngs.
[03/17 14:14:56   4712] 
[03/17 14:14:56   4712] **********End: VERIFY GEOMETRY**********
[03/17 14:14:56   4712]  *** verify geometry (CPU: 0:00:21.4  MEM: 182.7M)
[03/17 14:14:56   4712] 
[03/17 14:15:01   4713] <CMD> selectInst genblk1_5__mac_col_inst/mac_8in_instance/U563
[03/17 14:15:07   4714] <CMD> pan 0.359 -0.059
[03/17 14:15:18   4717] <CMD> setDrawView ameba
[03/17 14:15:37   4721] <CMD> setDrawView place
[03/17 14:15:49   4724] <CMD> pan 0.072 -0.201
[03/17 14:16:03   4727] <CMD> setLayerPreference allM0 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM3 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM4 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM5 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM6 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM7 -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/17 14:16:03   4727] <CMD> setLayerPreference allM8 -isVisible 0
[03/17 14:16:04   4727] <CMD> setLayerPreference allM0 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM3 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM4 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM5 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM6 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM7 -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/17 14:16:04   4727] <CMD> setLayerPreference allM8 -isVisible 1
[03/17 14:16:06   4727] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:16:07   4728] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:16:08   4728] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:16:09   4728] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:16:09   4728] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:16:11   4728] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:16:12   4728] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:16:13   4729] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:16:14   4729] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:16:15   4729] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:16:15   4729] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:16:17   4730] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:18   4730] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:18   4730] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:19   4730] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:20   4730] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:20   4730] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:21   4730] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:21   4730] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:24   4731] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:16:24   4731] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:16:25   4731] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:16:26   4731] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:16:26   4731] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:16:27   4731] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:16:39   4733] <CMD> pan -0.701 -0.722
[03/17 14:16:43   4734] <CMD> pan -0.138 -0.072
[03/17 14:16:44   4734] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:16:45   4735] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:16:45   4735] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:16:46   4735] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:16:47   4735] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:48   4735] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:48   4735] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:49   4735] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:49   4735] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:50   4735] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:50   4736] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:51   4736] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:51   4736] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:16:52   4736] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:16:56   4737] <CMD> pan 0.671 0.689
[03/17 14:16:59   4737] <CMD> pan 0.613 0.092
[03/17 14:17:00   4738] <CMD> pan 0.081 0.011
[03/17 14:17:04   4738] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:17:05   4739] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM0 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM3 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM4 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM5 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM6 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM7 -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/17 14:17:06   4739] <CMD> setLayerPreference allM8 -isVisible 0
[03/17 14:17:08   4739] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:17:08   4739] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:17:09   4739] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:17:09   4739] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:17:10   4740] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:17:11   4740] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:17:11   4740] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:17:12   4740] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:17:13   4740] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:17:14   4741] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:17:15   4741] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:17:16   4741] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:17:17   4741] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:17:17   4741] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:17:17   4741] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:17:19   4741] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:17:20   4742] <CMD> setLayerPreference allM3 -isVisible 1
[03/17 14:17:22   4742] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:17:22   4742] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:17:23   4742] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:17:24   4742] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:17:24   4743] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:17:25   4743] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:17:25   4743] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:17:26   4743] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/17 14:17:26   4743] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/17 14:17:27   4743] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:17:28   4743] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:17:29   4744] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:17:29   4744] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:17:31   4744] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/17 14:17:31   4744] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/17 14:17:33   4744] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:17:34   4745] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:17:35   4745] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:17:37   4745] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:17:37   4745] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:17:38   4745] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:17:39   4746] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:17:43   4746] <CMD> pan -0.035 0.105
[03/17 14:17:50   4748] <CMD> pan 0.489 0.675
[03/17 14:17:59   4750] <CMD> deselectAll
[03/17 14:17:59   4750] <CMD> selectWire 117.8500 167.9500 122.1500 168.0500 3 {genblk1_5__mac_col_inst/key_q[47]}
[03/17 14:18:02   4751] <CMD> pan -0.119 -0.238
[03/17 14:18:04   4751] <CMD> pan 0.005 0.466
[03/17 14:18:18   4754] <CMD> zoomBox 118.11 167.45 119.49 168.55
[03/17 14:18:47   4761] <CMD> pan -0.210 -0.071
[03/17 14:18:50   4761] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:18:50   4761] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:18:51   4762] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:18:51   4762] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:18:52   4762] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:18:53   4762] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:18:55   4762] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:18:55   4762] <CMD> setLayerPreference allM3 -isVisible 0
[03/17 14:18:56   4763] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:18:57   4763] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:18:58   4763] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:18:59   4763] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:19:01   4764] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:19:02   4764] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:19:02   4764] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:19:04   4764] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/17 14:19:04   4764] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/17 14:19:05   4764] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:19:07   4765] <CMD> setLayerPreference allM2 -isVisible 0
[03/17 14:19:08   4765] <CMD> setLayerPreference allM2 -isVisible 1
[03/17 14:19:11   4766] <CMD> setLayerPreference allM1 -isVisible 0
[03/17 14:19:12   4766] <CMD> setLayerPreference allM1 -isVisible 1
[03/17 14:19:47   4773] couldn't read file "report.tcl": no such file or directory
[03/17 14:19:50   4774] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/17 14:19:51   4774] <CMD> report_power -outfile mac_array.post_route.power.rpt
[03/17 14:19:51   4774] 
[03/17 14:19:51   4774] Begin Power Analysis
[03/17 14:19:51   4774] 
[03/17 14:19:51   4775]     0.00V	    VSS
[03/17 14:19:51   4775]     0.90V	    VDD
[03/17 14:19:51   4775] Begin Processing Timing Library for Power Calculation
[03/17 14:19:51   4775] 
[03/17 14:19:51   4775] Begin Processing Timing Library for Power Calculation
[03/17 14:19:51   4775] 
[03/17 14:19:51   4775] 
[03/17 14:19:51   4775] 
[03/17 14:19:51   4775] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:19:51   4775] 
[03/17 14:19:51   4775] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.38MB/1636.38MB)
[03/17 14:19:51   4775] 
[03/17 14:19:51   4775] Begin Processing Timing Window Data for Power Calculation
[03/17 14:19:51   4775] 
[03/17 14:19:52   4775] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.38MB/1636.38MB)
[03/17 14:19:52   4775] 
[03/17 14:19:52   4775] Begin Processing User Attributes
[03/17 14:19:52   4775] 
[03/17 14:19:52   4775] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.38MB/1636.38MB)
[03/17 14:19:52   4775] 
[03/17 14:19:52   4775] Begin Processing Signal Activity
[03/17 14:19:52   4775] 
[03/17 14:19:53   4777] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1636.38MB/1636.38MB)
[03/17 14:19:53   4777] 
[03/17 14:19:53   4777] Begin Power Computation
[03/17 14:19:53   4777] 
[03/17 14:19:53   4777]       ----------------------------------------------------------
[03/17 14:19:53   4777]       # of cell(s) missing both power/leakage table: 0
[03/17 14:19:53   4777]       # of cell(s) missing power table: 0
[03/17 14:19:53   4777]       # of cell(s) missing leakage table: 0
[03/17 14:19:53   4777]       # of MSMV cell(s) missing power_level: 0
[03/17 14:19:53   4777]       ----------------------------------------------------------
[03/17 14:19:53   4777] 
[03/17 14:19:53   4777] 
[03/17 14:19:56   4780] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1636.64MB/1636.64MB)
[03/17 14:19:56   4780] 
[03/17 14:19:56   4780] Begin Processing User Attributes
[03/17 14:19:56   4780] 
[03/17 14:19:56   4780] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.64MB/1636.64MB)
[03/17 14:19:56   4780] 
[03/17 14:19:56   4780] Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1636.64MB/1636.64MB)
[03/17 14:19:56   4780] 
[03/17 14:19:57   4780] <CMD> summaryReport -nohtml -outfile mac_array.post_route.summary.rpt
[03/17 14:19:57   4780] Report saved in file mac_array.post_route.summary.rpt.
[03/17 14:20:01   4781] <CMD> streamOut mac_array.gds2
[03/17 14:20:01   4781] Parse map file...
[03/17 14:20:01   4781] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/17 14:20:01   4781] Type 'man IMPOGDS-399' for more detail.
[03/17 14:20:01   4781] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/17 14:20:01   4781] Type 'man IMPOGDS-399' for more detail.
[03/17 14:20:01   4781] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/17 14:20:01   4781] Type 'man IMPOGDS-399' for more detail.
[03/17 14:20:01   4781] Writing GDSII file ...
[03/17 14:20:01   4781] 	****** db unit per micron = 2000 ******
[03/17 14:20:01   4781] 	****** output gds2 file unit per micron = 2000 ******
[03/17 14:20:01   4781] 	****** unit scaling factor = 1 ******
[03/17 14:20:01   4781] Output for instance
[03/17 14:20:01   4781] Output for bump
[03/17 14:20:01   4781] Output for physical terminals
[03/17 14:20:01   4781] Output for logical terminals
[03/17 14:20:01   4781] Output for regular nets
[03/17 14:20:02   4781] Output for special nets and metal fills
[03/17 14:20:02   4781] Output for via structure generation
[03/17 14:20:02   4781] Statistics for GDS generated (version 3)
[03/17 14:20:02   4781] ----------------------------------------
[03/17 14:20:02   4781] Stream Out Layer Mapping Information:
[03/17 14:20:02   4781] GDS Layer Number          GDS Layer Name
[03/17 14:20:02   4781] ----------------------------------------
[03/17 14:20:02   4781]     170                             COMP
[03/17 14:20:02   4781]     171                          DIEAREA
[03/17 14:20:02   4781]     1                                 CO
[03/17 14:20:02   4781]     2                                 CO
[03/17 14:20:02   4781]     5                                 CO
[03/17 14:20:02   4781]     3                                 CO
[03/17 14:20:02   4781]     4                                 CO
[03/17 14:20:02   4781]     6                                 CO
[03/17 14:20:02   4781]     7                                 CO
[03/17 14:20:02   4781]     8                                 M1
[03/17 14:20:02   4781]     9                                 M1
[03/17 14:20:02   4781]     10                                M1
[03/17 14:20:02   4781]     11                                M1
[03/17 14:20:02   4781]     14                                M1
[03/17 14:20:02   4781]     12                                M1
[03/17 14:20:02   4781]     13                                M1
[03/17 14:20:02   4781]     15                                M1
[03/17 14:20:02   4781]     16                                M1
[03/17 14:20:02   4781]     17                                M1
[03/17 14:20:02   4781]     22                              VIA1
[03/17 14:20:02   4781]     23                              VIA1
[03/17 14:20:02   4781]     26                              VIA1
[03/17 14:20:02   4781]     24                              VIA1
[03/17 14:20:02   4781]     25                              VIA1
[03/17 14:20:02   4781]     27                              VIA1
[03/17 14:20:02   4781]     28                              VIA1
[03/17 14:20:02   4781]     29                                M2
[03/17 14:20:02   4781]     30                                M2
[03/17 14:20:02   4781]     31                                M2
[03/17 14:20:02   4781]     32                                M2
[03/17 14:20:02   4781]     35                                M2
[03/17 14:20:02   4781]     33                                M2
[03/17 14:20:02   4781]     34                                M2
[03/17 14:20:02   4781]     36                                M2
[03/17 14:20:02   4781]     37                                M2
[03/17 14:20:02   4781]     38                                M2
[03/17 14:20:02   4781]     43                              VIA2
[03/17 14:20:02   4781]     44                              VIA2
[03/17 14:20:02   4781]     47                              VIA2
[03/17 14:20:02   4781]     45                              VIA2
[03/17 14:20:02   4781]     46                              VIA2
[03/17 14:20:02   4781]     48                              VIA2
[03/17 14:20:02   4781]     49                              VIA2
[03/17 14:20:02   4781]     50                                M3
[03/17 14:20:02   4781]     51                                M3
[03/17 14:20:02   4781]     52                                M3
[03/17 14:20:02   4781]     53                                M3
[03/17 14:20:02   4781]     56                                M3
[03/17 14:20:02   4781]     54                                M3
[03/17 14:20:02   4781]     55                                M3
[03/17 14:20:02   4781]     57                                M3
[03/17 14:20:02   4781]     58                                M3
[03/17 14:20:02   4781]     59                                M3
[03/17 14:20:02   4781]     64                              VIA3
[03/17 14:20:02   4781]     65                              VIA3
[03/17 14:20:02   4781]     68                              VIA3
[03/17 14:20:02   4781]     66                              VIA3
[03/17 14:20:02   4781]     67                              VIA3
[03/17 14:20:02   4781]     69                              VIA3
[03/17 14:20:02   4781]     70                              VIA3
[03/17 14:20:02   4781]     71                                M4
[03/17 14:20:02   4781]     72                                M4
[03/17 14:20:02   4781]     73                                M4
[03/17 14:20:02   4781]     74                                M4
[03/17 14:20:02   4781]     77                                M4
[03/17 14:20:02   4781]     75                                M4
[03/17 14:20:02   4781]     76                                M4
[03/17 14:20:02   4781]     78                                M4
[03/17 14:20:02   4781]     79                                M4
[03/17 14:20:02   4781]     80                                M4
[03/17 14:20:02   4781]     85                              VIA4
[03/17 14:20:02   4781]     86                              VIA4
[03/17 14:20:02   4781]     89                              VIA4
[03/17 14:20:02   4781]     87                              VIA4
[03/17 14:20:02   4781]     88                              VIA4
[03/17 14:20:02   4781]     90                              VIA4
[03/17 14:20:02   4781]     91                              VIA4
[03/17 14:20:02   4781]     92                                M5
[03/17 14:20:02   4781]     93                                M5
[03/17 14:20:02   4781]     94                                M5
[03/17 14:20:02   4781]     95                                M5
[03/17 14:20:02   4781]     98                                M5
[03/17 14:20:02   4781]     96                                M5
[03/17 14:20:02   4781]     97                                M5
[03/17 14:20:02   4781]     99                                M5
[03/17 14:20:02   4781]     100                               M5
[03/17 14:20:02   4781]     101                               M5
[03/17 14:20:02   4781]     106                             VIA5
[03/17 14:20:02   4781]     107                             VIA5
[03/17 14:20:02   4781]     110                             VIA5
[03/17 14:20:02   4781]     108                             VIA5
[03/17 14:20:02   4781]     109                             VIA5
[03/17 14:20:02   4781]     111                             VIA5
[03/17 14:20:02   4781]     112                             VIA5
[03/17 14:20:02   4781]     113                               M6
[03/17 14:20:02   4781]     114                               M6
[03/17 14:20:02   4781]     115                               M6
[03/17 14:20:02   4781]     116                               M6
[03/17 14:20:02   4781]     119                               M6
[03/17 14:20:02   4781]     117                               M6
[03/17 14:20:02   4781]     118                               M6
[03/17 14:20:02   4781]     120                               M6
[03/17 14:20:02   4781]     121                               M6
[03/17 14:20:02   4781]     122                               M6
[03/17 14:20:02   4781]     127                             VIA6
[03/17 14:20:02   4781]     128                             VIA6
[03/17 14:20:02   4781]     131                             VIA6
[03/17 14:20:02   4781]     129                             VIA6
[03/17 14:20:02   4781]     130                             VIA6
[03/17 14:20:02   4781]     132                             VIA6
[03/17 14:20:02   4781]     133                             VIA6
[03/17 14:20:02   4781]     134                               M7
[03/17 14:20:02   4781]     135                               M7
[03/17 14:20:02   4781]     136                               M7
[03/17 14:20:02   4781]     137                               M7
[03/17 14:20:02   4781]     140                               M7
[03/17 14:20:02   4781]     138                               M7
[03/17 14:20:02   4781]     139                               M7
[03/17 14:20:02   4781]     141                               M7
[03/17 14:20:02   4781]     142                               M7
[03/17 14:20:02   4781]     143                               M7
[03/17 14:20:02   4781]     148                             VIA7
[03/17 14:20:02   4781]     149                             VIA7
[03/17 14:20:02   4781]     152                             VIA7
[03/17 14:20:02   4781]     150                             VIA7
[03/17 14:20:02   4781]     151                             VIA7
[03/17 14:20:02   4781]     153                             VIA7
[03/17 14:20:02   4781]     154                             VIA7
[03/17 14:20:02   4781]     155                               M8
[03/17 14:20:02   4781]     156                               M8
[03/17 14:20:02   4781]     157                               M8
[03/17 14:20:02   4781]     158                               M8
[03/17 14:20:02   4781]     161                               M8
[03/17 14:20:02   4781]     159                               M8
[03/17 14:20:02   4781]     160                               M8
[03/17 14:20:02   4781]     162                               M8
[03/17 14:20:02   4781]     163                               M8
[03/17 14:20:02   4781]     164                               M8
[03/17 14:20:02   4781]     18                                M1
[03/17 14:20:02   4781]     19                                M1
[03/17 14:20:02   4781]     20                                M1
[03/17 14:20:02   4781]     21                                M1
[03/17 14:20:02   4781]     39                                M2
[03/17 14:20:02   4781]     40                                M2
[03/17 14:20:02   4781]     41                                M2
[03/17 14:20:02   4781]     42                                M2
[03/17 14:20:02   4781]     60                                M3
[03/17 14:20:02   4781]     61                                M3
[03/17 14:20:02   4781]     62                                M3
[03/17 14:20:02   4781]     63                                M3
[03/17 14:20:02   4781]     81                                M4
[03/17 14:20:02   4781]     82                                M4
[03/17 14:20:02   4781]     83                                M4
[03/17 14:20:02   4781]     84                                M4
[03/17 14:20:02   4781]     102                               M5
[03/17 14:20:02   4781]     103                               M5
[03/17 14:20:02   4781]     104                               M5
[03/17 14:20:02   4781]     105                               M5
[03/17 14:20:02   4781]     123                               M6
[03/17 14:20:02   4781]     124                               M6
[03/17 14:20:02   4781]     125                               M6
[03/17 14:20:02   4781]     126                               M6
[03/17 14:20:02   4781]     144                               M7
[03/17 14:20:02   4781]     145                               M7
[03/17 14:20:02   4781]     146                               M7
[03/17 14:20:02   4781]     147                               M7
[03/17 14:20:02   4781]     165                               M8
[03/17 14:20:02   4781]     166                               M8
[03/17 14:20:02   4781]     167                               M8
[03/17 14:20:02   4781]     168                               M8
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Stream Out Information Processed for GDS version 3:
[03/17 14:20:02   4781] Units: 2000 DBU
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Object                             Count
[03/17 14:20:02   4781] ----------------------------------------
[03/17 14:20:02   4781] Instances                          62991
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Ports/Pins                           245
[03/17 14:20:02   4781]     metal layer M2                    64
[03/17 14:20:02   4781]     metal layer M3                   112
[03/17 14:20:02   4781]     metal layer M4                    28
[03/17 14:20:02   4781]     metal layer M5                    24
[03/17 14:20:02   4781]     metal layer M6                    13
[03/17 14:20:02   4781]     metal layer M7                     2
[03/17 14:20:02   4781]     metal layer M8                     2
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Nets                              261791
[03/17 14:20:02   4781]     metal layer M1                  8936
[03/17 14:20:02   4781]     metal layer M2                159584
[03/17 14:20:02   4781]     metal layer M3                 73015
[03/17 14:20:02   4781]     metal layer M4                 19141
[03/17 14:20:02   4781]     metal layer M5                   617
[03/17 14:20:02   4781]     metal layer M6                   196
[03/17 14:20:02   4781]     metal layer M7                   206
[03/17 14:20:02   4781]     metal layer M8                    96
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781]     Via Instances                 176308
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Special Nets                         670
[03/17 14:20:02   4781]     metal layer M1                   648
[03/17 14:20:02   4781]     metal layer M2                     3
[03/17 14:20:02   4781]     metal layer M4                    19
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781]     Via Instances                   7008
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Metal Fills                            0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781]     Via Instances                      0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Metal FillOPCs                         0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781]     Via Instances                      0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Text                               31073
[03/17 14:20:02   4781]     metal layer M1                  3392
[03/17 14:20:02   4781]     metal layer M2                 22631
[03/17 14:20:02   4781]     metal layer M3                  4668
[03/17 14:20:02   4781]     metal layer M4                   335
[03/17 14:20:02   4781]     metal layer M5                    29
[03/17 14:20:02   4781]     metal layer M6                    13
[03/17 14:20:02   4781]     metal layer M7                     2
[03/17 14:20:02   4781]     metal layer M8                     3
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Blockages                              0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Custom Text                            0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Custom Box                             0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] Trim Metal                             0
[03/17 14:20:02   4781] 
[03/17 14:20:02   4781] ######Streamout is finished!
[03/17 14:20:02   4781] <CMD> write_lef_abstract mac_array.lef
[03/17 14:20:02   4781] <CMD> defOut -netlist -routing mac_array.def
[03/17 14:20:02   4781] Writing DEF file 'mac_array.def', current time is Mon Mar 17 14:20:02 2025 ...
[03/17 14:20:02   4781] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/17 14:20:03   4782] DEF file 'mac_array.def' is written, current time is Mon Mar 17 14:20:03 2025 ...
[03/17 14:20:03   4782] <CMD> saveNetlist mac_array.pnr.v
[03/17 14:20:03   4782] Writing Netlist "mac_array.pnr.v" ...
[03/17 14:20:03   4782] <CMD> setAnalysisMode -setup
[03/17 14:20:03   4782] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/17 14:20:03   4782] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/17 14:20:04   4783] **WARN: analysis view WC_VIEW not found, use default_view_setup
[03/17 14:20:04   4783] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/17 14:20:04   4783] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/17 14:20:04   4783] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:20:04   4783] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:20:04   4783] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 14:20:04   4783] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 14:20:04   4783] Importing multi-corner RC tables ... 
[03/17 14:20:04   4783] Summary of Active RC-Corners : 
[03/17 14:20:04   4783]  
[03/17 14:20:04   4783]  Analysis View: WC_VIEW
[03/17 14:20:04   4783]     RC-Corner Name        : Cmax
[03/17 14:20:04   4783]     RC-Corner Index       : 0
[03/17 14:20:04   4783]     RC-Corner Temperature : 125 Celsius
[03/17 14:20:04   4783]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/17 14:20:04   4783]     RC-Corner PreRoute Res Factor         : 1
[03/17 14:20:04   4783]     RC-Corner PreRoute Cap Factor         : 1
[03/17 14:20:04   4783]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 14:20:04   4783]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 14:20:04   4783]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 14:20:04   4783]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 14:20:04   4783]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:20:04   4783]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:20:04   4783]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 14:20:04   4783] Closing parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d'. 30827 times net's RC data read were performed.
[03/17 14:20:04   4783] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/17 14:20:04   4783] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1824.957M)
[03/17 14:20:04   4783] Opening parasitic data file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' for reading.
[03/17 14:20:04   4783] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' failed with system error 'No such file or directory'.
[03/17 14:20:04   4783] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/17 14:20:04   4783] **ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
[03/17 14:20:04   4783] *Info: initialize multi-corner CTS.
[03/17 14:20:04   4783] Reading timing constraints file '/tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/.mmmc1HcPUN/modes/CON/CON.sdc' ...
[03/17 14:20:04   4784] Current (total cpu=1:19:44, real=1:37:43, peak res=1268.5M, current mem=1686.0M)
[03/17 14:20:04   4784] INFO (CTE): Constraints read successfully.
[03/17 14:20:04   4784] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=977.0M, current mem=1695.7M)
[03/17 14:20:04   4784] Current (total cpu=1:19:44, real=1:37:43, peak res=1268.5M, current mem=1695.7M)
[03/17 14:20:04   4784] Summary for sequential cells idenfication: 
[03/17 14:20:04   4784] Identified SBFF number: 199
[03/17 14:20:04   4784] Identified MBFF number: 0
[03/17 14:20:04   4784] Not identified SBFF number: 0
[03/17 14:20:04   4784] Not identified MBFF number: 0
[03/17 14:20:04   4784] Number of sequential cells which are not FFs: 104
[03/17 14:20:04   4784] 
[03/17 14:20:04   4784] Total number of combinational cells: 492
[03/17 14:20:04   4784] Total number of sequential cells: 303
[03/17 14:20:04   4784] Total number of tristate cells: 11
[03/17 14:20:04   4784] Total number of level shifter cells: 0
[03/17 14:20:04   4784] Total number of power gating cells: 0
[03/17 14:20:04   4784] Total number of isolation cells: 0
[03/17 14:20:04   4784] Total number of power switch cells: 0
[03/17 14:20:04   4784] Total number of pulse generator cells: 0
[03/17 14:20:04   4784] Total number of always on buffers: 0
[03/17 14:20:04   4784] Total number of retention cells: 0
[03/17 14:20:04   4784] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/17 14:20:04   4784] Total number of usable buffers: 18
[03/17 14:20:04   4784] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/17 14:20:04   4784] Total number of unusable buffers: 9
[03/17 14:20:04   4784] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/17 14:20:04   4784] Total number of usable inverters: 18
[03/17 14:20:04   4784] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/17 14:20:04   4784] Total number of unusable inverters: 9
[03/17 14:20:04   4784] List of identified usable delay cells:
[03/17 14:20:04   4784] Total number of identified usable delay cells: 0
[03/17 14:20:04   4784] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/17 14:20:04   4784] Total number of identified unusable delay cells: 9
[03/17 14:20:04   4784] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 14:20:04   4784] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/17 14:20:04   4784] Starting SI iteration 1 using Infinite Timing Windows
[03/17 14:20:04   4784] Begin IPO call back ...
[03/17 14:20:04   4784] End IPO call back ...
[03/17 14:20:05   4784] #################################################################################
[03/17 14:20:05   4784] # Design Stage: PostRoute
[03/17 14:20:05   4784] # Design Name: mac_array
[03/17 14:20:05   4784] # Design Mode: 65nm
[03/17 14:20:05   4784] # Analysis Mode: MMMC OCV 
[03/17 14:20:05   4784] # Parasitics Mode: No SPEF/RCDB
[03/17 14:20:05   4784] # Signoff Settings: SI On 
[03/17 14:20:05   4784] #################################################################################
[03/17 14:20:05   4784] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/17 14:20:05   4784] Extraction called for design 'mac_array' of instances=62991 and nets=30906 using extraction engine 'postRoute' at effort level 'low' .
[03/17 14:20:05   4784] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/17 14:20:05   4784] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/17 14:20:05   4784] Type 'man IMPEXT-6197' for more detail.
[03/17 14:20:05   4784] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[03/17 14:20:05   4784] * Layer Id             : 1 - M1
[03/17 14:20:05   4784]       Thickness        : 0.18
[03/17 14:20:05   4784]       Min Width        : 0.09
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] * Layer Id             : 2 - M2
[03/17 14:20:05   4784]       Thickness        : 0.22
[03/17 14:20:05   4784]       Min Width        : 0.1
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] * Layer Id             : 3 - M3
[03/17 14:20:05   4784]       Thickness        : 0.22
[03/17 14:20:05   4784]       Min Width        : 0.1
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] * Layer Id             : 4 - M4
[03/17 14:20:05   4784]       Thickness        : 0.22
[03/17 14:20:05   4784]       Min Width        : 0.1
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] * Layer Id             : 5 - M5
[03/17 14:20:05   4784]       Thickness        : 0.22
[03/17 14:20:05   4784]       Min Width        : 0.1
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] * Layer Id             : 6 - M6
[03/17 14:20:05   4784]       Thickness        : 0.22
[03/17 14:20:05   4784]       Min Width        : 0.1
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] * Layer Id             : 7 - M7
[03/17 14:20:05   4784]       Thickness        : 0.9
[03/17 14:20:05   4784]       Min Width        : 0.4
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] * Layer Id             : 8 - M8
[03/17 14:20:05   4784]       Thickness        : 0.9
[03/17 14:20:05   4784]       Min Width        : 0.4
[03/17 14:20:05   4784]       Layer Dielectric : 4.1
[03/17 14:20:05   4784] extractDetailRC Option : -outfile /tmp/innovus_temp_19779_ieng6-ece-04.ucsd.edu_h3le_fGOoQR/mac_array_19779_eBhzAa.rcdb.d -maxResLength 200 
[03/17 14:20:05   4784] Innovus terminated by internal (SEGV) error/signal...
[03/17 14:20:07   4785] *** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x7c)[0xc36a35c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7fa658871630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7fa65ea12e2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7fa65d04c382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7fa65d04c6e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7fa65d0522ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7fa65ea1587f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fa657995555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
========================================
                gdb
========================================
Using: gdb

