// Seed: 3457078114
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output wand id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_5 = 32'd25
) (
    output tri id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    output wire id_4,
    input tri _id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_4,
      id_1,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  assign id_0 = id_5;
  logic [id_5 : -1  <  id_5] id_8;
  ;
endmodule
