// Seed: 1248727877
module module_0 ();
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    input uwire id_0
);
  wor id_2, id_3;
  always id_2 = id_0;
  defparam id_4 = id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    id_14,
    input tri0 id_7,
    output wand id_8,
    input tri id_9,
    input tri0 id_10,
    input logic id_11,
    output logic id_12
);
  id_15 :
  assert property (@(*) -1)
  else id_12 <= 1;
  module_0 modCall_1 ();
  assign id_12 = id_11;
endmodule
