<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_up_rs232_counters.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="simulation/submodules/altera_up_rs232_in_deserializer.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="simulation/submodules/altera_up_rs232_out_serializer.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="simulation/submodules/SerialIP_rs232_0.v"
   type="VERILOG"
   library="rs232_0" />
 <file path="simulation/SerialIP.v" type="VERILOG" />
 <topLevel name="SerialIP" />
 <deviceFamily name="cycloneive" />
</simPackage>
