NDS Database:  version P.20131013

NDS_INFO | xbr | 2C64A44VQ | XC2C64A-5-VQ44

DEVICE | 2C64A | 2C64A44VQ | 

NETWORK | cpld_toplevel | 0 | 0 | 16390 | 0

INPUT_INSTANCE | 0 | 0 | NULL | burst_II | cpld_toplevel_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | burst | 3379 | PI | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | burst_II/UIM | 3510 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | burst_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk4mhz_II | cpld_toplevel_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk4mhz | 3380 | PI | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK

INPUT_INSTANCE | 0 | 0 | NULL | csync_II | cpld_toplevel_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | csync | 3381 | PI | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | field_II | cpld_toplevel_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | field | 3382 | PI | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | field_II/UIM | 3517 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | field_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv | gate_b_MC | cpld_toplevel_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | gate_b_MC.Q | 3387 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | gate_b_MC.Q | gate_b_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | gate_b_MC.SI | gate_b_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | gate_b_MC.D1 | 3385 | ? | 0 | 0 | gate_b_MC | NULL | NULL | gate_b_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | gate_b_MC.D2 | 3384 | ? | 0 | 0 | gate_b_MC | NULL | NULL | gate_b_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | gate_b_MC.REG | gate_b_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | gate_b_MC.D | 3383 | ? | 0 | 0 | gate_b_MC | NULL | NULL | gate_b_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | gate_b_MC.Q | 3386 | ? | 0 | 0 | gate_b_MC | NULL | NULL | gate_b_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | gate_b | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | gate_b_MC.Q | 3387 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | gate_b_MC.Q | gate_b_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | gate_b | 3388 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | gate_b | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | gate_w_MC | cpld_toplevel_COPY_0_COPY_0 | 0 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<8> | 3458 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<8>_MC.Q | lineCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<8> | 3483 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<8>_MC.Q | columnCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<9> | 3488 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<9>_MC.Q | lineCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<9> | 3493 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<9>_MC.Q | columnCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | gate_w_MC.Q | 3499 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | gate_w_MC.Q | gate_w_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | gate_w_MC.SI | gate_w_MC | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<8> | 3458 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<8>_MC.Q | lineCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<8> | 3483 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<8>_MC.Q | columnCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<9> | 3488 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<9>_MC.Q | lineCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<9> | 3493 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<9>_MC.Q | columnCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | gate_w_MC.D1 | 3391 | ? | 0 | 0 | gate_w_MC | NULL | NULL | gate_w_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | gate_w_MC.D2 | 3390 | ? | 0 | 0 | gate_w_MC | NULL | NULL | gate_w_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<2> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 17 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<2> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 18 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 18 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 18 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<2> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 18 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 18 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<2> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
SPPTERM | 19 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>

SRFF_INSTANCE | gate_w_MC.REG | gate_w_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | gate_w_MC.D | 3389 | ? | 0 | 0 | gate_w_MC | NULL | NULL | gate_w_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | gate_w_MC.Q | 3498 | ? | 0 | 0 | gate_w_MC | NULL | NULL | gate_w_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<3>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<3>_MC.SI | columnCount<3>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<3>_MC.D1 | 3396 | ? | 0 | 0 | columnCount<3>_MC | NULL | NULL | columnCount<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<3>_MC.D2 | 3395 | ? | 0 | 0 | columnCount<3>_MC | NULL | NULL | columnCount<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | columnCount<3> | IV_TRUE | csync_II/UIM
SPPTERM | 4 | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2>

SRFF_INSTANCE | columnCount<3>_MC.REG | columnCount<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<3>_MC.D | 3394 | ? | 0 | 0 | columnCount<3>_MC | NULL | NULL | columnCount<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<3>_MC.Q | 3393 | ? | 0 | 0 | columnCount<3>_MC | NULL | NULL | columnCount<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | columnCount<1>_MC | cpld_toplevel_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<1>_MC.SI | columnCount<1>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<1>_MC.D1 | 3402 | ? | 0 | 0 | columnCount<1>_MC | NULL | NULL | columnCount<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<1>_MC.D2 | 3401 | ? | 0 | 0 | columnCount<1>_MC | NULL | NULL | columnCount<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_FALSE | columnCount<0>
SPPTERM | 3 | IV_FALSE | csync_II/UIM | IV_FALSE | columnCount<1> | IV_TRUE | columnCount<0>

SRFF_INSTANCE | columnCount<1>_MC.REG | columnCount<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<1>_MC.D | 3400 | ? | 0 | 0 | columnCount<1>_MC | NULL | NULL | columnCount<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<1>_MC.Q | 3399 | ? | 0 | 0 | columnCount<1>_MC | NULL | NULL | columnCount<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | columnCount<0>_MC | cpld_toplevel_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<0>_MC.SI | columnCount<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<0>_MC.D1 | 3406 | ? | 0 | 0 | columnCount<0>_MC | NULL | NULL | columnCount<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | csync_II/UIM | IV_FALSE | columnCount<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<0>_MC.D2 | 3407 | ? | 0 | 0 | columnCount<0>_MC | NULL | NULL | columnCount<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | columnCount<0>_MC.REG | columnCount<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<0>_MC.D | 3405 | ? | 0 | 0 | columnCount<0>_MC | NULL | NULL | columnCount<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<0>_MC.Q | 3404 | ? | 0 | 0 | columnCount<0>_MC | NULL | NULL | columnCount<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<2>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<2>_MC.SI | columnCount<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<2>_MC.D1 | 3413 | ? | 0 | 0 | columnCount<2>_MC | NULL | NULL | columnCount<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<2>_MC.D2 | 3412 | ? | 0 | 0 | columnCount<2>_MC | NULL | NULL | columnCount<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<2>
SPPTERM | 3 | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0>

SRFF_INSTANCE | columnCount<2>_MC.REG | columnCount<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<2>_MC.D | 3411 | ? | 0 | 0 | columnCount<2>_MC | NULL | NULL | columnCount<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<2>_MC.Q | 3410 | ? | 0 | 0 | columnCount<2>_MC | NULL | NULL | columnCount<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | lineCount<1>_MC | cpld_toplevel_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<1>_MC.SI | lineCount<1>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<1>_MC.D1 | 3418 | ? | 0 | 0 | lineCount<1>_MC | NULL | NULL | lineCount<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<1>_MC.D2 | 3417 | ? | 0 | 0 | lineCount<1>_MC | NULL | NULL | lineCount<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_FALSE | lineCount<0>
SPPTERM | 3 | IV_FALSE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0>

SRFF_INSTANCE | lineCount<1>_MC.REG | lineCount<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<1>_MC.D | 3416 | ? | 0 | 0 | lineCount<1>_MC | NULL | NULL | lineCount<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<1>_MC.Q | 3415 | ? | 0 | 0 | lineCount<1>_MC | NULL | NULL | lineCount<1>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | vsync_II | cpld_toplevel_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | vsync | 3419 | PI | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow | lineCount<0>_MC | cpld_toplevel_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<0>_MC.SI | lineCount<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<0>_MC.D1 | 3424 | ? | 0 | 0 | lineCount<0>_MC | NULL | NULL | lineCount<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | vsync_II/UIM | IV_FALSE | lineCount<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<0>_MC.D2 | 3425 | ? | 0 | 0 | lineCount<0>_MC | NULL | NULL | lineCount<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | lineCount<0>_MC.REG | lineCount<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<0>_MC.D | 3423 | ? | 0 | 0 | lineCount<0>_MC | NULL | NULL | lineCount<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<0>_MC.Q | 3422 | ? | 0 | 0 | lineCount<0>_MC | NULL | NULL | lineCount<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<3>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<3>_MC.SI | lineCount<3>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<3>_MC.D1 | 3431 | ? | 0 | 0 | lineCount<3>_MC | NULL | NULL | lineCount<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<3>_MC.D2 | 3430 | ? | 0 | 0 | lineCount<3>_MC | NULL | NULL | lineCount<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<3>
SPPTERM | 4 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<2>

SRFF_INSTANCE | lineCount<3>_MC.REG | lineCount<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<3>_MC.D | 3429 | ? | 0 | 0 | lineCount<3>_MC | NULL | NULL | lineCount<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<3>_MC.Q | 3428 | ? | 0 | 0 | lineCount<3>_MC | NULL | NULL | lineCount<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<2>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<2>_MC.SI | lineCount<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<2>_MC.D1 | 3436 | ? | 0 | 0 | lineCount<2>_MC | NULL | NULL | lineCount<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<2>_MC.D2 | 3435 | ? | 0 | 0 | lineCount<2>_MC | NULL | NULL | lineCount<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<2>
SPPTERM | 3 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0>

SRFF_INSTANCE | lineCount<2>_MC.REG | lineCount<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<2>_MC.D | 3434 | ? | 0 | 0 | lineCount<2>_MC | NULL | NULL | lineCount<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<2>_MC.Q | 3433 | ? | 0 | 0 | lineCount<2>_MC | NULL | NULL | lineCount<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<4>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<4>_MC.SI | lineCount<4>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<4>_MC.D1 | 3441 | ? | 0 | 0 | lineCount<4>_MC | NULL | NULL | lineCount<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<4>_MC.D2 | 3440 | ? | 0 | 0 | lineCount<4>_MC | NULL | NULL | lineCount<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<4>
SPPTERM | 5 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2>

SRFF_INSTANCE | lineCount<4>_MC.REG | lineCount<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<4>_MC.D | 3439 | ? | 0 | 0 | lineCount<4>_MC | NULL | NULL | lineCount<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<4>_MC.Q | 3438 | ? | 0 | 0 | lineCount<4>_MC | NULL | NULL | lineCount<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<5>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<5>_MC.SI | lineCount<5>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<5>_MC.D1 | 3447 | ? | 0 | 0 | lineCount<5>_MC | NULL | NULL | lineCount<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<5>_MC.D2 | 3446 | ? | 0 | 0 | lineCount<5>_MC | NULL | NULL | lineCount<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<5>
SPPTERM | 6 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4>

SRFF_INSTANCE | lineCount<5>_MC.REG | lineCount<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<5>_MC.D | 3445 | ? | 0 | 0 | lineCount<5>_MC | NULL | NULL | lineCount<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<5>_MC.Q | 3444 | ? | 0 | 0 | lineCount<5>_MC | NULL | NULL | lineCount<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<6>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<6>_MC.SI | lineCount<6>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<6>_MC.D1 | 3452 | ? | 0 | 0 | lineCount<6>_MC | NULL | NULL | lineCount<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<6>_MC.D2 | 3451 | ? | 0 | 0 | lineCount<6>_MC | NULL | NULL | lineCount<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<6>
SPPTERM | 7 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5>

SRFF_INSTANCE | lineCount<6>_MC.REG | lineCount<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<6>_MC.D | 3450 | ? | 0 | 0 | lineCount<6>_MC | NULL | NULL | lineCount<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<6>_MC.Q | 3449 | ? | 0 | 0 | lineCount<6>_MC | NULL | NULL | lineCount<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<7>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<7>_MC.SI | lineCount<7>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<7>_MC.D1 | 3457 | ? | 0 | 0 | lineCount<7>_MC | NULL | NULL | lineCount<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<7>_MC.D2 | 3456 | ? | 0 | 0 | lineCount<7>_MC | NULL | NULL | lineCount<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<7>
SPPTERM | 8 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6>

SRFF_INSTANCE | lineCount<7>_MC.REG | lineCount<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<7>_MC.D | 3455 | ? | 0 | 0 | lineCount<7>_MC | NULL | NULL | lineCount<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<7>_MC.Q | 3454 | ? | 0 | 0 | lineCount<7>_MC | NULL | NULL | lineCount<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<8>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<8> | 3458 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<8>_MC.Q | lineCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<8> | 3458 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<8>_MC.Q | lineCount<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<8>_MC.SI | lineCount<8>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<8> | 3458 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<8>_MC.Q | lineCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<8>_MC.D1 | 3462 | ? | 0 | 0 | lineCount<8>_MC | NULL | NULL | lineCount<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<8>_MC.D2 | 3461 | ? | 0 | 0 | lineCount<8>_MC | NULL | NULL | lineCount<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<8>
SPPTERM | 9 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_TRUE | lineCount<7>

SRFF_INSTANCE | lineCount<8>_MC.REG | lineCount<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<8>_MC.D | 3460 | ? | 0 | 0 | lineCount<8>_MC | NULL | NULL | lineCount<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<8>_MC.Q | 3459 | ? | 0 | 0 | lineCount<8>_MC | NULL | NULL | lineCount<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<4>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<4>_MC.SI | columnCount<4>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<4>_MC.D1 | 3467 | ? | 0 | 0 | columnCount<4>_MC | NULL | NULL | columnCount<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<4>_MC.D2 | 3466 | ? | 0 | 0 | columnCount<4>_MC | NULL | NULL | columnCount<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<4>
SPPTERM | 5 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2>

SRFF_INSTANCE | columnCount<4>_MC.REG | columnCount<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<4>_MC.D | 3465 | ? | 0 | 0 | columnCount<4>_MC | NULL | NULL | columnCount<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<4>_MC.Q | 3464 | ? | 0 | 0 | columnCount<4>_MC | NULL | NULL | columnCount<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<5>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<5>_MC.SI | columnCount<5>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<5>_MC.D1 | 3472 | ? | 0 | 0 | columnCount<5>_MC | NULL | NULL | columnCount<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<5>_MC.D2 | 3471 | ? | 0 | 0 | columnCount<5>_MC | NULL | NULL | columnCount<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<5>
SPPTERM | 6 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4>

SRFF_INSTANCE | columnCount<5>_MC.REG | columnCount<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<5>_MC.D | 3470 | ? | 0 | 0 | columnCount<5>_MC | NULL | NULL | columnCount<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<5>_MC.Q | 3469 | ? | 0 | 0 | columnCount<5>_MC | NULL | NULL | columnCount<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<6>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<6>_MC.SI | columnCount<6>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<6>_MC.D1 | 3477 | ? | 0 | 0 | columnCount<6>_MC | NULL | NULL | columnCount<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<6>_MC.D2 | 3476 | ? | 0 | 0 | columnCount<6>_MC | NULL | NULL | columnCount<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<6>
SPPTERM | 7 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5>

SRFF_INSTANCE | columnCount<6>_MC.REG | columnCount<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<6>_MC.D | 3475 | ? | 0 | 0 | columnCount<6>_MC | NULL | NULL | columnCount<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<6>_MC.Q | 3474 | ? | 0 | 0 | columnCount<6>_MC | NULL | NULL | columnCount<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<7>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<7>_MC.SI | columnCount<7>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<7>_MC.D1 | 3482 | ? | 0 | 0 | columnCount<7>_MC | NULL | NULL | columnCount<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<7>_MC.D2 | 3481 | ? | 0 | 0 | columnCount<7>_MC | NULL | NULL | columnCount<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<7>
SPPTERM | 8 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6>

SRFF_INSTANCE | columnCount<7>_MC.REG | columnCount<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<7>_MC.D | 3480 | ? | 0 | 0 | columnCount<7>_MC | NULL | NULL | columnCount<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<7>_MC.Q | 3479 | ? | 0 | 0 | columnCount<7>_MC | NULL | NULL | columnCount<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<8>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<8> | 3483 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<8>_MC.Q | columnCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<8> | 3483 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<8>_MC.Q | columnCount<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<8>_MC.SI | columnCount<8>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<8> | 3483 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<8>_MC.Q | columnCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<8>_MC.D1 | 3487 | ? | 0 | 0 | columnCount<8>_MC | NULL | NULL | columnCount<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<8>_MC.D2 | 3486 | ? | 0 | 0 | columnCount<8>_MC | NULL | NULL | columnCount<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<8>
SPPTERM | 9 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_TRUE | columnCount<7>

SRFF_INSTANCE | columnCount<8>_MC.REG | columnCount<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<8>_MC.D | 3485 | ? | 0 | 0 | columnCount<8>_MC | NULL | NULL | columnCount<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<8>_MC.Q | 3484 | ? | 0 | 0 | columnCount<8>_MC | NULL | NULL | columnCount<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | lineCount<9>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<9> | 3488 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<9>_MC.Q | lineCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<8> | 3458 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<8>_MC.Q | lineCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | lineCount<9> | 3488 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<9>_MC.Q | lineCount<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | lineCount<9>_MC.SI | lineCount<9>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<9> | 3488 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<9>_MC.Q | lineCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<1> | 3414 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<1>_MC.Q | lineCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<0> | 3421 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<0>_MC.Q | lineCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<3> | 3427 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<3>_MC.Q | lineCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<2> | 3432 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<2>_MC.Q | lineCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<4> | 3437 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<4>_MC.Q | lineCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<5> | 3443 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<5>_MC.Q | lineCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<6> | 3448 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<6>_MC.Q | lineCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<7> | 3453 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<7>_MC.Q | lineCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | lineCount<8> | 3458 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | lineCount<8>_MC.Q | lineCount<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | lineCount<9>_MC.D1 | 3492 | ? | 0 | 0 | lineCount<9>_MC | NULL | NULL | lineCount<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | lineCount<9>_MC.D2 | 3491 | ? | 0 | 0 | lineCount<9>_MC | NULL | NULL | lineCount<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<9>
SPPTERM | 10 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_TRUE | lineCount<7> | IV_TRUE | lineCount<8>

SRFF_INSTANCE | lineCount<9>_MC.REG | lineCount<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | lineCount<9>_MC.D | 3490 | ? | 0 | 0 | lineCount<9>_MC | NULL | NULL | lineCount<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | lineCount<9>_MC.Q | 3489 | ? | 0 | 0 | lineCount<9>_MC | NULL | NULL | lineCount<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | columnCount<9>_MC | cpld_toplevel_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<9> | 3493 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<9>_MC.Q | columnCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<8> | 3483 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<8>_MC.Q | columnCount<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | columnCount<9> | 3493 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<9>_MC.Q | columnCount<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | columnCount<9>_MC.SI | columnCount<9>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<9> | 3493 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<9>_MC.Q | columnCount<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<3> | 3392 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<3>_MC.Q | columnCount<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<1> | 3398 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<1>_MC.Q | columnCount<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<0> | 3403 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<0>_MC.Q | columnCount<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<2> | 3409 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<2>_MC.Q | columnCount<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<4> | 3463 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<4>_MC.Q | columnCount<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<5> | 3468 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<5>_MC.Q | columnCount<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<6> | 3473 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<6>_MC.Q | columnCount<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<7> | 3478 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<7>_MC.Q | columnCount<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | columnCount<8> | 3483 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | columnCount<8>_MC.Q | columnCount<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | columnCount<9>_MC.D1 | 3497 | ? | 0 | 0 | columnCount<9>_MC | NULL | NULL | columnCount<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | columnCount<9>_MC.D2 | 3496 | ? | 0 | 0 | columnCount<9>_MC | NULL | NULL | columnCount<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<9>
SPPTERM | 10 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_TRUE | columnCount<7> | IV_TRUE | columnCount<8>

SRFF_INSTANCE | columnCount<9>_MC.REG | columnCount<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | columnCount<9>_MC.D | 3495 | ? | 0 | 0 | columnCount<9>_MC | NULL | NULL | columnCount<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk4mhz_II/FCLK | 3408 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | clk4mhz_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | columnCount<9>_MC.Q | 3494 | ? | 0 | 0 | columnCount<9>_MC | NULL | NULL | columnCount<9>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | gate_w | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | gate_w_MC.Q | 3499 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | gate_w_MC.Q | gate_w_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | gate_w | 3500 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | gate_w | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | io<27>_MC | cpld_toplevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | io<27>_MC.Q | 3505 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<27>_MC.Q | io<27>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | io<27>_MC.SI | io<27>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | vsync_II/UIM | 3420 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | vsync_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | io<27>_MC.D1 | 3502 | ? | 0 | 0 | io<27>_MC | NULL | NULL | io<27>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | vsync_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | io<27>_MC.D2 | 3503 | ? | 0 | 0 | io<27>_MC | NULL | NULL | io<27>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | io<27>_MC.REG | io<27>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | io<27>_MC.D | 3501 | ? | 0 | 0 | io<27>_MC | NULL | NULL | io<27>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | io<27>_MC.Q | 3504 | ? | 0 | 0 | io<27>_MC | NULL | NULL | io<27>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | io<27> | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | io<27>_MC.Q | 3505 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<27>_MC.Q | io<27>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | io<27> | 3506 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | io<27> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | io<28>_MC | cpld_toplevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | burst_II/UIM | 3510 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | burst_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | io<28>_MC.Q | 3512 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<28>_MC.Q | io<28>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | io<28>_MC.SI | io<28>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | burst_II/UIM | 3510 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | burst_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | io<28>_MC.D1 | 3508 | ? | 0 | 0 | io<28>_MC | NULL | NULL | io<28>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | burst_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | io<28>_MC.D2 | 3509 | ? | 0 | 0 | io<28>_MC | NULL | NULL | io<28>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | io<28>_MC.REG | io<28>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | io<28>_MC.D | 3507 | ? | 0 | 0 | io<28>_MC | NULL | NULL | io<28>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | io<28>_MC.Q | 3511 | ? | 0 | 0 | io<28>_MC | NULL | NULL | io<28>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | io<28> | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | io<28>_MC.Q | 3512 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<28>_MC.Q | io<28>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | io<28> | 3513 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | io<28> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | io<29>_MC | cpld_toplevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | field_II/UIM | 3517 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | field_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | io<29>_MC.Q | 3519 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<29>_MC.Q | io<29>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | io<29>_MC.SI | io<29>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | field_II/UIM | 3517 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | field_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | io<29>_MC.D1 | 3515 | ? | 0 | 0 | io<29>_MC | NULL | NULL | io<29>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | field_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | io<29>_MC.D2 | 3516 | ? | 0 | 0 | io<29>_MC | NULL | NULL | io<29>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | io<29>_MC.REG | io<29>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | io<29>_MC.D | 3514 | ? | 0 | 0 | io<29>_MC | NULL | NULL | io<29>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | io<29>_MC.Q | 3518 | ? | 0 | 0 | io<29>_MC | NULL | NULL | io<29>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | io<29> | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | io<29>_MC.Q | 3519 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<29>_MC.Q | io<29>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | io<29> | 3520 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | io<29> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | io<30>_MC | cpld_toplevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | io<30>_MC.Q | 3525 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<30>_MC.Q | io<30>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | io<30>_MC.SI | io<30>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | io<30>_MC.D1 | 3522 | ? | 0 | 0 | io<30>_MC | NULL | NULL | io<30>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | csync_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | io<30>_MC.D2 | 3523 | ? | 0 | 0 | io<30>_MC | NULL | NULL | io<30>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | io<30>_MC.REG | io<30>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | io<30>_MC.D | 3521 | ? | 0 | 0 | io<30>_MC | NULL | NULL | io<30>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | io<30>_MC.Q | 3524 | ? | 0 | 0 | io<30>_MC | NULL | NULL | io<30>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | io<30> | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | io<30>_MC.Q | 3525 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<30>_MC.Q | io<30>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | io<30> | 3526 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | io<30> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | io<33>_MC | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | io<33>_MC.Q | 3531 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<33>_MC.Q | io<33>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | io<33>_MC.SI | io<33>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | io<33>_MC.D1 | 3529 | ? | 0 | 0 | io<33>_MC | NULL | NULL | io<33>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | io<33>_MC.D2 | 3528 | ? | 0 | 0 | io<33>_MC | NULL | NULL | io<33>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | io<33>_MC.REG | io<33>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | io<33>_MC.D | 3527 | ? | 0 | 0 | io<33>_MC | NULL | NULL | io<33>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | io<33>_MC.Q | 3530 | ? | 0 | 0 | io<33>_MC | NULL | NULL | io<33>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | io<33> | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | io<33>_MC.Q | 3531 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | io<33>_MC.Q | io<33>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | io<33> | 3532 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | io<33> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | led<0>_MC | cpld_toplevel_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led<0>_MC.Q | 3537 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | led<0>_MC.Q | led<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | led<0>_MC.SI | led<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led<0>_MC.D1 | 3535 | ? | 0 | 0 | led<0>_MC | NULL | NULL | led<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led<0>_MC.D2 | 3534 | ? | 0 | 0 | led<0>_MC | NULL | NULL | led<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | led<0>_MC.REG | led<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led<0>_MC.D | 3533 | ? | 0 | 0 | led<0>_MC | NULL | NULL | led<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led<0>_MC.Q | 3536 | ? | 0 | 0 | led<0>_MC | NULL | NULL | led<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | led<0> | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led<0>_MC.Q | 3537 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | led<0>_MC.Q | led<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led<0> | 3538 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | led<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | led<1>_MC | cpld_toplevel_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | led<1>_MC.Q | 3543 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | led<1>_MC.Q | led<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | led<1>_MC.SI | led<1>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | led<1>_MC.D1 | 3541 | ? | 0 | 0 | led<1>_MC | NULL | NULL | led<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | led<1>_MC.D2 | 3540 | ? | 0 | 0 | led<1>_MC | NULL | NULL | led<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | led<1>_MC.REG | led<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | led<1>_MC.D | 3539 | ? | 0 | 0 | led<1>_MC | NULL | NULL | led<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | led<1>_MC.Q | 3542 | ? | 0 | 0 | led<1>_MC | NULL | NULL | led<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | led<1> | cpld_toplevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | led<1>_MC.Q | 3543 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | led<1>_MC.Q | led<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | led<1> | 3544 | PO | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | led<1> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | gate_b_MC | 1 | NULL | 0 | gate_b | 1 | 38 | 49152
FBPIN | 2 | gate_w_MC | 1 | NULL | 0 | gate_w | 1 | 37 | 49152
FBPIN | 3 | lineCount<4>_MC | 1 | NULL | 0 | NULL | 0 | 36 | 49152
FBPIN | 4 | lineCount<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | columnCount<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | lineCount<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | columnCount<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | lineCount<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | columnCount<4>_MC | 1 | NULL | 0 | NULL | 0 | 34 | 53248
FBPIN | 10 | io<33>_MC | 1 | NULL | 0 | io<33> | 1 | 33 | 53248
FBPIN | 11 | lineCount<5>_MC | 1 | NULL | 0 | NULL | 0 | 32 | 53248
FBPIN | 12 | columnCount<5>_MC | 1 | NULL | 0 | NULL | 0 | 31 | 53248
FBPIN | 13 | io<30>_MC | 1 | NULL | 0 | io<30> | 1 | 30 | 51200
FBPIN | 14 | lineCount<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | columnCount<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | columnCount<9>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | csync_II | 1 | NULL | 0 | 39 | 49152
FBPIN | 2 | NULL | 0 | field_II | 1 | NULL | 0 | 40 | 49152
FBPIN | 3 | lineCount<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | lineCount<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | NULL | 0 | burst_II | 1 | NULL | 0 | 41 | 49152
FBPIN | 6 | NULL | 0 | vsync_II | 1 | NULL | 0 | 42 | 49152
FBPIN | 9 | lineCount<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | NULL | 0 | clk4mhz_II | 1 | NULL | 0 | 1 | 57344
FBPIN | 11 | columnCount<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | lineCount<3>_MC | 1 | NULL | 0 | NULL | 0 | 3 | 49152
FBPIN | 14 | columnCount<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | columnCount<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | columnCount<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | io<29>_MC | 1 | NULL | 0 | io<29> | 1 | 29 | 49152
FBPIN | 2 | io<28>_MC | 1 | NULL | 0 | io<28> | 1 | 28 | 49152
FBPIN | 3 | io<27>_MC | 1 | NULL | 0 | io<27> | 1 | 27 | 49152
FBPIN | 12 | led<0>_MC | 1 | NULL | 0 | led<0> | 1 | 20 | 49152
FBPIN | 14 | led<1>_MC | 1 | NULL | 0 | led<1> | 1 | 19 | 49152

FB_INSTANCE | FOOBAR4_ | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR5_ | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | cpld_toplevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 3442 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | cpld_toplevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | csync_II/UIM | 3397 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | csync_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3426 | ? | 0 | 0 | cpld_toplevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | csync_II/UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | cpld_toplevel_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 38
PLA_TERM | 0 | 
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 1 | 
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 2 | 
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 3 | 
SPPTERM | 17 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<2> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | csync_II/UIM
PLA_TERM | 5 | 
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<2> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 6 | 
SPPTERM | 18 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_FALSE | lineCount<1> | IV_FALSE | lineCount<3> | IV_FALSE | lineCount<2> | IV_FALSE | lineCount<4> | IV_FALSE | lineCount<5> | IV_FALSE | lineCount<6> | IV_TRUE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 7 | 
SPPTERM | 17 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 8 | 
SPPTERM | 18 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_FALSE | columnCount<2> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 9 | 
SPPTERM | 18 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<1> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 10 | 
SPPTERM | 18 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<2> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 11 | 
SPPTERM | 18 | IV_TRUE | columnCount<3> | IV_FALSE | columnCount<2> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 12 | 
SPPTERM | 19 | IV_FALSE | columnCount<3> | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | lineCount<1> | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_FALSE | lineCount<7> | IV_FALSE | lineCount<8> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_FALSE | columnCount<7> | IV_FALSE | columnCount<8> | IV_FALSE | lineCount<9> | IV_FALSE | columnCount<9>
PLA_TERM | 13 | 
SPPTERM | 10 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_TRUE | columnCount<7> | IV_TRUE | columnCount<8>
PLA_TERM | 14 | 
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<9>
PLA_TERM | 15 | 
SPPTERM | 9 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6> | IV_TRUE | columnCount<7>
PLA_TERM | 16 | 
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<8>
PLA_TERM | 17 | 
SPPTERM | 10 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_TRUE | lineCount<7> | IV_TRUE | lineCount<8>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<9>
PLA_TERM | 19 | 
SPPTERM | 9 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6> | IV_TRUE | lineCount<7>
PLA_TERM | 20 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<8>
PLA_TERM | 21 | 
SPPTERM | 8 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5> | IV_TRUE | columnCount<6>
PLA_TERM | 22 | 
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<7>
PLA_TERM | 23 | 
SPPTERM | 8 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5> | IV_TRUE | lineCount<6>
PLA_TERM | 24 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<7>
PLA_TERM | 25 | 
SPPTERM | 7 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4> | IV_TRUE | columnCount<5>
PLA_TERM | 26 | 
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<6>
PLA_TERM | 27 | 
SPPTERM | 7 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4> | IV_TRUE | lineCount<5>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<6>
PLA_TERM | 29 | 
SPPTERM | 6 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2> | IV_TRUE | columnCount<4>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<5>
PLA_TERM | 31 | 
SPPTERM | 6 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2> | IV_TRUE | lineCount<4>
PLA_TERM | 32 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<5>
PLA_TERM | 33 | 
SPPTERM | 5 | IV_TRUE | columnCount<3> | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<4>
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<3> | IV_TRUE | lineCount<2>
PLA_TERM | 36 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<4>
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | csync_II/UIM

PLA | FOOBAR2_ | 15
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | csync_II/UIM | IV_FALSE | columnCount<1> | IV_TRUE | columnCount<0>
PLA_TERM | 1 | 
SPPTERM | 3 | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_FALSE | columnCount<0>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_TRUE | csync_II/UIM | IV_TRUE | columnCount<2>
PLA_TERM | 3 | 
SPPTERM | 3 | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | csync_II/UIM
PLA_TERM | 5 | 
SPPTERM | 2 | IV_TRUE | columnCount<3> | IV_TRUE | csync_II/UIM
PLA_TERM | 6 | 
SPPTERM | 4 | IV_FALSE | csync_II/UIM | IV_TRUE | columnCount<1> | IV_TRUE | columnCount<0> | IV_TRUE | columnCount<2>
PLA_TERM | 7 | 
SPPTERM | 3 | IV_FALSE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0>
PLA_TERM | 8 | 
SPPTERM | 3 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_FALSE | lineCount<0>
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<2>
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0>
PLA_TERM | 11 | 
SPPTERM | 4 | IV_TRUE | lineCount<1> | IV_FALSE | vsync_II/UIM | IV_TRUE | lineCount<0> | IV_TRUE | lineCount<2>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | vsync_II/UIM | IV_TRUE | lineCount<3>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_FALSE | vsync_II/UIM | IV_FALSE | lineCount<0>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_FALSE | csync_II/UIM | IV_FALSE | columnCount<0>

PLA | FOOBAR3_ | 3
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | field_II/UIM
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | burst_II/UIM
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | vsync_II/UIM

BUSINFO | IO<33:27> | 7 | 0 | 2 | io<27> | 6 | io<28> | 5 | io<29> | 4 | io<30> | 3 | io<31> | 2 | io<32> | 1 | io<33> | 0
BUSINFO | LED<1:0> | 2 | 0 | 1 | led<0> | 1 | led<1> | 0

IOSTD | LVCMOS33
burst | LVCMOS33
clk4mhz | LVCMOS33
csync | LVCMOS33
field | LVCMOS33
gate_b | LVCMOS33
vsync | LVCMOS33
gate_w | LVCMOS33
io<27> | LVCMOS33
io<28> | LVCMOS33
io<29> | LVCMOS33
io<30> | LVCMOS33
io<33> | LVCMOS33
led<0> | LVCMOS33
led<1> | LVCMOS33


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | lineCount<3> | NULL | 1 | lineCount<0> | NULL | 3 | columnCount<5> | NULL | 4 | columnCount<0> | NULL | 5 | lineCount<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 6 | columnCount<1> | NULL | 7 | lineCount<4> | NULL | 8 | columnCount<2> | NULL | 9 | columnCount<3> | NULL | 10 | lineCount<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 12 | csync | 39 | 13 | lineCount<8> | NULL | 14 | lineCount<1> | NULL | 15 | columnCount<9> | NULL | 16 | columnCount<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 17 | lineCount<5> | NULL | 18 | columnCount<6> | NULL | 20 | columnCount<8> | NULL | 21 | lineCount<9> | NULL | 22 | lineCount<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 26 | vsync | 42 | 29 | columnCount<7> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 92 | 88 | -1 | 75 | 95 | 82 | 94 | 66 | 93 | 90 | 67 | -1 | 16 | 71 | 83 | 79 | 72 | 74 | 68 | -1 | 78 | 77 | 69 | -1 | -1 | -1 | 21 | -1 | -1 | 70 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | lineCount<3> | NULL | 1 | lineCount<0> | NULL | 3 | vsync | 42 | 4 | columnCount<0> | NULL | 5 | lineCount<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 6 | columnCount<1> | NULL | 7 | csync | 39 | 8 | columnCount<2> | NULL | 9 | columnCount<3> | NULL | 14 | lineCount<1> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 92 | 88 | -1 | 21 | 95 | 82 | 94 | 16 | 93 | 90 | -1 | -1 | -1 | -1 | 83 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 3 | vsync | 42 | 4 | field | 40 | 7 | burst | 41

FB_IMUX_INDEX | FOOBAR3_ | -1 | -1 | -1 | 21 | 17 | -1 | -1 | 20 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | clk4mhz | 2 | 2
