       Out: {d_out}                        VHDL   

