{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562796977319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562796977320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 19:16:17 2019 " "Processing started: Wed Jul 10 19:16:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562796977320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562796977320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562796977320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562796977640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula_control/ula_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula_control/ula_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_control-ULA_control_arch " "Found design unit 1: ULA_control-ULA_control_arch" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978111 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_control " "Found entity 1: ULA_control" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978115 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memintr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memintr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memintr-SYN " "Found design unit 1: memintr-SYN" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978119 ""} { "Info" "ISGN_ENTITY_NAME" "1 memIntr " "Found entity 1: memIntr" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978121 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978121 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX/MUX-2-1.vhd " "Entity \"MUX\" obtained from \"../MUX/MUX-2-1.vhd\" instead of from Quartus II megafunction library" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1562796978125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/mux/mux-2-1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/mux/mux-2-1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Found design unit 1: MUX-MUX_arch" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978125 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Found design unit 1: control-control_arch" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978129 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/adder/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder_arch " "Found design unit 1: Adder-Adder_arch" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978132 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/xregs/xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xregs-xregs_arch " "Found design unit 1: xregs-xregs_arch" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978135 ""} { "Info" "ISGN_ENTITY_NAME" "1 xregs " "Found entity 1: xregs" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/reg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/xregs/reg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pkg " "Found design unit 1: reg_pkg" {  } { { "../xregs/reg_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/reg_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_arch " "Found design unit 1: ula-ula_arch" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/rv_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/ula/rv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv_pkg " "Found design unit 1: rv_pkg" {  } { { "../ula/rv_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/rv_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/genimm32/genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/genimm32/genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_arch " "Found design unit 1: genImm32-genImm32_arch" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978146 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-processor_arch " "Found design unit 1: processor-processor_arch" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978150 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_tb-processor_arch " "Found design unit 1: processor_tb-processor_arch" {  } { { "processor_tb.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978153 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562796978214 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_pc processor.vhd(19) " "VHDL Signal Declaration warning at processor.vhd(19): used implicit default value for signal \"reset_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562796978216 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_control processor.vhd(50) " "Verilog HDL or VHDL warning at processor.vhd(50): object \"MemRead_control\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562796978216 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_adder processor.vhd(66) " "VHDL Signal Declaration warning at processor.vhd(66): used implicit default value for signal \"PC_adder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562796978216 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "and_Branch processor.vhd(140) " "VHDL Signal Declaration warning at processor.vhd(140): used explicit default value for signal \"and_Branch\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562796978216 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "concat_instr processor.vhd(143) " "VHDL Signal Declaration warning at processor.vhd(143): used explicit default value for signal \"concat_instr\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562796978216 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:RegisterPC " "Elaborating entity \"PC\" for hierarchy \"PC:RegisterPC\"" {  } { { "processor.vhd" "RegisterPC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:AdderPC " "Elaborating entity \"Adder\" for hierarchy \"Adder:AdderPC\"" {  } { { "processor.vhd" "AdderPC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MuxWherePC " "Elaborating entity \"MUX\" for hierarchy \"MUX:MuxWherePC\"" {  } { { "processor.vhd" "MuxWherePC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memIntr memIntr:Mem_Instrunctions " "Elaborating entity \"memIntr\" for hierarchy \"memIntr:Mem_Instrunctions\"" {  } { { "processor.vhd" "Mem_Instrunctions" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\"" {  } { { "memIntr.vhd" "altsyncram_component" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\"" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component " "Instantiated megafunction \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Colors_text.mif " "Parameter \"init_file\" = \"Colors_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978275 ""}  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562796978275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ui1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ui1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ui1 " "Found entity 1: altsyncram_2ui1" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ui1 memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated " "Elaborating entity \"altsyncram_2ui1\" for hierarchy \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Controller " "Elaborating entity \"control\" for hierarchy \"control:Controller\"" {  } { { "processor.vhd" "Controller" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xregs xregs:RegBank " "Elaborating entity \"xregs\" for hierarchy \"xregs:RegBank\"" {  } { { "processor.vhd" "RegBank" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978372 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs xregs.vhd(34) " "VHDL Process Statement warning at xregs.vhd(34): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562796978382 "|processor|xregs:RegBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:Imm_Gen " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:Imm_Gen\"" {  } { { "processor.vhd" "Imm_Gen" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_control ULA_control:ULA_Controller " "Elaborating entity \"ULA_control\" for hierarchy \"ULA_control:ULA_Controller\"" {  } { { "processor.vhd" "ULA_Controller" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ALU " "Elaborating entity \"ula\" for hierarchy \"ula:ALU\"" {  } { { "processor.vhd" "ALU" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memData memData:Mem_Data " "Elaborating entity \"memData\" for hierarchy \"memData:Mem_Data\"" {  } { { "processor.vhd" "Mem_Data" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memData:Mem_Data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memData:Mem_Data\|altsyncram:altsyncram_component\"" {  } { { "memData.vhd" "altsyncram_component" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memData:Mem_Data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memData:Mem_Data\|altsyncram:altsyncram_component\"" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memData:Mem_Data\|altsyncram:altsyncram_component " "Instantiated megafunction \"memData:Mem_Data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Colors_data.mif " "Parameter \"init_file\" = \"Colors_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978407 ""}  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562796978407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsi1 " "Found entity 1: altsyncram_nsi1" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562796978479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562796978479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsi1 memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated " "Elaborating entity \"altsyncram_nsi1\" for hierarchy \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562796978480 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[0\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[1\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[2\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[3\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[4\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[5\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[6\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[7\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[8\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[9\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[10\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[11\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[12\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[13\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[14\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[15\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[16\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[17\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[18\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[19\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[20\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[21\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[22\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[23\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[24\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[25\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[26\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[27\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[28\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[29\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[30\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[31\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[0\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[1\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[2\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[3\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[4\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[5\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[6\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[7\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[8\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[9\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[10\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[11\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[12\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[13\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[14\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[15\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[16\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[17\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[18\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[19\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[20\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[21\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[22\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[23\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[24\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[25\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[26\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[27\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[28\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[29\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[30\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[31\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796978688 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1562796978688 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1562796978688 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1096 " "1096 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562796979001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562796979178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796979178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "masterClock " "No output dependent on input pin \"masterClock\"" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796979252 "|processor|masterClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flipflopClock " "No output dependent on input pin \"flipflopClock\"" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562796979252 "|processor|flipflopClock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1562796979252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562796979252 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562796979252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562796979252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562796979311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 19:16:19 2019 " "Processing ended: Wed Jul 10 19:16:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562796979311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562796979311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562796979311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562796979311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562796980440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562796980441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 19:16:20 2019 " "Processing started: Wed Jul 10 19:16:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562796980441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562796980441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562796980441 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562796980526 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1562796980526 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1562796980527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1562796980604 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processor EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design processor" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1562796980710 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562796980751 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562796980751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562796980837 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562796980846 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562796981013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562796981013 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562796981013 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562796981015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562796981015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562796981015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562796981015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562796981015 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562796981015 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562796981016 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "masterClock " "Pin masterClock not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { masterClock } } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 9 0 0 } } { "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { masterClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562796981265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flipflopClock " "Pin flipflopClock not assigned to an exact location on the device" {  } { { "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { flipflopClock } } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 10 0 0 } } { "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flipflopClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562796981265 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1562796981265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562796981468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562796981469 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1562796981469 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1562796981469 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562796981470 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1562796981470 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562796981470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562796981471 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562796981472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562796981472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562796981472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562796981472 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562796981473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562796981473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1562796981474 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562796981474 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1562796981475 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1562796981475 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562796981475 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562796981475 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1562796981475 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562796981475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562796981479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562796982717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562796982759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562796982765 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562796982890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562796982890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562796983271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "D:/Quartus/ProjetoFinal/Final_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1562796983672 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562796983672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562796983741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1562796983742 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1562796983742 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562796983742 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1562796983746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562796983841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562796983998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562796984113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562796984263 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562796984616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/ProjetoFinal/Final_Project/output_files/processor.fit.smsg " "Generated suppressed messages file D:/Quartus/ProjetoFinal/Final_Project/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562796984925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562796985479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 19:16:25 2019 " "Processing ended: Wed Jul 10 19:16:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562796985479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562796985479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562796985479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562796985479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562796986358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562796986358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 19:16:26 2019 " "Processing started: Wed Jul 10 19:16:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562796986358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562796986358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562796986358 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562796987112 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562796987136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562796987451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 19:16:27 2019 " "Processing ended: Wed Jul 10 19:16:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562796987451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562796987451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562796987451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562796987451 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562796988044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562796988511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562796988928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 19:16:28 2019 " "Processing started: Wed Jul 10 19:16:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562796988928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562796988928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562796988928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1562796989020 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562796989134 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1562796989185 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1562796989185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1562796989479 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562796989479 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1562796989480 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1562796989480 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1562796989480 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1562796989480 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1562796989481 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1562796989486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1562796989488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1562796989526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1562796989549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1562796989828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562796989861 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1562796989861 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1562796989861 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1562796989861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796989880 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1562796989887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562796990061 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1562796990061 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1562796990061 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1562796990061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796990064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796990066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796990072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796990075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562796990077 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562796990547 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562796990547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562796990657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 19:16:30 2019 " "Processing ended: Wed Jul 10 19:16:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562796990657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562796990657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562796990657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562796990657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562796991565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562796991565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 19:16:31 2019 " "Processing started: Wed Jul 10 19:16:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562796991565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562796991565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562796991565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_85c_slow.vho D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_85c_slow.vho in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796991944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_0c_slow.vho D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_0c_slow.vho in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796991966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_fast.vho D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_fast.vho in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796991990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vho D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor.vho in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796992016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_85c_vhd_slow.sdo D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796992039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_0c_vhd_slow.sdo D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796992064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_vhd_fast.sdo D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796992088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_vhd.sdo D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/ simulation " "Generated file processor_vhd.sdo in folder \"D:/Quartus/ProjetoFinal/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562796992109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562796992173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 19:16:32 2019 " "Processing ended: Wed Jul 10 19:16:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562796992173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562796992173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562796992173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562796992173 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562796992763 ""}
