{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 15:39:44 2018 " "Info: Processing started: Tue May 22 15:39:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMALL_V14 -c SMALL_V14 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SMALL_V14 -c SMALL_V14" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../motorcontrol_20110630/PI_ver_db.v " "Warning: Can't analyze file -- file ../motorcontrol_20110630/PI_ver_db.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../motorcontrol_20110630/timer_ver_db.v " "Warning: Can't analyze file -- file ../motorcontrol_20110630/timer_ver_db.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../motorcontrol_20110630/code_mt_db.v " "Warning: Can't analyze file -- file ../motorcontrol_20110630/code_mt_db.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../motorcontrol_20110630/code_db.v " "Warning: Can't analyze file -- file ../motorcontrol_20110630/code_db.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../motorcontrol_20110414/shoot.v " "Warning: Can't analyze file -- file ../motorcontrol_20110414/shoot.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adgetnew2_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adgetnew2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adgetnew2_0 " "Info: Found entity 1: adgetnew2_0" {  } { { "adgetnew2_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2_0.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwm_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_2 " "Info: Found entity 1: PWM_2" {  } { { "PWM_2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/PWM_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_1 " "Info: Found entity 1: motor_1" {  } { { "motor_1.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor_1.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_2_infra_pwm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwm_2_infra_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_2_infra_pwm " "Info: Found entity 1: PWM_2_infra_pwm" {  } { { "PWM_2_infra_pwm.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/PWM_2_infra_pwm.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shoot_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_timer " "Info: Found entity 1: shoot_timer" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_timer_shoot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shoot_timer_shoot.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_timer_shoot " "Info: Found entity 1: shoot_timer_shoot" {  } { { "shoot_timer_shoot.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer_shoot.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_0 " "Info: Found entity 1: motor_0" {  } { { "motor_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor_0.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor " "Info: Found entity 1: motor" {  } { { "motor.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_timer_chip.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shoot_timer_chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_timer_chip " "Info: Found entity 1: shoot_timer_chip" {  } { { "shoot_timer_chip.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer_chip.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adgetnew2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adgetnew2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adgetnew2 " "Info: Found entity 1: adgetnew2" {  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_4 " "Info: Found entity 1: motor_4" {  } { { "motor_4.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor_4.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_2 " "Info: Found entity 1: motor_2" {  } { { "motor_2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor_2.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_3 " "Info: Found entity 1: motor_3" {  } { { "motor_3.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor_3.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_v14.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file small_v14.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SMALL_V14 " "Info: Found entity 1: SMALL_V14" {  } { { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkdi.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdi " "Info: Found entity 1: clkdi" {  } { { "clkdi.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/clkdi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shootcount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shootcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShootCount " "Info: Found entity 1: ShootCount" {  } { { "ShootCount.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/ShootCount.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shootsave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shootsave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShootSave " "Info: Found entity 1: ShootSave" {  } { { "ShootSave.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/ShootSave.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../motorcontrol_20110630/dataprocess_db.v " "Warning: Can't analyze file -- file ../motorcontrol_20110630/dataprocess_db.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../motorcontrol_20110630/OpenOrCloseLoop_db.v " "Warning: Can't analyze file -- file ../motorcontrol_20110630/OpenOrCloseLoop_db.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgeset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file judgeset.v" { { "Info" "ISGN_ENTITY_NAME" "1 judgeSet " "Info: Found entity 1: judgeSet" {  } { { "judgeSet.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/judgeSet.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SMALL_V14 " "Info: Elaborating entity \"SMALL_V14\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "small14_cpu.v 38 38 " "Warning: Using design file small14_cpu.v, which is not specified as a design file for the current project, but contains definitions for 38 design units and 38 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_2_infra_pwm_avalon_slave_0_arbitrator " "Info: Found entity 1: PWM_2_infra_pwm_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adgetnew2_0_avalon_slave_0_arbitrator " "Info: Found entity 2: adgetnew2_0_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 285 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_jtag_debug_module_arbitrator " "Info: Found entity 3: cpu_0_jtag_debug_module_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 556 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_data_master_arbitrator " "Info: Found entity 4: cpu_0_data_master_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 999 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_instruction_master_arbitrator " "Info: Found entity 5: cpu_0_instruction_master_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 1955 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 epcs_flash_controller_0_epcs_control_port_arbitrator " "Info: Found entity 6: epcs_flash_controller_0_epcs_control_port_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 2248 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info: Found entity 7: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 2699 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 motor_0_avalon_slave_0_arbitrator " "Info: Found entity 8: motor_0_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 3010 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 motor_1_avalon_slave_0_arbitrator " "Info: Found entity 9: motor_1_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 3289 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 motor_2_avalon_slave_0_arbitrator " "Info: Found entity 10: motor_2_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 3568 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 motor_3_avalon_slave_0_arbitrator " "Info: Found entity 11: motor_3_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 3847 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 motor_4_avalon_slave_0_arbitrator " "Info: Found entity 12: motor_4_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 4126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 pio_buzzer_s1_arbitrator " "Info: Found entity 13: pio_buzzer_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 4405 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 pio_hull_fault1_s1_arbitrator " "Info: Found entity 14: pio_hull_fault1_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 4678 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 pio_hull_fault2_s1_arbitrator " "Info: Found entity 15: pio_hull_fault2_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 4933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 pio_hull_fault3_s1_arbitrator " "Info: Found entity 16: pio_hull_fault3_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 5188 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 pio_hull_fault4_s1_arbitrator " "Info: Found entity 17: pio_hull_fault4_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 5443 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 pio_infra_s1_arbitrator " "Info: Found entity 18: pio_infra_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 5698 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 pio_led_s1_arbitrator " "Info: Found entity 19: pio_led_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 5979 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 pio_nF2401_in_s1_arbitrator " "Info: Found entity 20: pio_nF2401_in_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 6252 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 pio_nF2401_inout_s1_arbitrator " "Info: Found entity 21: pio_nF2401_inout_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 6533 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 pio_nF2401_out_s1_arbitrator " "Info: Found entity 22: pio_nF2401_out_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 6806 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 pio_reset_9557_s1_arbitrator " "Info: Found entity 23: pio_reset_9557_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 7079 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 pio_scl_24_s1_arbitrator " "Info: Found entity 24: pio_scl_24_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 7352 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 pio_scl_9557_s1_arbitrator " "Info: Found entity 25: pio_scl_9557_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 7625 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 pio_sda_24_s1_arbitrator " "Info: Found entity 26: pio_sda_24_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 7898 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 pio_sda_9557_s1_arbitrator " "Info: Found entity 27: pio_sda_9557_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 8171 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 pio_shoot_off_s1_arbitrator " "Info: Found entity 28: pio_shoot_off_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 8444 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module " "Info: Found entity 29: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 8699 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module " "Info: Found entity 30: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9047 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 sdram_0_s1_arbitrator " "Info: Found entity 31: sdram_0_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9395 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 shoot_timer_chip_avalon_slave_0_arbitrator " "Info: Found entity 32: shoot_timer_chip_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9905 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 shoot_timer_shoot_avalon_slave_0_arbitrator " "Info: Found entity 33: shoot_timer_shoot_avalon_slave_0_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 10174 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 sysid_control_slave_arbitrator " "Info: Found entity 34: sysid_control_slave_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 10443 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 timer_0_s1_arbitrator " "Info: Found entity 35: timer_0_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 10692 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 timer_watchdog_s1_arbitrator " "Info: Found entity 36: timer_watchdog_s1_arbitrator" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 10973 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 SMALL14_CPU_reset_clk_0_domain_synch_module " "Info: Found entity 37: SMALL14_CPU_reset_clk_0_domain_synch_module" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 11262 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 SMALL14_CPU " "Info: Found entity 38: SMALL14_CPU" {  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 11307 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMALL14_CPU SMALL14_CPU:inst1 " "Info: Elaborating entity \"SMALL14_CPU\" for hierarchy \"SMALL14_CPU:inst1\"" {  } { { "SMALL_V14.bdf" "inst1" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_2_infra_pwm_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|PWM_2_infra_pwm_avalon_slave_0_arbitrator:the_PWM_2_infra_pwm_avalon_slave_0 " "Info: Elaborating entity \"PWM_2_infra_pwm_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|PWM_2_infra_pwm_avalon_slave_0_arbitrator:the_PWM_2_infra_pwm_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_PWM_2_infra_pwm_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12049 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_2_infra_pwm SMALL14_CPU:inst1\|PWM_2_infra_pwm:the_PWM_2_infra_pwm " "Info: Elaborating entity \"PWM_2_infra_pwm\" for hierarchy \"SMALL14_CPU:inst1\|PWM_2_infra_pwm:the_PWM_2_infra_pwm\"" {  } { { "small14_cpu.v" "the_PWM_2_infra_pwm" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12060 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_2 SMALL14_CPU:inst1\|PWM_2_infra_pwm:the_PWM_2_infra_pwm\|PWM_2:pwm_2_infra_pwm " "Info: Elaborating entity \"PWM_2\" for hierarchy \"SMALL14_CPU:inst1\|PWM_2_infra_pwm:the_PWM_2_infra_pwm\|PWM_2:pwm_2_infra_pwm\"" {  } { { "PWM_2_infra_pwm.v" "pwm_2_infra_pwm" { Text "C:/RoboCup_2018/SMALL_V18_Canada/PWM_2_infra_pwm.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adgetnew2_0_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|adgetnew2_0_avalon_slave_0_arbitrator:the_adgetnew2_0_avalon_slave_0 " "Info: Elaborating entity \"adgetnew2_0_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|adgetnew2_0_avalon_slave_0_arbitrator:the_adgetnew2_0_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_adgetnew2_0_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12083 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adgetnew2_0 SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0 " "Info: Elaborating entity \"adgetnew2_0\" for hierarchy \"SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\"" {  } { { "small14_cpu.v" "the_adgetnew2_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12098 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adgetnew2 SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0 " "Info: Elaborating entity \"adgetnew2\" for hierarchy \"SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\"" {  } { { "adgetnew2_0.v" "adgetnew2_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2_0.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adgetnew2.v(54) " "Warning (10230): Verilog HDL assignment warning at adgetnew2.v(54): truncated value with size 32 to match size of target (9)" {  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adgetnew2.v(109) " "Warning (10230): Verilog HDL assignment warning at adgetnew2.v(109): truncated value with size 32 to match size of target (6)" {  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adgetnew2.v(151) " "Warning (10230): Verilog HDL assignment warning at adgetnew2.v(151): truncated value with size 32 to match size of target (6)" {  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator SMALL14_CPU:inst1\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info: Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "small14_cpu.v" "the_cpu_0_jtag_debug_module" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator SMALL14_CPU:inst1\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info: Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "small14_cpu.v" "the_cpu_0_data_master" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12357 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator SMALL14_CPU:inst1\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Info: Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "small14_cpu.v" "the_cpu_0_instruction_master" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 28 28 " "Info: Found 28 design units, including 28 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Info: Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Info: Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_bht_module " "Info: Found entity 3: cpu_0_bht_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_a_module " "Info: Found entity 4: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_register_bank_b_module " "Info: Found entity 5: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_dc_tag_module " "Info: Found entity 6: cpu_0_dc_tag_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_dc_data_module " "Info: Found entity 7: cpu_0_dc_data_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 389 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_dc_victim_module " "Info: Found entity 8: cpu_0_dc_victim_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_debug " "Info: Found entity 9: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 639 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_ocimem " "Info: Found entity 11: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 729 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_avalon_reg " "Info: Found entity 12: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 872 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_break " "Info: Found entity 13: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 963 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_xbrk " "Info: Found entity 14: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 1254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_dbrk " "Info: Found entity 15: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 1511 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_itrace " "Info: Found entity 16: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 1696 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_td_mode " "Info: Found entity 17: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 1992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_dtrace " "Info: Found entity 18: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2056 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_compute_tm_count " "Info: Found entity 19: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_oci_fifowp_inc " "Info: Found entity 20: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_fifocount_inc " "Info: Found entity 21: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_oci_fifo " "Info: Found entity 22: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci_pib " "Info: Found entity 23: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2799 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0_traceram_lpm_dram_bdp_component_module " "Info: Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2864 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_0_nios2_oci_im " "Info: Found entity 25: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_0_nios2_performance_monitors " "Info: Found entity 26: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3084 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_0_nios2_oci " "Info: Found entity 27: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3097 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu_0 " "Info: Found entity 28: cpu_0" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1963) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1963): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1965) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1965): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2115) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2115): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(3013) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(3013): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 SMALL14_CPU:inst1\|cpu_0:the_cpu_0 " "Info: Elaborating entity \"cpu_0\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\"" {  } { { "small14_cpu.v" "the_cpu_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.v 1 1 " "Warning: Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info: Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Info: Elaborating entity \"cpu_0_test_bench\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 5918 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Info: Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.v" "cpu_0_ic_data" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 6943 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcd1 " "Info: Found entity 1: altsyncram_lcd1" {  } { { "db/altsyncram_lcd1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_lcd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lcd1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_lcd1:auto_generated " "Info: Elaborating entity \"altsyncram_lcd1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_lcd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Info: Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.v" "cpu_0_ic_tag" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 7009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_0_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Info: Parameter \"width_a\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Info: Parameter \"width_b\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 120 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5g1 " "Info: Found entity 1: altsyncram_k5g1" {  } { { "db/altsyncram_k5g1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_k5g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k5g1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_k5g1:auto_generated " "Info: Elaborating entity \"altsyncram_k5g1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_k5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_bht_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht " "Info: Elaborating entity \"cpu_0_bht_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\"" {  } { { "cpu_0.v" "cpu_0_bht" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 7213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 183 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_bht_ram.mif " "Info: Parameter \"init_file\" = \"cpu_0_bht_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 183 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsf1 " "Info: Found entity 1: altsyncram_hsf1" {  } { { "db/altsyncram_hsf1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_hsf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsf1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_hsf1:auto_generated " "Info: Elaborating entity \"altsyncram_hsf1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_hsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Info: Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.v" "cpu_0_register_bank_a" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 7359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 243 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 243 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_haf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_haf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_haf1 " "Info: Found entity 1: altsyncram_haf1" {  } { { "db/altsyncram_haf1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_haf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_haf1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_haf1:auto_generated " "Info: Elaborating entity \"altsyncram_haf1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_haf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Info: Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.v" "cpu_0_register_bank_b" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 7380 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 303 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 303 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iaf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iaf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iaf1 " "Info: Found entity 1: altsyncram_iaf1" {  } { { "db/altsyncram_iaf1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_iaf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iaf1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iaf1:auto_generated " "Info: Elaborating entity \"altsyncram_iaf1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iaf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_tag_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag " "Info: Elaborating entity \"cpu_0_dc_tag_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\"" {  } { { "cpu_0.v" "cpu_0_dc_tag" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 7813 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 363 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_dc_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_0_dc_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Info: Parameter \"width_a\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info: Parameter \"width_b\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 363 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1hf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hf1 " "Info: Found entity 1: altsyncram_1hf1" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_1hf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hf1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1hf1:auto_generated " "Info: Elaborating entity \"altsyncram_1hf1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1hf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_data_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data " "Info: Elaborating entity \"cpu_0_dc_data_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\"" {  } { { "cpu_0.v" "cpu_0_dc_data" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 7867 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 426 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 426 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jcf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jcf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jcf1 " "Info: Found entity 1: altsyncram_jcf1" {  } { { "db/altsyncram_jcf1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_jcf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jcf1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_jcf1:auto_generated " "Info: Elaborating entity \"altsyncram_jcf1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_jcf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_victim_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim " "Info: Elaborating entity \"cpu_0_dc_victim_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\"" {  } { { "cpu_0.v" "cpu_0_dc_victim" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 7883 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 489 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Info: Parameter \"numwords_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Info: Parameter \"widthad_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 489 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2d1 " "Info: Found entity 1: altsyncram_i2d1" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_i2d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2d1 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i2d1:auto_generated " "Info: Elaborating entity \"altsyncram_i2d1\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_mult_cell.v 1 1 " "Warning: Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Info: Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Info: Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.v" "the_cpu_0_mult_cell" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9759 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_mult_cell.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_dfr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_dfr2 " "Info: Found entity 1: mult_add_dfr2" {  } { { "db/mult_add_dfr2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_add_dfr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_dfr2 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated " "Info: Elaborating entity \"mult_add_dfr2\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_br81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_br81 " "Info: Found entity 1: ded_mult_br81" {  } { { "db/ded_mult_br81.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/ded_mult_br81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_br81 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1 " "Info: Elaborating entity \"ded_mult_br81\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\"" {  } { { "db/mult_add_dfr2.tdf" "ded_mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_add_dfr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_br81.tdf" "pre_result" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/ded_mult_br81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_mult_cell.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ffr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ffr2 " "Info: Found entity 1: mult_add_ffr2" {  } { { "db/mult_add_ffr2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_add_ffr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ffr2 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ffr2:auto_generated " "Info: Elaborating entity \"mult_add_ffr2\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ffr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Info: Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Info: Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_debug" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Info: Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_ocimem" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 842 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 693 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 693 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l872.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l872.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l872 " "Info: Found entity 1: altsyncram_l872" {  } { { "db/altsyncram_l872.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_l872.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l872 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_l872:auto_generated " "Info: Elaborating entity \"altsyncram_l872\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_l872:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Info: Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_avalon_reg" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Info: Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_break" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_xbrk" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dbrk" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Info: Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dtrace" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Info: Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_fifo" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.v 1 1 " "Warning: Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info: Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Info: Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2453 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_0_oci_test_bench " "Warning: Entity \"cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2453 0 0 } }  } 0 0 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Info: Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_pib" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Info: Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_im" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n802.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n802 " "Info: Found entity 1: altsyncram_n802" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n802 SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated " "Info: Elaborating entity \"altsyncram_n802\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.v" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info: Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_tck" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "cpu_0_jtag_debug_module_phy" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_epcs_control_port_arbitrator SMALL14_CPU:inst1\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port " "Info: Elaborating entity \"epcs_flash_controller_0_epcs_control_port_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\"" {  } { { "small14_cpu.v" "the_epcs_flash_controller_0_epcs_control_port" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "epcs_flash_controller_0.v 2 2 " "Warning: Using design file epcs_flash_controller_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 epcs_flash_controller_0_sub " "Info: Found entity 1: epcs_flash_controller_0_sub" {  } { { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 epcs_flash_controller_0 " "Info: Found entity 2: epcs_flash_controller_0" {  } { { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 421 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "epcs_flash_controller_0.v(401) " "Warning (10037): Verilog HDL or VHDL warning at epcs_flash_controller_0.v(401): conditional expression evaluates to a constant" {  } { { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0 SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0 " "Info: Elaborating entity \"epcs_flash_controller_0\" for hierarchy \"SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\"" {  } { { "small14_cpu.v" "the_epcs_flash_controller_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12482 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_sub SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub " "Info: Elaborating entity \"epcs_flash_controller_0_sub\" for hierarchy \"SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub\"" {  } { { "epcs_flash_controller_0.v" "the_epcs_flash_controller_0_sub" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 543 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_flash_controller_0_boot_rom.hex " "Info: Parameter \"init_file\" = \"epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 543 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tj41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tj41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tj41 " "Info: Found entity 1: altsyncram_tj41" {  } { { "db/altsyncram_tj41.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_tj41.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tj41 SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_tj41:auto_generated " "Info: Elaborating entity \"altsyncram_tj41\" for hierarchy \"SMALL14_CPU:inst1\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_tj41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator SMALL14_CPU:inst1\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "small14_cpu.v" "the_jtag_uart_0_avalon_jtag_slave" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12515 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.v 7 7 " "Warning: Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info: Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info: Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info: Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info: Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info: Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0 " "Info: Elaborating entity \"jtag_uart_0\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "small14_cpu.v" "the_jtag_uart_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12531 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Info: Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_w" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "wfifo" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Info: Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Info: Elaborating entity \"scfifo_aq21\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Info: Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Info: Elaborating entity \"a_dpfifo_h031\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Info: Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_4n7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Info: Elaborating entity \"cntr_4n7\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Info: Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/dpram_ek21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Info: Elaborating entity \"dpram_ek21\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Info: Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_i0m1\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/dpram_ek21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Info: Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_omb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Info: Elaborating entity \"cntr_omb\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Info: Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_r" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "jtag_uart_0_alt_jtag_atlantic" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Instantiated megafunction \"SMALL14_CPU:inst1\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_0_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0 " "Info: Elaborating entity \"motor_0_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_motor_0_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12556 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_0 SMALL14_CPU:inst1\|motor_0:the_motor_0 " "Info: Elaborating entity \"motor_0\" for hierarchy \"SMALL14_CPU:inst1\|motor_0:the_motor_0\"" {  } { { "small14_cpu.v" "the_motor_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12577 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor SMALL14_CPU:inst1\|motor_0:the_motor_0\|motor:motor_0 " "Info: Elaborating entity \"motor\" for hierarchy \"SMALL14_CPU:inst1\|motor_0:the_motor_0\|motor:motor_0\"" {  } { { "motor_0.v" "motor_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor_0.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_1_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0 " "Info: Elaborating entity \"motor_1_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_motor_1_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12602 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_1 SMALL14_CPU:inst1\|motor_1:the_motor_1 " "Info: Elaborating entity \"motor_1\" for hierarchy \"SMALL14_CPU:inst1\|motor_1:the_motor_1\"" {  } { { "small14_cpu.v" "the_motor_1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12623 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_2_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0 " "Info: Elaborating entity \"motor_2_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_motor_2_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_2 SMALL14_CPU:inst1\|motor_2:the_motor_2 " "Info: Elaborating entity \"motor_2\" for hierarchy \"SMALL14_CPU:inst1\|motor_2:the_motor_2\"" {  } { { "small14_cpu.v" "the_motor_2" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12669 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_3_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0 " "Info: Elaborating entity \"motor_3_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_motor_3_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12694 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_3 SMALL14_CPU:inst1\|motor_3:the_motor_3 " "Info: Elaborating entity \"motor_3\" for hierarchy \"SMALL14_CPU:inst1\|motor_3:the_motor_3\"" {  } { { "small14_cpu.v" "the_motor_3" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12715 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_4_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0 " "Info: Elaborating entity \"motor_4_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_motor_4_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12740 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_4 SMALL14_CPU:inst1\|motor_4:the_motor_4 " "Info: Elaborating entity \"motor_4\" for hierarchy \"SMALL14_CPU:inst1\|motor_4:the_motor_4\"" {  } { { "small14_cpu.v" "the_motor_4" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12761 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_buzzer_s1_arbitrator SMALL14_CPU:inst1\|pio_buzzer_s1_arbitrator:the_pio_buzzer_s1 " "Info: Elaborating entity \"pio_buzzer_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_buzzer_s1_arbitrator:the_pio_buzzer_s1\"" {  } { { "small14_cpu.v" "the_pio_buzzer_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12785 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_buzzer.v 1 1 " "Warning: Using design file pio_buzzer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_buzzer " "Info: Found entity 1: pio_buzzer" {  } { { "pio_buzzer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_buzzer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_buzzer SMALL14_CPU:inst1\|pio_buzzer:the_pio_buzzer " "Info: Elaborating entity \"pio_buzzer\" for hierarchy \"SMALL14_CPU:inst1\|pio_buzzer:the_pio_buzzer\"" {  } { { "small14_cpu.v" "the_pio_buzzer" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12797 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault1_s1_arbitrator SMALL14_CPU:inst1\|pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1 " "Info: Elaborating entity \"pio_hull_fault1_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1\"" {  } { { "small14_cpu.v" "the_pio_hull_fault1_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12817 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_hull_fault1.v 1 1 " "Warning: Using design file pio_hull_fault1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_hull_fault1 " "Info: Found entity 1: pio_hull_fault1" {  } { { "pio_hull_fault1.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault1 SMALL14_CPU:inst1\|pio_hull_fault1:the_pio_hull_fault1 " "Info: Elaborating entity \"pio_hull_fault1\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault1:the_pio_hull_fault1\"" {  } { { "small14_cpu.v" "the_pio_hull_fault1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12826 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault2_s1_arbitrator SMALL14_CPU:inst1\|pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1 " "Info: Elaborating entity \"pio_hull_fault2_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1\"" {  } { { "small14_cpu.v" "the_pio_hull_fault2_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12846 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_hull_fault2.v 1 1 " "Warning: Using design file pio_hull_fault2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_hull_fault2 " "Info: Found entity 1: pio_hull_fault2" {  } { { "pio_hull_fault2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault2 SMALL14_CPU:inst1\|pio_hull_fault2:the_pio_hull_fault2 " "Info: Elaborating entity \"pio_hull_fault2\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault2:the_pio_hull_fault2\"" {  } { { "small14_cpu.v" "the_pio_hull_fault2" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12855 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault3_s1_arbitrator SMALL14_CPU:inst1\|pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1 " "Info: Elaborating entity \"pio_hull_fault3_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1\"" {  } { { "small14_cpu.v" "the_pio_hull_fault3_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12875 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_hull_fault3.v 1 1 " "Warning: Using design file pio_hull_fault3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_hull_fault3 " "Info: Found entity 1: pio_hull_fault3" {  } { { "pio_hull_fault3.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault3.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault3 SMALL14_CPU:inst1\|pio_hull_fault3:the_pio_hull_fault3 " "Info: Elaborating entity \"pio_hull_fault3\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault3:the_pio_hull_fault3\"" {  } { { "small14_cpu.v" "the_pio_hull_fault3" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12884 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault4_s1_arbitrator SMALL14_CPU:inst1\|pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1 " "Info: Elaborating entity \"pio_hull_fault4_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1\"" {  } { { "small14_cpu.v" "the_pio_hull_fault4_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12904 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_hull_fault4.v 1 1 " "Warning: Using design file pio_hull_fault4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_hull_fault4 " "Info: Found entity 1: pio_hull_fault4" {  } { { "pio_hull_fault4.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault4.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_hull_fault4 SMALL14_CPU:inst1\|pio_hull_fault4:the_pio_hull_fault4 " "Info: Elaborating entity \"pio_hull_fault4\" for hierarchy \"SMALL14_CPU:inst1\|pio_hull_fault4:the_pio_hull_fault4\"" {  } { { "small14_cpu.v" "the_pio_hull_fault4" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12913 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_infra_s1_arbitrator SMALL14_CPU:inst1\|pio_infra_s1_arbitrator:the_pio_infra_s1 " "Info: Elaborating entity \"pio_infra_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_infra_s1_arbitrator:the_pio_infra_s1\"" {  } { { "small14_cpu.v" "the_pio_infra_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12939 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_infra.v 1 1 " "Warning: Using design file pio_infra.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_infra " "Info: Found entity 1: pio_infra" {  } { { "pio_infra.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_infra.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_infra SMALL14_CPU:inst1\|pio_infra:the_pio_infra " "Info: Elaborating entity \"pio_infra\" for hierarchy \"SMALL14_CPU:inst1\|pio_infra:the_pio_infra\"" {  } { { "small14_cpu.v" "the_pio_infra" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12952 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led_s1_arbitrator SMALL14_CPU:inst1\|pio_led_s1_arbitrator:the_pio_led_s1 " "Info: Elaborating entity \"pio_led_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_led_s1_arbitrator:the_pio_led_s1\"" {  } { { "small14_cpu.v" "the_pio_led_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_led.v 1 1 " "Warning: Using design file pio_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_led " "Info: Found entity 1: pio_led" {  } { { "pio_led.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_led.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led SMALL14_CPU:inst1\|pio_led:the_pio_led " "Info: Elaborating entity \"pio_led\" for hierarchy \"SMALL14_CPU:inst1\|pio_led:the_pio_led\"" {  } { { "small14_cpu.v" "the_pio_led" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12988 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_nF2401_in_s1_arbitrator SMALL14_CPU:inst1\|pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1 " "Info: Elaborating entity \"pio_nF2401_in_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1\"" {  } { { "small14_cpu.v" "the_pio_nF2401_in_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13014 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_nf2401_in.v 1 1 " "Warning: Using design file pio_nf2401_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_nF2401_in " "Info: Found entity 1: pio_nF2401_in" {  } { { "pio_nf2401_in.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_nf2401_in.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_nF2401_in SMALL14_CPU:inst1\|pio_nF2401_in:the_pio_nF2401_in " "Info: Elaborating entity \"pio_nF2401_in\" for hierarchy \"SMALL14_CPU:inst1\|pio_nF2401_in:the_pio_nF2401_in\"" {  } { { "small14_cpu.v" "the_pio_nF2401_in" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13027 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_nF2401_inout_s1_arbitrator SMALL14_CPU:inst1\|pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1 " "Info: Elaborating entity \"pio_nF2401_inout_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1\"" {  } { { "small14_cpu.v" "the_pio_nF2401_inout_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13051 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_nf2401_inout.v 1 1 " "Warning: Using design file pio_nf2401_inout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_nF2401_inout " "Info: Found entity 1: pio_nF2401_inout" {  } { { "pio_nf2401_inout.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_nf2401_inout.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_nF2401_inout SMALL14_CPU:inst1\|pio_nF2401_inout:the_pio_nF2401_inout " "Info: Elaborating entity \"pio_nF2401_inout\" for hierarchy \"SMALL14_CPU:inst1\|pio_nF2401_inout:the_pio_nF2401_inout\"" {  } { { "small14_cpu.v" "the_pio_nF2401_inout" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13063 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_nF2401_out_s1_arbitrator SMALL14_CPU:inst1\|pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1 " "Info: Elaborating entity \"pio_nF2401_out_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1\"" {  } { { "small14_cpu.v" "the_pio_nF2401_out_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13087 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_nf2401_out.v 1 1 " "Warning: Using design file pio_nf2401_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_nF2401_out " "Info: Found entity 1: pio_nF2401_out" {  } { { "pio_nf2401_out.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_nf2401_out.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_nF2401_out SMALL14_CPU:inst1\|pio_nF2401_out:the_pio_nF2401_out " "Info: Elaborating entity \"pio_nF2401_out\" for hierarchy \"SMALL14_CPU:inst1\|pio_nF2401_out:the_pio_nF2401_out\"" {  } { { "small14_cpu.v" "the_pio_nF2401_out" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13099 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_reset_9557_s1_arbitrator SMALL14_CPU:inst1\|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1 " "Info: Elaborating entity \"pio_reset_9557_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1\"" {  } { { "small14_cpu.v" "the_pio_reset_9557_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_reset_9557.v 1 1 " "Warning: Using design file pio_reset_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_reset_9557 " "Info: Found entity 1: pio_reset_9557" {  } { { "pio_reset_9557.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_reset_9557.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_reset_9557 SMALL14_CPU:inst1\|pio_reset_9557:the_pio_reset_9557 " "Info: Elaborating entity \"pio_reset_9557\" for hierarchy \"SMALL14_CPU:inst1\|pio_reset_9557:the_pio_reset_9557\"" {  } { { "small14_cpu.v" "the_pio_reset_9557" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_scl_24_s1_arbitrator SMALL14_CPU:inst1\|pio_scl_24_s1_arbitrator:the_pio_scl_24_s1 " "Info: Elaborating entity \"pio_scl_24_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_scl_24_s1_arbitrator:the_pio_scl_24_s1\"" {  } { { "small14_cpu.v" "the_pio_scl_24_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_scl_24.v 1 1 " "Warning: Using design file pio_scl_24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_scl_24 " "Info: Found entity 1: pio_scl_24" {  } { { "pio_scl_24.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_scl_24.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_scl_24 SMALL14_CPU:inst1\|pio_scl_24:the_pio_scl_24 " "Info: Elaborating entity \"pio_scl_24\" for hierarchy \"SMALL14_CPU:inst1\|pio_scl_24:the_pio_scl_24\"" {  } { { "small14_cpu.v" "the_pio_scl_24" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_scl_9557_s1_arbitrator SMALL14_CPU:inst1\|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1 " "Info: Elaborating entity \"pio_scl_9557_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1\"" {  } { { "small14_cpu.v" "the_pio_scl_9557_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_scl_9557.v 1 1 " "Warning: Using design file pio_scl_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_scl_9557 " "Info: Found entity 1: pio_scl_9557" {  } { { "pio_scl_9557.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_scl_9557.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_scl_9557 SMALL14_CPU:inst1\|pio_scl_9557:the_pio_scl_9557 " "Info: Elaborating entity \"pio_scl_9557\" for hierarchy \"SMALL14_CPU:inst1\|pio_scl_9557:the_pio_scl_9557\"" {  } { { "small14_cpu.v" "the_pio_scl_9557" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_sda_24_s1_arbitrator SMALL14_CPU:inst1\|pio_sda_24_s1_arbitrator:the_pio_sda_24_s1 " "Info: Elaborating entity \"pio_sda_24_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_sda_24_s1_arbitrator:the_pio_sda_24_s1\"" {  } { { "small14_cpu.v" "the_pio_sda_24_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_sda_24.v 1 1 " "Warning: Using design file pio_sda_24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_sda_24 " "Info: Found entity 1: pio_sda_24" {  } { { "pio_sda_24.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_sda_24.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_sda_24 SMALL14_CPU:inst1\|pio_sda_24:the_pio_sda_24 " "Info: Elaborating entity \"pio_sda_24\" for hierarchy \"SMALL14_CPU:inst1\|pio_sda_24:the_pio_sda_24\"" {  } { { "small14_cpu.v" "the_pio_sda_24" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_sda_9557_s1_arbitrator SMALL14_CPU:inst1\|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1 " "Info: Elaborating entity \"pio_sda_9557_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1\"" {  } { { "small14_cpu.v" "the_pio_sda_9557_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_sda_9557.v 1 1 " "Warning: Using design file pio_sda_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_sda_9557 " "Info: Found entity 1: pio_sda_9557" {  } { { "pio_sda_9557.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_sda_9557.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_sda_9557 SMALL14_CPU:inst1\|pio_sda_9557:the_pio_sda_9557 " "Info: Elaborating entity \"pio_sda_9557\" for hierarchy \"SMALL14_CPU:inst1\|pio_sda_9557:the_pio_sda_9557\"" {  } { { "small14_cpu.v" "the_pio_sda_9557" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_shoot_off_s1_arbitrator SMALL14_CPU:inst1\|pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1 " "Info: Elaborating entity \"pio_shoot_off_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1\"" {  } { { "small14_cpu.v" "the_pio_shoot_off_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_shoot_off.v 1 1 " "Warning: Using design file pio_shoot_off.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_shoot_off " "Info: Found entity 1: pio_shoot_off" {  } { { "pio_shoot_off.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pio_shoot_off.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_shoot_off SMALL14_CPU:inst1\|pio_shoot_off:the_pio_shoot_off " "Info: Elaborating entity \"pio_shoot_off\" for hierarchy \"SMALL14_CPU:inst1\|pio_shoot_off:the_pio_shoot_off\"" {  } { { "small14_cpu.v" "the_pio_shoot_off" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_s1_arbitrator SMALL14_CPU:inst1\|sdram_0_s1_arbitrator:the_sdram_0_s1 " "Info: Elaborating entity \"sdram_0_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|sdram_0_s1_arbitrator:the_sdram_0_s1\"" {  } { { "small14_cpu.v" "the_sdram_0_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13349 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module SMALL14_CPU:inst1\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module\" for hierarchy \"SMALL14_CPU:inst1\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\"" {  } { { "small14_cpu.v" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9677 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module SMALL14_CPU:inst1\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module\" for hierarchy \"SMALL14_CPU:inst1\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\"" {  } { { "small14_cpu.v" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9715 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_0.v 2 2 " "Warning: Using design file sdram_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Info: Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Info: Found entity 2: sdram_0" {  } { { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(313) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(313): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 313 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(323) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(323): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(333) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(333): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(677) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(677): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 677 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0 SMALL14_CPU:inst1\|sdram_0:the_sdram_0 " "Info: Elaborating entity \"sdram_0\" for hierarchy \"SMALL14_CPU:inst1\|sdram_0:the_sdram_0\"" {  } { { "small14_cpu.v" "the_sdram_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13373 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_input_efifo_module SMALL14_CPU:inst1\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module " "Info: Elaborating entity \"sdram_0_input_efifo_module\" for hierarchy \"SMALL14_CPU:inst1\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\"" {  } { { "sdram_0.v" "the_sdram_0_input_efifo_module" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shoot_timer_chip_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0 " "Info: Elaborating entity \"shoot_timer_chip_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_shoot_timer_chip_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shoot_timer_chip SMALL14_CPU:inst1\|shoot_timer_chip:the_shoot_timer_chip " "Info: Elaborating entity \"shoot_timer_chip\" for hierarchy \"SMALL14_CPU:inst1\|shoot_timer_chip:the_shoot_timer_chip\"" {  } { { "small14_cpu.v" "the_shoot_timer_chip" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13407 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shoot_timer SMALL14_CPU:inst1\|shoot_timer_chip:the_shoot_timer_chip\|shoot_timer:shoot_timer_chip " "Info: Elaborating entity \"shoot_timer\" for hierarchy \"SMALL14_CPU:inst1\|shoot_timer_chip:the_shoot_timer_chip\|shoot_timer:shoot_timer_chip\"" {  } { { "shoot_timer_chip.v" "shoot_timer_chip" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer_chip.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shoot_timer_shoot_avalon_slave_0_arbitrator SMALL14_CPU:inst1\|shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0 " "Info: Elaborating entity \"shoot_timer_shoot_avalon_slave_0_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0\"" {  } { { "small14_cpu.v" "the_shoot_timer_shoot_avalon_slave_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shoot_timer_shoot SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot " "Info: Elaborating entity \"shoot_timer_shoot\" for hierarchy \"SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\"" {  } { { "small14_cpu.v" "the_shoot_timer_shoot" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13441 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator SMALL14_CPU:inst1\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "small14_cpu.v" "the_sysid_control_slave" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13460 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid SMALL14_CPU:inst1\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"SMALL14_CPU:inst1\|sysid:the_sysid\"" {  } { { "small14_cpu.v" "the_sysid" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13466 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0_s1_arbitrator SMALL14_CPU:inst1\|timer_0_s1_arbitrator:the_timer_0_s1 " "Info: Elaborating entity \"timer_0_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|timer_0_s1_arbitrator:the_timer_0_s1\"" {  } { { "small14_cpu.v" "the_timer_0_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13492 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_0.v 1 1 " "Warning: Using design file timer_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_0 " "Info: Found entity 1: timer_0" {  } { { "timer_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0 SMALL14_CPU:inst1\|timer_0:the_timer_0 " "Info: Elaborating entity \"timer_0\" for hierarchy \"SMALL14_CPU:inst1\|timer_0:the_timer_0\"" {  } { { "small14_cpu.v" "the_timer_0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_watchdog_s1_arbitrator SMALL14_CPU:inst1\|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1 " "Info: Elaborating entity \"timer_watchdog_s1_arbitrator\" for hierarchy \"SMALL14_CPU:inst1\|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1\"" {  } { { "small14_cpu.v" "the_timer_watchdog_s1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13532 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_watchdog.v 1 1 " "Warning: Using design file timer_watchdog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_watchdog " "Info: Found entity 1: timer_watchdog" {  } { { "timer_watchdog.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_watchdog.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_watchdog SMALL14_CPU:inst1\|timer_watchdog:the_timer_watchdog " "Info: Elaborating entity \"timer_watchdog\" for hierarchy \"SMALL14_CPU:inst1\|timer_watchdog:the_timer_watchdog\"" {  } { { "small14_cpu.v" "the_timer_watchdog" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13545 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMALL14_CPU_reset_clk_0_domain_synch_module SMALL14_CPU:inst1\|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch " "Info: Elaborating entity \"SMALL14_CPU_reset_clk_0_domain_synch_module\" for hierarchy \"SMALL14_CPU:inst1\|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch\"" {  } { { "small14_cpu.v" "SMALL14_CPU_reset_clk_0_domain_synch" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 13554 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altpll0.v 1 1 " "Warning: Using design file altpll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/altpll0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "SMALL_V14.bdf" "inst" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 40 120 360 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "C:/RoboCup_2018/SMALL_V18_Canada/altpll0.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/altpll0.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Info: Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/altpll0.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nfa2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_nfa2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nfa2 " "Info: Found entity 1: altpll_nfa2" {  } { { "db/altpll_nfa2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nfa2 altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated " "Info: Elaborating entity \"altpll_nfa2\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "motorcontrol.bdf 1 1 " "Warning: Using design file motorcontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motorcontrol " "Info: Found entity 1: motorcontrol" {  } { { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorcontrol motorcontrol:inst2 " "Info: Elaborating entity \"motorcontrol\" for hierarchy \"motorcontrol:inst2\"" {  } { { "SMALL_V14.bdf" "inst2" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 224 1160 1368 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "33035.bdf 1 1 " "Warning: Using design file 33035.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 33035 " "Info: Found entity 1: 33035" {  } { { "33035.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "33035 motorcontrol:inst2\|33035:inst12 " "Info: Elaborating entity \"33035\" for hierarchy \"motorcontrol:inst2\|33035:inst12\"" {  } { { "motorcontrol.bdf" "inst12" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 160 1416 1616 352 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst14 " "Warning: Block or symbol \"AND3\" of instance \"inst14\" overlaps another block or symbol" {  } { { "33035.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { { -72 704 768 -24 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_counter.v 1 1 " "Warning: Using design file pwm_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_counter " "Info: Found entity 1: pwm_counter" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_counter motorcontrol:inst2\|33035:inst12\|pwm_counter:inst12 " "Info: Elaborating entity \"pwm_counter\" for hierarchy \"motorcontrol:inst2\|33035:inst12\|pwm_counter:inst12\"" {  } { { "33035.bdf" "inst12" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { { 192 256 384 320 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "period pwm_counter.v(8) " "Warning (10240): Verilog HDL Always Construct warning at pwm_counter.v(8): inferring latch(es) for variable \"period\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[0\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[0\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[1\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[1\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[2\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[2\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[3\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[3\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[4\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[4\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[5\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[5\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[6\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[6\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[7\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[7\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[8\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[8\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[9\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[9\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[10\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[10\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[11\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[11\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[12\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[12\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[13\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[13\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[14\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[14\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[15\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[15\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[16\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[16\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[17\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[17\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[18\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[18\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[19\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[19\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[20\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[20\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[21\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[21\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[22\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[22\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[23\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[23\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[24\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[24\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[25\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[25\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[26\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[26\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[27\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[27\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[28\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[28\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[29\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[29\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[30\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[30\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[31\] pwm_counter.v(8) " "Info (10041): Inferred latch for \"period\[31\]\" at pwm_counter.v(8)" {  } { { "pwm_counter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "i2t.v 1 1 " "Warning: Using design file i2t.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2t " "Info: Found entity 1: I2t" {  } { { "i2t.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/i2t.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2t motorcontrol:inst2\|33035:inst12\|I2t:inst7 " "Info: Elaborating entity \"I2t\" for hierarchy \"motorcontrol:inst2\|33035:inst12\|I2t:inst7\"" {  } { { "33035.bdf" "inst7" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { { 344 424 552 440 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "one_bit_filter.v 1 1 " "Warning: Using design file one_bit_filter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_filter " "Info: Found entity 1: one_bit_filter" {  } { { "one_bit_filter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/one_bit_filter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_filter motorcontrol:inst2\|33035:inst12\|one_bit_filter:inst1 " "Info: Elaborating entity \"one_bit_filter\" for hierarchy \"motorcontrol:inst2\|33035:inst12\|one_bit_filter:inst1\"" {  } { { "33035.bdf" "inst1" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { { 456 272 384 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mc33035_ver_62.v 1 1 " "Warning: Using design file mc33035_ver_62.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MC33035_ver_62 " "Info: Found entity 1: MC33035_ver_62" {  } { { "mc33035_ver_62.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/mc33035_ver_62.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC33035_ver_62 motorcontrol:inst2\|33035:inst12\|MC33035_ver_62:inst2 " "Info: Elaborating entity \"MC33035_ver_62\" for hierarchy \"motorcontrol:inst2\|33035:inst12\|MC33035_ver_62:inst2\"" {  } { { "33035.bdf" "inst2" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { { -32 536 632 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hull_check.v(11) " "Warning (10268): Verilog HDL information at hull_check.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hull_check.v 1 1 " "Warning: Using design file hull_check.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HULL_CHECK " "Info: Found entity 1: HULL_CHECK" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HULL_CHECK motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10 " "Info: Elaborating entity \"HULL_CHECK\" for hierarchy \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\"" {  } { { "33035.bdf" "inst10" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { { -224 584 680 -64 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hallfilter.v 1 1 " "Warning: Using design file hallfilter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hallfilter " "Info: Found entity 1: hallfilter" {  } { { "hallfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hallfilter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hallfilter motorcontrol:inst2\|33035:inst12\|hallfilter:inst " "Info: Elaborating entity \"hallfilter\" for hierarchy \"motorcontrol:inst2\|33035:inst12\|hallfilter:inst\"" {  } { { "33035.bdf" "inst" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf" { { 32 264 384 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "openorcloseloop.v 1 1 " "Warning: Using design file openorcloseloop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OpenOrCloseLoop " "Info: Found entity 1: OpenOrCloseLoop" {  } { { "openorcloseloop.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/openorcloseloop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpenOrCloseLoop motorcontrol:inst2\|OpenOrCloseLoop:inst27 " "Info: Elaborating entity \"OpenOrCloseLoop\" for hierarchy \"motorcontrol:inst2\|OpenOrCloseLoop:inst27\"" {  } { { "motorcontrol.bdf" "inst27" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 440 1136 1320 600 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dataprocess.v 1 1 " "Warning: Using design file dataprocess.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dataprocess " "Info: Found entity 1: dataprocess" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataprocess motorcontrol:inst2\|dataprocess:inst6 " "Info: Elaborating entity \"dataprocess\" for hierarchy \"motorcontrol:inst2\|dataprocess:inst6\"" {  } { { "motorcontrol.bdf" "inst6" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 520 872 1072 648 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "limit dataprocess.v(14) " "Warning (10240): Verilog HDL Always Construct warning at dataprocess.v(14): inferring latch(es) for variable \"limit\", which holds its previous value in one or more paths through the always construct" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limit dataprocess.v(52) " "Warning (10235): Verilog HDL Always Construct warning at dataprocess.v(52): variable \"limit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limit dataprocess.v(53) " "Warning (10235): Verilog HDL Always Construct warning at dataprocess.v(53): variable \"limit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[0\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[0\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[1\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[1\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[2\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[2\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[3\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[3\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[4\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[4\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[5\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[5\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[6\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[6\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[7\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[7\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[8\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[8\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[9\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[9\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[10\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[10\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[11\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[11\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[12\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[12\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[13\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[13\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[14\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[14\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[15\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[15\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[16\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[16\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[17\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[17\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[18\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[18\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[19\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[19\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[20\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[20\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[21\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[21\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[22\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[22\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[23\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[23\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[24\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[24\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[25\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[25\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[26\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[26\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[27\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[27\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[28\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[28\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[29\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[29\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[30\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[30\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[31\] dataprocess.v(14) " "Info (10041): Inferred latch for \"limit\[31\]\" at dataprocess.v(14)" {  } { { "dataprocess.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controlstate.v 1 1 " "Warning: Using design file controlstate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controlstate " "Info: Found entity 1: controlstate" {  } { { "controlstate.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlstate motorcontrol:inst2\|controlstate:inst5 " "Info: Elaborating entity \"controlstate\" for hierarchy \"motorcontrol:inst2\|controlstate:inst5\"" {  } { { "motorcontrol.bdf" "inst5" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 760 -56 72 952 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controlstate.v(27) " "Info (10264): Verilog HDL Case Statement information at controlstate.v(27): all case item expressions in this case statement are onehot" {  } { { "controlstate.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_ver.v 1 1 " "Warning: Using design file timer_ver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_ver " "Info: Found entity 1: timer_ver" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ver motorcontrol:inst2\|timer_ver:inst7 " "Info: Elaborating entity \"timer_ver\" for hierarchy \"motorcontrol:inst2\|timer_ver:inst7\"" {  } { { "motorcontrol.bdf" "inst7" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 816 -216 -104 912 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trig_time timer_ver.v(7) " "Warning (10240): Verilog HDL Always Construct warning at timer_ver.v(7): inferring latch(es) for variable \"trig_time\", which holds its previous value in one or more paths through the always construct" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[0\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[0\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[1\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[1\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[2\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[2\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[3\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[3\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[4\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[4\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[5\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[5\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[6\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[6\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[7\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[7\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[8\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[8\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[9\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[9\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[10\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[10\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[11\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[11\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[12\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[12\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[13\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[13\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[14\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[14\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[15\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[15\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[16\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[16\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[17\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[17\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[18\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[18\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[19\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[19\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[20\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[20\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[21\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[21\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[22\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[22\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[23\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[23\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[24\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[24\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[25\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[25\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[26\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[26\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[27\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[27\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[28\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[28\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[29\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[29\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[30\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[30\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[31\] timer_ver.v(7) " "Info (10041): Inferred latch for \"trig_time\[31\]\" at timer_ver.v(7)" {  } { { "timer_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "switchdata.v 1 1 " "Warning: Using design file switchdata.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchData " "Info: Found entity 1: SwitchData" {  } { { "switchdata.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/switchdata.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchData motorcontrol:inst2\|SwitchData:inst20 " "Info: Elaborating entity \"SwitchData\" for hierarchy \"motorcontrol:inst2\|SwitchData:inst20\"" {  } { { "motorcontrol.bdf" "inst20" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 96 184 376 224 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 meanfilter.v(63) " "Warning (10229): Verilog HDL Expression warning at meanfilter.v(63): truncated literal to match 3 bits" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "meanfilter.v 1 1 " "Warning: Using design file meanfilter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 meanfilter " "Info: Found entity 1: meanfilter" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meanfilter motorcontrol:inst2\|meanfilter:inst26 " "Info: Elaborating entity \"meanfilter\" for hierarchy \"motorcontrol:inst2\|meanfilter:inst26\"" {  } { { "motorcontrol.bdf" "inst26" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 384 280 464 512 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data2 meanfilter.v(55) " "Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable \"data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data3 meanfilter.v(55) " "Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable \"data3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data4 meanfilter.v(55) " "Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable \"data4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data5 meanfilter.v(55) " "Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable \"data5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data6 meanfilter.v(55) " "Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable \"data6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data7 meanfilter.v(55) " "Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable \"data7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data8 meanfilter.v(55) " "Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable \"data8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "code_mt.v 1 1 " "Warning: Using design file code_mt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 code_mt " "Info: Found entity 1: code_mt" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_mt motorcontrol:inst2\|code_mt:inst8 " "Info: Elaborating entity \"code_mt\" for hierarchy \"motorcontrol:inst2\|code_mt:inst8\"" {  } { { "motorcontrol.bdf" "inst8" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 368 -48 96 528 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "preDir code_mt.v(8) " "Warning (10036): Verilog HDL or VHDL warning at code_mt.v(8): object \"preDir\" assigned a value but never read" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "code.v 1 1 " "Warning: Using design file code.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 code " "Info: Found entity 1: code" {  } { { "code.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code motorcontrol:inst2\|code:inst22 " "Info: Elaborating entity \"code\" for hierarchy \"motorcontrol:inst2\|code:inst22\"" {  } { { "motorcontrol.bdf" "inst22" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 16 -40 96 176 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "add_ver.v 1 1 " "Warning: Using design file add_ver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_ver " "Info: Found entity 1: ADD_ver" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_ver motorcontrol:inst2\|ADD_ver:inst10 " "Info: Elaborating entity \"ADD_ver\" for hierarchy \"motorcontrol:inst2\|ADD_ver:inst10\"" {  } { { "motorcontrol.bdf" "inst10" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 592 672 840 720 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "limit add_ver.v(6) " "Warning (10240): Verilog HDL Always Construct warning at add_ver.v(6): inferring latch(es) for variable \"limit\", which holds its previous value in one or more paths through the always construct" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limit add_ver.v(27) " "Warning (10235): Verilog HDL Always Construct warning at add_ver.v(27): variable \"limit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limit add_ver.v(29) " "Warning (10235): Verilog HDL Always Construct warning at add_ver.v(29): variable \"limit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[0\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[0\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[1\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[1\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[2\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[2\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[3\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[3\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[4\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[4\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[5\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[5\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[6\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[6\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[7\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[7\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[8\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[8\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[9\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[9\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[10\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[10\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[11\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[11\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[12\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[12\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[13\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[13\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[14\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[14\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[15\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[15\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[16\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[16\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[17\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[17\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[18\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[18\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[19\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[19\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[20\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[20\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[21\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[21\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[22\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[22\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[23\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[23\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[24\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[24\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[25\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[25\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[26\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[26\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[27\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[27\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[28\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[28\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[29\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[29\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[30\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[30\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[31\] add_ver.v(6) " "Info (10041): Inferred latch for \"limit\[31\]\" at add_ver.v(6)" {  } { { "add_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "delta_limit.v 1 1 " "Warning: Using design file delta_limit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delta_limit " "Info: Found entity 1: delta_limit" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_limit motorcontrol:inst2\|delta_limit:inst " "Info: Elaborating entity \"delta_limit\" for hierarchy \"motorcontrol:inst2\|delta_limit:inst\"" {  } { { "motorcontrol.bdf" "inst" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 592 400 584 720 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delta_max delta_limit.v(8) " "Warning (10240): Verilog HDL Always Construct warning at delta_limit.v(8): inferring latch(es) for variable \"delta_max\", which holds its previous value in one or more paths through the always construct" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delta_min delta_limit.v(8) " "Warning (10240): Verilog HDL Always Construct warning at delta_limit.v(8): inferring latch(es) for variable \"delta_min\", which holds its previous value in one or more paths through the always construct" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[0\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[0\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[1\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[1\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[2\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[2\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[3\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[3\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[4\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[4\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[5\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[5\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[6\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[6\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[7\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[7\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[8\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[8\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[9\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[9\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[10\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[10\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[11\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[11\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[12\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[12\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[13\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[13\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[14\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[14\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[15\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[15\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[16\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[16\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[17\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[17\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[18\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[18\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[19\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[19\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[20\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[20\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[21\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[21\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[22\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[22\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[23\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[23\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[24\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[24\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[25\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[25\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[26\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[26\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[27\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[27\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[28\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[28\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[29\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[29\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[30\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[30\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_min\[31\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_min\[31\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[0\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[0\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[1\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[1\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[2\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[2\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[3\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[3\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[4\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[4\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[5\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[5\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[6\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[6\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[7\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[7\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[8\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[8\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[9\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[9\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[10\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[10\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[11\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[11\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[12\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[12\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[13\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[13\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[14\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[14\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[15\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[15\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[16\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[16\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[17\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[17\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[18\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[18\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[19\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[19\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[20\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[20\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[21\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[21\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[22\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[22\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[23\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[23\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[24\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[24\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[25\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[25\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[26\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[26\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[27\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[27\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[28\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[28\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[29\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[29\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[30\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[30\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delta_max\[31\] delta_limit.v(8) " "Info (10041): Inferred latch for \"delta_max\[31\]\" at delta_limit.v(8)" {  } { { "delta_limit.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pi_ver.v 1 1 " "Warning: Using design file pi_ver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PI_ver " "Info: Found entity 1: PI_ver" {  } { { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI_ver motorcontrol:inst2\|PI_ver:inst4 " "Info: Elaborating entity \"PI_ver\" for hierarchy \"motorcontrol:inst2\|PI_ver:inst4\"" {  } { { "motorcontrol.bdf" "inst4" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "code_hold.v 1 1 " "Warning: Using design file code_hold.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 code_hold " "Info: Found entity 1: code_hold" {  } { { "code_hold.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_hold.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_hold motorcontrol:inst2\|code_hold:inst11 " "Info: Elaborating entity \"code_hold\" for hierarchy \"motorcontrol:inst2\|code_hold:inst11\"" {  } { { "motorcontrol.bdf" "inst11" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 320 512 696 448 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "judgeporn.v 1 1 " "Warning: Using design file judgeporn.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 judgePorN " "Info: Found entity 1: judgePorN" {  } { { "judgeporn.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/judgeporn.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judgePorN motorcontrol:inst2\|judgePorN:inst24 " "Info: Elaborating entity \"judgePorN\" for hierarchy \"motorcontrol:inst2\|judgePorN:inst24\"" {  } { { "motorcontrol.bdf" "inst24" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 408 1464 1648 536 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "infra_filter.v 1 1 " "Warning: Using design file infra_filter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 infra_filter " "Info: Found entity 1: infra_filter" {  } { { "infra_filter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/infra_filter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infra_filter infra_filter:inst14 " "Info: Elaborating entity \"infra_filter\" for hierarchy \"infra_filter:inst14\"" {  } { { "SMALL_V14.bdf" "inst14" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1128 -312 -200 1224 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "testhull.bdf 1 1 " "Warning: Using design file testhull.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 testhull " "Info: Found entity 1: testhull" {  } { { "testhull.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/testhull.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testhull testhull:inst12 " "Info: Elaborating entity \"testhull\" for hierarchy \"testhull:inst12\"" {  } { { "SMALL_V14.bdf" "inst12" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1760 1072 1224 1888 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_hull.v 1 1 " "Warning: Using design file timer_hull.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Timer_hull " "Info: Found entity 1: Timer_hull" {  } { { "timer_hull.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_hull.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_hull testhull:inst12\|Timer_hull:inst2 " "Info: Elaborating entity \"Timer_hull\" for hierarchy \"testhull:inst12\|Timer_hull:inst2\"" {  } { { "testhull.bdf" "inst2" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/testhull.bdf" { { 72 496 656 232 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dir_3.v 1 1 " "Warning: Using design file dir_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DIR_3 " "Info: Found entity 1: DIR_3" {  } { { "dir_3.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dir_3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIR_3 testhull:inst12\|DIR_3:inst " "Info: Elaborating entity \"DIR_3\" for hierarchy \"testhull:inst12\|DIR_3:inst\"" {  } { { "testhull.bdf" "inst" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/testhull.bdf" { { 64 272 384 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hulltimer.v 1 1 " "Warning: Using design file hulltimer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hulltimer " "Info: Found entity 1: hulltimer" {  } { { "hulltimer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hulltimer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hulltimer testhull:inst12\|hulltimer:inst1 " "Info: Elaborating entity \"hulltimer\" for hierarchy \"testhull:inst12\|hulltimer:inst1\"" {  } { { "testhull.bdf" "inst1" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/testhull.bdf" { { 264 280 376 360 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "motorcontrol_db.bdf 1 1 " "Warning: Using design file motorcontrol_db.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motorcontrol_db " "Info: Found entity 1: motorcontrol_db" {  } { { "motorcontrol_db.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorcontrol_db motorcontrol_db:inst21 " "Info: Elaborating entity \"motorcontrol_db\" for hierarchy \"motorcontrol_db:inst21\"" {  } { { "SMALL_V14.bdf" "inst21" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1416 1200 1408 1704 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judgeSet motorcontrol_db:inst21\|judgeSet:inst6 " "Info: Elaborating entity \"judgeSet\" for hierarchy \"motorcontrol_db:inst21\|judgeSet:inst6\"" {  } { { "motorcontrol_db.bdf" "inst6" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { { 1056 1496 1632 1152 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "33035_db2.bdf 1 1 " "Warning: Using design file 33035_db2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 33035_db2 " "Info: Found entity 1: 33035_db2" {  } { { "33035_db2.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035_db2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "33035_DB2 motorcontrol_db:inst21\|33035_DB2:inst12 " "Info: Elaborating entity \"33035_DB2\" for hierarchy \"motorcontrol_db:inst21\|33035_DB2:inst12\"" {  } { { "motorcontrol_db.bdf" "inst12" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { { 160 1416 1616 352 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst14 " "Warning: Block or symbol \"AND3\" of instance \"inst14\" overlaps another block or symbol" {  } { { "33035_db2.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035_db2.bdf" { { -72 704 768 -24 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_counter_db2.v 1 1 " "Warning: Using design file pwm_counter_db2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_counter_DB2 " "Info: Found entity 1: pwm_counter_DB2" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_counter_DB2 motorcontrol_db:inst21\|33035_DB2:inst12\|pwm_counter_DB2:inst17 " "Info: Elaborating entity \"pwm_counter_DB2\" for hierarchy \"motorcontrol_db:inst21\|33035_DB2:inst12\|pwm_counter_DB2:inst17\"" {  } { { "33035_db2.bdf" "inst17" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/33035_db2.bdf" { { 192 256 384 320 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "period pwm_counter_db2.v(8) " "Warning (10240): Verilog HDL Always Construct warning at pwm_counter_db2.v(8): inferring latch(es) for variable \"period\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[0\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[0\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[1\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[1\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[2\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[2\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[3\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[3\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[4\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[4\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[5\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[5\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[6\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[6\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[7\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[7\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[8\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[8\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[9\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[9\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[10\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[10\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[11\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[11\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[12\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[12\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[13\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[13\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[14\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[14\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[15\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[15\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[16\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[16\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[17\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[17\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[18\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[18\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[19\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[19\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[20\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[20\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[21\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[21\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[22\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[22\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[23\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[23\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[24\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[24\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[25\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[25\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[26\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[26\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[27\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[27\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[28\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[28\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[29\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[29\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[30\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[30\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[31\] pwm_counter_db2.v(8) " "Info (10041): Inferred latch for \"period\[31\]\" at pwm_counter_db2.v(8)" {  } { { "pwm_counter_db2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dataprocess_db.v 1 1 " "Warning: Using design file dataprocess_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dataprocess_db " "Info: Found entity 1: dataprocess_db" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataprocess_db motorcontrol_db:inst21\|dataprocess_db:inst4 " "Info: Elaborating entity \"dataprocess_db\" for hierarchy \"motorcontrol_db:inst21\|dataprocess_db:inst4\"" {  } { { "motorcontrol_db.bdf" "inst4" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { { 520 872 1072 648 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "limit dataprocess_db.v(17) " "Warning (10240): Verilog HDL Always Construct warning at dataprocess_db.v(17): inferring latch(es) for variable \"limit\", which holds its previous value in one or more paths through the always construct" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limit dataprocess_db.v(56) " "Warning (10235): Verilog HDL Always Construct warning at dataprocess_db.v(56): variable \"limit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limit dataprocess_db.v(57) " "Warning (10235): Verilog HDL Always Construct warning at dataprocess_db.v(57): variable \"limit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[0\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[0\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[1\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[1\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[2\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[2\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[3\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[3\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[4\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[4\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[5\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[5\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[6\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[6\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[7\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[7\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[8\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[8\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[9\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[9\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[10\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[10\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[11\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[11\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[12\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[12\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[13\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[13\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[14\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[14\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[15\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[15\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[16\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[16\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[17\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[17\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[18\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[18\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[19\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[19\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[20\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[20\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[21\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[21\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[22\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[22\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[23\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[23\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[24\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[24\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[25\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[25\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[26\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[26\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[27\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[27\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[28\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[28\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[29\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[29\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[30\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[30\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[31\] dataprocess_db.v(17) " "Info (10041): Inferred latch for \"limit\[31\]\" at dataprocess_db.v(17)" {  } { { "dataprocess_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_ver_db.v 1 1 " "Warning: Using design file timer_ver_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_ver_db " "Info: Found entity 1: timer_ver_db" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ver_db motorcontrol_db:inst21\|timer_ver_db:inst36 " "Info: Elaborating entity \"timer_ver_db\" for hierarchy \"motorcontrol_db:inst21\|timer_ver_db:inst36\"" {  } { { "motorcontrol_db.bdf" "inst36" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { { 816 -216 -104 912 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trig_time timer_ver_db.v(7) " "Warning (10240): Verilog HDL Always Construct warning at timer_ver_db.v(7): inferring latch(es) for variable \"trig_time\", which holds its previous value in one or more paths through the always construct" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[0\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[0\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[1\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[1\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[2\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[2\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[3\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[3\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[4\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[4\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[5\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[5\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[6\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[6\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[7\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[7\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[8\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[8\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[9\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[9\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[10\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[10\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[11\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[11\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[12\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[12\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[13\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[13\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[14\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[14\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[15\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[15\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[16\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[16\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[17\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[17\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[18\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[18\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[19\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[19\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[20\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[20\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[21\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[21\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[22\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[22\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[23\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[23\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[24\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[24\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[25\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[25\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[26\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[26\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[27\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[27\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[28\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[28\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[29\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[29\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[30\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[30\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trig_time\[31\] timer_ver_db.v(7) " "Info (10041): Inferred latch for \"trig_time\[31\]\" at timer_ver_db.v(7)" {  } { { "timer_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "code_mt_db.v 1 1 " "Warning: Using design file code_mt_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 code_mt_db " "Info: Found entity 1: code_mt_db" {  } { { "code_mt_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt_db.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_mt_db motorcontrol_db:inst21\|code_mt_db:inst33 " "Info: Elaborating entity \"code_mt_db\" for hierarchy \"motorcontrol_db:inst21\|code_mt_db:inst33\"" {  } { { "motorcontrol_db.bdf" "inst33" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { { 368 -48 96 528 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "preDir code_mt_db.v(8) " "Warning (10036): Verilog HDL or VHDL warning at code_mt_db.v(8): object \"preDir\" assigned a value but never read" {  } { { "code_mt_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt_db.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "code_db.v 1 1 " "Warning: Using design file code_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 code_db " "Info: Found entity 1: code_db" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_db motorcontrol_db:inst21\|code_db:inst34 " "Info: Elaborating entity \"code_db\" for hierarchy \"motorcontrol_db:inst21\|code_db:inst34\"" {  } { { "motorcontrol_db.bdf" "inst34" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { { 16 -40 96 176 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pi_ver_db.v(20) " "Warning (10268): Verilog HDL information at pi_ver_db.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pi_ver_db.v 1 1 " "Warning: Using design file pi_ver_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PI_ver_db " "Info: Found entity 1: PI_ver_db" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI_ver_db motorcontrol_db:inst21\|PI_ver_db:inst7 " "Info: Elaborating entity \"PI_ver_db\" for hierarchy \"motorcontrol_db:inst21\|PI_ver_db:inst7\"" {  } { { "motorcontrol_db.bdf" "inst7" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf" { { 576 144 336 768 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_t pi_ver_db.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pi_ver_db.v(20): inferring latch(es) for variable \"A_t\", which holds its previous value in one or more paths through the always construct" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_t pi_ver_db.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pi_ver_db.v(20): inferring latch(es) for variable \"B_t\", which holds its previous value in one or more paths through the always construct" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[0\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[0\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[1\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[1\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[2\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[2\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[3\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[3\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[4\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[4\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[5\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[5\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[6\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[6\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[7\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[7\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[8\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[8\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[9\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[9\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[10\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[10\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[11\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[11\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[12\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[12\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[13\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[13\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[14\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[14\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[15\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[15\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[16\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[16\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[17\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[17\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[18\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[18\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[19\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[19\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[20\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[20\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[21\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[21\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[22\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[22\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[23\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[23\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[24\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[24\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[25\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[25\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[26\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[26\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[27\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[27\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[28\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[28\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[29\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[29\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[30\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[30\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_t\[31\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"B_t\[31\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[0\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[0\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[1\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[1\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[2\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[2\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[3\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[3\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[4\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[4\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[5\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[5\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[6\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[6\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[7\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[7\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[8\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[8\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[9\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[9\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[10\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[10\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[11\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[11\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[12\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[12\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[13\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[13\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[14\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[14\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[15\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[15\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[16\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[16\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[17\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[17\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[18\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[18\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[19\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[19\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[20\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[20\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[21\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[21\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[22\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[22\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[23\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[23\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[24\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[24\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[25\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[25\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[26\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[26\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[27\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[27\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[28\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[28\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[29\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[29\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[30\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[30\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_t\[31\] pi_ver_db.v(20) " "Info (10041): Inferred latch for \"A_t\[31\]\" at pi_ver_db.v(20)" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdi clkdi:inst6 " "Info: Elaborating entity \"clkdi\" for hierarchy \"clkdi:inst6\"" {  } { { "SMALL_V14.bdf" "inst6" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 160 448 544 256 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clkdi.v(8) " "Warning (10230): Verilog HDL assignment warning at clkdi.v(8): truncated value with size 32 to match size of target (16)" {  } { { "clkdi.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/clkdi.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03t3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_03t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03t3 " "Info: Found entity 1: altsyncram_03t3" {  } { { "db/altsyncram_03t3.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_03t3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_grc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_grc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_grc " "Info: Found entity 1: mux_grc" {  } { { "db/mux_grc.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mux_grc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Info: Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/decode_4uf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1hi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1hi " "Info: Found entity 1: cntr_1hi" {  } { { "db/cntr_1hi.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_1hi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Info: Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7j " "Info: Found entity 1: cntr_v7j" {  } { { "db/cntr_v7j.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_v7j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3fi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3fi " "Info: Found entity 1: cntr_3fi" {  } { { "db/cntr_3fi.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_3fi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Info: Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Info: Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_p1j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Info: Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/cmpr_efc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9997 0 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 12421 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 264 8 512 1736 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Info: Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "motorcontrol:inst2\|code_mt:inst8\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"motorcontrol:inst2\|code_mt:inst8\|Div0\"" {  } { { "code_mt.v" "Div0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst2\|code_mt:inst8\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst2\|code_mt:inst8\|Mult1\"" {  } { { "code_mt.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "motorcontrol:inst5\|code_mt:inst8\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"motorcontrol:inst5\|code_mt:inst8\|Div0\"" {  } { { "code_mt.v" "Div0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst5\|code_mt:inst8\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst5\|code_mt:inst8\|Mult1\"" {  } { { "code_mt.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst2\|PI_ver:inst4\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst2\|PI_ver:inst4\|Mult1\"" {  } { { "pi_ver.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst2\|PI_ver:inst4\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst2\|PI_ver:inst4\|Mult0\"" {  } { { "pi_ver.v" "Mult0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol_db:inst21\|PI_ver_db:inst7\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol_db:inst21\|PI_ver_db:inst7\|Mult1\"" {  } { { "pi_ver_db.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 64 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol_db:inst21\|PI_ver_db:inst7\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol_db:inst21\|PI_ver_db:inst7\|Mult0\"" {  } { { "pi_ver_db.v" "Mult0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 63 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst3\|PI_ver:inst4\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst3\|PI_ver:inst4\|Mult1\"" {  } { { "pi_ver.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst3\|PI_ver:inst4\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst3\|PI_ver:inst4\|Mult0\"" {  } { { "pi_ver.v" "Mult0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst4\|PI_ver:inst4\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst4\|PI_ver:inst4\|Mult1\"" {  } { { "pi_ver.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst4\|PI_ver:inst4\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst4\|PI_ver:inst4\|Mult0\"" {  } { { "pi_ver.v" "Mult0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst5\|PI_ver:inst4\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst5\|PI_ver:inst4\|Mult1\"" {  } { { "pi_ver.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst5\|PI_ver:inst4\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst5\|PI_ver:inst4\|Mult0\"" {  } { { "pi_ver.v" "Mult0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "motorcontrol:inst3\|code_mt:inst8\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"motorcontrol:inst3\|code_mt:inst8\|Div0\"" {  } { { "code_mt.v" "Div0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst3\|code_mt:inst8\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst3\|code_mt:inst8\|Mult1\"" {  } { { "code_mt.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "motorcontrol:inst4\|code_mt:inst8\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"motorcontrol:inst4\|code_mt:inst8\|Div0\"" {  } { { "code_mt.v" "Div0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol:inst4\|code_mt:inst8\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol:inst4\|code_mt:inst8\|Mult1\"" {  } { { "code_mt.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "motorcontrol_db:inst21\|code_mt_db:inst33\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"motorcontrol_db:inst21\|code_mt_db:inst33\|Div0\"" {  } { { "code_mt_db.v" "Div0" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt_db.v" 85 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "motorcontrol_db:inst21\|code_mt_db:inst33\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"motorcontrol_db:inst21\|code_mt_db:inst33\|Mult1\"" {  } { { "code_mt_db.v" "Mult1" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt_db.v" 85 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "motorcontrol:inst2\|code_mt:inst8\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"motorcontrol:inst2\|code_mt:inst8\|lpm_divide:Div0\"" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motorcontrol:inst2\|code_mt:inst8\|lpm_divide:Div0 " "Info: Instantiated megafunction \"motorcontrol:inst2\|code_mt:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Info: Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "motorcontrol:inst2\|code_mt:inst8\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"motorcontrol:inst2\|code_mt:inst8\|lpm_mult:Mult1\"" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motorcontrol:inst2\|code_mt:inst8\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"motorcontrol:inst2\|code_mt:inst8\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Info: Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Info: Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Info: Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 81 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_53t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_53t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_53t " "Info: Found entity 1: mult_53t" {  } { { "db/mult_53t.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_53t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1\"" {  } { { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ubt.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ubt " "Info: Found entity 1: mult_ubt" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult1\"" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Info: Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Info: Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vdt.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_vdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vdt " "Info: Found entity 1: mult_vdt" {  } { { "db/mult_vdt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_vdt.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult0\"" {  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"motorcontrol_db:inst21\|PI_ver_db:inst7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info: Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Info: Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Info: Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pi_ver_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v" 63 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1et.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_1et.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1et " "Info: Found entity 1: mult_1et" {  } { { "db/mult_1et.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_1et.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1104 1168 1376 1360 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1104 1168 1376 1360 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1104 1168 1376 1360 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst5\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1104 1168 1376 1360 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 808 1168 1376 1064 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 808 1168 1376 1064 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 808 1168 1376 1064 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst4\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 808 1168 1376 1064 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 512 1160 1368 768 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 512 1160 1368 768 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 512 1160 1368 768 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst3\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 512 1160 1368 768 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 224 1160 1368 480 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 51 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 224 1160 1368 480 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 224 1160 1368 480 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"motorcontrol:inst2\|PI_ver:inst4\|lpm_mult:Mult1\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 52 -1 0 } } { "motorcontrol.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf" { { 576 144 336 736 "inst4" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 224 1160 1368 480 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1025 " "Info: Ignored 1025 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1025 " "Info: Ignored 1025 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 242 -1 0 } } { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 131 -1 0 } } { "i2t.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/i2t.v" 3 -1 0 } } { "mc33035_ver_62.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/mc33035_ver_62.v" 6 -1 0 } } { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 3 -1 0 } } { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 437 -1 0 } } { "motor.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor.v" 22 -1 0 } } { "PWM_2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/PWM_2.v" 27 -1 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 8719 -1 0 } } { "epcs_flash_controller_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v" 252 -1 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9067 -1 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 2576 -1 0 } } { "i2t.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/i2t.v" 15 -1 0 } } { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 351 -1 0 } } { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 586 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 870 -1 0 } } { "jtag_uart_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v" 541 -1 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9770 -1 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 5409 -1 0 } } { "motor.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/motor.v" 6 -1 0 } } { "sdram_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v" 301 -1 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 5809 -1 0 } } { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 9539 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 5841 -1 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9187 -1 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 5772 -1 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 9336 -1 0 } } { "cpu_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v" 949 -1 0 } } { "timer_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_0.v" 166 -1 0 } } { "timer_0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_0.v" 175 -1 0 } } { "pi_ver.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SC_out motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch " "Warning (13310): Register \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SC_out\" is converted into an equivalent circuit using register \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated\" and latch \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SB_out motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch " "Warning (13310): Register \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SB_out\" is converted into an equivalent circuit using register \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated\" and latch \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SA_out motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch " "Warning (13310): Register \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SA_out\" is converted into an equivalent circuit using register \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated\" and latch \"motorcontrol:inst2\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SC_out motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch " "Warning (13310): Register \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SC_out\" is converted into an equivalent circuit using register \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated\" and latch \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SB_out motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch " "Warning (13310): Register \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SB_out\" is converted into an equivalent circuit using register \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated\" and latch \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SA_out motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch " "Warning (13310): Register \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SA_out\" is converted into an equivalent circuit using register \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated\" and latch \"motorcontrol:inst3\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SC_out motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch " "Warning (13310): Register \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SC_out\" is converted into an equivalent circuit using register \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated\" and latch \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SB_out motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch " "Warning (13310): Register \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SB_out\" is converted into an equivalent circuit using register \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated\" and latch \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SA_out motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch " "Warning (13310): Register \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SA_out\" is converted into an equivalent circuit using register \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated\" and latch \"motorcontrol:inst4\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SC_out motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch " "Warning (13310): Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SC_out\" is converted into an equivalent circuit using register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SC_out~_emulated\" and latch \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SC_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SB_out motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch " "Warning (13310): Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SB_out\" is converted into an equivalent circuit using register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SB_out~_emulated\" and latch \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SB_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SA_out motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch " "Warning (13310): Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SA_out\" is converted into an equivalent circuit using register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SA_out~_emulated\" and latch \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|SA_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SC_out motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SC_out~_emulated motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SC_out~latch " "Warning (13310): Register \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SC_out\" is converted into an equivalent circuit using register \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SC_out~_emulated\" and latch \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SC_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SB_out motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SB_out~_emulated motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SB_out~latch " "Warning (13310): Register \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SB_out\" is converted into an equivalent circuit using register \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SB_out~_emulated\" and latch \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SB_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SA_out motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SA_out~_emulated motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SA_out~latch " "Warning (13310): Register \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SA_out\" is converted into an equivalent circuit using register \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SA_out~_emulated\" and latch \"motorcontrol_db:inst21\|33035_db2:inst12\|HULL_CHECK:inst10\|SA_out~latch\"" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sd_cke VCC " "Warning (13410): Pin \"sd_cke\" is stuck at VCC" {  } { { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1552 576 752 1568 "sd_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "303 100 " "Info: 303 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"SMALL14_CPU:inst1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[31\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[30\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[29\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[28\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[27\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[26\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[25\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[24\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[23\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[22\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[21\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[20\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[19\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[18\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[17\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[16\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[15\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[14\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[13\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[12\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[11\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[10\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[9\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[8\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[7\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[6\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[5\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[4\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[3\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[2\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[1\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|timer_ver:inst7\|counter\[0\] " "Info: Register \"motorcontrol:inst5\|timer_ver:inst7\|counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[16\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[15\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[14\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[13\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[12\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[11\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[10\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[9\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[8\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[7\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[6\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[5\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[4\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[3\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[2\] " "Info: Register \"motorcontrol:inst5\|33035:inst12\|HULL_CHECK:inst10\|clk_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.map.smsg " "Info: Generated suppressed messages file C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 390 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 390 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24264 " "Info: Implemented 24264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info: Implemented 39 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Info: Implemented 76 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Info: Implemented 21 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23571 " "Info: Implemented 23571 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "475 " "Info: Implemented 475 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "80 " "Info: Implemented 80 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 15:41:08 2018 " "Info: Processing ended: Tue May 22 15:41:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Info: Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Info: Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 15:41:09 2018 " "Info: Processing started: Tue May 22 15:41:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SMALL_V14 -c SMALL_V14 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SMALL_V14 -c SMALL_V14" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SMALL_V14 EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"SMALL_V14\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nfa2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[1\] 2 1 -75 -2083 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nfa2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_nfa2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 132 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 132 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1 " "Info: Pin clk1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk1 } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 184 632 808 200 "clk1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8016 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nF2401_inout\[2\] " "Info: Pin nF2401_inout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { nF2401_inout[2] } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1248 576 752 1264 "nF2401_inout\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nF2401_inout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7885 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst4\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst3\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst5\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst2\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst4\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst4\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst3\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst3\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst5\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst5\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst2\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst2\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst21\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst21\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst21\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst21\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst21\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst21\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp " "Warning: Node: SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Warning: Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_nfa2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll_nfa2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 2135 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_nfa2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll_nfa2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 2135 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 149 (CLK7, DIFFCLK_3n)) " "Info: Automatically promoted node clk~input (placed in PIN 149 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 96 -104 64 112 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 59243 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 90 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node reset~input (placed in PIN 90 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|meanfilter:inst26\|over " "Info: Destination node motorcontrol:inst5\|meanfilter:inst26\|over" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|meanfilter:inst26|over } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8986 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|meanfilter:inst26\|over " "Info: Destination node motorcontrol:inst4\|meanfilter:inst26\|over" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|meanfilter:inst26|over } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10308 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|meanfilter:inst26\|over " "Info: Destination node motorcontrol:inst3\|meanfilter:inst26\|over" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|meanfilter:inst26|over } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11465 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|meanfilter:inst26\|over " "Info: Destination node motorcontrol:inst2\|meanfilter:inst26\|over" {  } { { "meanfilter.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|meanfilter:inst26|over } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1807 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code:inst22\|DirOut " "Info: Destination node motorcontrol:inst2\|code:inst22\|DirOut" {  } { { "code.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code:inst22|DirOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1294 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code:inst22\|DirOut " "Info: Destination node motorcontrol:inst5\|code:inst22\|DirOut" {  } { { "code.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code:inst22|DirOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8693 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testhull:inst12\|DIR_3:inst\|ClkOut " "Info: Destination node testhull:inst12\|DIR_3:inst\|ClkOut" {  } { { "dir_3.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/dir_3.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { testhull:inst12|DIR_3:inst|ClkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 827 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|DirOut " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|DirOut" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|DirOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 482 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code:inst22\|DirOut " "Info: Destination node motorcontrol:inst3\|code:inst22\|DirOut" {  } { { "code.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code:inst22|DirOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11171 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code:inst22\|DirOut " "Info: Destination node motorcontrol:inst4\|code:inst22\|DirOut" {  } { { "code.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code:inst22|DirOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10015 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 304 -192 -24 320 "reset" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 59244 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 13189 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp  " "Info: Automatically promoted node SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp~1 " "Info: Destination node SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp~1" {  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|clk_tmp~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 21983 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|clk_tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7800 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SMALL14_CPU:inst1\|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch\|data_out  " "Info: Automatically promoted node SMALL14_CPU:inst1\|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_out " "Info: Destination node SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_out" {  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7811 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|flag " "Info: Destination node SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|flag" {  } { { "adgetnew2.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7804 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[0\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[0\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12026 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[1\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[1\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12027 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[2\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[2\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12028 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[3\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[3\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12029 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[4\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[4\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12030 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[5\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[5\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12031 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[6\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[6\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12032 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[7\] " "Info: Destination node SMALL14_CPU:inst1\|shoot_timer_shoot:the_shoot_timer_shoot\|shoot_timer:shoot_timer_shoot\|counter\[7\]" {  } { { "shoot_timer.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 12033 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 11273 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMALL14_CPU:inst1\|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch\|data_out" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 2155 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 53416 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 49370 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 51742 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motorcontrol:inst2\|controlstate:inst5\|cod_clr  " "Info: Automatically promoted node motorcontrol:inst2\|controlstate:inst5\|cod_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[7\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[7\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1363 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[8\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[8\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1362 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[9\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[9\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1361 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[10\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[10\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1360 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[11\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[11\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1359 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[12\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[12\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1358 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[13\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[13\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1357 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[14\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[14\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1356 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[15\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[15\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1355 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst2\|code_mt:inst8\|count\[16\] " "Info: Destination node motorcontrol:inst2\|code_mt:inst8\|count\[16\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|code_mt:inst8|count[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1354 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controlstate.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst2|controlstate:inst5|cod_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 1903 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motorcontrol:inst3\|controlstate:inst5\|cod_clr  " "Info: Automatically promoted node motorcontrol:inst3\|controlstate:inst5\|cod_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[7\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[7\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11322 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[8\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[8\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11321 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[9\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[9\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11320 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[10\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[10\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11319 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[11\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[11\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11318 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[12\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[12\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11317 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[13\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[13\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11316 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[14\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[14\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11315 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[15\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[15\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11314 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst3\|code_mt:inst8\|count\[16\] " "Info: Destination node motorcontrol:inst3\|code_mt:inst8\|count\[16\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|code_mt:inst8|count[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11313 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controlstate.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst3|controlstate:inst5|cod_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 11820 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motorcontrol:inst4\|controlstate:inst5\|cod_clr  " "Info: Automatically promoted node motorcontrol:inst4\|controlstate:inst5\|cod_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[7\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[7\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10166 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[8\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[8\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10165 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[9\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[9\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10164 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[10\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[10\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10163 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[11\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[11\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10162 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[12\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[12\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10161 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[13\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[13\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10160 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[14\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[14\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10159 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[15\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[15\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10158 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst4\|code_mt:inst8\|count\[16\] " "Info: Destination node motorcontrol:inst4\|code_mt:inst8\|count\[16\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|code_mt:inst8|count[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10157 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controlstate.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst4|controlstate:inst5|cod_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 10663 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motorcontrol:inst5\|controlstate:inst5\|cod_clr  " "Info: Automatically promoted node motorcontrol:inst5\|controlstate:inst5\|cod_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[7\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[7\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8844 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[8\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[8\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8843 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[9\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[9\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8842 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[10\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[10\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8841 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[11\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[11\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8840 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[12\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[12\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8839 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[13\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[13\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8838 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[14\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[14\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8837 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[15\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[15\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8836 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol:inst5\|code_mt:inst8\|count\[16\] " "Info: Destination node motorcontrol:inst5\|code_mt:inst8\|count\[16\]" {  } { { "code_mt.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v" 53 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|code_mt:inst8|count[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8835 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controlstate.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol:inst5|controlstate:inst5|cod_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 9342 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motorcontrol_db:inst21\|controlstate:inst5\|cod_clr  " "Info: Automatically promoted node motorcontrol_db:inst21\|controlstate:inst5\|cod_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[31\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[31\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[30\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[30\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[29\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[29\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 459 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[28\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[28\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 460 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[27\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[27\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 461 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[26\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[26\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 462 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[25\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[25\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[24\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[24\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[23\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[23\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorcontrol_db:inst21\|code_db:inst34\|Dout\[22\] " "Info: Destination node motorcontrol_db:inst21\|code_db:inst34\|Dout\[22\]" {  } { { "code_db.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/code_db.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|code_db:inst34|Dout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 466 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controlstate.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { motorcontrol_db:inst21|controlstate:inst5|cod_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 8178 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "testhull:inst12\|Timer_hull:inst2\|Dout\[31\]~34  " "Info: Automatically promoted node testhull:inst12\|Timer_hull:inst2\|Dout\[31\]~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "timer_hull.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/timer_hull.v" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { testhull:inst12|Timer_hull:inst2|Dout[31]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 36064 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SMALL14_CPU:inst1\|reset_n_sources~0  " "Info: Automatically promoted node SMALL14_CPU:inst1\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "small14_cpu.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v" 11967 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMALL14_CPU:inst1|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 21848 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "496 Embedded multiplier block " "Extra Info: Packed 496 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Extra Info: Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "301 " "Extra Info: Created 301 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 1 1 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 4 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 2 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 20 0 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 17 5 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 19 0 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 0 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 8 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 22 0 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|pll1 clk\[1\] sd_clk~output " "Warning: PLL \"altpll0:inst\|altpll:altpll_component\|altpll_nfa2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_nfa2.tdf" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll0.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/altpll0.v" 94 0 0 } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 40 120 360 216 "inst" "" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 112 384 560 128 "sd_clk" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gyro_reset " "Warning: Node \"gyro_reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "gyro_reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Warning: Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "shoot_manual " "Warning: Node \"shoot_manual\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "shoot_manual" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spi0_clk " "Warning: Node \"spi0_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi0_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spi0_cs " "Warning: Node \"spi0_cs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi0_cs" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spi0_miso " "Warning: Node \"spi0_miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi0_miso" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spi0_mosi " "Warning: Node \"spi0_mosi\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi0_mosi" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Warning: Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Info: Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Info: Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Info: Average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X10_Y0 X20_Y10 " "Info: Peak interconnect usage is 44% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Info: Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning: Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data 3.3-V LVTTL 24 " "Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { epcs_data } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 448 -280 -112 464 "epcs_data" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7930 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "56 " "Warning: 56 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda_24 3.3-V LVTTL 108 " "Info: Pin sda_24 uses I/O standard 3.3-V LVTTL at 108" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sda_24 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda_24" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1408 576 752 1424 "sda_24" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7958 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda_9557 3.3-V LVTTL 117 " "Info: Pin sda_9557 uses I/O standard 3.3-V LVTTL at 117" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sda_9557 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda_9557" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1440 576 752 1456 "sda_9557" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_9557 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7959 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nF2401_inout\[2\] 3.3-V LVTTL 109 " "Info: Pin nF2401_inout\[2\] uses I/O standard 3.3-V LVTTL at 109" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { nF2401_inout[2] } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1248 576 752 1264 "nF2401_inout\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nF2401_inout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7885 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nF2401_inout\[1\] 3.3-V LVTTL 131 " "Info: Pin nF2401_inout\[1\] uses I/O standard 3.3-V LVTTL at 131" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { nF2401_inout[1] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nF2401_inout\[1\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1248 576 752 1264 "nF2401_inout\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nF2401_inout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7886 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nF2401_inout\[0\] 3.3-V LVTTL 133 " "Info: Pin nF2401_inout\[0\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { nF2401_inout[0] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nF2401_inout\[0\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1248 576 752 1264 "nF2401_inout\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nF2401_inout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7887 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[15\] 3.3-V LVTTL 57 " "Info: Pin sd_data\[15\] uses I/O standard 3.3-V LVTTL at 57" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[15] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7888 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[14\] 3.3-V LVTTL 56 " "Info: Pin sd_data\[14\] uses I/O standard 3.3-V LVTTL at 56" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[14] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7889 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[13\] 3.3-V LVTTL 64 " "Info: Pin sd_data\[13\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[13] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7890 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[12\] 3.3-V LVTTL 63 " "Info: Pin sd_data\[12\] uses I/O standard 3.3-V LVTTL at 63" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[12] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7891 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[11\] 3.3-V LVTTL 68 " "Info: Pin sd_data\[11\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[11] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7892 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[10\] 3.3-V LVTTL 65 " "Info: Pin sd_data\[10\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[10] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7893 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[9\] 3.3-V LVTTL 70 " "Info: Pin sd_data\[9\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[9] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7894 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[8\] 3.3-V LVTTL 69 " "Info: Pin sd_data\[8\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[8] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7895 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[7\] 3.3-V LVTTL 46 " "Info: Pin sd_data\[7\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[7] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7896 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[6\] 3.3-V LVTTL 45 " "Info: Pin sd_data\[6\] uses I/O standard 3.3-V LVTTL at 45" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[6] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7897 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[5\] 3.3-V LVTTL 44 " "Info: Pin sd_data\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[5] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7898 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[4\] 3.3-V LVTTL 43 " "Info: Pin sd_data\[4\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[4] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7899 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[3\] 3.3-V LVTTL 41 " "Info: Pin sd_data\[3\] uses I/O standard 3.3-V LVTTL at 41" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[3] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7900 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[2\] 3.3-V LVTTL 39 " "Info: Pin sd_data\[2\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[2] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7901 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[1\] 3.3-V LVTTL 38 " "Info: Pin sd_data\[1\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[1] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7902 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[0\] 3.3-V LVTTL 37 " "Info: Pin sd_data\[0\] uses I/O standard 3.3-V LVTTL at 37" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sd_data[0] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1584 576 752 1600 "sd_data\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7903 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 149 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at 149" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 96 -104 64 112 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7926 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 90 " "Info: Pin reset uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 304 -192 -24 320 "reset" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7927 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SA1 3.3-V LVTTL 238 " "Info: Pin SA1 uses I/O standard 3.3-V LVTTL at 238" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SA1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SA1" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 280 920 1088 296 "SA1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7931 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SC1 3.3-V LVTTL 239 " "Info: Pin SC1 uses I/O standard 3.3-V LVTTL at 239" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SC1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SC1" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 312 920 1088 328 "SC1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7933 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SB1 3.3-V LVTTL 236 " "Info: Pin SB1 uses I/O standard 3.3-V LVTTL at 236" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SB1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SB1" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 296 920 1088 312 "SB1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7932 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OC1 3.3-V LVTTL 214 " "Info: Pin OC1 uses I/O standard 3.3-V LVTTL at 214" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OC1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OC1" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 328 920 1088 344 "OC1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OC1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7934 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SA5 3.3-V LVTTL 150 " "Info: Pin SA5 uses I/O standard 3.3-V LVTTL at 150" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SA5 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SA5" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1472 864 1032 1488 "SA5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7960 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SB5 3.3-V LVTTL 151 " "Info: Pin SB5 uses I/O standard 3.3-V LVTTL at 151" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SB5 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SB5" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1488 864 1032 1504 "SB5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7961 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SC5 3.3-V LVTTL 152 " "Info: Pin SC5 uses I/O standard 3.3-V LVTTL at 152" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SC5 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SC5" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1504 864 1032 1520 "SC5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7962 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SA2 3.3-V LVTTL 171 " "Info: Pin SA2 uses I/O standard 3.3-V LVTTL at 171" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SA2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SA2" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 568 912 1080 584 "SA2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7937 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SC2 3.3-V LVTTL 168 " "Info: Pin SC2 uses I/O standard 3.3-V LVTTL at 168" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SC2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SC2" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 600 912 1080 616 "SC2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7939 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SB2 3.3-V LVTTL 176 " "Info: Pin SB2 uses I/O standard 3.3-V LVTTL at 176" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SB2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SB2" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 584 912 1080 600 "SB2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7938 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OC2 3.3-V LVTTL 169 " "Info: Pin OC2 uses I/O standard 3.3-V LVTTL at 169" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OC2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OC2" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 616 912 1080 632 "OC2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OC2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7940 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SA3 3.3-V LVTTL 147 " "Info: Pin SA3 uses I/O standard 3.3-V LVTTL at 147" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SA3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SA3" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 864 920 1088 880 "SA3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7943 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SC3 3.3-V LVTTL 146 " "Info: Pin SC3 uses I/O standard 3.3-V LVTTL at 146" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SC3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SC3" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 896 920 1088 912 "SC3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7945 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SB3 3.3-V LVTTL 148 " "Info: Pin SB3 uses I/O standard 3.3-V LVTTL at 148" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SB3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SB3" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 880 920 1088 896 "SB3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7944 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OC3 3.3-V LVTTL 167 " "Info: Pin OC3 uses I/O standard 3.3-V LVTTL at 167" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OC3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OC3" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 912 920 1088 928 "OC3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OC3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7946 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SA4 3.3-V LVTTL 217 " "Info: Pin SA4 uses I/O standard 3.3-V LVTTL at 217" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SA4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SA4" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1160 928 1096 1176 "SA4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7949 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SC4 3.3-V LVTTL 212 " "Info: Pin SC4 uses I/O standard 3.3-V LVTTL at 212" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SC4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SC4" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1192 928 1096 1208 "SC4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7951 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SB4 3.3-V LVTTL 240 " "Info: Pin SB4 uses I/O standard 3.3-V LVTTL at 240" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SB4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SB4" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1176 928 1096 1192 "SB4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7950 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OC4 3.3-V LVTTL 210 " "Info: Pin OC4 uses I/O standard 3.3-V LVTTL at 210" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OC4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OC4" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1208 928 1096 1224 "OC4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OC4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7952 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigA1 3.3-V LVTTL 4 " "Info: Pin SigA1 uses I/O standard 3.3-V LVTTL at 4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigA1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigA1" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 344 920 1088 360 "SigA1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7935 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigB1 3.3-V LVTTL 5 " "Info: Pin SigB1 uses I/O standard 3.3-V LVTTL at 5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigB1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigB1" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 360 920 1088 376 "SigB1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigB1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7936 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigA4 3.3-V LVTTL 211 " "Info: Pin SigA4 uses I/O standard 3.3-V LVTTL at 211" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigA4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigA4" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1224 928 1096 1240 "SigA4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigA4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7953 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigB4 3.3-V LVTTL 207 " "Info: Pin SigB4 uses I/O standard 3.3-V LVTTL at 207" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigB4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigB4" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1240 928 1096 1256 "SigB4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigB4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7954 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nF2401_in 3.3-V LVTTL 132 " "Info: Pin nF2401_in uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { nF2401_in } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nF2401_in" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1216 -184 -16 1232 "nF2401_in" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nF2401_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7956 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "shoot_off 3.3-V LVTTL 89 " "Info: Pin shoot_off uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { shoot_off } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "shoot_off" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1472 -176 -8 1488 "shoot_off" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { shoot_off } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7957 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_sars 3.3-V LVTTL 114 " "Info: Pin ad_sars uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ad_sars } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ad_sars" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 400 -280 -112 416 "ad_sars" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_sars } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7929 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OC5 3.3-V LVTTL 173 " "Info: Pin OC5 uses I/O standard 3.3-V LVTTL at 173" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OC5 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OC5" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1520 864 1032 1536 "OC5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OC5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7979 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "infrain 3.3-V LVTTL 201 " "Info: Pin infrain uses I/O standard 3.3-V LVTTL at 201" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { infrain } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "infrain" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 1184 -504 -336 1200 "infrain" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { infrain } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7955 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_dout 3.3-V LVTTL 112 " "Info: Pin ad_dout uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ad_dout } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ad_dout" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 384 -280 -112 400 "ad_dout" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7928 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigA2 3.3-V LVTTL 202 " "Info: Pin SigA2 uses I/O standard 3.3-V LVTTL at 202" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigA2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigA2" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 632 912 1080 648 "SigA2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigA2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7941 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigB2 3.3-V LVTTL 203 " "Info: Pin SigB2 uses I/O standard 3.3-V LVTTL at 203" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigB2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigB2" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 648 912 1080 664 "SigB2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigB2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7942 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigA3 3.3-V LVTTL 134 " "Info: Pin SigA3 uses I/O standard 3.3-V LVTTL at 134" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigA3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigA3" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 928 920 1088 944 "SigA3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigA3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7947 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SigB3 3.3-V LVTTL 135 " "Info: Pin SigB3 uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SigB3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SigB3" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 944 920 1088 960 "SigB3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SigB3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7948 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data 3.3-V LVTTL 24 " "Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { epcs_data } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data" } } } } { "SMALL_V14.bdf" "" { Schematic "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf" { { 448 -280 -112 464 "epcs_data" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/RoboCup_2018/SMALL_V18_Canada/" 0 { } { { 0 { 0 ""} 0 7930 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.fit.smsg " "Info: Generated suppressed messages file C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Info: Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 15:42:28 2018 " "Info: Processing ended: Tue May 22 15:42:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Info: Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Info: Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 15:42:29 2018 " "Info: Processing started: Tue May 22 15:42:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SMALL_V14 -c SMALL_V14 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SMALL_V14 -c SMALL_V14" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 15:42:29 2018 " "Info: Processing started: Tue May 22 15:42:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SMALL_V14 -c SMALL_V14 " "Info: Command: quartus_sta SMALL_V14 -c SMALL_V14" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst2\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst5\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst3\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst4\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst2\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst2\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst5\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst5\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst3\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst3\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst4\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst4\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst21\|inst12\|inst10\|SA_out~latch\|combout " "Warning: Node \"inst21\|inst12\|inst10\|SA_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst21\|inst12\|inst10\|SC_out~latch\|combout " "Warning: Node \"inst21\|inst12\|inst10\|SC_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst21\|inst12\|inst10\|SB_out~latch\|combout " "Warning: Node \"inst21\|inst12\|inst10\|SB_out~latch\|combout\" is a latch" {  } { { "hull_check.v" "" { Text "C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 15:42:33 2018 " "Info: Processing ended: Tue May 22 15:42:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp " "Warning: Node: SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Warning: Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.989 " "Info: Worst-case setup slack is 42.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.989         0.000 altera_reserved_tck  " "Info:    42.989         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Info: Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "Info:     0.453         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.765 " "Info: Worst-case recovery slack is 46.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.765         0.000 altera_reserved_tck  " "Info:    46.765         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.774 " "Info: Worst-case removal slack is 1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.774         0.000 altera_reserved_tck  " "Info:     1.774         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.409 " "Info: Worst-case minimum pulse width slack is 49.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.409         0.000 altera_reserved_tck  " "Info:    49.409         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds. " "Info: Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n " "Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.762 ns " "Info: Worst Case Available Settling Time: 196.762 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp " "Warning: Node: SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Warning: Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.466 " "Info: Worst-case setup slack is 43.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.466         0.000 altera_reserved_tck  " "Info:    43.466         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Info: Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "Info:     0.403         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.083 " "Info: Worst-case recovery slack is 47.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.083         0.000 altera_reserved_tck  " "Info:    47.083         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.595 " "Info: Worst-case removal slack is 1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595         0.000 altera_reserved_tck  " "Info:     1.595         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.261 " "Info: Worst-case minimum pulse width slack is 49.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.261         0.000 altera_reserved_tck  " "Info:    49.261         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds. " "Info: Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n " "Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.027 ns " "Info: Worst Case Available Settling Time: 197.027 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp " "Warning: Node: SMALL14_CPU:inst1\|adgetnew2_0:the_adgetnew2_0\|adgetnew2:adgetnew2_0\|clk_tmp was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Warning: Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.226 " "Info: Worst-case setup slack is 47.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.226         0.000 altera_reserved_tck  " "Info:    47.226         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Info: Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "Info:     0.185         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.830 " "Info: Worst-case recovery slack is 48.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.830         0.000 altera_reserved_tck  " "Info:    48.830         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.747 " "Info: Worst-case removal slack is 0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747         0.000 altera_reserved_tck  " "Info:     0.747         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.296 " "Info: Worst-case minimum pulse width slack is 49.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.296         0.000 altera_reserved_tck  " "Info:    49.296         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds. " "Info: Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n " "Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.633 ns " "Info: Worst Case Available Settling Time: 198.633 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 15:42:44 2018 " "Info: Processing ended: Tue May 22 15:42:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 271 s " "Info: Quartus II Full Compilation was successful. 0 errors, 271 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
