{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 3, 224, 224], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 3, 224, 224, "float32"], [32, 3, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "NCHW", "float32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[5.24338631731666e-05], 0, 3.3927805423736572, 1597846048.6711705], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 112, 112], "float32"], ["TENSOR", [32, 32, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 32, 112, 112, "float32"], [32, 32, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.361474876734973e-05], 0, 3.3523166179656982, 1597846767.2669115], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 112, 112], "float32"], ["TENSOR", [32, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 32, 112, 112, "float32"], [32, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.9444744006552625e-05], 0, 3.5730533599853516, 1597847271.6943114], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 112, 112], "float32"], ["TENSOR", [16, 32, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 32, 112, 112, "float32"], [16, 32, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.079832797361791e-05], 0, 3.3605294227600098, 1597848255.0704472], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 16, 112, 112], "float32"], ["TENSOR", [96, 16, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 16, 112, 112, "float32"], [96, 16, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 578, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.05899205898028e-05], 0, 3.3500800132751465, 1597848323.8790333], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 96, 112, 112], "float32"], ["TENSOR", [96, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 96, 112, 112, "float32"], [96, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 1125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010508489011213049], 0, 3.888444662094116, 1597848809.4505646], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 96, 56, 56], "float32"], ["TENSOR", [24, 96, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 96, 56, 56, "float32"], [24, 96, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.8575256236762694e-05], 0, 3.4123947620391846, 1597849331.3471324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 144, 56, 56], "float32"], ["TENSOR", [144, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 144, 56, 56, "float32"], [144, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.248648356252686e-05], 0, 3.363626003265381, 1597850043.9058592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 144, 56, 56], "float32"], ["TENSOR", [24, 144, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 144, 56, 56, "float32"], [24, 144, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 559, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.009783274979097e-05], 0, 3.426372528076172, 1597850409.337673], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 24, 56, 56], "float32"], ["TENSOR", [144, 24, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 24, 56, 56, "float32"], [144, 24, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 24]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.025674971699355e-05], 0, 3.374486207962036, 1597851252.3740072], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 144, 56, 56], "float32"], ["TENSOR", [144, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 144, 56, 56, "float32"], [144, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 658, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 72]], ["tile_oc", "sp", [-1, 72]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.727023009575924e-05], 0, 3.702833652496338, 1597851466.503327], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 144, 28, 28], "float32"], ["TENSOR", [32, 144, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 144, 28, 28, "float32"], [32, 144, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 702, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.3675721911767333e-05], 0, 3.401492118835449, 1597852137.3596666], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 192, 28, 28], "float32"], ["TENSOR", [192, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 192, 28, 28, "float32"], [192, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.157204036274335e-05], 0, 3.565999984741211, 1597852773.3846288], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 28, 28], "float32"], ["TENSOR", [32, 192, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 192, 28, 28, "float32"], [32, 192, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 652, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 24]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.680134661486137e-05], 0, 3.4350223541259766, 1597853146.7760444], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 28, 28], "float32"], ["TENSOR", [192, 32, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 32, 28, 28, "float32"], [192, 32, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 560, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.829954994239121e-05], 0, 1.8891005516052246, 1597853555.9487703], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 192, 28, 28], "float32"], ["TENSOR", [192, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 192, 28, 28, "float32"], [192, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 633, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.4268433345035584e-05], 0, 3.399092435836792, 1597854022.2449331], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 14, 14], "float32"], ["TENSOR", [64, 192, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 192, 14, 14, "float32"], [64, 192, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 555, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.091026946553521e-05], 0, 3.464968681335449, 1597854349.8386862], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 384, 14, 14], "float32"], ["TENSOR", [64, 384, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 384, 14, 14, "float32"], [64, 384, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 635, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7108047972226604e-05], 0, 3.4216721057891846, 1597854711.4249163], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 14, 14], "float32"], ["TENSOR", [384, 64, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 64, 14, 14, "float32"], [384, 64, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 513, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.7383941375808678e-05], 0, 3.3536527156829834, 1597855048.0235379], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 384, 14, 14], "float32"], ["TENSOR", [384, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 384, 14, 14, "float32"], [384, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.1874546118162673e-05], 0, 3.4518418312072754, 1597855843.135264], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 384, 14, 14], "float32"], ["TENSOR", [96, 384, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 384, 14, 14, "float32"], [96, 384, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1087, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 384]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.353116349456875e-05], 0, 3.3313241004943848, 1597856082.082818], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 576, 14, 14], "float32"], ["TENSOR", [576, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 576, 14, 14, "float32"], [576, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 1433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.1324770269993656e-05], 0, 3.4544224739074707, 1597856842.7921731], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 576, 14, 14], "float32"], ["TENSOR", [96, 576, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 576, 14, 14, "float32"], [96, 576, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 576]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.2639611484672064e-05], 0, 3.2815868854522705, 1597857098.308196], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 96, 14, 14], "float32"], ["TENSOR", [576, 96, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 96, 14, 14, "float32"], [576, 96, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 604, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.233207786815433e-05], 0, 3.3341219425201416, 1597857503.7462344], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 576, 14, 14], "float32"], ["TENSOR", [576, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 576, 14, 14, "float32"], [576, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 507, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0963419678633038e-05], 0, 3.4148738384246826, 1597857897.5394626], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 576, 7, 7], "float32"], ["TENSOR", [160, 576, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 576, 7, 7, "float32"], [160, 576, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7106744963671468e-05], 0, 3.364781379699707, 1597858400.8123827], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 960, 7, 7], "float32"], ["TENSOR", [160, 960, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 960, 7, 7, "float32"], [160, 960, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 960]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.631709067751697e-05], 0, 3.3449079990386963, 1597859051.6644151], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 160, 7, 7], "float32"], ["TENSOR", [960, 160, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 160, 7, 7, "float32"], [960, 160, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8636831475569e-05], 0, 3.388117551803589, 1597859435.6280215], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 960, 7, 7], "float32"], ["TENSOR", [960, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 960, 7, 7, "float32"], [960, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 958, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8615968435669867e-05], 0, 3.546309471130371, 1597860154.9791045], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 960, 7, 7], "float32"], ["TENSOR", [320, 960, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 960, 7, 7, "float32"], [320, 960, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 960]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.6873012891400644e-05], 0, 3.3036909103393555, 1597860469.0103943], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 320, 7, 7], "float32"], ["TENSOR", [1280, 320, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 320, 7, 7, "float32"], [1280, 320, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 825, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 320]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.672155827263267e-05], 0, 3.3066234588623047, 1597860979.2308557], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 1280, 1, 1], "float32"], ["TENSOR", [1000, 1280, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 1280, 1, 1, "float32"], [1000, 1280, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 40]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.939155796666166e-05], 0, 3.3611791133880615, 1597861591.5571797], "v": 0.1}
