INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_merge_sort.cpp
   Compiling merge_sort.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_merge_sort_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Input array:
166 113 12 21 23 106 205 184 124 186 99 41 215 169 141 177 148 132 168 221 153 199 183 241 88 198 132 204 195 227 133 227 167 194 8 64 54 16 22 201 156 145 39 131 170 154 100 106 4 139 28 62 194 112 63 151 112 4 22 249 86 129 24 246 7 49 157 142 173 160 63 63 121 215 51 64 244 212 60 49 59 199 73 64 91 90 144 218 69 137 17 25 27 2 47 19 245 147 32 12 44 142 79 86 193 36 56 176 3 59 189 238 1 248 205 46 186 141 85 70 178 193 129 206 44 191 144 68 71 67 49 253 70 158 22 161 39 67 245 53 107 155 122 213 245 221 26 26 148 3 117 3 15 173 72 22 174 87 201 145 53 141 216 39 192 167 94 217 201 122 224 181 122 119 177 170 7 53 86 221 46 83 151 235 163 121 206 51 108 75 163 124 28 123 22 145 228 169 122 131 138 193 92 96 47 213 25 85 83 80 160 157 47 168 131 110 209 13 180 229 49 22 252 15 180 192 146 249 76 226 214 205 112 196 216 32 203 67 146 30 3 186 108 182 70 192 8 155 137 182 40 115 117 195 225 245 216 121 219 212 231 205 67 225 111 29 117 99 191 129 31 181 182 67 102 187 181 181 129 20 213 96 218 197 121 129 77 152 85 253 107 152 208 8 140 26 102 157 181 225 81 182 113 170 186 153 79 54 15 233 187 118 245 105 29 224 156 254 237 99 64 165 54 63 145 89 188 181 210 100 88 103 108 146 253 217 18 213 1 142 205 135 143 92 75 249 149 16 85 75 185 32 194 20 34 93 97 249 17 114 166 215 228 205 147 28 68 143 50 49 53 148 75 143 115 48 253 108 247 34 65 198 124 147 113 83 43 46 164 122 175 48 25 29 38 139 126 221 32 129 157 64 75 206 28 103 90 143 156 253 99 163 218 44 113 172 17 79 211 172 110 234 178 181 21 138 58 194 181 47 44 174 200 114 195 50 81 115 133 227 218 2 66 73 164 174 108 230 2 215 223 111 21 197 34 12 69 25 196 14 83 176 33 228 248 73 181 56 19 221 53 34 137 217 45 205 149 209 164 178 97 4 67 18 18 4 81 154 217 159 3 119 218 63 238 243 100 14 11 238 232 245 8 4 170 215 24 30 159 208 102 205 
228 241 246 172 231 143 248 250 192 3 96 33 67 248 176 51 58 24 153 192 191 222 151 75 35 51 7 211 213 176 13 170 247 104 23 185 127 5 121 230 167 152 93 234 223 72 13 35 140 36 67 106 198 81 81 83 65 151 255 193 171 186 99 148 249 35 207 215 118 236 56 199 187 7 208 137 193 132 42 68 98 80 109 86 224 154 17 33 201 120 225 101 237 87 147 203 83 182 211 124 222 188 128 148 87 51 158 107 42 171 174 202 129 58 124 113 188 34 227 142 203 99 2 252 129 2 173 169 157 140 113 100 162 19 68 200 243 32 138 129 84 19 64 217 144 158 242 120 24 34 28 20 166 124 90 180 17 64 140 214 134 79 167 133 66 173 34 230 134 137 240 31 13 91 129 230 175 224 212 142 20 5 165 120 101 20 71 96 34 125 13 11 41 235 208 164 93 147 172 53 21 112 12 64 171 50 177 77 208 225 90 21 191 193 164 37 48 165 109 227 50 170 227 103 192 228 117 193 26 72 200 31 107 61 57 129 174 63 179 214 222 149 180 24 40 28 30 121 215 121 78 107 182 31 225 228 39 188 191 57 37 240 128 68 175 247 144 2 62 184 142 15 166 9 24 101 136 88 174 80 73 195 59 177 95 16 150 123 219 187 208 32 102 81 28 98 122 184 122 166 218 23 198 198 31 157 49 56 62 156 27 57 43 34 98 231 15 37 32 7 116 167 243 69 161 100 71 66 126 8 93 13 101 209 14 181 14 72 44 10 71 26 180 121 216 3 96 121 51 83 180 203 245 59 26 103 92 128 85 188 131 59 96 81 144 196 61 126 163 180 238 15 165 116 1 25 127 89 153 2 63 253 86 14 60 31 231 6 53 23 34 172 21 17 63 224 82 90 233 33 212 200 110 239 192 203 15 116 36 195 136 90 16 18 37 15 236 188 54 7 43 201 241 103 178 240 69 165 239 63 219 158 21 43 150 50 124 28 40 18 133 164 61 15 121 208 212 172 209 197 129 73 226 154 168 116 39 135 98 104 53 56 175 131 52 239 184 203 117 53 234 218 59 77 0 129 221 46 45 252 19 47 156 182 79 191 158 218 139 126 228 16 192 222 241 199 247 31 128 53 106 177 167 89 187 14 199 242 93 5 219 226 
Sorted array:
0 1 1 1 2 2 2 2 2 2 2 3 3 3 3 3 3 3 4 4 4 4 4 5 5 5 6 7 7 7 7 7 7 8 8 8 8 8 9 10 11 11 12 12 12 12 13 13 13 13 13 13 14 14 14 14 14 14 15 15 15 15 15 15 15 15 15 16 16 16 16 16 17 17 17 17 17 17 18 18 18 18 18 19 19 19 19 19 20 20 20 20 20 21 21 21 21 21 21 21 22 22 22 22 22 22 23 23 23 23 24 24 24 24 24 24 25 25 25 25 25 26 26 26 26 26 26 27 27 28 28 28 28 28 28 28 28 29 29 29 30 30 30 31 31 31 31 31 31 31 32 32 32 32 32 32 32 33 33 33 33 34 34 34 34 34 34 34 34 34 34 35 35 35 36 36 36 37 37 37 37 38 39 39 39 39 39 40 40 40 41 41 42 42 43 43 43 43 44 44 44 44 44 45 45 46 46 46 46 47 47 47 47 47 48 48 48 49 49 49 49 49 49 50 50 50 50 50 51 51 51 51 51 51 52 53 53 53 53 53 53 53 53 53 53 54 54 54 54 56 56 56 56 56 57 57 57 58 58 58 59 59 59 59 59 59 60 60 61 61 61 62 62 62 63 63 63 63 63 63 63 63 63 64 64 64 64 64 64 64 64 65 65 66 66 66 67 67 67 67 67 67 67 67 68 68 68 68 68 69 69 69 69 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 73 75 75 75 75 75 75 76 77 77 77 78 79 79 79 79 79 80 80 80 81 81 81 81 81 81 81 82 83 83 83 83 83 83 83 84 85 85 85 85 85 86 86 86 86 86 87 87 87 88 88 88 89 89 89 90 90 90 90 90 90 91 91 92 92 92 93 93 93 93 93 94 95 96 96 96 96 96 96 97 97 98 98 98 98 99 99 99 99 99 99 100 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 103 104 104 105 106 106 106 106 107 107 107 107 107 108 108 108 108 108 109 109 110 110 110 111 111 112 112 112 112 113 113 113 113 113 113 114 114 115 115 115 116 116 116 116 117 117 117 117 117 118 118 119 119 120 120 120 121 121 121 121 121 121 121 121 121 121 122 122 122 122 122 122 122 123 123 124 124 124 124 124 124 124 125 126 126 126 126 127 127 128 128 128 128 129 129 129 129 129 129 129 129 129 129 129 129 129 131 131 131 131 131 132 132 132 133 133 133 133 134 134 135 135 136 136 137 137 137 137 137 138 138 138 139 139 139 140 140 140 140 141 141 141 142 142 142 142 142 142 143 143 143 143 143 144 144 144 144 144 145 145 145 145 146 146 146 147 147 147 147 147 148 148 148 148 148 149 149 149 150 150 151 151 151 151 152 152 152 153 153 153 153 154 154 154 154 155 155 156 156 156 156 156 157 157 157 157 157 157 158 158 158 158 158 159 159 160 160 161 161 162 163 163 163 163 164 164 164 164 164 164 165 165 165 165 165 166 166 166 166 166 167 167 167 167 167 167 168 168 168 169 169 169 170 170 170 170 170 170 171 171 171 172 172 172 172 172 172 173 173 173 173 174 174 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 177 178 178 178 178 179 180 180 180 180 180 180 180 181 181 181 181 181 181 181 181 181 181 182 182 182 182 182 182 182 183 184 184 184 184 185 185 186 186 186 186 186 187 187 187 187 187 188 188 188 188 188 188 189 191 191 191 191 191 191 192 192 192 192 192 192 192 192 193 193 193 193 193 193 193 194 194 194 194 195 195 195 195 195 196 196 196 197 197 197 198 198 198 198 198 199 199 199 199 199 200 200 200 200 201 201 201 201 201 202 203 203 203 203 203 203 204 205 205 205 205 205 205 205 205 206 206 206 207 208 208 208 208 208 208 208 209 209 209 209 210 211 211 211 212 212 212 212 212 213 213 213 213 213 214 214 214 215 215 215 215 215 215 215 216 216 216 216 217 217 217 217 217 218 218 218 218 218 218 218 218 219 219 219 219 221 221 221 221 221 221 222 222 222 222 223 223 224 224 224 224 224 225 225 225 225 225 225 226 226 226 227 227 227 227 227 227 228 228 228 228 228 228 228 229 230 230 230 230 231 231 231 231 232 233 233 234 234 234 235 235 236 236 237 237 238 238 238 238 239 239 239 240 240 240 241 241 241 241 242 242 243 243 243 244 245 245 245 245 245 245 245 246 246 247 247 247 247 248 248 248 248 249 249 249 249 249 250 252 252 252 253 253 253 253 253 253 254 255 
The array is sorted correctly.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_merge_sort_top glbl -Oenable_linking_all_libraries -prj merge_sort.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s merge_sort 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_read_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_read_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_2_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_sparsemux_1025_9_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_sparsemux_1025_9_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_buffer_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_left_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_left_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_read_input_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_read_input_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_tmp_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_tmp_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_tmp_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_output_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_output_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_output_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_left_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_left_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_merge_sort_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_1_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_tmp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_buffer_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_left_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_left_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w64_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w64_d6_S
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w64_d6_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_buffer_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x0
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x0_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_sparsemux_2049_10_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_sparsemux_2049_10_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w64_d6_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_output_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_2_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_tmp_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.merge_sort_control_s_axi
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_store(NUM...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_burst_con...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_throttle(...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_write(CON...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi(CONSERVAT...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_store(NUM...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_load(NUM_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_burst_con...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_read(C_US...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi(CONSERVAT...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_store(NUM...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_load(NUM_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_burst_con...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_throttle(...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_write(CON...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_read(C_US...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi(CONSERVAT...
Compiling module xil_defaultlib.merge_sort_entry_proc
Compiling module xil_defaultlib.merge_sort_flow_control_loop_pip...
Compiling module xil_defaultlib.merge_sort_read_input
Compiling module xil_defaultlib.merge_sort_read_input_3
Compiling module xil_defaultlib.merge_sort_flow_control_loop_pip...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_sparsemux_2049_10_8_1...
Compiling module xil_defaultlib.merge_sort_frp_pipeline_valid(Pi...
Compiling module xil_defaultlib.merge_sort_frp_fifoout(PipeLaten...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_sparsemux_1025_9_8_1_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_ram
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x_ram
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_write_tmp_Pipeline_VI...
Compiling module xil_defaultlib.merge_sort_write_tmp_Pipeline_VI...
Compiling module xil_defaultlib.merge_sort_write_tmp
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x0_ra...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x0
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative
Compiling module xil_defaultlib.merge_sort_write_output
Compiling module xil_defaultlib.merge_sort_fifo_w64_d6_S_ShiftRe...
Compiling module xil_defaultlib.merge_sort_fifo_w64_d6_S
Compiling module xil_defaultlib.merge_sort_fifo_w8_d2_S_ShiftReg
Compiling module xil_defaultlib.merge_sort_fifo_w8_d2_S
Compiling module xil_defaultlib.merge_sort_start_for_write_outpu...
Compiling module xil_defaultlib.merge_sort_start_for_write_outpu...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_write_tmp_U...
Compiling module xil_defaultlib.merge_sort_start_for_write_tmp_U...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=15)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_merge_sort_top
Compiling module work.glbl
Built simulation snapshot merge_sort

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/merge_sort/xsim_script.tcl
# xsim {merge_sort} -autoloadwcfg -tclbatch {merge_sort.tcl}
Time resolution is 1 ps
source merge_sort.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "656825000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 656885 ns : File "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort.autotb.v" Line 733
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.371 ; gain = 0.000 ; free physical = 11226 ; free virtual = 22986
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jun  9 11:47:35 2024...
Input array:
166 113 12 21 23 106 205 184 124 186 99 41 215 169 141 177 148 132 168 221 153 199 183 241 88 198 132 204 195 227 133 227 167 194 8 64 54 16 22 201 156 145 39 131 170 154 100 106 4 139 28 62 194 112 63 151 112 4 22 249 86 129 24 246 7 49 157 142 173 160 63 63 121 215 51 64 244 212 60 49 59 199 73 64 91 90 144 218 69 137 17 25 27 2 47 19 245 147 32 12 44 142 79 86 193 36 56 176 3 59 189 238 1 248 205 46 186 141 85 70 178 193 129 206 44 191 144 68 71 67 49 253 70 158 22 161 39 67 245 53 107 155 122 213 245 221 26 26 148 3 117 3 15 173 72 22 174 87 201 145 53 141 216 39 192 167 94 217 201 122 224 181 122 119 177 170 7 53 86 221 46 83 151 235 163 121 206 51 108 75 163 124 28 123 22 145 228 169 122 131 138 193 92 96 47 213 25 85 83 80 160 157 47 168 131 110 209 13 180 229 49 22 252 15 180 192 146 249 76 226 214 205 112 196 216 32 203 67 146 30 3 186 108 182 70 192 8 155 137 182 40 115 117 195 225 245 216 121 219 212 231 205 67 225 111 29 117 99 191 129 31 181 182 67 102 187 181 181 129 20 213 96 218 197 121 129 77 152 85 253 107 152 208 8 140 26 102 157 181 225 81 182 113 170 186 153 79 54 15 233 187 118 245 105 29 224 156 254 237 99 64 165 54 63 145 89 188 181 210 100 88 103 108 146 253 217 18 213 1 142 205 135 143 92 75 249 149 16 85 75 185 32 194 20 34 93 97 249 17 114 166 215 228 205 147 28 68 143 50 49 53 148 75 143 115 48 253 108 247 34 65 198 124 147 113 83 43 46 164 122 175 48 25 29 38 139 126 221 32 129 157 64 75 206 28 103 90 143 156 253 99 163 218 44 113 172 17 79 211 172 110 234 178 181 21 138 58 194 181 47 44 174 200 114 195 50 81 115 133 227 218 2 66 73 164 174 108 230 2 215 223 111 21 197 34 12 69 25 196 14 83 176 33 228 248 73 181 56 19 221 53 34 137 217 45 205 149 209 164 178 97 4 67 18 18 4 81 154 217 159 3 119 218 63 238 243 100 14 11 238 232 245 8 4 170 215 24 30 159 208 102 205 
228 241 246 172 231 143 248 250 192 3 96 33 67 248 176 51 58 24 153 192 191 222 151 75 35 51 7 211 213 176 13 170 247 104 23 185 127 5 121 230 167 152 93 234 223 72 13 35 140 36 67 106 198 81 81 83 65 151 255 193 171 186 99 148 249 35 207 215 118 236 56 199 187 7 208 137 193 132 42 68 98 80 109 86 224 154 17 33 201 120 225 101 237 87 147 203 83 182 211 124 222 188 128 148 87 51 158 107 42 171 174 202 129 58 124 113 188 34 227 142 203 99 2 252 129 2 173 169 157 140 113 100 162 19 68 200 243 32 138 129 84 19 64 217 144 158 242 120 24 34 28 20 166 124 90 180 17 64 140 214 134 79 167 133 66 173 34 230 134 137 240 31 13 91 129 230 175 224 212 142 20 5 165 120 101 20 71 96 34 125 13 11 41 235 208 164 93 147 172 53 21 112 12 64 171 50 177 77 208 225 90 21 191 193 164 37 48 165 109 227 50 170 227 103 192 228 117 193 26 72 200 31 107 61 57 129 174 63 179 214 222 149 180 24 40 28 30 121 215 121 78 107 182 31 225 228 39 188 191 57 37 240 128 68 175 247 144 2 62 184 142 15 166 9 24 101 136 88 174 80 73 195 59 177 95 16 150 123 219 187 208 32 102 81 28 98 122 184 122 166 218 23 198 198 31 157 49 56 62 156 27 57 43 34 98 231 15 37 32 7 116 167 243 69 161 100 71 66 126 8 93 13 101 209 14 181 14 72 44 10 71 26 180 121 216 3 96 121 51 83 180 203 245 59 26 103 92 128 85 188 131 59 96 81 144 196 61 126 163 180 238 15 165 116 1 25 127 89 153 2 63 253 86 14 60 31 231 6 53 23 34 172 21 17 63 224 82 90 233 33 212 200 110 239 192 203 15 116 36 195 136 90 16 18 37 15 236 188 54 7 43 201 241 103 178 240 69 165 239 63 219 158 21 43 150 50 124 28 40 18 133 164 61 15 121 208 212 172 209 197 129 73 226 154 168 116 39 135 98 104 53 56 175 131 52 239 184 203 117 53 234 218 59 77 0 129 221 46 45 252 19 47 156 182 79 191 158 218 139 126 228 16 192 222 241 199 247 31 128 53 106 177 167 89 187 14 199 242 93 5 219 226 
Sorted array:
0 1 1 1 2 2 2 2 2 2 2 3 3 3 3 3 3 3 4 4 4 4 4 5 5 5 6 7 7 7 7 7 7 8 8 8 8 8 9 10 11 11 12 12 12 12 13 13 13 13 13 13 14 14 14 14 14 14 15 15 15 15 15 15 15 15 15 16 16 16 16 16 17 17 17 17 17 17 18 18 18 18 18 19 19 19 19 19 20 20 20 20 20 21 21 21 21 21 21 21 22 22 22 22 22 22 23 23 23 23 24 24 24 24 24 24 25 25 25 25 25 26 26 26 26 26 26 27 27 28 28 28 28 28 28 28 28 29 29 29 30 30 30 31 31 31 31 31 31 31 32 32 32 32 32 32 32 33 33 33 33 34 34 34 34 34 34 34 34 34 34 35 35 35 36 36 36 37 37 37 37 38 39 39 39 39 39 40 40 40 41 41 42 42 43 43 43 43 44 44 44 44 44 45 45 46 46 46 46 47 47 47 47 47 48 48 48 49 49 49 49 49 49 50 50 50 50 50 51 51 51 51 51 51 52 53 53 53 53 53 53 53 53 53 53 54 54 54 54 56 56 56 56 56 57 57 57 58 58 58 59 59 59 59 59 59 60 60 61 61 61 62 62 62 63 63 63 63 63 63 63 63 63 64 64 64 64 64 64 64 64 65 65 66 66 66 67 67 67 67 67 67 67 67 68 68 68 68 68 69 69 69 69 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 73 75 75 75 75 75 75 76 77 77 77 78 79 79 79 79 79 80 80 80 81 81 81 81 81 81 81 82 83 83 83 83 83 83 83 84 85 85 85 85 85 86 86 86 86 86 87 87 87 88 88 88 89 89 89 90 90 90 90 90 90 91 91 92 92 92 93 93 93 93 93 94 95 96 96 96 96 96 96 97 97 98 98 98 98 99 99 99 99 99 99 100 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 103 104 104 105 106 106 106 106 107 107 107 107 107 108 108 108 108 108 109 109 110 110 110 111 111 112 112 112 112 113 113 113 113 113 113 114 114 115 115 115 116 116 116 116 117 117 117 117 117 118 118 119 119 120 120 120 121 121 121 121 121 121 121 121 121 121 122 122 122 122 122 122 122 123 123 124 124 124 124 124 124 124 125 126 126 126 126 127 127 128 128 128 128 129 129 129 129 129 129 129 129 129 129 129 129 129 131 131 131 131 131 132 132 132 133 133 133 133 134 134 135 135 136 136 137 137 137 137 137 138 138 138 139 139 139 140 140 140 140 141 141 141 142 142 142 142 142 142 143 143 143 143 143 144 144 144 144 144 145 145 145 145 146 146 146 147 147 147 147 147 148 148 148 148 148 149 149 149 150 150 151 151 151 151 152 152 152 153 153 153 153 154 154 154 154 155 155 156 156 156 156 156 157 157 157 157 157 157 158 158 158 158 158 159 159 160 160 161 161 162 163 163 163 163 164 164 164 164 164 164 165 165 165 165 165 166 166 166 166 166 167 167 167 167 167 167 168 168 168 169 169 169 170 170 170 170 170 170 171 171 171 172 172 172 172 172 172 173 173 173 173 174 174 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 177 178 178 178 178 179 180 180 180 180 180 180 180 181 181 181 181 181 181 181 181 181 181 182 182 182 182 182 182 182 183 184 184 184 184 185 185 186 186 186 186 186 187 187 187 187 187 188 188 188 188 188 188 189 191 191 191 191 191 191 192 192 192 192 192 192 192 192 193 193 193 193 193 193 193 194 194 194 194 195 195 195 195 195 196 196 196 197 197 197 198 198 198 198 198 199 199 199 199 199 200 200 200 200 201 201 201 201 201 202 203 203 203 203 203 203 204 205 205 205 205 205 205 205 205 206 206 206 207 208 208 208 208 208 208 208 209 209 209 209 210 211 211 211 212 212 212 212 212 213 213 213 213 213 214 214 214 215 215 215 215 215 215 215 216 216 216 216 217 217 217 217 217 218 218 218 218 218 218 218 218 219 219 219 219 221 221 221 221 221 221 222 222 222 222 223 223 224 224 224 224 224 225 225 225 225 225 225 226 226 226 227 227 227 227 227 227 228 228 228 228 228 228 228 229 230 230 230 230 231 231 231 231 232 233 233 234 234 234 235 235 236 236 237 237 238 238 238 238 239 239 239 240 240 240 241 241 241 241 242 242 243 243 243 244 245 245 245 245 245 245 245 246 246 247 247 247 247 248 248 248 248 249 249 249 249 249 250 252 252 252 253 253 253 253 253 253 254 255 
The array is sorted correctly.
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
